
tdk_chassis_microros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001cb74  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001668  0801cd48  0801cd48  0001dd48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e3b0  0801e3b0  00020958  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801e3b0  0801e3b0  0001f3b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e3b8  0801e3b8  00020958  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000001c  0801e3b8  0801e3b8  0001f3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801e3d4  0801e3d4  0001f3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000958  20000000  0801e3d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011330  20000958  0801ed30  00020958  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011c88  0801ed30  00020c88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020958  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e776  00000000  00000000  00020988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005eb9  00000000  00000000  0004f0fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dc8  00000000  00000000  00054fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000170e  00000000  00000000  00056d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002efdb  00000000  00000000  0005848e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a144  00000000  00000000  00087469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbfb4  00000000  00000000  000b15ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  001ad561  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d48  00000000  00000000  001ad5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001b6320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000958 	.word	0x20000958
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801cd2c 	.word	0x0801cd2c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000095c 	.word	0x2000095c
 800020c:	0801cd2c 	.word	0x0801cd2c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_ldivmod>:
 8000b1c:	b97b      	cbnz	r3, 8000b3e <__aeabi_ldivmod+0x22>
 8000b1e:	b972      	cbnz	r2, 8000b3e <__aeabi_ldivmod+0x22>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bfbe      	ittt	lt
 8000b24:	2000      	movlt	r0, #0
 8000b26:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b2a:	e006      	blt.n	8000b3a <__aeabi_ldivmod+0x1e>
 8000b2c:	bf08      	it	eq
 8000b2e:	2800      	cmpeq	r0, #0
 8000b30:	bf1c      	itt	ne
 8000b32:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b36:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b3a:	f000 b9d3 	b.w	8000ee4 <__aeabi_idiv0>
 8000b3e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b42:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b46:	2900      	cmp	r1, #0
 8000b48:	db09      	blt.n	8000b5e <__aeabi_ldivmod+0x42>
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	db1a      	blt.n	8000b84 <__aeabi_ldivmod+0x68>
 8000b4e:	f000 f84d 	bl	8000bec <__udivmoddi4>
 8000b52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5a:	b004      	add	sp, #16
 8000b5c:	4770      	bx	lr
 8000b5e:	4240      	negs	r0, r0
 8000b60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db1b      	blt.n	8000ba0 <__aeabi_ldivmod+0x84>
 8000b68:	f000 f840 	bl	8000bec <__udivmoddi4>
 8000b6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b74:	b004      	add	sp, #16
 8000b76:	4240      	negs	r0, r0
 8000b78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b7c:	4252      	negs	r2, r2
 8000b7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b82:	4770      	bx	lr
 8000b84:	4252      	negs	r2, r2
 8000b86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b8a:	f000 f82f 	bl	8000bec <__udivmoddi4>
 8000b8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b96:	b004      	add	sp, #16
 8000b98:	4240      	negs	r0, r0
 8000b9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b9e:	4770      	bx	lr
 8000ba0:	4252      	negs	r2, r2
 8000ba2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ba6:	f000 f821 	bl	8000bec <__udivmoddi4>
 8000baa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb2:	b004      	add	sp, #16
 8000bb4:	4252      	negs	r2, r2
 8000bb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b988 	b.w	8000ee4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	468e      	mov	lr, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4688      	mov	r8, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4617      	mov	r7, r2
 8000c00:	d962      	bls.n	8000cc8 <__udivmoddi4+0xdc>
 8000c02:	fab2 f682 	clz	r6, r2
 8000c06:	b14e      	cbz	r6, 8000c1c <__udivmoddi4+0x30>
 8000c08:	f1c6 0320 	rsb	r3, r6, #32
 8000c0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c10:	fa20 f303 	lsr.w	r3, r0, r3
 8000c14:	40b7      	lsls	r7, r6
 8000c16:	ea43 0808 	orr.w	r8, r3, r8
 8000c1a:	40b4      	lsls	r4, r6
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	fa1f fc87 	uxth.w	ip, r7
 8000c24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c28:	0c23      	lsrs	r3, r4, #16
 8000c2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c32:	fb01 f20c 	mul.w	r2, r1, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c40:	f080 80ea 	bcs.w	8000e18 <__udivmoddi4+0x22c>
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f240 80e7 	bls.w	8000e18 <__udivmoddi4+0x22c>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	443b      	add	r3, r7
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	b2a3      	uxth	r3, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c62:	459c      	cmp	ip, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x8e>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c6c:	f080 80d6 	bcs.w	8000e1c <__udivmoddi4+0x230>
 8000c70:	459c      	cmp	ip, r3
 8000c72:	f240 80d3 	bls.w	8000e1c <__udivmoddi4+0x230>
 8000c76:	443b      	add	r3, r7
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7e:	eba3 030c 	sub.w	r3, r3, ip
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40f3      	lsrs	r3, r6
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xb6>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb0>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x14c>
 8000caa:	4573      	cmp	r3, lr
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xc8>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 8105 	bhi.w	8000ebe <__udivmoddi4+0x2d2>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4690      	mov	r8, r2
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0e5      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc6:	e7e2      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f000 8090 	beq.w	8000dee <__udivmoddi4+0x202>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f040 80a4 	bne.w	8000e20 <__udivmoddi4+0x234>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	0c03      	lsrs	r3, r0, #16
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	b280      	uxth	r0, r0
 8000ce2:	b2bc      	uxth	r4, r7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cf2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x11e>
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d00:	d202      	bcs.n	8000d08 <__udivmoddi4+0x11c>
 8000d02:	429a      	cmp	r2, r3
 8000d04:	f200 80e0 	bhi.w	8000ec8 <__udivmoddi4+0x2dc>
 8000d08:	46c4      	mov	ip, r8
 8000d0a:	1a9b      	subs	r3, r3, r2
 8000d0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d18:	fb02 f404 	mul.w	r4, r2, r4
 8000d1c:	429c      	cmp	r4, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x144>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x142>
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	f200 80ca 	bhi.w	8000ec2 <__udivmoddi4+0x2d6>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	1b1b      	subs	r3, r3, r4
 8000d32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa0e f401 	lsl.w	r4, lr, r1
 8000d48:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d54:	4323      	orrs	r3, r4
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	fa1f fc87 	uxth.w	ip, r7
 8000d5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1a0>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 809c 	bcs.w	8000eba <__udivmoddi4+0x2ce>
 8000d82:	45a6      	cmp	lr, r4
 8000d84:	f240 8099 	bls.w	8000eba <__udivmoddi4+0x2ce>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	eba4 040e 	sub.w	r4, r4, lr
 8000d90:	fa1f fe83 	uxth.w	lr, r3
 8000d94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d98:	fb09 4413 	mls	r4, r9, r3, r4
 8000d9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000da0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da4:	45a4      	cmp	ip, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1ce>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dae:	f080 8082 	bcs.w	8000eb6 <__udivmoddi4+0x2ca>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d97f      	bls.n	8000eb6 <__udivmoddi4+0x2ca>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc6:	4564      	cmp	r4, ip
 8000dc8:	4673      	mov	r3, lr
 8000dca:	46e1      	mov	r9, ip
 8000dcc:	d362      	bcc.n	8000e94 <__udivmoddi4+0x2a8>
 8000dce:	d05f      	beq.n	8000e90 <__udivmoddi4+0x2a4>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x1fe>
 8000dd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	fa22 f301 	lsr.w	r3, r2, r1
 8000de2:	431e      	orrs	r6, r3
 8000de4:	40cc      	lsrs	r4, r1
 8000de6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dea:	2100      	movs	r1, #0
 8000dec:	e74f      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000dee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000df2:	0c01      	lsrs	r1, r0, #16
 8000df4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df8:	b280      	uxth	r0, r0
 8000dfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfe:	463b      	mov	r3, r7
 8000e00:	4638      	mov	r0, r7
 8000e02:	463c      	mov	r4, r7
 8000e04:	46b8      	mov	r8, r7
 8000e06:	46be      	mov	lr, r7
 8000e08:	2620      	movs	r6, #32
 8000e0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0e:	eba2 0208 	sub.w	r2, r2, r8
 8000e12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e16:	e766      	b.n	8000ce6 <__udivmoddi4+0xfa>
 8000e18:	4601      	mov	r1, r0
 8000e1a:	e718      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e1c:	4610      	mov	r0, r2
 8000e1e:	e72c      	b.n	8000c7a <__udivmoddi4+0x8e>
 8000e20:	f1c6 0220 	rsb	r2, r6, #32
 8000e24:	fa2e f302 	lsr.w	r3, lr, r2
 8000e28:	40b7      	lsls	r7, r6
 8000e2a:	40b1      	lsls	r1, r6
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e34:	430a      	orrs	r2, r1
 8000e36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e40:	0c11      	lsrs	r1, r2, #16
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb08 f904 	mul.w	r9, r8, r4
 8000e4a:	40b0      	lsls	r0, r6
 8000e4c:	4589      	cmp	r9, r1
 8000e4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e52:	b280      	uxth	r0, r0
 8000e54:	d93e      	bls.n	8000ed4 <__udivmoddi4+0x2e8>
 8000e56:	1879      	adds	r1, r7, r1
 8000e58:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e5c:	d201      	bcs.n	8000e62 <__udivmoddi4+0x276>
 8000e5e:	4589      	cmp	r9, r1
 8000e60:	d81f      	bhi.n	8000ea2 <__udivmoddi4+0x2b6>
 8000e62:	eba1 0109 	sub.w	r1, r1, r9
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	b292      	uxth	r2, r2
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	4542      	cmp	r2, r8
 8000e7a:	d229      	bcs.n	8000ed0 <__udivmoddi4+0x2e4>
 8000e7c:	18ba      	adds	r2, r7, r2
 8000e7e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e82:	d2c4      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d2c2      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e88:	f1a9 0102 	sub.w	r1, r9, #2
 8000e8c:	443a      	add	r2, r7
 8000e8e:	e7be      	b.n	8000e0e <__udivmoddi4+0x222>
 8000e90:	45f0      	cmp	r8, lr
 8000e92:	d29d      	bcs.n	8000dd0 <__udivmoddi4+0x1e4>
 8000e94:	ebbe 0302 	subs.w	r3, lr, r2
 8000e98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e9c:	3801      	subs	r0, #1
 8000e9e:	46e1      	mov	r9, ip
 8000ea0:	e796      	b.n	8000dd0 <__udivmoddi4+0x1e4>
 8000ea2:	eba7 0909 	sub.w	r9, r7, r9
 8000ea6:	4449      	add	r1, r9
 8000ea8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb0:	fb09 f804 	mul.w	r8, r9, r4
 8000eb4:	e7db      	b.n	8000e6e <__udivmoddi4+0x282>
 8000eb6:	4673      	mov	r3, lr
 8000eb8:	e77f      	b.n	8000dba <__udivmoddi4+0x1ce>
 8000eba:	4650      	mov	r0, sl
 8000ebc:	e766      	b.n	8000d8c <__udivmoddi4+0x1a0>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e6fd      	b.n	8000cbe <__udivmoddi4+0xd2>
 8000ec2:	443b      	add	r3, r7
 8000ec4:	3a02      	subs	r2, #2
 8000ec6:	e733      	b.n	8000d30 <__udivmoddi4+0x144>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	443b      	add	r3, r7
 8000ece:	e71c      	b.n	8000d0a <__udivmoddi4+0x11e>
 8000ed0:	4649      	mov	r1, r9
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x222>
 8000ed4:	eba1 0109 	sub.w	r1, r1, r9
 8000ed8:	46c4      	mov	ip, r8
 8000eda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ede:	fb09 f804 	mul.w	r8, r9, r4
 8000ee2:	e7c4      	b.n	8000e6e <__udivmoddi4+0x282>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_ZN11PinpointI2CC1EP17I2C_HandleTypeDefhm>:
bool i2c_connected = 1;
PinpointI2C pinpoint(&hi2c1);
PinpointI2C::BulkData bd;

// ---- 建構 ----
PinpointI2C::PinpointI2C(I2C_HandleTypeDef* hi2c, uint8_t addr7bit, uint32_t timeoutMs)
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	71fb      	strb	r3, [r7, #7]
: hi2c_(hi2c),
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	601a      	str	r2, [r3, #0]
  devAddr_(static_cast<uint16_t>(addr7bit) << 1), // HAL 多數範例使用 8-bit 位址（左移 1）
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	809a      	strh	r2, [r3, #4]
  timeoutMs_(timeoutMs)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	683a      	ldr	r2, [r7, #0]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2205      	movs	r2, #5
 8000f14:	731a      	strb	r2, [r3, #12]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	735a      	strb	r2, [r3, #13]
{}
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <_ZN11PinpointI2C13Pinpoint_InitEv>:

void PinpointI2C::Pinpoint_Init()
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
    // 1) 連線檢測
    if (!ping()) {
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f000 f81f 	bl	8000f78 <_ZN11PinpointI2C4pingEv>
        // TODO: 報警或重試
    }
    // 2) 一次性配置（每次上電後都要重新送配置；手冊明確說明）
    setTicksPerMM(19.894f);       // 依你的 pod 實際數值
 8000f3a:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8000f6c <_ZN11PinpointI2C13Pinpoint_InitEv+0x40>
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f000 f901 	bl	8001146 <_ZN11PinpointI2C13setTicksPerMMEf>
    setOffsets(-84.0f, -168.0f);  // 依你的機構量測
 8000f44:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 8000f70 <_ZN11PinpointI2C13Pinpoint_InitEv+0x44>
 8000f48:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8000f74 <_ZN11PinpointI2C13Pinpoint_InitEv+0x48>
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f000 f90b 	bl	8001168 <_ZN11PinpointI2C10setOffsetsEff>
    // pinpoint.setYawScalar(1.0f);        // 通常不建議改動
    // 3) 方向確認（前+X、左+Y）
    setEncoderDirections(PinpointI2C::EncDir::Forward,
 8000f52:	2200      	movs	r2, #0
 8000f54:	2100      	movs	r1, #0
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f000 f93b 	bl	80011d2 <_ZN11PinpointI2C20setEncoderDirectionsENS_6EncDirES0_>
                                  PinpointI2C::EncDir::Forward);
    // 4) 開賽或程式啟動時：確保靜止後歸零+IMU校正（~0.25s）
    resetPosAndIMU();
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f000 f928 	bl	80011b2 <_ZN11PinpointI2C14resetPosAndIMUEv>
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	419f26e9 	.word	0x419f26e9
 8000f70:	c3280000 	.word	0xc3280000
 8000f74:	c2a80000 	.word	0xc2a80000

08000f78 <_ZN11PinpointI2C4pingEv>:

bool PinpointI2C::isConnected() const {
    return consecutiveErrors_ < maxConsecutiveErrors_;
}

bool PinpointI2C::ping() {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    uint32_t id = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
    if (!readDeviceID(id)) return false;
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	4619      	mov	r1, r3
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f8cc 	bl	8001128 <_ZN11PinpointI2C12readDeviceIDERm>
 8000f90:	4603      	mov	r3, r0
 8000f92:	f083 0301 	eor.w	r3, r3, #1
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <_ZN11PinpointI2C4pingEv+0x28>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	e005      	b.n	8000fac <_ZN11PinpointI2C4pingEv+0x34>
    return (id == 2u); // 手冊：Device ID 應為 2
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	bf0c      	ite	eq
 8000fa6:	2301      	moveq	r3, #1
 8000fa8:	2300      	movne	r3, #0
 8000faa:	b2db      	uxtb	r3, r3
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <_ZN11PinpointI2C7regReadEhPvt>:

// ---- 公用讀寫 ----
bool PinpointI2C::regRead(uint8_t reg, void* buf, uint16_t len) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af04      	add	r7, sp, #16
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	607a      	str	r2, [r7, #4]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	72fb      	strb	r3, [r7, #11]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	813b      	strh	r3, [r7, #8]
    if (HAL_I2C_Mem_Read(hi2c_, devAddr_, reg, I2C_MEMADD_SIZE_8BIT,
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	8899      	ldrh	r1, [r3, #4]
 8000fd0:	7afb      	ldrb	r3, [r7, #11]
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	9302      	str	r3, [sp, #8]
 8000fda:	893b      	ldrh	r3, [r7, #8]
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	f004 fac4 	bl	8005570 <HAL_I2C_Mem_Read>
 8000fe8:	4603      	mov	r3, r0
                         static_cast<uint8_t*>(buf), len, timeoutMs_) == HAL_OK) {
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	bf0c      	ite	eq
 8000fee:	2301      	moveq	r3, #1
 8000ff0:	2300      	movne	r3, #0
 8000ff2:	b2db      	uxtb	r3, r3
    if (HAL_I2C_Mem_Read(hi2c_, devAddr_, reg, I2C_MEMADD_SIZE_8BIT,
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d004      	beq.n	8001002 <_ZN11PinpointI2C7regReadEhPvt+0x4e>
        onOk();
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f000 f870 	bl	80010de <_ZN11PinpointI2C4onOkEv>
        return true;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e003      	b.n	800100a <_ZN11PinpointI2C7regReadEhPvt+0x56>
    }
    onErr();
 8001002:	68f8      	ldr	r0, [r7, #12]
 8001004:	f000 f87c 	bl	8001100 <_ZN11PinpointI2C5onErrEv>
    return false;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <_ZN11PinpointI2C8regWriteEhPKvt>:

bool PinpointI2C::regWrite(uint8_t reg, const void* buf, uint16_t len) {
 8001012:	b580      	push	{r7, lr}
 8001014:	b088      	sub	sp, #32
 8001016:	af04      	add	r7, sp, #16
 8001018:	60f8      	str	r0, [r7, #12]
 800101a:	607a      	str	r2, [r7, #4]
 800101c:	461a      	mov	r2, r3
 800101e:	460b      	mov	r3, r1
 8001020:	72fb      	strb	r3, [r7, #11]
 8001022:	4613      	mov	r3, r2
 8001024:	813b      	strh	r3, [r7, #8]
    if (HAL_I2C_Mem_Write(hi2c_, devAddr_, reg, I2C_MEMADD_SIZE_8BIT,
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	6818      	ldr	r0, [r3, #0]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	8899      	ldrh	r1, [r3, #4]
 800102e:	7afb      	ldrb	r3, [r7, #11]
 8001030:	b29a      	uxth	r2, r3
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	9302      	str	r3, [sp, #8]
 8001038:	893b      	ldrh	r3, [r7, #8]
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	f004 f99b 	bl	800537c <HAL_I2C_Mem_Write>
 8001046:	4603      	mov	r3, r0
                          const_cast<uint8_t*>(static_cast<const uint8_t*>(buf)), len, timeoutMs_) == HAL_OK) {
 8001048:	2b00      	cmp	r3, #0
 800104a:	bf0c      	ite	eq
 800104c:	2301      	moveq	r3, #1
 800104e:	2300      	movne	r3, #0
 8001050:	b2db      	uxtb	r3, r3
    if (HAL_I2C_Mem_Write(hi2c_, devAddr_, reg, I2C_MEMADD_SIZE_8BIT,
 8001052:	2b00      	cmp	r3, #0
 8001054:	d004      	beq.n	8001060 <_ZN11PinpointI2C8regWriteEhPKvt+0x4e>
        onOk();
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f000 f841 	bl	80010de <_ZN11PinpointI2C4onOkEv>
        return true;
 800105c:	2301      	movs	r3, #1
 800105e:	e003      	b.n	8001068 <_ZN11PinpointI2C8regWriteEhPKvt+0x56>
    }
    onErr();
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f000 f84d 	bl	8001100 <_ZN11PinpointI2C5onErrEv>
    return false;
 8001066:	2300      	movs	r3, #0
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <_ZN11PinpointI2C8writeU32Ehm>:

bool PinpointI2C::writeU32(uint8_t reg, uint32_t v) { return regWrite(reg, &v, sizeof(v)); }
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	460b      	mov	r3, r1
 800107a:	607a      	str	r2, [r7, #4]
 800107c:	72fb      	strb	r3, [r7, #11]
 800107e:	1d3a      	adds	r2, r7, #4
 8001080:	7af9      	ldrb	r1, [r7, #11]
 8001082:	2304      	movs	r3, #4
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f7ff ffc4 	bl	8001012 <_ZN11PinpointI2C8regWriteEhPKvt>
 800108a:	4603      	mov	r3, r0
 800108c:	4618      	mov	r0, r3
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <_ZN11PinpointI2C7readU32EhRm>:
bool PinpointI2C::readU32(uint8_t reg, uint32_t& v) { return regRead(reg, &v, sizeof(v)); }
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	460b      	mov	r3, r1
 800109e:	607a      	str	r2, [r7, #4]
 80010a0:	72fb      	strb	r3, [r7, #11]
 80010a2:	7af9      	ldrb	r1, [r7, #11]
 80010a4:	2304      	movs	r3, #4
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	68f8      	ldr	r0, [r7, #12]
 80010aa:	f7ff ff83 	bl	8000fb4 <_ZN11PinpointI2C7regReadEhPvt>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <_ZN11PinpointI2C8writeF32Ehf>:
bool PinpointI2C::writeF32(uint8_t reg, float v)    { return regWrite(reg, &v, sizeof(v)); }
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	460b      	mov	r3, r1
 80010c2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010c6:	72fb      	strb	r3, [r7, #11]
 80010c8:	1d3a      	adds	r2, r7, #4
 80010ca:	7af9      	ldrb	r1, [r7, #11]
 80010cc:	2304      	movs	r3, #4
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f7ff ff9f 	bl	8001012 <_ZN11PinpointI2C8regWriteEhPKvt>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <_ZN11PinpointI2C4onOkEv>:
bool PinpointI2C::readF32(uint8_t reg, float& v)    { return regRead(reg, &v, sizeof(v)); }

void PinpointI2C::onOk()  { if (consecutiveErrors_ > 0) consecutiveErrors_ = 0; }
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	7b5b      	ldrb	r3, [r3, #13]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d002      	beq.n	80010f4 <_ZN11PinpointI2C4onOkEv+0x16>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	735a      	strb	r2, [r3, #13]
 80010f4:	bf00      	nop
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <_ZN11PinpointI2C5onErrEv>:
void PinpointI2C::onErr() { if (consecutiveErrors_ < 0xFF) ++consecutiveErrors_; }
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	7b5b      	ldrb	r3, [r3, #13]
 800110c:	2bff      	cmp	r3, #255	@ 0xff
 800110e:	d005      	beq.n	800111c <_ZN11PinpointI2C5onErrEv+0x1c>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	7b5b      	ldrb	r3, [r3, #13]
 8001114:	3301      	adds	r3, #1
 8001116:	b2da      	uxtb	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	735a      	strb	r2, [r3, #13]
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <_ZN11PinpointI2C12readDeviceIDERm>:

// ---- 基礎暫存器 ----
bool PinpointI2C::readDeviceID(uint32_t& id)      { return readU32(REG_DEVICE_ID, id); }
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	2101      	movs	r1, #1
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff ffac 	bl	8001094 <_ZN11PinpointI2C7readU32EhRm>
 800113c:	4603      	mov	r3, r0
 800113e:	4618      	mov	r0, r3
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <_ZN11PinpointI2C13setTicksPerMMEf>:
           readF32(REG_VEL_Y, v.vy_mm_s) &&
           readF32(REG_VEL_H, v.w_rad_s);
}

// ---- 設定 ----
bool PinpointI2C::setTicksPerMM(float tpm) {
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	ed87 0a00 	vstr	s0, [r7]
    return writeF32(REG_TICKS_PER_MM, tpm);
 8001152:	ed97 0a00 	vldr	s0, [r7]
 8001156:	210e      	movs	r1, #14
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ffad 	bl	80010b8 <_ZN11PinpointI2C8writeF32Ehf>
 800115e:	4603      	mov	r3, r0
}
 8001160:	4618      	mov	r0, r3
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <_ZN11PinpointI2C10setOffsetsEff>:

bool PinpointI2C::setOffsets(float x_offset_mm, float y_offset_mm) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	ed87 0a02 	vstr	s0, [r7, #8]
 8001174:	edc7 0a01 	vstr	s1, [r7, #4]
    bool ok1 = writeF32(REG_X_OFFSET, x_offset_mm);
 8001178:	ed97 0a02 	vldr	s0, [r7, #8]
 800117c:	210f      	movs	r1, #15
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	f7ff ff9a 	bl	80010b8 <_ZN11PinpointI2C8writeF32Ehf>
 8001184:	4603      	mov	r3, r0
 8001186:	75fb      	strb	r3, [r7, #23]
    bool ok2 = writeF32(REG_Y_OFFSET, y_offset_mm);
 8001188:	ed97 0a01 	vldr	s0, [r7, #4]
 800118c:	2110      	movs	r1, #16
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff ff92 	bl	80010b8 <_ZN11PinpointI2C8writeF32Ehf>
 8001194:	4603      	mov	r3, r0
 8001196:	75bb      	strb	r3, [r7, #22]
    return ok1 && ok2;
 8001198:	7dfb      	ldrb	r3, [r7, #23]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d004      	beq.n	80011a8 <_ZN11PinpointI2C10setOffsetsEff+0x40>
 800119e:	7dbb      	ldrb	r3, [r7, #22]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <_ZN11PinpointI2C10setOffsetsEff+0x40>
 80011a4:	2301      	movs	r3, #1
 80011a6:	e000      	b.n	80011aa <_ZN11PinpointI2C10setOffsetsEff+0x42>
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <_ZN11PinpointI2C14resetPosAndIMUEv>:
bool PinpointI2C::resetIMU() {
    uint32_t cmd = CTRL_RESET_IMU;
    return writeU32(REG_DEVICE_CTRL, cmd);
}

bool PinpointI2C::resetPosAndIMU() {
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b084      	sub	sp, #16
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
    uint32_t cmd = CTRL_RESET_POS_AND_IMU;
 80011ba:	2302      	movs	r3, #2
 80011bc:	60fb      	str	r3, [r7, #12]
    return writeU32(REG_DEVICE_CTRL, cmd);
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	2104      	movs	r1, #4
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ff54 	bl	8001070 <_ZN11PinpointI2C8writeU32Ehm>
 80011c8:	4603      	mov	r3, r0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <_ZN11PinpointI2C20setEncoderDirectionsENS_6EncDirES0_>:

bool PinpointI2C::setEncoderDirections(EncDir x, EncDir y) {
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b084      	sub	sp, #16
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
 80011da:	460b      	mov	r3, r1
 80011dc:	70fb      	strb	r3, [r7, #3]
 80011de:	4613      	mov	r3, r2
 80011e0:	70bb      	strb	r3, [r7, #2]
    uint32_t cmd = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	60fb      	str	r3, [r7, #12]
    cmd |= (y == EncDir::Reversed) ? CTRL_SET_Y_REV : CTRL_SET_Y_FWD;
 80011e6:	78bb      	ldrb	r3, [r7, #2]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d101      	bne.n	80011f0 <_ZN11PinpointI2C20setEncoderDirectionsENS_6EncDirES0_+0x1e>
 80011ec:	2304      	movs	r3, #4
 80011ee:	e000      	b.n	80011f2 <_ZN11PinpointI2C20setEncoderDirectionsENS_6EncDirES0_+0x20>
 80011f0:	2308      	movs	r3, #8
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	60fb      	str	r3, [r7, #12]
    cmd |= (x == EncDir::Reversed) ? CTRL_SET_X_REV : CTRL_SET_X_FWD;
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d101      	bne.n	8001202 <_ZN11PinpointI2C20setEncoderDirectionsENS_6EncDirES0_+0x30>
 80011fe:	2310      	movs	r3, #16
 8001200:	e000      	b.n	8001204 <_ZN11PinpointI2C20setEncoderDirectionsENS_6EncDirES0_+0x32>
 8001202:	2320      	movs	r3, #32
 8001204:	68fa      	ldr	r2, [r7, #12]
 8001206:	4313      	orrs	r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
    return writeU32(REG_DEVICE_CTRL, cmd);
 800120a:	68fa      	ldr	r2, [r7, #12]
 800120c:	2104      	movs	r1, #4
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff ff2e 	bl	8001070 <_ZN11PinpointI2C8writeU32Ehm>
 8001214:	4603      	mov	r3, r0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <_Z41__static_initialization_and_destruction_0v>:
bool PinpointI2C::writePosition(const Pose& p) {
    bool okx = writeF32(REG_POS_X, p.x_mm);
    bool oky = writeF32(REG_POS_Y, p.y_mm);
    bool okh = writeF32(REG_POS_H, p.heading);
    return okx && oky && okh;
}
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
PinpointI2C pinpoint(&hi2c1);
 8001224:	230a      	movs	r3, #10
 8001226:	2231      	movs	r2, #49	@ 0x31
 8001228:	4902      	ldr	r1, [pc, #8]	@ (8001234 <_Z41__static_initialization_and_destruction_0v+0x14>)
 800122a:	4803      	ldr	r0, [pc, #12]	@ (8001238 <_Z41__static_initialization_and_destruction_0v+0x18>)
 800122c:	f7ff fe5c 	bl	8000ee8 <_ZN11PinpointI2CC1EP17I2C_HandleTypeDefhm>
}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	200053c8 	.word	0x200053c8
 8001238:	20000974 	.word	0x20000974

0800123c <_GLOBAL__sub_I_i2c_req>:
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
 8001240:	f7ff ffee 	bl	8001220 <_Z41__static_initialization_and_destruction_0v>
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <pinpoint_init>:
extern PinpointI2C::BulkData bd;
extern int sec;

double pos_x, pos_y, pos_z, vel_x, vel_y, vel_z;

void pinpoint_init(){
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	pinpoint.Pinpoint_Init();
 800124c:	4802      	ldr	r0, [pc, #8]	@ (8001258 <pinpoint_init+0x10>)
 800124e:	f7ff fe6d 	bl	8000f2c <_ZN11PinpointI2C13Pinpoint_InitEv>
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000974 	.word	0x20000974

0800125c <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	ed87 0a01 	vstr	s0, [r7, #4]
 8001266:	ed97 0a01 	vldr	s0, [r7, #4]
 800126a:	f019 fbf3 	bl	801aa54 <cosf>
 800126e:	eef0 7a40 	vmov.f32	s15, s0
 8001272:	eeb0 0a67 	vmov.f32	s0, s15
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	ed87 0a01 	vstr	s0, [r7, #4]
 8001286:	ed97 0a01 	vldr	s0, [r7, #4]
 800128a:	f019 fc27 	bl	801aadc <sinf>
 800128e:	eef0 7a40 	vmov.f32	s15, s0
 8001292:	eeb0 0a67 	vmov.f32	s0, s15
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <_ZN7Chassis8setSpeedEfff>:
#include "chassis.hpp"
#include "motor_config.h"
float Vx_global,Vy_global,dt;
void Chassis::setSpeed(float Vx_goal, float Vy_goal, float W_goal){
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	ed87 0a02 	vstr	s0, [r7, #8]
 80012a8:	edc7 0a01 	vstr	s1, [r7, #4]
 80012ac:	ed87 1a00 	vstr	s2, [r7]
    _Vx_goal = Vx_goal; _Vy_goal = Vy_goal; _W_goal = W_goal;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	635a      	str	r2, [r3, #52]	@ 0x34
    Mecan_InverseKinematics();
 80012c2:	68f8      	ldr	r0, [r7, #12]
 80012c4:	f000 f9a0 	bl	8001608 <_ZN7Chassis23Mecan_InverseKinematicsEv>
    _motorFR->setSpeed(_V_FR_goal);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	edd3 7a07 	vldr	s15, [r3, #28]
 80012d2:	eeb0 0a67 	vmov.f32	s0, s15
 80012d6:	4610      	mov	r0, r2
 80012d8:	f000 fac6 	bl	8001868 <_ZN15MotorController8setSpeedEf>
    _motorFL->setSpeed(_V_FL_goal);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	edd3 7a08 	vldr	s15, [r3, #32]
 80012e6:	eeb0 0a67 	vmov.f32	s0, s15
 80012ea:	4610      	mov	r0, r2
 80012ec:	f000 fabc 	bl	8001868 <_ZN15MotorController8setSpeedEf>
    _motorBR->setSpeed(_V_BR_goal);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	695a      	ldr	r2, [r3, #20]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012fa:	eeb0 0a67 	vmov.f32	s0, s15
 80012fe:	4610      	mov	r0, r2
 8001300:	f000 fab2 	bl	8001868 <_ZN15MotorController8setSpeedEf>
    _motorBL->setSpeed(_V_BL_goal);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	699a      	ldr	r2, [r3, #24]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800130e:	eeb0 0a67 	vmov.f32	s0, s15
 8001312:	4610      	mov	r0, r2
 8001314:	f000 faa8 	bl	8001868 <_ZN15MotorController8setSpeedEf>
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <_ZN7Chassis11getLocationEv>:

void Chassis::getLocation(){
 8001320:	b580      	push	{r7, lr}
 8001322:	ed2d 8b02 	vpush	{d8}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	Mecan_ForwardKinematics();
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f000 f88b 	bl	8001448 <_ZN7Chassis23Mecan_ForwardKinematicsEv>
	dt = DT;
 8001332:	4b41      	ldr	r3, [pc, #260]	@ (8001438 <_ZN7Chassis11getLocationEv+0x118>)
 8001334:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001338:	601a      	str	r2, [r3, #0]
    theta += _W_now * DT/1000;                                              // rad
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8001346:	ed9f 6a3d 	vldr	s12, [pc, #244]	@ 800143c <_ZN7Chassis11getLocationEv+0x11c>
 800134a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800134e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	edc3 7a02 	vstr	s15, [r3, #8]
    Vx_global = _Vx_now * cos(theta) - _Vy_now * sin(theta);   // cm/s
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	edd3 7a02 	vldr	s15, [r3, #8]
 8001364:	eeb0 0a67 	vmov.f32	s0, s15
 8001368:	f7ff ff78 	bl	800125c <_ZSt3cosf>
 800136c:	eef0 7a40 	vmov.f32	s15, s0
 8001370:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001380:	eeb0 0a67 	vmov.f32	s0, s15
 8001384:	f7ff ff7a 	bl	800127c <_ZSt3sinf>
 8001388:	eef0 7a40 	vmov.f32	s15, s0
 800138c:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001390:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001394:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <_ZN7Chassis11getLocationEv+0x120>)
 8001396:	edc3 7a00 	vstr	s15, [r3]
    Vy_global = _Vx_now * sin(theta) + _Vy_now * cos(theta);   // cm/s
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	ed93 8a0e 	vldr	s16, [r3, #56]	@ 0x38
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	edd3 7a02 	vldr	s15, [r3, #8]
 80013a6:	eeb0 0a67 	vmov.f32	s0, s15
 80013aa:	f7ff ff67 	bl	800127c <_ZSt3sinf>
 80013ae:	eef0 7a40 	vmov.f32	s15, s0
 80013b2:	ee28 8a27 	vmul.f32	s16, s16, s15
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edd3 8a0f 	vldr	s17, [r3, #60]	@ 0x3c
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	edd3 7a02 	vldr	s15, [r3, #8]
 80013c2:	eeb0 0a67 	vmov.f32	s0, s15
 80013c6:	f7ff ff49 	bl	800125c <_ZSt3cosf>
 80013ca:	eef0 7a40 	vmov.f32	s15, s0
 80013ce:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80013d2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80013d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001444 <_ZN7Chassis11getLocationEv+0x124>)
 80013d8:	edc3 7a00 	vstr	s15, [r3]
    x += (Vx_global * (dt/1000));                                        // cm
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	ed93 7a00 	vldr	s14, [r3]
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <_ZN7Chassis11getLocationEv+0x118>)
 80013e4:	edd3 7a00 	vldr	s15, [r3]
 80013e8:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800143c <_ZN7Chassis11getLocationEv+0x11c>
 80013ec:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80013f0:	4b13      	ldr	r3, [pc, #76]	@ (8001440 <_ZN7Chassis11getLocationEv+0x120>)
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	edc3 7a00 	vstr	s15, [r3]
    y += (Vy_global * (dt/1000));										// cm
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	ed93 7a01 	vldr	s14, [r3, #4]
 800140a:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <_ZN7Chassis11getLocationEv+0x118>)
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 800143c <_ZN7Chassis11getLocationEv+0x11c>
 8001414:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001418:	4b0a      	ldr	r3, [pc, #40]	@ (8001444 <_ZN7Chassis11getLocationEv+0x124>)
 800141a:	edd3 7a00 	vldr	s15, [r3]
 800141e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001422:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	ecbd 8b02 	vpop	{d8}
 8001436:	bd80      	pop	{r7, pc}
 8001438:	2000098c 	.word	0x2000098c
 800143c:	447a0000 	.word	0x447a0000
 8001440:	20000984 	.word	0x20000984
 8001444:	20000988 	.word	0x20000988

08001448 <_ZN7Chassis23Mecan_ForwardKinematicsEv>:

void Chassis::Mecan_ForwardKinematics(){
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
    _V_FR_now = _motorFR->getSpeed() * WHEEL_DIA * PI;                   // cm/s
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	4618      	mov	r0, r3
 8001456:	f000 fa6d 	bl	8001934 <_ZN15MotorController8getSpeedEv>
 800145a:	ee10 3a10 	vmov	r3, s0
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f8a2 	bl	80005a8 <__aeabi_f2d>
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	4b65      	ldr	r3, [pc, #404]	@ (8001600 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b8>)
 800146a:	f7ff f8f5 	bl	8000658 <__aeabi_dmul>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	a360      	add	r3, pc, #384	@ (adr r3, 80015f8 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b0>)
 8001478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147c:	f7ff f8ec 	bl	8000658 <__aeabi_dmul>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4610      	mov	r0, r2
 8001486:	4619      	mov	r1, r3
 8001488:	f7ff faf8 	bl	8000a7c <__aeabi_d2f>
 800148c:	4602      	mov	r2, r0
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	649a      	str	r2, [r3, #72]	@ 0x48
    _V_FL_now = _motorFL->getSpeed() * WHEEL_DIA * PI;                   // cm/s
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	4618      	mov	r0, r3
 8001498:	f000 fa4c 	bl	8001934 <_ZN15MotorController8getSpeedEv>
 800149c:	ee10 3a10 	vmov	r3, s0
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff f881 	bl	80005a8 <__aeabi_f2d>
 80014a6:	f04f 0200 	mov.w	r2, #0
 80014aa:	4b55      	ldr	r3, [pc, #340]	@ (8001600 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b8>)
 80014ac:	f7ff f8d4 	bl	8000658 <__aeabi_dmul>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	a34f      	add	r3, pc, #316	@ (adr r3, 80015f8 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b0>)
 80014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014be:	f7ff f8cb 	bl	8000658 <__aeabi_dmul>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	4610      	mov	r0, r2
 80014c8:	4619      	mov	r1, r3
 80014ca:	f7ff fad7 	bl	8000a7c <__aeabi_d2f>
 80014ce:	4602      	mov	r2, r0
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	64da      	str	r2, [r3, #76]	@ 0x4c
    _V_BR_now = _motorBR->getSpeed() * WHEEL_DIA * PI;                   // cm/s
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 fa2b 	bl	8001934 <_ZN15MotorController8getSpeedEv>
 80014de:	ee10 3a10 	vmov	r3, s0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff f860 	bl	80005a8 <__aeabi_f2d>
 80014e8:	f04f 0200 	mov.w	r2, #0
 80014ec:	4b44      	ldr	r3, [pc, #272]	@ (8001600 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b8>)
 80014ee:	f7ff f8b3 	bl	8000658 <__aeabi_dmul>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4610      	mov	r0, r2
 80014f8:	4619      	mov	r1, r3
 80014fa:	a33f      	add	r3, pc, #252	@ (adr r3, 80015f8 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b0>)
 80014fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001500:	f7ff f8aa 	bl	8000658 <__aeabi_dmul>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4610      	mov	r0, r2
 800150a:	4619      	mov	r1, r3
 800150c:	f7ff fab6 	bl	8000a7c <__aeabi_d2f>
 8001510:	4602      	mov	r2, r0
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	651a      	str	r2, [r3, #80]	@ 0x50
    _V_BL_now = _motorBL->getSpeed() * WHEEL_DIA * PI;                   // cm/s
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	4618      	mov	r0, r3
 800151c:	f000 fa0a 	bl	8001934 <_ZN15MotorController8getSpeedEv>
 8001520:	ee10 3a10 	vmov	r3, s0
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f83f 	bl	80005a8 <__aeabi_f2d>
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b34      	ldr	r3, [pc, #208]	@ (8001600 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b8>)
 8001530:	f7ff f892 	bl	8000658 <__aeabi_dmul>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	a32e      	add	r3, pc, #184	@ (adr r3, 80015f8 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1b0>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7ff f889 	bl	8000658 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fa95 	bl	8000a7c <__aeabi_d2f>
 8001552:	4602      	mov	r2, r0
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	655a      	str	r2, [r3, #84]	@ 0x54

    _Vx_now = (-_V_FR_now + _V_FL_now + _V_BR_now - _V_BL_now) / 4.0f;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8001564:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800156e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001578:	ee37 7a67 	vsub.f32	s14, s14, s15
 800157c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001580:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    _Vy_now = (_V_FR_now + _V_FL_now + _V_BR_now + _V_BL_now) / 4.0f;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001596:	ee37 7a27 	vadd.f32	s14, s14, s15
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80015a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80015aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ae:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80015b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    _W_now = (-_V_FR_now +   _V_FL_now - _V_BR_now + _V_BL_now) / (CHASSIS_WIDTH + CHASSIS_LENGTH);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80015c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80015d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80015dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015e0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001604 <_ZN7Chassis23Mecan_ForwardKinematicsEv+0x1bc>
 80015e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	4d12d84a 	.word	0x4d12d84a
 80015fc:	400921fb 	.word	0x400921fb
 8001600:	40240000 	.word	0x40240000
 8001604:	42600000 	.word	0x42600000

08001608 <_ZN7Chassis23Mecan_InverseKinematicsEv>:

void Chassis::Mecan_InverseKinematics(){
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
    _V_FR_goal = -_Vx_goal + _Vy_goal + _W_goal * _chassis_factor;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800161c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800162c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001630:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	edc3 7a07 	vstr	s15, [r3, #28]
    _V_FL_goal = _Vx_goal + _Vy_goal - _W_goal * _chassis_factor;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001646:	ee37 7a27 	vadd.f32	s14, s14, s15
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001656:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800165a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	edc3 7a08 	vstr	s15, [r3, #32]
    _V_BR_goal = _Vx_goal + _Vy_goal + _W_goal * _chassis_factor;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001670:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001680:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001684:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    _V_BL_goal = -_Vx_goal + _Vy_goal - _W_goal * _chassis_factor;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800169a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80016aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <_ZN7ChassisC1EP15MotorControllerS1_S1_S1_>:
/**********************************************************************/
extern float Vx_global,Vy_global,dt;

class Chassis {
    public:
        Chassis(MotorController* motorFR, MotorController* motorFL, MotorController* motorBR, MotorController* motorBL):
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
 80016d0:	603b      	str	r3, [r7, #0]
                _motorFR(motorFR), _motorFL(motorFL), _motorBR(motorBR), _motorBL(motorBL){}
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	611a      	str	r2, [r3, #16]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	615a      	str	r2, [r3, #20]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	619a      	str	r2, [r3, #24]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	61da      	str	r2, [r3, #28]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	621a      	str	r2, [r3, #32]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	625a      	str	r2, [r3, #36]	@ 0x24
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	629a      	str	r2, [r3, #40]	@ 0x28
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f04f 0200 	mov.w	r2, #0
 8001728:	62da      	str	r2, [r3, #44]	@ 0x2c
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	631a      	str	r2, [r3, #48]	@ 0x30
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	635a      	str	r2, [r3, #52]	@ 0x34
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f04f 0200 	mov.w	r2, #0
 8001740:	639a      	str	r2, [r3, #56]	@ 0x38
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	63da      	str	r2, [r3, #60]	@ 0x3c
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	641a      	str	r2, [r3, #64]	@ 0x40
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	4a0c      	ldr	r2, [pc, #48]	@ (8001788 <_ZN7ChassisC1EP15MotorControllerS1_S1_S1_+0xc4>)
 8001756:	645a      	str	r2, [r3, #68]	@ 0x44
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f04f 0200 	mov.w	r2, #0
 8001766:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	655a      	str	r2, [r3, #84]	@ 0x54
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4618      	mov	r0, r3
 800177c:	3714      	adds	r7, #20
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	3fe42a1f 	.word	0x3fe42a1f

0800178c <chassis_monitor>:
float w_goal,x_goal,y_goal;
extern PinpointI2C::BulkData bd;
float x_error,y_error;


void chassis_monitor(void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
//	if(bd.pos_y_mm< y_goal){
    chassis.setSpeed(Vx_goal,Vy_goal, W_goal);
 8001790:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <chassis_monitor+0x34>)
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <chassis_monitor+0x38>)
 8001798:	ed93 7a00 	vldr	s14, [r3]
 800179c:	4b0a      	ldr	r3, [pc, #40]	@ (80017c8 <chassis_monitor+0x3c>)
 800179e:	edd3 6a00 	vldr	s13, [r3]
 80017a2:	eeb0 1a66 	vmov.f32	s2, s13
 80017a6:	eef0 0a47 	vmov.f32	s1, s14
 80017aa:	eeb0 0a67 	vmov.f32	s0, s15
 80017ae:	4807      	ldr	r0, [pc, #28]	@ (80017cc <chassis_monitor+0x40>)
 80017b0:	f7ff fd74 	bl	800129c <_ZN7Chassis8setSpeedEfff>
//	}else{
//		chassis.setSpeed(0,0,0);
//	}
	chassis.getLocation();
 80017b4:	4805      	ldr	r0, [pc, #20]	@ (80017cc <chassis_monitor+0x40>)
 80017b6:	f7ff fdb3 	bl	8001320 <_ZN7Chassis11getLocationEv>
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	200009e8 	.word	0x200009e8
 80017c4:	200009ec 	.word	0x200009ec
 80017c8:	200009f0 	.word	0x200009f0
 80017cc:	20000990 	.word	0x20000990

080017d0 <_Z41__static_initialization_and_destruction_0v>:

void chassis_set_speed(double vx,double vy,double vz)
{
	chassis.setSpeed(vx, vy, vz);
}
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af02      	add	r7, sp, #8
Chassis chassis(&Motor_FR, &Motor_FL , &Motor_BR, &Motor_BL);
 80017d6:	4b05      	ldr	r3, [pc, #20]	@ (80017ec <_Z41__static_initialization_and_destruction_0v+0x1c>)
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	4b05      	ldr	r3, [pc, #20]	@ (80017f0 <_Z41__static_initialization_and_destruction_0v+0x20>)
 80017dc:	4a05      	ldr	r2, [pc, #20]	@ (80017f4 <_Z41__static_initialization_and_destruction_0v+0x24>)
 80017de:	4906      	ldr	r1, [pc, #24]	@ (80017f8 <_Z41__static_initialization_and_destruction_0v+0x28>)
 80017e0:	4806      	ldr	r0, [pc, #24]	@ (80017fc <_Z41__static_initialization_and_destruction_0v+0x2c>)
 80017e2:	f7ff ff6f 	bl	80016c4 <_ZN7ChassisC1EP15MotorControllerS1_S1_S1_>
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000ae4 	.word	0x20000ae4
 80017f0:	20000a94 	.word	0x20000a94
 80017f4:	20000a44 	.word	0x20000a44
 80017f8:	200009f4 	.word	0x200009f4
 80017fc:	20000990 	.word	0x20000990

08001800 <_GLOBAL__sub_I_chassis>:
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
 8001804:	f7ff ffe4 	bl	80017d0 <_Z41__static_initialization_and_destruction_0v>
 8001808:	bd80      	pop	{r7, pc}

0800180a <_ZSt4fabsf>:
  { return __builtin_fabsf(__x); }
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	ed87 0a01 	vstr	s0, [r7, #4]
 8001814:	edd7 7a01 	vldr	s15, [r7, #4]
 8001818:	eef0 7ae7 	vabs.f32	s15, s15
 800181c:	eeb0 0a67 	vmov.f32	s0, s15
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <_ZN15MotorController4initEii>:
#include "motor_ctrl.hpp"
int times = 0;
uint32_t current_cnt;
void MotorController::init(int en_ctrl,int dir_ctrl) {
 800182a:	b580      	push	{r7, lr}
 800182c:	b084      	sub	sp, #16
 800182e:	af00      	add	r7, sp, #0
 8001830:	60f8      	str	r0, [r7, #12]
 8001832:	60b9      	str	r1, [r7, #8]
 8001834:	607a      	str	r2, [r7, #4]
    HAL_TIM_Encoder_Start(_enc, TIM_CHANNEL_ALL);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	213c      	movs	r1, #60	@ 0x3c
 800183c:	4618      	mov	r0, r3
 800183e:	f005 fc8f 	bl	8007160 <HAL_TIM_Encoder_Start>
    HAL_TIM_PWM_Start(_pwm, _channel);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	4619      	mov	r1, r3
 800184c:	4610      	mov	r0, r2
 800184e:	f005 fb19 	bl	8006e84 <HAL_TIM_PWM_Start>
    _dir_ctrl = dir_ctrl;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	64da      	str	r2, [r3, #76]	@ 0x4c
    _en_ctrl = en_ctrl;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	68ba      	ldr	r2, [r7, #8]
 800185c:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800185e:	bf00      	nop
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <_ZN15MotorController8setSpeedEf>:

void MotorController::setSpeed(float speed) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	ed87 0a00 	vstr	s0, [r7]

    _targetSpeed = speed;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	631a      	str	r2, [r3, #48]	@ 0x30
//    times++;
    ComputePID();
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 f86c 	bl	8001958 <_ZN15MotorController10ComputePIDEv>

//    if (_pidOutput > 80.0) _pidOutput = 80.0;
//    if (_pidOutput < -80.0) _pidOutput = -80.0;
//    if (_dir_ctrl == 1){
    HAL_GPIO_WritePin(_dirGPIO, _dirPin, _pidOutput >= 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68d8      	ldr	r0, [r3, #12]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	8a19      	ldrh	r1, [r3, #16]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800188e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001896:	db01      	blt.n	800189c <_ZN15MotorController8setSpeedEf+0x34>
 8001898:	2301      	movs	r3, #1
 800189a:	e000      	b.n	800189e <_ZN15MotorController8setSpeedEf+0x36>
 800189c:	2300      	movs	r3, #0
 800189e:	461a      	mov	r2, r3
 80018a0:	f003 fc0e 	bl	80050c0 <HAL_GPIO_WritePin>
//    }else{
//    	HAL_GPIO_WritePin(_dirGPIO, _dirPin, _pidOutput >= 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
//    }
    _pwmValue = (uint16_t)(fabs(_pidOutput) * PWM_ARR );///  10.0);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80018aa:	eeb0 0a67 	vmov.f32	s0, s15
 80018ae:	f7ff ffac 	bl	800180a <_ZSt4fabsf>
 80018b2:	eef0 7a40 	vmov.f32	s15, s0
 80018b6:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001930 <_ZN15MotorController8setSpeedEf+0xc8>
 80018ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018c2:	ee17 3a90 	vmov	r3, s15
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    if (_pwmValue < 10) _pwmValue = 0;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80018d0:	2b09      	cmp	r3, #9
 80018d2:	d802      	bhi.n	80018da <_ZN15MotorController8setSpeedEf+0x72>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	84da      	strh	r2, [r3, #38]	@ 0x26
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d106      	bne.n	80018f0 <_ZN15MotorController8setSpeedEf+0x88>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	635a      	str	r2, [r3, #52]	@ 0x34
//	if(_pidOutput > 0) HAL_GPIO_WritePin(_dirGPIO, _dirPin, GPIO_PIN_SET);
//	else HAL_GPIO_WritePin(_dirGPIO, _dirPin, GPIO_PIN_RESET);
//
//	__HAL_TIM_SET_COMPARE(_pwm, _channel, (uint16_t)_pwmValue);

}
 80018ee:	e01b      	b.n	8001928 <_ZN15MotorController8setSpeedEf+0xc0>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d106      	bne.n	8001906 <_ZN15MotorController8setSpeedEf+0x9e>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001904:	e010      	b.n	8001928 <_ZN15MotorController8setSpeedEf+0xc0>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b08      	cmp	r3, #8
 800190c:	d106      	bne.n	800191c <_ZN15MotorController8setSpeedEf+0xb4>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800191a:	e005      	b.n	8001928 <_ZN15MotorController8setSpeedEf+0xc0>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	447a0000 	.word	0x447a0000

08001934 <_ZN15MotorController8getSpeedEv>:

float MotorController::getSpeed() {
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
//	updateSpeed();
    return _currentSpeed;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001940:	ee07 3a90 	vmov	s15, r3
}
 8001944:	eeb0 0a67 	vmov.f32	s0, s15
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	0000      	movs	r0, r0
 8001954:	0000      	movs	r0, r0
	...

08001958 <_ZN15MotorController10ComputePIDEv>:

float MotorController::ComputePID() {
 8001958:	b5b0      	push	{r4, r5, r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
    updateSpeed();
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f000 f8a9 	bl	8001ab8 <_ZN15MotorController11updateSpeedEv>
    _error = _targetSpeed - _currentSpeed;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001972:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    _integral += _error * (DT / 1000.0);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fe11 	bl	80005a8 <__aeabi_f2d>
 8001986:	4604      	mov	r4, r0
 8001988:	460d      	mov	r5, r1
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fe0a 	bl	80005a8 <__aeabi_f2d>
 8001994:	a345      	add	r3, pc, #276	@ (adr r3, 8001aac <_ZN15MotorController10ComputePIDEv+0x154>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	f7fe fe5d 	bl	8000658 <__aeabi_dmul>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4620      	mov	r0, r4
 80019a4:	4629      	mov	r1, r5
 80019a6:	f7fe fca1 	bl	80002ec <__adddf3>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4610      	mov	r0, r2
 80019b0:	4619      	mov	r1, r3
 80019b2:	f7ff f863 	bl	8000a7c <__aeabi_d2f>
 80019b6:	4602      	mov	r2, r0
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	63da      	str	r2, [r3, #60]	@ 0x3c
    if(_integral >= INTEGRAL_LIMIT) _integral = INTEGRAL_LIMIT;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80019c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80019c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ce:	db04      	blt.n	80019da <_ZN15MotorController10ComputePIDEv+0x82>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80019d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80019d8:	e00d      	b.n	80019f6 <_ZN15MotorController10ComputePIDEv+0x9e>
    else if(_integral <= -INTEGRAL_LIMIT) _integral = -INTEGRAL_LIMIT;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80019e0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80019e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ec:	d803      	bhi.n	80019f6 <_ZN15MotorController10ComputePIDEv+0x9e>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 80019f4:	63da      	str	r2, [r3, #60]	@ 0x3c


    float derivative = (_error - _lastError) / (DT / 1000.0);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a06:	ee17 0a90 	vmov	r0, s15
 8001a0a:	f7fe fdcd 	bl	80005a8 <__aeabi_f2d>
 8001a0e:	a327      	add	r3, pc, #156	@ (adr r3, 8001aac <_ZN15MotorController10ComputePIDEv+0x154>)
 8001a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a14:	f7fe ff4a 	bl	80008ac <__aeabi_ddiv>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f7ff f82c 	bl	8000a7c <__aeabi_d2f>
 8001a24:	4603      	mov	r3, r0
 8001a26:	60fb      	str	r3, [r7, #12]

    _pidOutput = (_kp * _error) + (_ki * _integral); //+ (_kd * derivative);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	ed93 7a05 	vldr	s14, [r3, #20]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001a34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	edd3 6a06 	vldr	s13, [r3, #24]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001a44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    // Update last error
    _lastError = _error;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	639a      	str	r2, [r3, #56]	@ 0x38
    if(_pidOutput > 1) _pidOutput = 1;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a6c:	dd04      	ble.n	8001a78 <_ZN15MotorController10ComputePIDEv+0x120>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001a74:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a76:	e00c      	b.n	8001a92 <_ZN15MotorController10ComputePIDEv+0x13a>
    else if (_pidOutput < -1) _pidOutput = -1;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001a7e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001a82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8a:	d502      	bpl.n	8001a92 <_ZN15MotorController10ComputePIDEv+0x13a>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a06      	ldr	r2, [pc, #24]	@ (8001aa8 <_ZN15MotorController10ComputePIDEv+0x150>)
 8001a90:	629a      	str	r2, [r3, #40]	@ 0x28
    return _pidOutput;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a96:	ee07 3a90 	vmov	s15, r3
////    pre_error = error;
//
//	if (_pidOutput > 1) _pidOutput = 1;
//	else if (_pidOutput < -1) _pidOutput = -1;
//    return _pidOutput;
}
 8001a9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a9e:	3710      	adds	r7, #16
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bdb0      	pop	{r4, r5, r7, pc}
 8001aa4:	f3af 8000 	nop.w
 8001aa8:	bf800000 	.word	0xbf800000
 8001aac:	d2f1a9fc 	.word	0xd2f1a9fc
 8001ab0:	3f50624d 	.word	0x3f50624d
 8001ab4:	00000000 	.word	0x00000000

08001ab8 <_ZN15MotorController11updateSpeedEv>:

float MotorController::updateSpeed() {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
//    else
//        _currentSpeed = (__HAL_TIM_GET_COUNTER(_enc) / ENCODER_RESOLUTION / REDUCTION_RATIO / 4) / (DT / 1000.0); // RPS
//
//    _last_cnt = __HAL_TIM_GET_COUNTER(_enc);

	cnt = __HAL_TIM_GetCounter(_enc);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac8:	b21a      	sxth	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	849a      	strh	r2, [r3, #36]	@ 0x24
	_currentSpeed = (cnt/ENCODER_RESOLUTION / REDUCTION_RATIO / 4) / (DT / 1000.0);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd55 	bl	8000584 <__aeabi_i2d>
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <_ZN15MotorController11updateSpeedEv+0x98>)
 8001ae0:	f7fe fee4 	bl	80008ac <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b18      	ldr	r3, [pc, #96]	@ (8001b54 <_ZN15MotorController11updateSpeedEv+0x9c>)
 8001af2:	f7fe fedb 	bl	80008ac <__aeabi_ddiv>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4610      	mov	r0, r2
 8001afc:	4619      	mov	r1, r3
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	4b15      	ldr	r3, [pc, #84]	@ (8001b58 <_ZN15MotorController11updateSpeedEv+0xa0>)
 8001b04:	f7fe fed2 	bl	80008ac <__aeabi_ddiv>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	4619      	mov	r1, r3
 8001b10:	a30d      	add	r3, pc, #52	@ (adr r3, 8001b48 <_ZN15MotorController11updateSpeedEv+0x90>)
 8001b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b16:	f7fe fec9 	bl	80008ac <__aeabi_ddiv>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4610      	mov	r0, r2
 8001b20:	4619      	mov	r1, r3
 8001b22:	f7fe ffab 	bl	8000a7c <__aeabi_d2f>
 8001b26:	4602      	mov	r2, r0
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_TIM_SET_COUNTER(_enc, 0);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2200      	movs	r2, #0
 8001b34:	625a      	str	r2, [r3, #36]	@ 0x24
//    _currentSpeed *= _en_ctrl;
    return _currentSpeed;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b3a:	ee07 3a90 	vmov	s15, r3
}
 8001b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	d2f1a9fc 	.word	0xd2f1a9fc
 8001b4c:	3f50624d 	.word	0x3f50624d
 8001b50:	40590000 	.word	0x40590000
 8001b54:	40500000 	.word	0x40500000
 8001b58:	40100000 	.word	0x40100000

08001b5c <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>:
#include "math.h"
#include "motor_config.h"

class MotorController{
public:
    MotorController(TIM_HandleTypeDef* enc, TIM_HandleTypeDef* pwm, uint32_t channel, GPIO_TypeDef* dirGPIO, uint16_t dirPin, double kp, double ki, double kd):
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08a      	sub	sp, #40	@ 0x28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6278      	str	r0, [r7, #36]	@ 0x24
 8001b64:	6239      	str	r1, [r7, #32]
 8001b66:	61fa      	str	r2, [r7, #28]
 8001b68:	61bb      	str	r3, [r7, #24]
 8001b6a:	ed87 0b04 	vstr	d0, [r7, #16]
 8001b6e:	ed87 1b02 	vstr	d1, [r7, #8]
 8001b72:	ed87 2b00 	vstr	d2, [r7]
        _enc(enc), _pwm(pwm), _channel(channel), _dirGPIO(dirGPIO), _dirPin(dirPin), _kp(kp), _ki(ki), _kd(kd){}
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	6a3a      	ldr	r2, [r7, #32]
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7e:	69fa      	ldr	r2, [r7, #28]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b90:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001b92:	821a      	strh	r2, [r3, #16]
 8001b94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b98:	f7fe ff70 	bl	8000a7c <__aeabi_d2f>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba0:	615a      	str	r2, [r3, #20]
 8001ba2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ba6:	f7fe ff69 	bl	8000a7c <__aeabi_d2f>
 8001baa:	4602      	mov	r2, r0
 8001bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bae:	619a      	str	r2, [r3, #24]
 8001bb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bb4:	f7fe ff62 	bl	8000a7c <__aeabi_d2f>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbc:	61da      	str	r2, [r3, #28]
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2020 	strb.w	r2, [r3, #32]
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	845a      	strh	r2, [r3, #34]	@ 0x22
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	849a      	strh	r2, [r3, #36]	@ 0x24
 8001bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bdc:	2200      	movs	r2, #0
 8001bde:	84da      	strh	r2, [r3, #38]	@ 0x26
 8001be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	629a      	str	r2, [r3, #40]	@ 0x28
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	f04f 0200 	mov.w	r2, #0
 8001c06:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c12:	4a08      	ldr	r2, [pc, #32]	@ (8001c34 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0xd8>)
 8001c14:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c20:	2200      	movs	r2, #0
 8001c22:	649a      	str	r2, [r3, #72]	@ 0x48
 8001c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c26:	2200      	movs	r2, #0
 8001c28:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3728      	adds	r7, #40	@ 0x28
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	42c80000 	.word	0x42c80000

08001c38 <motor_init>:
float VgoalFL = 0.0;
float VgoalBR = 0.0;
float VgoalBL = 0.0;


void motor_init(){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
	Motor_FR.init(1,-1);
 8001c3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c40:	2101      	movs	r1, #1
 8001c42:	480a      	ldr	r0, [pc, #40]	@ (8001c6c <motor_init+0x34>)
 8001c44:	f7ff fdf1 	bl	800182a <_ZN15MotorController4initEii>
	Motor_FL.init(1,1);
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	4808      	ldr	r0, [pc, #32]	@ (8001c70 <motor_init+0x38>)
 8001c4e:	f7ff fdec 	bl	800182a <_ZN15MotorController4initEii>
	Motor_BR.init(1,1);
 8001c52:	2201      	movs	r2, #1
 8001c54:	2101      	movs	r1, #1
 8001c56:	4807      	ldr	r0, [pc, #28]	@ (8001c74 <motor_init+0x3c>)
 8001c58:	f7ff fde7 	bl	800182a <_ZN15MotorController4initEii>
	Motor_BL.init(1,1);
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	2101      	movs	r1, #1
 8001c60:	4805      	ldr	r0, [pc, #20]	@ (8001c78 <motor_init+0x40>)
 8001c62:	f7ff fde2 	bl	800182a <_ZN15MotorController4initEii>
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200009f4 	.word	0x200009f4
 8001c70:	20000a44 	.word	0x20000a44
 8001c74:	20000a94 	.word	0x20000a94
 8001c78:	20000ae4 	.word	0x20000ae4
 8001c7c:	00000000 	.word	0x00000000

08001c80 <_Z41__static_initialization_and_destruction_0v>:
    Motor_BL.setSpeed(VgoalBL);
//    test = Motor_BR.getSpeed();
//    Motor_BL.getSpeed();
//    Motor_FR.getSpeed();
//    Motor_FL.getSpeed();
}
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af02      	add	r7, sp, #8
MotorController Motor_FR(&htim1, &htim8, TIM_CHANNEL_1, GPIOB, GPIO_PIN_12, 4, 200, 0);
 8001c86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d38 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	ed9f 2b21 	vldr	d2, [pc, #132]	@ 8001d18 <_Z41__static_initialization_and_destruction_0v+0x98>
 8001c94:	ed9f 1b22 	vldr	d1, [pc, #136]	@ 8001d20 <_Z41__static_initialization_and_destruction_0v+0xa0>
 8001c98:	ed9f 0b23 	vldr	d0, [pc, #140]	@ 8001d28 <_Z41__static_initialization_and_destruction_0v+0xa8>
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	4a27      	ldr	r2, [pc, #156]	@ (8001d3c <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8001ca0:	4927      	ldr	r1, [pc, #156]	@ (8001d40 <_Z41__static_initialization_and_destruction_0v+0xc0>)
 8001ca2:	4828      	ldr	r0, [pc, #160]	@ (8001d44 <_Z41__static_initialization_and_destruction_0v+0xc4>)
 8001ca4:	f7ff ff5a 	bl	8001b5c <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
MotorController Motor_FL(&htim2, &htim8, TIM_CHANNEL_2, GPIOA, GPIO_PIN_12, 5, 200, 0);
 8001ca8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	4b26      	ldr	r3, [pc, #152]	@ (8001d48 <_Z41__static_initialization_and_destruction_0v+0xc8>)
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	ed9f 2b19 	vldr	d2, [pc, #100]	@ 8001d18 <_Z41__static_initialization_and_destruction_0v+0x98>
 8001cb6:	ed9f 1b1a 	vldr	d1, [pc, #104]	@ 8001d20 <_Z41__static_initialization_and_destruction_0v+0xa0>
 8001cba:	ed9f 0b1d 	vldr	d0, [pc, #116]	@ 8001d30 <_Z41__static_initialization_and_destruction_0v+0xb0>
 8001cbe:	2304      	movs	r3, #4
 8001cc0:	4a1e      	ldr	r2, [pc, #120]	@ (8001d3c <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8001cc2:	4922      	ldr	r1, [pc, #136]	@ (8001d4c <_Z41__static_initialization_and_destruction_0v+0xcc>)
 8001cc4:	4822      	ldr	r0, [pc, #136]	@ (8001d50 <_Z41__static_initialization_and_destruction_0v+0xd0>)
 8001cc6:	f7ff ff49 	bl	8001b5c <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
MotorController Motor_BR(&htim3, &htim8, TIM_CHANNEL_3, GPIOB, GPIO_PIN_14, 5, 200, 0);
 8001cca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cce:	9301      	str	r3, [sp, #4]
 8001cd0:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	ed9f 2b10 	vldr	d2, [pc, #64]	@ 8001d18 <_Z41__static_initialization_and_destruction_0v+0x98>
 8001cd8:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 8001d20 <_Z41__static_initialization_and_destruction_0v+0xa0>
 8001cdc:	ed9f 0b14 	vldr	d0, [pc, #80]	@ 8001d30 <_Z41__static_initialization_and_destruction_0v+0xb0>
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	4a16      	ldr	r2, [pc, #88]	@ (8001d3c <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8001ce4:	491b      	ldr	r1, [pc, #108]	@ (8001d54 <_Z41__static_initialization_and_destruction_0v+0xd4>)
 8001ce6:	481c      	ldr	r0, [pc, #112]	@ (8001d58 <_Z41__static_initialization_and_destruction_0v+0xd8>)
 8001ce8:	f7ff ff38 	bl	8001b5c <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
MotorController Motor_BL(&htim4, &htim8, TIM_CHANNEL_4, GPIOB, GPIO_PIN_15, 5, 200, 0);
 8001cec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	ed9f 2b08 	vldr	d2, [pc, #32]	@ 8001d18 <_Z41__static_initialization_and_destruction_0v+0x98>
 8001cfa:	ed9f 1b09 	vldr	d1, [pc, #36]	@ 8001d20 <_Z41__static_initialization_and_destruction_0v+0xa0>
 8001cfe:	ed9f 0b0c 	vldr	d0, [pc, #48]	@ 8001d30 <_Z41__static_initialization_and_destruction_0v+0xb0>
 8001d02:	230c      	movs	r3, #12
 8001d04:	4a0d      	ldr	r2, [pc, #52]	@ (8001d3c <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8001d06:	4915      	ldr	r1, [pc, #84]	@ (8001d5c <_Z41__static_initialization_and_destruction_0v+0xdc>)
 8001d08:	4815      	ldr	r0, [pc, #84]	@ (8001d60 <_Z41__static_initialization_and_destruction_0v+0xe0>)
 8001d0a:	f7ff ff27 	bl	8001b5c <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	f3af 8000 	nop.w
	...
 8001d24:	40690000 	.word	0x40690000
 8001d28:	00000000 	.word	0x00000000
 8001d2c:	40100000 	.word	0x40100000
 8001d30:	00000000 	.word	0x00000000
 8001d34:	40140000 	.word	0x40140000
 8001d38:	40020400 	.word	0x40020400
 8001d3c:	20005584 	.word	0x20005584
 8001d40:	2000541c 	.word	0x2000541c
 8001d44:	200009f4 	.word	0x200009f4
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	20005464 	.word	0x20005464
 8001d50:	20000a44 	.word	0x20000a44
 8001d54:	200054ac 	.word	0x200054ac
 8001d58:	20000a94 	.word	0x20000a94
 8001d5c:	200054f4 	.word	0x200054f4
 8001d60:	20000ae4 	.word	0x20000ae4

08001d64 <_GLOBAL__sub_I_Motor_FR>:
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	f7ff ff8a 	bl	8001c80 <_Z41__static_initialization_and_destruction_0v>
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <uros_init>:
#define MAX_PING_FAIL_COUNT 5


extern UART_HandleTypeDef USARTx;

void uros_init(void) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af02      	add	r7, sp, #8
  // Initialize micro-ROS
  rmw_uros_set_custom_transport(
 8001d76:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <uros_init+0x58>)
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	4b14      	ldr	r3, [pc, #80]	@ (8001dcc <uros_init+0x5c>)
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	4b14      	ldr	r3, [pc, #80]	@ (8001dd0 <uros_init+0x60>)
 8001d80:	4a14      	ldr	r2, [pc, #80]	@ (8001dd4 <uros_init+0x64>)
 8001d82:	4915      	ldr	r1, [pc, #84]	@ (8001dd8 <uros_init+0x68>)
 8001d84:	2001      	movs	r0, #1
 8001d86:	f00e fba5 	bl	80104d4 <rmw_uros_set_custom_transport>
    cubemx_transport_open,
    cubemx_transport_close,
    cubemx_transport_write,
    cubemx_transport_read);
  
  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001d8a:	1d3b      	adds	r3, r7, #4
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f00d ffb9 	bl	800fd04 <rcutils_get_zero_initialized_allocator>

  freeRTOS_allocator.allocate = microros_allocate;
 8001d92:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <uros_init+0x6c>)
 8001d94:	607b      	str	r3, [r7, #4]
  freeRTOS_allocator.deallocate = microros_deallocate;
 8001d96:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <uros_init+0x70>)
 8001d98:	60bb      	str	r3, [r7, #8]
  freeRTOS_allocator.reallocate = microros_reallocate;
 8001d9a:	4b12      	ldr	r3, [pc, #72]	@ (8001de4 <uros_init+0x74>)
 8001d9c:	60fb      	str	r3, [r7, #12]
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001d9e:	4b12      	ldr	r3, [pc, #72]	@ (8001de8 <uros_init+0x78>)
 8001da0:	613b      	str	r3, [r7, #16]

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001da2:	1d3b      	adds	r3, r7, #4
 8001da4:	4618      	mov	r0, r3
 8001da6:	f00d ffbb 	bl	800fd20 <rcutils_set_default_allocator>
 8001daa:	4603      	mov	r3, r0
 8001dac:	f083 0301 	eor.w	r3, r3, #1
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d003      	beq.n	8001dbe <uros_init+0x4e>
  printf("Error on default allocators (line %d)\n", __LINE__); 
 8001db6:	213f      	movs	r1, #63	@ 0x3f
 8001db8:	480c      	ldr	r0, [pc, #48]	@ (8001dec <uros_init+0x7c>)
 8001dba:	f019 ff29 	bl	801bc10 <iprintf>
  }
}
 8001dbe:	bf00      	nop
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	080028c1 	.word	0x080028c1
 8001dcc:	08002859 	.word	0x08002859
 8001dd0:	08002839 	.word	0x08002839
 8001dd4:	0800280d 	.word	0x0800280d
 8001dd8:	200055cc 	.word	0x200055cc
 8001ddc:	080031a1 	.word	0x080031a1
 8001de0:	080031e5 	.word	0x080031e5
 8001de4:	0800321d 	.word	0x0800321d
 8001de8:	08003289 	.word	0x08003289
 8001dec:	0801cd48 	.word	0x0801cd48

08001df0 <uros_agent_status_check>:

void uros_agent_status_check(void) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  switch (status) {
 8001df4:	4b11      	ldr	r3, [pc, #68]	@ (8001e3c <uros_agent_status_check+0x4c>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d81c      	bhi.n	8001e36 <uros_agent_status_check+0x46>
 8001dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <uros_agent_status_check+0x14>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e19 	.word	0x08001e19
 8001e08:	08001e1f 	.word	0x08001e1f
 8001e0c:	08001e25 	.word	0x08001e25
 8001e10:	08001e2b 	.word	0x08001e2b
 8001e14:	08001e31 	.word	0x08001e31
    case AGENT_WAITING:
      handle_state_agent_waiting();
 8001e18:	f000 f812 	bl	8001e40 <handle_state_agent_waiting>
      break;
 8001e1c:	e00c      	b.n	8001e38 <uros_agent_status_check+0x48>
    case AGENT_AVAILABLE:
      handle_state_agent_available();
 8001e1e:	f000 f821 	bl	8001e64 <handle_state_agent_available>
      break;
 8001e22:	e009      	b.n	8001e38 <uros_agent_status_check+0x48>
    case AGENT_CONNECTED:
      handle_state_agent_connected();
 8001e24:	f000 f82c 	bl	8001e80 <handle_state_agent_connected>
      break;
 8001e28:	e006      	b.n	8001e38 <uros_agent_status_check+0x48>
    case AGENT_TRYING:
      handle_state_agent_trying();
 8001e2a:	f000 f85b 	bl	8001ee4 <handle_state_agent_trying>
      break;
 8001e2e:	e003      	b.n	8001e38 <uros_agent_status_check+0x48>
    case AGENT_DISCONNECTED:
      handle_state_agent_disconnected();
 8001e30:	f000 f882 	bl	8001f38 <handle_state_agent_disconnected>
      break;
 8001e34:	e000      	b.n	8001e38 <uros_agent_status_check+0x48>
    default:
      break;
 8001e36:	bf00      	nop
  }
}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000f58 	.word	0x20000f58

08001e40 <handle_state_agent_waiting>:

void handle_state_agent_waiting(void) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  status = (rmw_uros_ping_agent(100, 10) == RMW_RET_OK) ? AGENT_AVAILABLE : AGENT_WAITING;
 8001e44:	210a      	movs	r1, #10
 8001e46:	2064      	movs	r0, #100	@ 0x64
 8001e48:	f00e fb5a 	bl	8010500 <rmw_uros_ping_agent>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <handle_state_agent_waiting+0x16>
 8001e52:	2201      	movs	r2, #1
 8001e54:	e000      	b.n	8001e58 <handle_state_agent_waiting+0x18>
 8001e56:	2200      	movs	r2, #0
 8001e58:	4b01      	ldr	r3, [pc, #4]	@ (8001e60 <handle_state_agent_waiting+0x20>)
 8001e5a:	701a      	strb	r2, [r3, #0]
}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000f58 	.word	0x20000f58

08001e64 <handle_state_agent_available>:
void handle_state_agent_available(void) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  uros_create_entities();
 8001e68:	f000 f872 	bl	8001f50 <uros_create_entities>
  status = AGENT_CONNECTED;
 8001e6c:	4b02      	ldr	r3, [pc, #8]	@ (8001e78 <handle_state_agent_available+0x14>)
 8001e6e:	2202      	movs	r2, #2
 8001e70:	701a      	strb	r2, [r3, #0]
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000f58 	.word	0x20000f58
 8001e7c:	00000000 	.word	0x00000000

08001e80 <handle_state_agent_connected>:
void handle_state_agent_connected(void) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(20, 5) == RMW_RET_OK){
 8001e84:	2105      	movs	r1, #5
 8001e86:	2014      	movs	r0, #20
 8001e88:	f00e fb3a 	bl	8010500 <rmw_uros_ping_agent>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d009      	beq.n	8001eb0 <handle_state_agent_connected+0x30>
    rclc_executor_spin_some(&executor, RCL_MS_TO_NS(50));
 8001e9c:	a30f      	add	r3, pc, #60	@ (adr r3, 8001edc <handle_state_agent_connected+0x5c>)
 8001e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea2:	480b      	ldr	r0, [pc, #44]	@ (8001ed0 <handle_state_agent_connected+0x50>)
 8001ea4:	f00d fdba 	bl	800fa1c <rclc_executor_spin_some>
    ping_fail_count = 0; // Reset ping fail count
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <handle_state_agent_connected+0x54>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
    ping_fail_count++;
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_TRYING;
    }
  }
}
 8001eae:	e00b      	b.n	8001ec8 <handle_state_agent_connected+0x48>
    ping_fail_count++;
 8001eb0:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <handle_state_agent_connected+0x54>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	4a07      	ldr	r2, [pc, #28]	@ (8001ed4 <handle_state_agent_connected+0x54>)
 8001eb8:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <handle_state_agent_connected+0x54>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2b04      	cmp	r3, #4
 8001ec0:	dd02      	ble.n	8001ec8 <handle_state_agent_connected+0x48>
      status = AGENT_TRYING;
 8001ec2:	4b05      	ldr	r3, [pc, #20]	@ (8001ed8 <handle_state_agent_connected+0x58>)
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	701a      	strb	r2, [r3, #0]
}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	f3af 8000 	nop.w
 8001ed0:	20000ed0 	.word	0x20000ed0
 8001ed4:	20000f5c 	.word	0x20000f5c
 8001ed8:	20000f58 	.word	0x20000f58
 8001edc:	02faf080 	.word	0x02faf080
 8001ee0:	00000000 	.word	0x00000000

08001ee4 <handle_state_agent_trying>:
void handle_state_agent_trying(void) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(50, 10) == RMW_RET_OK){
 8001ee8:	210a      	movs	r1, #10
 8001eea:	2032      	movs	r0, #50	@ 0x32
 8001eec:	f00e fb08 	bl	8010500 <rmw_uros_ping_agent>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	bf0c      	ite	eq
 8001ef6:	2301      	moveq	r3, #1
 8001ef8:	2300      	movne	r3, #0
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d006      	beq.n	8001f0e <handle_state_agent_trying+0x2a>
    status = AGENT_CONNECTED;
 8001f00:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <handle_state_agent_trying+0x4c>)
 8001f02:	2202      	movs	r2, #2
 8001f04:	701a      	strb	r2, [r3, #0]
    ping_fail_count = 0; // Reset ping fail count
 8001f06:	4b0b      	ldr	r3, [pc, #44]	@ (8001f34 <handle_state_agent_trying+0x50>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_DISCONNECTED;
      ping_fail_count = 0;
    }
  }
}
 8001f0c:	e00e      	b.n	8001f2c <handle_state_agent_trying+0x48>
    ping_fail_count++;
 8001f0e:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <handle_state_agent_trying+0x50>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	3301      	adds	r3, #1
 8001f14:	4a07      	ldr	r2, [pc, #28]	@ (8001f34 <handle_state_agent_trying+0x50>)
 8001f16:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <handle_state_agent_trying+0x50>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b04      	cmp	r3, #4
 8001f1e:	dd05      	ble.n	8001f2c <handle_state_agent_trying+0x48>
      status = AGENT_DISCONNECTED;
 8001f20:	4b03      	ldr	r3, [pc, #12]	@ (8001f30 <handle_state_agent_trying+0x4c>)
 8001f22:	2204      	movs	r2, #4
 8001f24:	701a      	strb	r2, [r3, #0]
      ping_fail_count = 0;
 8001f26:	4b03      	ldr	r3, [pc, #12]	@ (8001f34 <handle_state_agent_trying+0x50>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20000f58 	.word	0x20000f58
 8001f34:	20000f5c 	.word	0x20000f5c

08001f38 <handle_state_agent_disconnected>:
void handle_state_agent_disconnected(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  uros_destroy_entities();
 8001f3c:	f000 f93e 	bl	80021bc <uros_destroy_entities>
  status = AGENT_WAITING;
 8001f40:	4b02      	ldr	r3, [pc, #8]	@ (8001f4c <handle_state_agent_disconnected+0x14>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000f58 	.word	0x20000f58

08001f50 <uros_create_entities>:


void uros_create_entities(void) {
 8001f50:	b5b0      	push	{r4, r5, r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af02      	add	r7, sp, #8
  // 重置积分变量
  last_cmd_vel_time = 0;
 8001f56:	4b7e      	ldr	r3, [pc, #504]	@ (8002150 <uros_create_entities+0x200>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
  last_cmd_arm_time = 0;
 8001f5c:	4b7d      	ldr	r3, [pc, #500]	@ (8002154 <uros_create_entities+0x204>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
  current_yaw = 0.0f;
 8001f62:	4b7d      	ldr	r3, [pc, #500]	@ (8002158 <uros_create_entities+0x208>)
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]

  allocator = rcl_get_default_allocator();
 8001f6a:	4c7c      	ldr	r4, [pc, #496]	@ (800215c <uros_create_entities+0x20c>)
 8001f6c:	463b      	mov	r3, r7
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f00d fef4 	bl	800fd5c <rcutils_get_default_allocator>
 8001f74:	4625      	mov	r5, r4
 8001f76:	463c      	mov	r4, r7
 8001f78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f7c:	6823      	ldr	r3, [r4, #0]
 8001f7e:	602b      	str	r3, [r5, #0]

  init_options = rcl_get_zero_initialized_init_options();
 8001f80:	f00b fee4 	bl	800dd4c <rcl_get_zero_initialized_init_options>
 8001f84:	4603      	mov	r3, r0
 8001f86:	4a76      	ldr	r2, [pc, #472]	@ (8002160 <uros_create_entities+0x210>)
 8001f88:	6013      	str	r3, [r2, #0]
  rcl_init_options_init(&init_options, allocator);
 8001f8a:	4b74      	ldr	r3, [pc, #464]	@ (800215c <uros_create_entities+0x20c>)
 8001f8c:	466c      	mov	r4, sp
 8001f8e:	f103 020c 	add.w	r2, r3, #12
 8001f92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f96:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f9c:	4870      	ldr	r0, [pc, #448]	@ (8002160 <uros_create_entities+0x210>)
 8001f9e:	f00b fed7 	bl	800dd50 <rcl_init_options_init>
  rcl_init_options_set_domain_id(&init_options, DOMAIN_ID);
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	486e      	ldr	r0, [pc, #440]	@ (8002160 <uros_create_entities+0x210>)
 8001fa6:	f00b ffcf 	bl	800df48 <rcl_init_options_set_domain_id>

  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator); // Initialize support structure
 8001faa:	4b6c      	ldr	r3, [pc, #432]	@ (800215c <uros_create_entities+0x20c>)
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	4b6c      	ldr	r3, [pc, #432]	@ (8002160 <uros_create_entities+0x210>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	486b      	ldr	r0, [pc, #428]	@ (8002164 <uros_create_entities+0x214>)
 8001fb6:	f00d fd6b 	bl	800fa90 <rclc_support_init_with_options>

  rcl_init_options_fini(&init_options);
 8001fba:	4869      	ldr	r0, [pc, #420]	@ (8002160 <uros_create_entities+0x210>)
 8001fbc:	f00b ff2e 	bl	800de1c <rcl_init_options_fini>
  
  rclc_node_init_default(&node, NODE_NAME, "", &support);                       // Initialize node
 8001fc0:	4b68      	ldr	r3, [pc, #416]	@ (8002164 <uros_create_entities+0x214>)
 8001fc2:	4a69      	ldr	r2, [pc, #420]	@ (8002168 <uros_create_entities+0x218>)
 8001fc4:	4969      	ldr	r1, [pc, #420]	@ (800216c <uros_create_entities+0x21c>)
 8001fc6:	486a      	ldr	r0, [pc, #424]	@ (8002170 <uros_create_entities+0x220>)
 8001fc8:	f00d fdc0 	bl	800fb4c <rclc_node_init_default>

  rclc_publisher_init_default(                                                  // Initialize publisher for pose
 8001fcc:	f00b fd36 	bl	800da3c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4b68      	ldr	r3, [pc, #416]	@ (8002174 <uros_create_entities+0x224>)
 8001fd4:	4966      	ldr	r1, [pc, #408]	@ (8002170 <uros_create_entities+0x220>)
 8001fd6:	4868      	ldr	r0, [pc, #416]	@ (8002178 <uros_create_entities+0x228>)
 8001fd8:	f00d fdf4 	bl	800fbc4 <rclc_publisher_init_default>
    &pose_pub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
    "robot/pose");
  pose_msg.pose.pose.position.x = 830.0;
 8001fdc:	4967      	ldr	r1, [pc, #412]	@ (800217c <uros_create_entities+0x22c>)
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	4b67      	ldr	r3, [pc, #412]	@ (8002180 <uros_create_entities+0x230>)
 8001fe4:	e9c1 2308 	strd	r2, r3, [r1, #32]
  pose_msg.pose.pose.position.y = 6160.0;
 8001fe8:	4964      	ldr	r1, [pc, #400]	@ (800217c <uros_create_entities+0x22c>)
 8001fea:	a355      	add	r3, pc, #340	@ (adr r3, 8002140 <uros_create_entities+0x1f0>)
 8001fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff0:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  pose_msg.pose.pose.position.z = 0.0;
 8001ff4:	4961      	ldr	r1, [pc, #388]	@ (800217c <uros_create_entities+0x22c>)
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  pose_msg.pose.pose.orientation.x = 0.0;
 8002002:	495e      	ldr	r1, [pc, #376]	@ (800217c <uros_create_entities+0x22c>)
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	f04f 0300 	mov.w	r3, #0
 800200c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
  pose_msg.pose.pose.orientation.y = 0.0;
 8002010:	495a      	ldr	r1, [pc, #360]	@ (800217c <uros_create_entities+0x22c>)
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	f04f 0300 	mov.w	r3, #0
 800201a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
  pose_msg.pose.pose.orientation.z = 0.0;
 800201e:	4957      	ldr	r1, [pc, #348]	@ (800217c <uros_create_entities+0x22c>)
 8002020:	f04f 0200 	mov.w	r2, #0
 8002024:	f04f 0300 	mov.w	r3, #0
 8002028:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
  pose_msg.pose.pose.orientation.w = 0.0;
 800202c:	4953      	ldr	r1, [pc, #332]	@ (800217c <uros_create_entities+0x22c>)
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	f04f 0300 	mov.w	r3, #0
 8002036:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

  rclc_publisher_init_default(                                                  // Initialize publisher for pose
 800203a:	f00f fe0b 	bl	8011c54 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 800203e:	4602      	mov	r2, r0
 8002040:	4b50      	ldr	r3, [pc, #320]	@ (8002184 <uros_create_entities+0x234>)
 8002042:	494b      	ldr	r1, [pc, #300]	@ (8002170 <uros_create_entities+0x220>)
 8002044:	4850      	ldr	r0, [pc, #320]	@ (8002188 <uros_create_entities+0x238>)
 8002046:	f00d fdbd 	bl	800fbc4 <rclc_publisher_init_default>
    &arm_pub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/arm_status");
  arm_msg.data = -1;
 800204a:	4b50      	ldr	r3, [pc, #320]	@ (800218c <uros_create_entities+0x23c>)
 800204c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002050:	601a      	str	r2, [r3, #0]

  rmw_uros_set_publisher_session_timeout(                                       // Set session timeout for publisher
 8002052:	4849      	ldr	r0, [pc, #292]	@ (8002178 <uros_create_entities+0x228>)
 8002054:	f00c fa70 	bl	800e538 <rcl_publisher_get_rmw_handle>
 8002058:	4603      	mov	r3, r0
 800205a:	210a      	movs	r1, #10
 800205c:	4618      	mov	r0, r3
 800205e:	f00f fa41 	bl	80114e4 <rmw_uros_set_publisher_session_timeout>
    rcl_publisher_get_rmw_handle(&pose_pub),
    10);

  rmw_uros_set_publisher_session_timeout(                                       // Set session timeout for publisher
 8002062:	4849      	ldr	r0, [pc, #292]	@ (8002188 <uros_create_entities+0x238>)
 8002064:	f00c fa68 	bl	800e538 <rcl_publisher_get_rmw_handle>
 8002068:	4603      	mov	r3, r0
 800206a:	210a      	movs	r1, #10
 800206c:	4618      	mov	r0, r3
 800206e:	f00f fa39 	bl	80114e4 <rmw_uros_set_publisher_session_timeout>
    rcl_publisher_get_rmw_handle(&arm_pub),
    10);

  rclc_subscription_init_default(                                               // Initialize subscriber for command velocity
 8002072:	f00a f819 	bl	800c0a8 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8002076:	4602      	mov	r2, r0
 8002078:	4b45      	ldr	r3, [pc, #276]	@ (8002190 <uros_create_entities+0x240>)
 800207a:	493d      	ldr	r1, [pc, #244]	@ (8002170 <uros_create_entities+0x220>)
 800207c:	4845      	ldr	r0, [pc, #276]	@ (8002194 <uros_create_entities+0x244>)
 800207e:	f00d fdd5 	bl	800fc2c <rclc_subscription_init_default>
    &cmd_vel_sub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
    "robot/cmd_vel");
  cmd_vel_msg.linear.x = 0.0;
 8002082:	4945      	ldr	r1, [pc, #276]	@ (8002198 <uros_create_entities+0x248>)
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	e9c1 2300 	strd	r2, r3, [r1]
  cmd_vel_msg.linear.y = 0.0;
 8002090:	4941      	ldr	r1, [pc, #260]	@ (8002198 <uros_create_entities+0x248>)
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	f04f 0300 	mov.w	r3, #0
 800209a:	e9c1 2302 	strd	r2, r3, [r1, #8]
  cmd_vel_msg.linear.z = 0.0;
 800209e:	493e      	ldr	r1, [pc, #248]	@ (8002198 <uros_create_entities+0x248>)
 80020a0:	f04f 0200 	mov.w	r2, #0
 80020a4:	f04f 0300 	mov.w	r3, #0
 80020a8:	e9c1 2304 	strd	r2, r3, [r1, #16]
  cmd_vel_msg.angular.x = 0.0;
 80020ac:	493a      	ldr	r1, [pc, #232]	@ (8002198 <uros_create_entities+0x248>)
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	e9c1 2306 	strd	r2, r3, [r1, #24]
  cmd_vel_msg.angular.y = 0.0;
 80020ba:	4937      	ldr	r1, [pc, #220]	@ (8002198 <uros_create_entities+0x248>)
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	f04f 0300 	mov.w	r3, #0
 80020c4:	e9c1 2308 	strd	r2, r3, [r1, #32]
  cmd_vel_msg.angular.z = 0.0;
 80020c8:	4933      	ldr	r1, [pc, #204]	@ (8002198 <uros_create_entities+0x248>)
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	f04f 0300 	mov.w	r3, #0
 80020d2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

  rclc_subscription_init_default(                                               // Initialize subscriber for arm command
 80020d6:	f00f fdbd 	bl	8011c54 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 80020da:	4602      	mov	r2, r0
 80020dc:	4b2f      	ldr	r3, [pc, #188]	@ (800219c <uros_create_entities+0x24c>)
 80020de:	4924      	ldr	r1, [pc, #144]	@ (8002170 <uros_create_entities+0x220>)
 80020e0:	482f      	ldr	r0, [pc, #188]	@ (80021a0 <uros_create_entities+0x250>)
 80020e2:	f00d fda3 	bl	800fc2c <rclc_subscription_init_default>
    &cmd_arm_sub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/cmd_arm");
  cmd_arm_msg.data = -1;
 80020e6:	4b2f      	ldr	r3, [pc, #188]	@ (80021a4 <uros_create_entities+0x254>)
 80020e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020ec:	601a      	str	r2, [r3, #0]


  rclc_timer_init_default(&pose_pub_timer, &support, RCL_MS_TO_NS(50), pose_pub_timer_cb);
 80020ee:	4b2e      	ldr	r3, [pc, #184]	@ (80021a8 <uros_create_entities+0x258>)
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	a315      	add	r3, pc, #84	@ (adr r3, 8002148 <uros_create_entities+0x1f8>)
 80020f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f8:	491a      	ldr	r1, [pc, #104]	@ (8002164 <uros_create_entities+0x214>)
 80020fa:	482c      	ldr	r0, [pc, #176]	@ (80021ac <uros_create_entities+0x25c>)
 80020fc:	f00d fdca 	bl	800fc94 <rclc_timer_init_default>

  
  rclc_executor_init(&executor, &support.context, 3, &allocator); // Create executor (1 timer + 2 subscriptions)
 8002100:	4b16      	ldr	r3, [pc, #88]	@ (800215c <uros_create_entities+0x20c>)
 8002102:	2203      	movs	r2, #3
 8002104:	4917      	ldr	r1, [pc, #92]	@ (8002164 <uros_create_entities+0x214>)
 8002106:	482a      	ldr	r0, [pc, #168]	@ (80021b0 <uros_create_entities+0x260>)
 8002108:	f00d f99a 	bl	800f440 <rclc_executor_init>

  rclc_executor_add_subscription(&executor, &cmd_vel_sub, &cmd_vel_msg, &cmd_vel_sub_cb, ON_NEW_DATA); // Add subscriber to executor
 800210c:	2300      	movs	r3, #0
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	4b28      	ldr	r3, [pc, #160]	@ (80021b4 <uros_create_entities+0x264>)
 8002112:	4a21      	ldr	r2, [pc, #132]	@ (8002198 <uros_create_entities+0x248>)
 8002114:	491f      	ldr	r1, [pc, #124]	@ (8002194 <uros_create_entities+0x244>)
 8002116:	4826      	ldr	r0, [pc, #152]	@ (80021b0 <uros_create_entities+0x260>)
 8002118:	f00d fa36 	bl	800f588 <rclc_executor_add_subscription>
  rclc_executor_add_subscription(&executor, &cmd_arm_sub, &cmd_arm_msg, &cmd_arm_sub_cb, ON_NEW_DATA); // Add arm subscriber to executor
 800211c:	2300      	movs	r3, #0
 800211e:	9300      	str	r3, [sp, #0]
 8002120:	4b25      	ldr	r3, [pc, #148]	@ (80021b8 <uros_create_entities+0x268>)
 8002122:	4a20      	ldr	r2, [pc, #128]	@ (80021a4 <uros_create_entities+0x254>)
 8002124:	491e      	ldr	r1, [pc, #120]	@ (80021a0 <uros_create_entities+0x250>)
 8002126:	4822      	ldr	r0, [pc, #136]	@ (80021b0 <uros_create_entities+0x260>)
 8002128:	f00d fa2e 	bl	800f588 <rclc_executor_add_subscription>
  rclc_executor_add_timer(&executor, &pose_pub_timer); // Add timer to executor
 800212c:	491f      	ldr	r1, [pc, #124]	@ (80021ac <uros_create_entities+0x25c>)
 800212e:	4820      	ldr	r0, [pc, #128]	@ (80021b0 <uros_create_entities+0x260>)
 8002130:	f00d fa5e 	bl	800f5f0 <rclc_executor_add_timer>
}
 8002134:	bf00      	nop
 8002136:	3718      	adds	r7, #24
 8002138:	46bd      	mov	sp, r7
 800213a:	bdb0      	pop	{r4, r5, r7, pc}
 800213c:	f3af 8000 	nop.w
 8002140:	00000000 	.word	0x00000000
 8002144:	40b81000 	.word	0x40b81000
 8002148:	02faf080 	.word	0x02faf080
 800214c:	00000000 	.word	0x00000000
 8002150:	20000e6c 	.word	0x20000e6c
 8002154:	20000e70 	.word	0x20000e70
 8002158:	20000e74 	.word	0x20000e74
 800215c:	20000eac 	.word	0x20000eac
 8002160:	20000ec8 	.word	0x20000ec8
 8002164:	20000e78 	.word	0x20000e78
 8002168:	0801cd70 	.word	0x0801cd70
 800216c:	0801cd74 	.word	0x0801cd74
 8002170:	20000ec0 	.word	0x20000ec0
 8002174:	0801cd80 	.word	0x0801cd80
 8002178:	20000b50 	.word	0x20000b50
 800217c:	20000b58 	.word	0x20000b58
 8002180:	4089f000 	.word	0x4089f000
 8002184:	0801cd8c 	.word	0x0801cd8c
 8002188:	20000e58 	.word	0x20000e58
 800218c:	20000e5c 	.word	0x20000e5c
 8002190:	0801cda0 	.word	0x0801cda0
 8002194:	20000e20 	.word	0x20000e20
 8002198:	20000e28 	.word	0x20000e28
 800219c:	0801cdb0 	.word	0x0801cdb0
 80021a0:	20000e60 	.word	0x20000e60
 80021a4:	20000e64 	.word	0x20000e64
 80021a8:	080022a1 	.word	0x080022a1
 80021ac:	20000e68 	.word	0x20000e68
 80021b0:	20000ed0 	.word	0x20000ed0
 80021b4:	08002235 	.word	0x08002235
 80021b8:	08002305 	.word	0x08002305

080021bc <uros_destroy_entities>:
void uros_destroy_entities(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
  rmw_context_t* rmw_context = rcl_context_get_rmw_context(&support.context);
 80021c2:	4814      	ldr	r0, [pc, #80]	@ (8002214 <uros_destroy_entities+0x58>)
 80021c4:	f00b fd48 	bl	800dc58 <rcl_context_get_rmw_context>
 80021c8:	6078      	str	r0, [r7, #4]
  (void) rmw_uros_set_context_entity_destroy_session_timeout(rmw_context, 0);
 80021ca:	2100      	movs	r1, #0
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f00f f991 	bl	80114f4 <rmw_uros_set_context_entity_destroy_session_timeout>

  // Destroy publisher
  rcl_publisher_fini(&pose_pub, &node);
 80021d2:	4911      	ldr	r1, [pc, #68]	@ (8002218 <uros_destroy_entities+0x5c>)
 80021d4:	4811      	ldr	r0, [pc, #68]	@ (800221c <uros_destroy_entities+0x60>)
 80021d6:	f00c f931 	bl	800e43c <rcl_publisher_fini>
  rcl_publisher_fini(&arm_pub, &node);
 80021da:	490f      	ldr	r1, [pc, #60]	@ (8002218 <uros_destroy_entities+0x5c>)
 80021dc:	4810      	ldr	r0, [pc, #64]	@ (8002220 <uros_destroy_entities+0x64>)
 80021de:	f00c f92d 	bl	800e43c <rcl_publisher_fini>

  // Destroy subscriber
  rcl_subscription_fini(&cmd_vel_sub, &node);
 80021e2:	490d      	ldr	r1, [pc, #52]	@ (8002218 <uros_destroy_entities+0x5c>)
 80021e4:	480f      	ldr	r0, [pc, #60]	@ (8002224 <uros_destroy_entities+0x68>)
 80021e6:	f00c fa7d 	bl	800e6e4 <rcl_subscription_fini>
  rcl_subscription_fini(&cmd_arm_sub, &node);
 80021ea:	490b      	ldr	r1, [pc, #44]	@ (8002218 <uros_destroy_entities+0x5c>)
 80021ec:	480e      	ldr	r0, [pc, #56]	@ (8002228 <uros_destroy_entities+0x6c>)
 80021ee:	f00c fa79 	bl	800e6e4 <rcl_subscription_fini>

  rcl_timer_fini(&pose_pub_timer);
 80021f2:	480e      	ldr	r0, [pc, #56]	@ (800222c <uros_destroy_entities+0x70>)
 80021f4:	f00c fcaa 	bl	800eb4c <rcl_timer_fini>

  // Destroy executor
  rclc_executor_fini(&executor);
 80021f8:	480d      	ldr	r0, [pc, #52]	@ (8002230 <uros_destroy_entities+0x74>)
 80021fa:	f00d f991 	bl	800f520 <rclc_executor_fini>

  // Destroy node
  rcl_node_fini(&node);
 80021fe:	4806      	ldr	r0, [pc, #24]	@ (8002218 <uros_destroy_entities+0x5c>)
 8002200:	f00b fffa 	bl	800e1f8 <rcl_node_fini>
  rclc_support_fini(&support);
 8002204:	4803      	ldr	r0, [pc, #12]	@ (8002214 <uros_destroy_entities+0x58>)
 8002206:	f00d fc77 	bl	800faf8 <rclc_support_fini>
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000e78 	.word	0x20000e78
 8002218:	20000ec0 	.word	0x20000ec0
 800221c:	20000b50 	.word	0x20000b50
 8002220:	20000e58 	.word	0x20000e58
 8002224:	20000e20 	.word	0x20000e20
 8002228:	20000e60 	.word	0x20000e60
 800222c:	20000e68 	.word	0x20000e68
 8002230:	20000ed0 	.word	0x20000ed0

08002234 <cmd_vel_sub_cb>:

void cmd_vel_sub_cb(const void* msgin) {
 8002234:	b4b0      	push	{r4, r5, r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	60fb      	str	r3, [r7, #12]
  
  // 检查消息指针是否有效
  if (msg == NULL) {
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d01e      	beq.n	8002284 <cmd_vel_sub_cb+0x50>
    return;
  }
  
  cmd_vel_msg = *msg;
 8002246:	4a12      	ldr	r2, [pc, #72]	@ (8002290 <cmd_vel_sub_cb+0x5c>)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4614      	mov	r4, r2
 800224c:	461d      	mov	r5, r3
 800224e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002250:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002256:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800225a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  vx = cmd_vel_msg.linear.x;
 800225e:	4b0c      	ldr	r3, [pc, #48]	@ (8002290 <cmd_vel_sub_cb+0x5c>)
 8002260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002264:	490b      	ldr	r1, [pc, #44]	@ (8002294 <cmd_vel_sub_cb+0x60>)
 8002266:	e9c1 2300 	strd	r2, r3, [r1]
  vy = cmd_vel_msg.linear.y;
 800226a:	4b09      	ldr	r3, [pc, #36]	@ (8002290 <cmd_vel_sub_cb+0x5c>)
 800226c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002270:	4909      	ldr	r1, [pc, #36]	@ (8002298 <cmd_vel_sub_cb+0x64>)
 8002272:	e9c1 2300 	strd	r2, r3, [r1]
  vz = cmd_vel_msg.angular.z;
 8002276:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <cmd_vel_sub_cb+0x5c>)
 8002278:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800227c:	4907      	ldr	r1, [pc, #28]	@ (800229c <cmd_vel_sub_cb+0x68>)
 800227e:	e9c1 2300 	strd	r2, r3, [r1]
 8002282:	e000      	b.n	8002286 <cmd_vel_sub_cb+0x52>
    return;
 8002284:	bf00      	nop
//
////	  rcl_publish(&pose_pub, &pose_msg, NULL);
//  }
//
//  last_cmd_vel_time = current_time;
}
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	bcb0      	pop	{r4, r5, r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	20000e28 	.word	0x20000e28
 8002294:	20000b38 	.word	0x20000b38
 8002298:	20000b40 	.word	0x20000b40
 800229c:	20000b48 	.word	0x20000b48

080022a0 <pose_pub_timer_cb>:
  pose_msg.twist.twist.linear.y = vel_y;
  pose_msg.twist.twist.angular.z = vel_z;
}


void pose_pub_timer_cb(rcl_timer_t * timer, int64_t last_call_time) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	e9c7 2300 	strd	r2, r3, [r7]
  // 更新时间戳
  uint32_t current_tick = HAL_GetTick();
 80022ac:	f001 fe12 	bl	8003ed4 <HAL_GetTick>
 80022b0:	6178      	str	r0, [r7, #20]
  pose_msg.header.stamp.sec = current_tick / 1000;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	4a0f      	ldr	r2, [pc, #60]	@ (80022f4 <pose_pub_timer_cb+0x54>)
 80022b6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ba:	099b      	lsrs	r3, r3, #6
 80022bc:	461a      	mov	r2, r3
 80022be:	4b0e      	ldr	r3, [pc, #56]	@ (80022f8 <pose_pub_timer_cb+0x58>)
 80022c0:	601a      	str	r2, [r3, #0]
  pose_msg.header.stamp.nanosec = (current_tick % 1000) * 1000000;
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <pose_pub_timer_cb+0x54>)
 80022c6:	fba3 1302 	umull	r1, r3, r3, r2
 80022ca:	099b      	lsrs	r3, r3, #6
 80022cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022d0:	fb01 f303 	mul.w	r3, r1, r3
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	4a09      	ldr	r2, [pc, #36]	@ (80022fc <pose_pub_timer_cb+0x5c>)
 80022d8:	fb02 f303 	mul.w	r3, r2, r3
 80022dc:	4a06      	ldr	r2, [pc, #24]	@ (80022f8 <pose_pub_timer_cb+0x58>)
 80022de:	6053      	str	r3, [r2, #4]
  
//  rcl_ret_t ret = rcl_publish(&pose_pub, &pose_msg, NULL);
  rcl_publish(&pose_pub, &pose_msg, NULL);
 80022e0:	2200      	movs	r2, #0
 80022e2:	4905      	ldr	r1, [pc, #20]	@ (80022f8 <pose_pub_timer_cb+0x58>)
 80022e4:	4806      	ldr	r0, [pc, #24]	@ (8002300 <pose_pub_timer_cb+0x60>)
 80022e6:	f00c f903 	bl	800e4f0 <rcl_publish>
  // 可选：添加调试信息（如果需要的话）
  // printf("Published pose: x=%.2f, y=%.2f, yaw=%.2f, ret=%d\n", 
  //        pose_msg.pose.pose.position.x, 
  //        pose_msg.pose.pose.position.y, 
  //        current_yaw, ret);
}
 80022ea:	bf00      	nop
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	10624dd3 	.word	0x10624dd3
 80022f8:	20000b58 	.word	0x20000b58
 80022fc:	000f4240 	.word	0x000f4240
 8002300:	20000b50 	.word	0x20000b50

08002304 <cmd_arm_sub_cb>:

void cmd_arm_sub_cb(const void* msgin) {
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  const std_msgs__msg__Int32 * msg = (const std_msgs__msg__Int32 *)msgin;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	60fb      	str	r3, [r7, #12]
  cmd_arm_msg = *msg;
 8002310:	4a12      	ldr	r2, [pc, #72]	@ (800235c <cmd_arm_sub_cb+0x58>)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	6013      	str	r3, [r2, #0]
  uint32_t current_time = HAL_GetTick();
 8002318:	f001 fddc 	bl	8003ed4 <HAL_GetTick>
 800231c:	60b8      	str	r0, [r7, #8]

  if(arm_msg.data != cmd_arm_msg.data) {
 800231e:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <cmd_arm_sub_cb+0x5c>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	4b0e      	ldr	r3, [pc, #56]	@ (800235c <cmd_arm_sub_cb+0x58>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	429a      	cmp	r2, r3
 8002328:	d010      	beq.n	800234c <cmd_arm_sub_cb+0x48>
    if(current_time - last_cmd_arm_time > 2000) {
 800232a:	4b0e      	ldr	r3, [pc, #56]	@ (8002364 <cmd_arm_sub_cb+0x60>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002336:	d90c      	bls.n	8002352 <cmd_arm_sub_cb+0x4e>
      arm_msg = cmd_arm_msg;
 8002338:	4a09      	ldr	r2, [pc, #36]	@ (8002360 <cmd_arm_sub_cb+0x5c>)
 800233a:	4b08      	ldr	r3, [pc, #32]	@ (800235c <cmd_arm_sub_cb+0x58>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6013      	str	r3, [r2, #0]
      rcl_publish(&arm_pub, &arm_msg, NULL);
 8002340:	2200      	movs	r2, #0
 8002342:	4907      	ldr	r1, [pc, #28]	@ (8002360 <cmd_arm_sub_cb+0x5c>)
 8002344:	4808      	ldr	r0, [pc, #32]	@ (8002368 <cmd_arm_sub_cb+0x64>)
 8002346:	f00c f8d3 	bl	800e4f0 <rcl_publish>
    }
  }
  else{
    last_cmd_arm_time = current_time;
  }
}
 800234a:	e002      	b.n	8002352 <cmd_arm_sub_cb+0x4e>
    last_cmd_arm_time = current_time;
 800234c:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <cmd_arm_sub_cb+0x60>)
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	6013      	str	r3, [r2, #0]
}
 8002352:	bf00      	nop
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000e64 	.word	0x20000e64
 8002360:	20000e5c 	.word	0x20000e5c
 8002364:	20000e70 	.word	0x20000e70
 8002368:	20000e58 	.word	0x20000e58

0800236c <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b08a      	sub	sp, #40	@ 0x28
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002378:	f008 fa0a 	bl	800a790 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800237c:	4b5a      	ldr	r3, [pc, #360]	@ (80024e8 <pvPortMallocMicroROS+0x17c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8002384:	f000 f986 	bl	8002694 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002388:	4b58      	ldr	r3, [pc, #352]	@ (80024ec <pvPortMallocMicroROS+0x180>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4013      	ands	r3, r2
 8002390:	2b00      	cmp	r3, #0
 8002392:	f040 8090 	bne.w	80024b6 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d01e      	beq.n	80023da <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800239c:	2208      	movs	r2, #8
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4413      	add	r3, r2
 80023a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d015      	beq.n	80023da <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f023 0307 	bic.w	r3, r3, #7
 80023b4:	3308      	adds	r3, #8
 80023b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00b      	beq.n	80023da <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80023c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023c6:	f383 8811 	msr	BASEPRI, r3
 80023ca:	f3bf 8f6f 	isb	sy
 80023ce:	f3bf 8f4f 	dsb	sy
 80023d2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80023d4:	bf00      	nop
 80023d6:	bf00      	nop
 80023d8:	e7fd      	b.n	80023d6 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d06a      	beq.n	80024b6 <pvPortMallocMicroROS+0x14a>
 80023e0:	4b43      	ldr	r3, [pc, #268]	@ (80024f0 <pvPortMallocMicroROS+0x184>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	687a      	ldr	r2, [r7, #4]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d865      	bhi.n	80024b6 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80023ea:	4b42      	ldr	r3, [pc, #264]	@ (80024f4 <pvPortMallocMicroROS+0x188>)
 80023ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80023ee:	4b41      	ldr	r3, [pc, #260]	@ (80024f4 <pvPortMallocMicroROS+0x188>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023f4:	e004      	b.n	8002400 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80023f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	429a      	cmp	r2, r3
 8002408:	d903      	bls.n	8002412 <pvPortMallocMicroROS+0xa6>
 800240a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1f1      	bne.n	80023f6 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002412:	4b35      	ldr	r3, [pc, #212]	@ (80024e8 <pvPortMallocMicroROS+0x17c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002418:	429a      	cmp	r2, r3
 800241a:	d04c      	beq.n	80024b6 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800241c:	6a3b      	ldr	r3, [r7, #32]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2208      	movs	r2, #8
 8002422:	4413      	add	r3, r2
 8002424:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	6a3b      	ldr	r3, [r7, #32]
 800242c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	1ad2      	subs	r2, r2, r3
 8002436:	2308      	movs	r3, #8
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	429a      	cmp	r2, r3
 800243c:	d920      	bls.n	8002480 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800243e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4413      	add	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	f003 0307 	and.w	r3, r3, #7
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00b      	beq.n	8002468 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8002450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002454:	f383 8811 	msr	BASEPRI, r3
 8002458:	f3bf 8f6f 	isb	sy
 800245c:	f3bf 8f4f 	dsb	sy
 8002460:	613b      	str	r3, [r7, #16]
}
 8002462:	bf00      	nop
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	1ad2      	subs	r2, r2, r3
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800247a:	69b8      	ldr	r0, [r7, #24]
 800247c:	f000 f96c 	bl	8002758 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002480:	4b1b      	ldr	r3, [pc, #108]	@ (80024f0 <pvPortMallocMicroROS+0x184>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	4a19      	ldr	r2, [pc, #100]	@ (80024f0 <pvPortMallocMicroROS+0x184>)
 800248c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800248e:	4b18      	ldr	r3, [pc, #96]	@ (80024f0 <pvPortMallocMicroROS+0x184>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	4b19      	ldr	r3, [pc, #100]	@ (80024f8 <pvPortMallocMicroROS+0x18c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d203      	bcs.n	80024a2 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800249a:	4b15      	ldr	r3, [pc, #84]	@ (80024f0 <pvPortMallocMicroROS+0x184>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a16      	ldr	r2, [pc, #88]	@ (80024f8 <pvPortMallocMicroROS+0x18c>)
 80024a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80024a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <pvPortMallocMicroROS+0x180>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	431a      	orrs	r2, r3
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80024b6:	f008 f979 	bl	800a7ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00b      	beq.n	80024dc <pvPortMallocMicroROS+0x170>
	__asm volatile
 80024c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024c8:	f383 8811 	msr	BASEPRI, r3
 80024cc:	f3bf 8f6f 	isb	sy
 80024d0:	f3bf 8f4f 	dsb	sy
 80024d4:	60fb      	str	r3, [r7, #12]
}
 80024d6:	bf00      	nop
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80024dc:	69fb      	ldr	r3, [r7, #28]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3728      	adds	r7, #40	@ 0x28
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20004b68 	.word	0x20004b68
 80024ec:	20004b74 	.word	0x20004b74
 80024f0:	20004b6c 	.word	0x20004b6c
 80024f4:	20004b60 	.word	0x20004b60
 80024f8:	20004b70 	.word	0x20004b70

080024fc <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d04a      	beq.n	80025a4 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800250e:	2308      	movs	r3, #8
 8002510:	425b      	negs	r3, r3
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	4413      	add	r3, r2
 8002516:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	4b22      	ldr	r3, [pc, #136]	@ (80025ac <vPortFreeMicroROS+0xb0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4013      	ands	r3, r2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10b      	bne.n	8002542 <vPortFreeMicroROS+0x46>
	__asm volatile
 800252a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800252e:	f383 8811 	msr	BASEPRI, r3
 8002532:	f3bf 8f6f 	isb	sy
 8002536:	f3bf 8f4f 	dsb	sy
 800253a:	60fb      	str	r3, [r7, #12]
}
 800253c:	bf00      	nop
 800253e:	bf00      	nop
 8002540:	e7fd      	b.n	800253e <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00b      	beq.n	8002562 <vPortFreeMicroROS+0x66>
	__asm volatile
 800254a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800254e:	f383 8811 	msr	BASEPRI, r3
 8002552:	f3bf 8f6f 	isb	sy
 8002556:	f3bf 8f4f 	dsb	sy
 800255a:	60bb      	str	r3, [r7, #8]
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	e7fd      	b.n	800255e <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <vPortFreeMicroROS+0xb0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4013      	ands	r3, r2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d019      	beq.n	80025a4 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d115      	bne.n	80025a4 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	4b0b      	ldr	r3, [pc, #44]	@ (80025ac <vPortFreeMicroROS+0xb0>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	43db      	mvns	r3, r3
 8002582:	401a      	ands	r2, r3
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002588:	f008 f902 	bl	800a790 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	4b07      	ldr	r3, [pc, #28]	@ (80025b0 <vPortFreeMicroROS+0xb4>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4413      	add	r3, r2
 8002596:	4a06      	ldr	r2, [pc, #24]	@ (80025b0 <vPortFreeMicroROS+0xb4>)
 8002598:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800259a:	6938      	ldr	r0, [r7, #16]
 800259c:	f000 f8dc 	bl	8002758 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80025a0:	f008 f904 	bl	800a7ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80025a4:	bf00      	nop
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	20004b74 	.word	0x20004b74
 80025b0:	20004b6c 	.word	0x20004b6c

080025b4 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80025b4:	b480      	push	{r7}
 80025b6:	b087      	sub	sp, #28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80025c0:	2308      	movs	r3, #8
 80025c2:	425b      	negs	r3, r3
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	4413      	add	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	685a      	ldr	r2, [r3, #4]
 80025d2:	4b06      	ldr	r3, [pc, #24]	@ (80025ec <getBlockSize+0x38>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	4013      	ands	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]

	return count;
 80025dc:	68fb      	ldr	r3, [r7, #12]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	371c      	adds	r7, #28
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	20004b74 	.word	0x20004b74

080025f0 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80025fa:	f008 f8c9 	bl	800a790 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80025fe:	6838      	ldr	r0, [r7, #0]
 8002600:	f7ff feb4 	bl	800236c <pvPortMallocMicroROS>
 8002604:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d017      	beq.n	800263c <pvPortReallocMicroROS+0x4c>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d014      	beq.n	800263c <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7ff ffce 	bl	80025b4 <getBlockSize>
 8002618:	4603      	mov	r3, r0
 800261a:	2208      	movs	r2, #8
 800261c:	1a9b      	subs	r3, r3, r2
 800261e:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	429a      	cmp	r2, r3
 8002626:	d201      	bcs.n	800262c <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	68b8      	ldr	r0, [r7, #8]
 8002632:	f019 fd3c 	bl	801c0ae <memcpy>

		vPortFreeMicroROS(pv);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7ff ff60 	bl	80024fc <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 800263c:	f008 f8b6 	bl	800a7ac <xTaskResumeAll>

	return newmem;
 8002640:	68bb      	ldr	r3, [r7, #8]
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800264a:	b580      	push	{r7, lr}
 800264c:	b086      	sub	sp, #24
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
 8002652:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8002654:	f008 f89c 	bl	800a790 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	fb02 f303 	mul.w	r3, r2, r3
 8002660:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8002662:	6978      	ldr	r0, [r7, #20]
 8002664:	f7ff fe82 	bl	800236c <pvPortMallocMicroROS>
 8002668:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	613b      	str	r3, [r7, #16]

  	while(count--)
 800266e:	e004      	b.n	800267a <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	613a      	str	r2, [r7, #16]
 8002676:	2200      	movs	r2, #0
 8002678:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	1e5a      	subs	r2, r3, #1
 800267e:	617a      	str	r2, [r7, #20]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1f5      	bne.n	8002670 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8002684:	f008 f892 	bl	800a7ac <xTaskResumeAll>
  	return mem;
 8002688:	68fb      	ldr	r3, [r7, #12]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3718      	adds	r7, #24
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800269a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800269e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80026a0:	4b27      	ldr	r3, [pc, #156]	@ (8002740 <prvHeapInit+0xac>)
 80026a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00c      	beq.n	80026c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	3307      	adds	r3, #7
 80026b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f023 0307 	bic.w	r3, r3, #7
 80026ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80026bc:	68ba      	ldr	r2, [r7, #8]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002740 <prvHeapInit+0xac>)
 80026c4:	4413      	add	r3, r2
 80026c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80026cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002744 <prvHeapInit+0xb0>)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80026d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002744 <prvHeapInit+0xb0>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	4413      	add	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80026e0:	2208      	movs	r2, #8
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	1a9b      	subs	r3, r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f023 0307 	bic.w	r3, r3, #7
 80026ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4a15      	ldr	r2, [pc, #84]	@ (8002748 <prvHeapInit+0xb4>)
 80026f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80026f6:	4b14      	ldr	r3, [pc, #80]	@ (8002748 <prvHeapInit+0xb4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2200      	movs	r2, #0
 80026fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80026fe:	4b12      	ldr	r3, [pc, #72]	@ (8002748 <prvHeapInit+0xb4>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	1ad2      	subs	r2, r2, r3
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002714:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <prvHeapInit+0xb4>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	4a0a      	ldr	r2, [pc, #40]	@ (800274c <prvHeapInit+0xb8>)
 8002722:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	4a09      	ldr	r2, [pc, #36]	@ (8002750 <prvHeapInit+0xbc>)
 800272a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800272c:	4b09      	ldr	r3, [pc, #36]	@ (8002754 <prvHeapInit+0xc0>)
 800272e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002732:	601a      	str	r2, [r3, #0]
}
 8002734:	bf00      	nop
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	20000f60 	.word	0x20000f60
 8002744:	20004b60 	.word	0x20004b60
 8002748:	20004b68 	.word	0x20004b68
 800274c:	20004b70 	.word	0x20004b70
 8002750:	20004b6c 	.word	0x20004b6c
 8002754:	20004b74 	.word	0x20004b74

08002758 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002760:	4b28      	ldr	r3, [pc, #160]	@ (8002804 <prvInsertBlockIntoFreeList+0xac>)
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	e002      	b.n	800276c <prvInsertBlockIntoFreeList+0x14>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	429a      	cmp	r2, r3
 8002774:	d8f7      	bhi.n	8002766 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	4413      	add	r3, r2
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	429a      	cmp	r2, r3
 8002786:	d108      	bne.n	800279a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	441a      	add	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	441a      	add	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d118      	bne.n	80027e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b15      	ldr	r3, [pc, #84]	@ (8002808 <prvInsertBlockIntoFreeList+0xb0>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d00d      	beq.n	80027d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	441a      	add	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	e008      	b.n	80027e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80027d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <prvInsertBlockIntoFreeList+0xb0>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	e003      	b.n	80027e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d002      	beq.n	80027f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027f6:	bf00      	nop
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	20004b60 	.word	0x20004b60
 8002808:	20004b68 	.word	0x20004b68

0800280c <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800281a:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 800281c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002820:	4904      	ldr	r1, [pc, #16]	@ (8002834 <cubemx_transport_open+0x28>)
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f005 fc90 	bl	8008148 <HAL_UART_Receive_DMA>
    return true;
 8002828:	2301      	movs	r3, #1
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20004b78 	.word	0x20004b78

08002838 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002846:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f005 fca2 	bl	8008192 <HAL_UART_DMAStop>
    return true;
 800284e:	2301      	movs	r3, #1
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002858:	b580      	push	{r7, lr}
 800285a:	b086      	sub	sp, #24
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
 8002864:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800286c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b20      	cmp	r3, #32
 8002878:	d11c      	bne.n	80028b4 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	b29b      	uxth	r3, r3
 800287e:	461a      	mov	r2, r3
 8002880:	68b9      	ldr	r1, [r7, #8]
 8002882:	6978      	ldr	r0, [r7, #20]
 8002884:	f005 fbe4 	bl	8008050 <HAL_UART_Transmit_DMA>
 8002888:	4603      	mov	r3, r0
 800288a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800288c:	e002      	b.n	8002894 <cubemx_transport_write+0x3c>
            osDelay(1);
 800288e:	2001      	movs	r0, #1
 8002890:	f006 ff3c 	bl	800970c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002894:	7cfb      	ldrb	r3, [r7, #19]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d105      	bne.n	80028a6 <cubemx_transport_write+0x4e>
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b20      	cmp	r3, #32
 80028a4:	d1f3      	bne.n	800288e <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 80028a6:	7cfb      	ldrb	r3, [r7, #19]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <cubemx_transport_write+0x58>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	e002      	b.n	80028b6 <cubemx_transport_write+0x5e>
 80028b0:	2300      	movs	r3, #0
 80028b2:	e000      	b.n	80028b6 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 80028b4:	2300      	movs	r3, #0
    }
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
	...

080028c0 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b088      	sub	sp, #32
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
 80028cc:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80028d4:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028da:	b672      	cpsid	i
}
 80028dc:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80028ea:	4a1c      	ldr	r2, [pc, #112]	@ (800295c <cubemx_transport_read+0x9c>)
 80028ec:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80028ee:	b662      	cpsie	i
}
 80028f0:	bf00      	nop
        __enable_irq();
        ms_used++;
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	3301      	adds	r3, #1
 80028f6:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80028f8:	2001      	movs	r0, #1
 80028fa:	f006 ff07 	bl	800970c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80028fe:	4b18      	ldr	r3, [pc, #96]	@ (8002960 <cubemx_transport_read+0xa0>)
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	4b16      	ldr	r3, [pc, #88]	@ (800295c <cubemx_transport_read+0x9c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	429a      	cmp	r2, r3
 8002908:	d103      	bne.n	8002912 <cubemx_transport_read+0x52>
 800290a:	69fa      	ldr	r2, [r7, #28]
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	429a      	cmp	r2, r3
 8002910:	dbe3      	blt.n	80028da <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002912:	2300      	movs	r3, #0
 8002914:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002916:	e011      	b.n	800293c <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002918:	4b11      	ldr	r3, [pc, #68]	@ (8002960 <cubemx_transport_read+0xa0>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	68b9      	ldr	r1, [r7, #8]
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	440b      	add	r3, r1
 8002922:	4910      	ldr	r1, [pc, #64]	@ (8002964 <cubemx_transport_read+0xa4>)
 8002924:	5c8a      	ldrb	r2, [r1, r2]
 8002926:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002928:	4b0d      	ldr	r3, [pc, #52]	@ (8002960 <cubemx_transport_read+0xa0>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3301      	adds	r3, #1
 800292e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002932:	4a0b      	ldr	r2, [pc, #44]	@ (8002960 <cubemx_transport_read+0xa0>)
 8002934:	6013      	str	r3, [r2, #0]
        wrote++;
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	3301      	adds	r3, #1
 800293a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 800293c:	4b08      	ldr	r3, [pc, #32]	@ (8002960 <cubemx_transport_read+0xa0>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4b06      	ldr	r3, [pc, #24]	@ (800295c <cubemx_transport_read+0x9c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	429a      	cmp	r2, r3
 8002946:	d003      	beq.n	8002950 <cubemx_transport_read+0x90>
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	429a      	cmp	r2, r3
 800294e:	d3e3      	bcc.n	8002918 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002950:	69bb      	ldr	r3, [r7, #24]
}
 8002952:	4618      	mov	r0, r3
 8002954:	3720      	adds	r7, #32
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	2000537c 	.word	0x2000537c
 8002960:	20005378 	.word	0x20005378
 8002964:	20004b78 	.word	0x20004b78

08002968 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800296c:	f001 fa7c 	bl	8003e68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002970:	f000 f82a 	bl	80029c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002974:	f000 fba4 	bl	80030c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002978:	f000 fb7a 	bl	8003070 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800297c:	f000 fb4e 	bl	800301c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002980:	f000 f902 	bl	8002b88 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002984:	f000 f958 	bl	8002c38 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002988:	f000 f9aa 	bl	8002ce0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800298c:	f000 f9fc 	bl	8002d88 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002990:	f000 fa4e 	bl	8002e30 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002994:	f000 fa9a 	bl	8002ecc <MX_TIM8_Init>
  MX_ADC1_Init();
 8002998:	f000 f876 	bl	8002a88 <MX_ADC1_Init>
  MX_I2C1_Init();
 800299c:	f000 f8c6 	bl	8002b2c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80029a0:	f006 fdd8 	bl	8009554 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80029a4:	4a05      	ldr	r2, [pc, #20]	@ (80029bc <main+0x54>)
 80029a6:	2100      	movs	r1, #0
 80029a8:	4805      	ldr	r0, [pc, #20]	@ (80029c0 <main+0x58>)
 80029aa:	f006 fe1d 	bl	80095e8 <osThreadNew>
 80029ae:	4603      	mov	r3, r0
 80029b0:	4a04      	ldr	r2, [pc, #16]	@ (80029c4 <main+0x5c>)
 80029b2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80029b4:	f006 fdf2 	bl	800959c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <main+0x50>
 80029bc:	0801ce08 	.word	0x0801ce08
 80029c0:	08003d95 	.word	0x08003d95
 80029c4:	200056d4 	.word	0x200056d4

080029c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b094      	sub	sp, #80	@ 0x50
 80029cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ce:	f107 031c 	add.w	r3, r7, #28
 80029d2:	2234      	movs	r2, #52	@ 0x34
 80029d4:	2100      	movs	r1, #0
 80029d6:	4618      	mov	r0, r3
 80029d8:	f019 faa0 	bl	801bf1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029dc:	f107 0308 	add.w	r3, r7, #8
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ec:	2300      	movs	r3, #0
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	4b23      	ldr	r3, [pc, #140]	@ (8002a80 <SystemClock_Config+0xb8>)
 80029f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f4:	4a22      	ldr	r2, [pc, #136]	@ (8002a80 <SystemClock_Config+0xb8>)
 80029f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80029fc:	4b20      	ldr	r3, [pc, #128]	@ (8002a80 <SystemClock_Config+0xb8>)
 80029fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a04:	607b      	str	r3, [r7, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a08:	2300      	movs	r3, #0
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a84 <SystemClock_Config+0xbc>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002a14:	4a1b      	ldr	r2, [pc, #108]	@ (8002a84 <SystemClock_Config+0xbc>)
 8002a16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a1a:	6013      	str	r3, [r2, #0]
 8002a1c:	4b19      	ldr	r3, [pc, #100]	@ (8002a84 <SystemClock_Config+0xbc>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a24:	603b      	str	r3, [r7, #0]
 8002a26:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a30:	2310      	movs	r3, #16
 8002a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002a34:	2300      	movs	r3, #0
 8002a36:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a38:	f107 031c 	add.w	r3, r7, #28
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f003 fe73 	bl	8006728 <HAL_RCC_OscConfig>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002a48:	f000 fba4 	bl	8003194 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a4c:	230f      	movs	r3, #15
 8002a4e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a54:	2300      	movs	r3, #0
 8002a56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a60:	f107 0308 	add.w	r3, r7, #8
 8002a64:	2100      	movs	r1, #0
 8002a66:	4618      	mov	r0, r3
 8002a68:	f003 fb68 	bl	800613c <HAL_RCC_ClockConfig>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002a72:	f000 fb8f 	bl	8003194 <Error_Handler>
  }
}
 8002a76:	bf00      	nop
 8002a78:	3750      	adds	r7, #80	@ 0x50
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40007000 	.word	0x40007000

08002a88 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002a8e:	463b      	mov	r3, r7
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	605a      	str	r2, [r3, #4]
 8002a96:	609a      	str	r2, [r3, #8]
 8002a98:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002a9a:	4b21      	ldr	r3, [pc, #132]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002a9c:	4a21      	ldr	r2, [pc, #132]	@ (8002b24 <MX_ADC1_Init+0x9c>)
 8002a9e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002aac:	4b1c      	ldr	r3, [pc, #112]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ab8:	4b19      	ldr	r3, [pc, #100]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002ac0:	4b17      	ldr	r3, [pc, #92]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ac6:	4b16      	ldr	r3, [pc, #88]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ac8:	4a17      	ldr	r2, [pc, #92]	@ (8002b28 <MX_ADC1_Init+0xa0>)
 8002aca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002acc:	4b14      	ldr	r3, [pc, #80]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002ad2:	4b13      	ldr	r3, [pc, #76]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ad8:	4b11      	ldr	r3, [pc, #68]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ae6:	480e      	ldr	r0, [pc, #56]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002ae8:	f001 fa00 	bl	8003eec <HAL_ADC_Init>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002af2:	f000 fb4f 	bl	8003194 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002af6:	2300      	movs	r3, #0
 8002af8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002afa:	2301      	movs	r3, #1
 8002afc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002afe:	2300      	movs	r3, #0
 8002b00:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002b02:	463b      	mov	r3, r7
 8002b04:	4619      	mov	r1, r3
 8002b06:	4806      	ldr	r0, [pc, #24]	@ (8002b20 <MX_ADC1_Init+0x98>)
 8002b08:	f001 fa34 	bl	8003f74 <HAL_ADC_ConfigChannel>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002b12:	f000 fb3f 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20005380 	.word	0x20005380
 8002b24:	40012000 	.word	0x40012000
 8002b28:	0f000001 	.word	0x0f000001

08002b2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b30:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b32:	4a13      	ldr	r2, [pc, #76]	@ (8002b80 <MX_I2C1_Init+0x54>)
 8002b34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002b36:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b38:	4a12      	ldr	r2, [pc, #72]	@ (8002b84 <MX_I2C1_Init+0x58>)
 8002b3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b42:	4b0e      	ldr	r3, [pc, #56]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b48:	4b0c      	ldr	r3, [pc, #48]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b50:	4b0a      	ldr	r3, [pc, #40]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b56:	4b09      	ldr	r3, [pc, #36]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b5c:	4b07      	ldr	r3, [pc, #28]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b62:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b68:	4804      	ldr	r0, [pc, #16]	@ (8002b7c <MX_I2C1_Init+0x50>)
 8002b6a:	f002 fac3 	bl	80050f4 <HAL_I2C_Init>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002b74:	f000 fb0e 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b78:	bf00      	nop
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	200053c8 	.word	0x200053c8
 8002b80:	40005400 	.word	0x40005400
 8002b84:	000186a0 	.word	0x000186a0

08002b88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b08c      	sub	sp, #48	@ 0x30
 8002b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b8e:	f107 030c 	add.w	r3, r7, #12
 8002b92:	2224      	movs	r2, #36	@ 0x24
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f019 f9c0 	bl	801bf1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002ba4:	4b22      	ldr	r3, [pc, #136]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002ba6:	4a23      	ldr	r2, [pc, #140]	@ (8002c34 <MX_TIM1_Init+0xac>)
 8002ba8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002baa:	4b21      	ldr	r3, [pc, #132]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002bb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bbc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bca:	4b19      	ldr	r3, [pc, #100]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002be4:	2300      	movs	r3, #0
 8002be6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002be8:	2301      	movs	r3, #1
 8002bea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002bec:	2300      	movs	r3, #0
 8002bee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002bf4:	f107 030c 	add.w	r3, r7, #12
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	480d      	ldr	r0, [pc, #52]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002bfc:	f004 fa0a 	bl	8007014 <HAL_TIM_Encoder_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002c06:	f000 fac5 	bl	8003194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	4619      	mov	r1, r3
 8002c16:	4806      	ldr	r0, [pc, #24]	@ (8002c30 <MX_TIM1_Init+0xa8>)
 8002c18:	f005 f8e8 	bl	8007dec <HAL_TIMEx_MasterConfigSynchronization>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002c22:	f000 fab7 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002c26:	bf00      	nop
 8002c28:	3730      	adds	r7, #48	@ 0x30
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	2000541c 	.word	0x2000541c
 8002c34:	40010000 	.word	0x40010000

08002c38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08c      	sub	sp, #48	@ 0x30
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002c3e:	f107 030c 	add.w	r3, r7, #12
 8002c42:	2224      	movs	r2, #36	@ 0x24
 8002c44:	2100      	movs	r1, #0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f019 f968 	bl	801bf1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c4c:	1d3b      	adds	r3, r7, #4
 8002c4e:	2200      	movs	r2, #0
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c54:	4b21      	ldr	r3, [pc, #132]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002c56:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c62:	4b1e      	ldr	r3, [pc, #120]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002c68:	4b1c      	ldr	r3, [pc, #112]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002c6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c70:	4b1a      	ldr	r3, [pc, #104]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c76:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002c80:	2300      	movs	r3, #0
 8002c82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c84:	2301      	movs	r3, #1
 8002c86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002c90:	2300      	movs	r3, #0
 8002c92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c94:	2301      	movs	r3, #1
 8002c96:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002ca0:	f107 030c 	add.w	r3, r7, #12
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	480d      	ldr	r0, [pc, #52]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002ca8:	f004 f9b4 	bl	8007014 <HAL_TIM_Encoder_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002cb2:	f000 fa6f 	bl	8003194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cbe:	1d3b      	adds	r3, r7, #4
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4806      	ldr	r0, [pc, #24]	@ (8002cdc <MX_TIM2_Init+0xa4>)
 8002cc4:	f005 f892 	bl	8007dec <HAL_TIMEx_MasterConfigSynchronization>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002cce:	f000 fa61 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002cd2:	bf00      	nop
 8002cd4:	3730      	adds	r7, #48	@ 0x30
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20005464 	.word	0x20005464

08002ce0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08c      	sub	sp, #48	@ 0x30
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ce6:	f107 030c 	add.w	r3, r7, #12
 8002cea:	2224      	movs	r2, #36	@ 0x24
 8002cec:	2100      	movs	r1, #0
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f019 f914 	bl	801bf1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002cfc:	4b20      	ldr	r3, [pc, #128]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002cfe:	4a21      	ldr	r2, [pc, #132]	@ (8002d84 <MX_TIM3_Init+0xa4>)
 8002d00:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d02:	4b1f      	ldr	r3, [pc, #124]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d08:	4b1d      	ldr	r3, [pc, #116]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002d10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d14:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d16:	4b1a      	ldr	r3, [pc, #104]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d1c:	4b18      	ldr	r3, [pc, #96]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d22:	2303      	movs	r3, #3
 8002d24:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d26:	2300      	movs	r3, #0
 8002d28:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d36:	2300      	movs	r3, #0
 8002d38:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002d42:	2300      	movs	r3, #0
 8002d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002d46:	f107 030c 	add.w	r3, r7, #12
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	480c      	ldr	r0, [pc, #48]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002d4e:	f004 f961 	bl	8007014 <HAL_TIM_Encoder_Init>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002d58:	f000 fa1c 	bl	8003194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d64:	1d3b      	adds	r3, r7, #4
 8002d66:	4619      	mov	r1, r3
 8002d68:	4805      	ldr	r0, [pc, #20]	@ (8002d80 <MX_TIM3_Init+0xa0>)
 8002d6a:	f005 f83f 	bl	8007dec <HAL_TIMEx_MasterConfigSynchronization>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002d74:	f000 fa0e 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d78:	bf00      	nop
 8002d7a:	3730      	adds	r7, #48	@ 0x30
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	200054ac 	.word	0x200054ac
 8002d84:	40000400 	.word	0x40000400

08002d88 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08c      	sub	sp, #48	@ 0x30
 8002d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d8e:	f107 030c 	add.w	r3, r7, #12
 8002d92:	2224      	movs	r2, #36	@ 0x24
 8002d94:	2100      	movs	r1, #0
 8002d96:	4618      	mov	r0, r3
 8002d98:	f019 f8c0 	bl	801bf1c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d9c:	1d3b      	adds	r3, r7, #4
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002da4:	4b20      	ldr	r3, [pc, #128]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002da6:	4a21      	ldr	r2, [pc, #132]	@ (8002e2c <MX_TIM4_Init+0xa4>)
 8002da8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002daa:	4b1f      	ldr	r3, [pc, #124]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002db6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002db8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002dbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dc4:	4b18      	ldr	r3, [pc, #96]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002dde:	2300      	movs	r3, #0
 8002de0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002de2:	2301      	movs	r3, #1
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002de6:	2300      	movs	r3, #0
 8002de8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002dee:	f107 030c 	add.w	r3, r7, #12
 8002df2:	4619      	mov	r1, r3
 8002df4:	480c      	ldr	r0, [pc, #48]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002df6:	f004 f90d 	bl	8007014 <HAL_TIM_Encoder_Init>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002e00:	f000 f9c8 	bl	8003194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e04:	2300      	movs	r3, #0
 8002e06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e0c:	1d3b      	adds	r3, r7, #4
 8002e0e:	4619      	mov	r1, r3
 8002e10:	4805      	ldr	r0, [pc, #20]	@ (8002e28 <MX_TIM4_Init+0xa0>)
 8002e12:	f004 ffeb 	bl	8007dec <HAL_TIMEx_MasterConfigSynchronization>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002e1c:	f000 f9ba 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002e20:	bf00      	nop
 8002e22:	3730      	adds	r7, #48	@ 0x30
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	200054f4 	.word	0x200054f4
 8002e2c:	40000800 	.word	0x40000800

08002e30 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e36:	f107 0308 	add.w	r3, r7, #8
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	605a      	str	r2, [r3, #4]
 8002e40:	609a      	str	r2, [r3, #8]
 8002e42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e44:	463b      	mov	r3, r7
 8002e46:	2200      	movs	r2, #0
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ec8 <MX_TIM5_Init+0x98>)
 8002e50:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 16-1;
 8002e52:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e54:	220f      	movs	r2, #15
 8002e56:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e58:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8002e5e:	4b19      	ldr	r3, [pc, #100]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e60:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e64:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e66:	4b17      	ldr	r3, [pc, #92]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e6c:	4b15      	ldr	r3, [pc, #84]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002e72:	4814      	ldr	r0, [pc, #80]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e74:	f003 fef6 	bl	8006c64 <HAL_TIM_Base_Init>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002e7e:	f000 f989 	bl	8003194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002e88:	f107 0308 	add.w	r3, r7, #8
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	480d      	ldr	r0, [pc, #52]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002e90:	f004 fba6 	bl	80075e0 <HAL_TIM_ConfigClockSource>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002e9a:	f000 f97b 	bl	8003194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002ea6:	463b      	mov	r3, r7
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4806      	ldr	r0, [pc, #24]	@ (8002ec4 <MX_TIM5_Init+0x94>)
 8002eac:	f004 ff9e 	bl	8007dec <HAL_TIMEx_MasterConfigSynchronization>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002eb6:	f000 f96d 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002eba:	bf00      	nop
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	2000553c 	.word	0x2000553c
 8002ec8:	40000c00 	.word	0x40000c00

08002ecc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b092      	sub	sp, #72	@ 0x48
 8002ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ed2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002edc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	605a      	str	r2, [r3, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
 8002ee8:	60da      	str	r2, [r3, #12]
 8002eea:	611a      	str	r2, [r3, #16]
 8002eec:	615a      	str	r2, [r3, #20]
 8002eee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002ef0:	1d3b      	adds	r3, r7, #4
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f019 f810 	bl	801bf1c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002efc:	4b45      	ldr	r3, [pc, #276]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002efe:	4a46      	ldr	r2, [pc, #280]	@ (8003018 <MX_TIM8_Init+0x14c>)
 8002f00:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8002f02:	4b44      	ldr	r3, [pc, #272]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f04:	22b3      	movs	r2, #179	@ 0xb3
 8002f06:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f08:	4b42      	ldr	r3, [pc, #264]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8002f0e:	4b41      	ldr	r3, [pc, #260]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002f14:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f16:	4b3f      	ldr	r3, [pc, #252]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f22:	4b3c      	ldr	r3, [pc, #240]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002f28:	483a      	ldr	r0, [pc, #232]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f2a:	f003 ff5b 	bl	8006de4 <HAL_TIM_PWM_Init>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002f34:	f000 f92e 	bl	8003194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002f40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002f44:	4619      	mov	r1, r3
 8002f46:	4833      	ldr	r0, [pc, #204]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f48:	f004 ff50 	bl	8007dec <HAL_TIMEx_MasterConfigSynchronization>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002f52:	f000 f91f 	bl	8003194 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f56:	2360      	movs	r3, #96	@ 0x60
 8002f58:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f62:	2300      	movs	r3, #0
 8002f64:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f66:	2300      	movs	r3, #0
 8002f68:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f76:	2200      	movs	r2, #0
 8002f78:	4619      	mov	r1, r3
 8002f7a:	4826      	ldr	r0, [pc, #152]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f7c:	f004 fa6e 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002f86:	f000 f905 	bl	8003194 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f8e:	2204      	movs	r2, #4
 8002f90:	4619      	mov	r1, r3
 8002f92:	4820      	ldr	r0, [pc, #128]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002f94:	f004 fa62 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002f9e:	f000 f8f9 	bl	8003194 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002fa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fa6:	2208      	movs	r2, #8
 8002fa8:	4619      	mov	r1, r3
 8002faa:	481a      	ldr	r0, [pc, #104]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002fac:	f004 fa56 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8002fb6:	f000 f8ed 	bl	8003194 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002fba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fbe:	220c      	movs	r2, #12
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4814      	ldr	r0, [pc, #80]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002fc4:	f004 fa4a 	bl	800745c <HAL_TIM_PWM_ConfigChannel>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <MX_TIM8_Init+0x106>
  {
    Error_Handler();
 8002fce:	f000 f8e1 	bl	8003194 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002fe6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002fec:	2300      	movs	r3, #0
 8002fee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002ff0:	1d3b      	adds	r3, r7, #4
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	4807      	ldr	r0, [pc, #28]	@ (8003014 <MX_TIM8_Init+0x148>)
 8002ff6:	f004 ff75 	bl	8007ee4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 8003000:	f000 f8c8 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003004:	4803      	ldr	r0, [pc, #12]	@ (8003014 <MX_TIM8_Init+0x148>)
 8003006:	f000 fc31 	bl	800386c <HAL_TIM_MspPostInit>

}
 800300a:	bf00      	nop
 800300c:	3748      	adds	r7, #72	@ 0x48
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20005584 	.word	0x20005584
 8003018:	40010400 	.word	0x40010400

0800301c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003020:	4b11      	ldr	r3, [pc, #68]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 8003022:	4a12      	ldr	r2, [pc, #72]	@ (800306c <MX_USART2_UART_Init+0x50>)
 8003024:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003026:	4b10      	ldr	r3, [pc, #64]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 8003028:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800302c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800302e:	4b0e      	ldr	r3, [pc, #56]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 8003030:	2200      	movs	r2, #0
 8003032:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003034:	4b0c      	ldr	r3, [pc, #48]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 8003036:	2200      	movs	r2, #0
 8003038:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800303a:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 800303c:	2200      	movs	r2, #0
 800303e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003040:	4b09      	ldr	r3, [pc, #36]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 8003042:	220c      	movs	r2, #12
 8003044:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003046:	4b08      	ldr	r3, [pc, #32]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 8003048:	2200      	movs	r2, #0
 800304a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800304c:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 800304e:	2200      	movs	r2, #0
 8003050:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003052:	4805      	ldr	r0, [pc, #20]	@ (8003068 <MX_USART2_UART_Init+0x4c>)
 8003054:	f004 ffac 	bl	8007fb0 <HAL_UART_Init>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800305e:	f000 f899 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200055cc 	.word	0x200055cc
 800306c:	40004400 	.word	0x40004400

08003070 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	607b      	str	r3, [r7, #4]
 800307a:	4b10      	ldr	r3, [pc, #64]	@ (80030bc <MX_DMA_Init+0x4c>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	4a0f      	ldr	r2, [pc, #60]	@ (80030bc <MX_DMA_Init+0x4c>)
 8003080:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003084:	6313      	str	r3, [r2, #48]	@ 0x30
 8003086:	4b0d      	ldr	r3, [pc, #52]	@ (80030bc <MX_DMA_Init+0x4c>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800308e:	607b      	str	r3, [r7, #4]
 8003090:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8003092:	2200      	movs	r2, #0
 8003094:	2105      	movs	r1, #5
 8003096:	2010      	movs	r0, #16
 8003098:	f001 fa52 	bl	8004540 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800309c:	2010      	movs	r0, #16
 800309e:	f001 fa6b 	bl	8004578 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80030a2:	2200      	movs	r2, #0
 80030a4:	2105      	movs	r1, #5
 80030a6:	2011      	movs	r0, #17
 80030a8:	f001 fa4a 	bl	8004540 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80030ac:	2011      	movs	r0, #17
 80030ae:	f001 fa63 	bl	8004578 <HAL_NVIC_EnableIRQ>

}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40023800 	.word	0x40023800

080030c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b088      	sub	sp, #32
 80030c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c6:	f107 030c 	add.w	r3, r7, #12
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	605a      	str	r2, [r3, #4]
 80030d0:	609a      	str	r2, [r3, #8]
 80030d2:	60da      	str	r2, [r3, #12]
 80030d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	4b2b      	ldr	r3, [pc, #172]	@ (8003188 <MX_GPIO_Init+0xc8>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030de:	4a2a      	ldr	r2, [pc, #168]	@ (8003188 <MX_GPIO_Init+0xc8>)
 80030e0:	f043 0304 	orr.w	r3, r3, #4
 80030e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80030e6:	4b28      	ldr	r3, [pc, #160]	@ (8003188 <MX_GPIO_Init+0xc8>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ea:	f003 0304 	and.w	r3, r3, #4
 80030ee:	60bb      	str	r3, [r7, #8]
 80030f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	607b      	str	r3, [r7, #4]
 80030f6:	4b24      	ldr	r3, [pc, #144]	@ (8003188 <MX_GPIO_Init+0xc8>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fa:	4a23      	ldr	r2, [pc, #140]	@ (8003188 <MX_GPIO_Init+0xc8>)
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6313      	str	r3, [r2, #48]	@ 0x30
 8003102:	4b21      	ldr	r3, [pc, #132]	@ (8003188 <MX_GPIO_Init+0xc8>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	607b      	str	r3, [r7, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800310e:	2300      	movs	r3, #0
 8003110:	603b      	str	r3, [r7, #0]
 8003112:	4b1d      	ldr	r3, [pc, #116]	@ (8003188 <MX_GPIO_Init+0xc8>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003116:	4a1c      	ldr	r2, [pc, #112]	@ (8003188 <MX_GPIO_Init+0xc8>)
 8003118:	f043 0302 	orr.w	r3, r3, #2
 800311c:	6313      	str	r3, [r2, #48]	@ 0x30
 800311e:	4b1a      	ldr	r3, [pc, #104]	@ (8003188 <MX_GPIO_Init+0xc8>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800312a:	2200      	movs	r2, #0
 800312c:	f44f 4150 	mov.w	r1, #53248	@ 0xd000
 8003130:	4816      	ldr	r0, [pc, #88]	@ (800318c <MX_GPIO_Init+0xcc>)
 8003132:	f001 ffc5 	bl	80050c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8003136:	2200      	movs	r2, #0
 8003138:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800313c:	4814      	ldr	r0, [pc, #80]	@ (8003190 <MX_GPIO_Init+0xd0>)
 800313e:	f001 ffbf 	bl	80050c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8003142:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8003146:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003148:	2301      	movs	r3, #1
 800314a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003150:	2300      	movs	r3, #0
 8003152:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003154:	f107 030c 	add.w	r3, r7, #12
 8003158:	4619      	mov	r1, r3
 800315a:	480c      	ldr	r0, [pc, #48]	@ (800318c <MX_GPIO_Init+0xcc>)
 800315c:	f001 fe1c 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003160:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003164:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003166:	2301      	movs	r3, #1
 8003168:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316e:	2300      	movs	r3, #0
 8003170:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003172:	f107 030c 	add.w	r3, r7, #12
 8003176:	4619      	mov	r1, r3
 8003178:	4805      	ldr	r0, [pc, #20]	@ (8003190 <MX_GPIO_Init+0xd0>)
 800317a:	f001 fe0d 	bl	8004d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800317e:	bf00      	nop
 8003180:	3720      	adds	r7, #32
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40023800 	.word	0x40023800
 800318c:	40020400 	.word	0x40020400
 8003190:	40020000 	.word	0x40020000

08003194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003198:	b672      	cpsid	i
}
 800319a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800319c:	bf00      	nop
 800319e:	e7fd      	b.n	800319c <Error_Handler+0x8>

080031a0 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80031aa:	4b0c      	ldr	r3, [pc, #48]	@ (80031dc <microros_allocate+0x3c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	461a      	mov	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4413      	add	r3, r2
 80031b4:	461a      	mov	r2, r3
 80031b6:	4b09      	ldr	r3, [pc, #36]	@ (80031dc <microros_allocate+0x3c>)
 80031b8:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80031ba:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <microros_allocate+0x40>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	461a      	mov	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4413      	add	r3, r2
 80031c4:	461a      	mov	r2, r3
 80031c6:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <microros_allocate+0x40>)
 80031c8:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f7ff f8ce 	bl	800236c <pvPortMallocMicroROS>
 80031d0:	4603      	mov	r3, r0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20008614 	.word	0x20008614
 80031e0:	20008618 	.word	0x20008618

080031e4 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00c      	beq.n	800320e <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff f9dd 	bl	80025b4 <getBlockSize>
 80031fa:	4603      	mov	r3, r0
 80031fc:	4a06      	ldr	r2, [pc, #24]	@ (8003218 <microros_deallocate+0x34>)
 80031fe:	6812      	ldr	r2, [r2, #0]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	461a      	mov	r2, r3
 8003204:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <microros_deallocate+0x34>)
 8003206:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f7ff f977 	bl	80024fc <vPortFreeMicroROS>
  }
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	20008618 	.word	0x20008618

0800321c <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8003228:	4b15      	ldr	r3, [pc, #84]	@ (8003280 <microros_reallocate+0x64>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	461a      	mov	r2, r3
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	4413      	add	r3, r2
 8003232:	461a      	mov	r2, r3
 8003234:	4b12      	ldr	r3, [pc, #72]	@ (8003280 <microros_reallocate+0x64>)
 8003236:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8003238:	4b12      	ldr	r3, [pc, #72]	@ (8003284 <microros_reallocate+0x68>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	461a      	mov	r2, r3
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	4413      	add	r3, r2
 8003242:	461a      	mov	r2, r3
 8003244:	4b0f      	ldr	r3, [pc, #60]	@ (8003284 <microros_reallocate+0x68>)
 8003246:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d104      	bne.n	8003258 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 800324e:	68b8      	ldr	r0, [r7, #8]
 8003250:	f7ff f88c 	bl	800236c <pvPortMallocMicroROS>
 8003254:	4603      	mov	r3, r0
 8003256:	e00e      	b.n	8003276 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f7ff f9ab 	bl	80025b4 <getBlockSize>
 800325e:	4603      	mov	r3, r0
 8003260:	4a08      	ldr	r2, [pc, #32]	@ (8003284 <microros_reallocate+0x68>)
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	461a      	mov	r2, r3
 8003268:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <microros_reallocate+0x68>)
 800326a:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 800326c:	68b9      	ldr	r1, [r7, #8]
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f7ff f9be 	bl	80025f0 <pvPortReallocMicroROS>
 8003274:	4603      	mov	r3, r0
  }
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20008614 	.word	0x20008614
 8003284:	20008618 	.word	0x20008618

08003288 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	fb02 f303 	mul.w	r3, r2, r3
 800329c:	4a0c      	ldr	r2, [pc, #48]	@ (80032d0 <microros_zero_allocate+0x48>)
 800329e:	6812      	ldr	r2, [r2, #0]
 80032a0:	4413      	add	r3, r2
 80032a2:	461a      	mov	r2, r3
 80032a4:	4b0a      	ldr	r3, [pc, #40]	@ (80032d0 <microros_zero_allocate+0x48>)
 80032a6:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	fb02 f303 	mul.w	r3, r2, r3
 80032b0:	4a08      	ldr	r2, [pc, #32]	@ (80032d4 <microros_zero_allocate+0x4c>)
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	4413      	add	r3, r2
 80032b6:	461a      	mov	r2, r3
 80032b8:	4b06      	ldr	r3, [pc, #24]	@ (80032d4 <microros_zero_allocate+0x4c>)
 80032ba:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 80032bc:	68b9      	ldr	r1, [r7, #8]
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f7ff f9c3 	bl	800264a <pvPortCallocMicroROS>
 80032c4:	4603      	mov	r3, r0
 80032c6:	4618      	mov	r0, r3
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	20008614 	.word	0x20008614
 80032d4:	20008618 	.word	0x20008618

080032d8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80032d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80032dc:	b086      	sub	sp, #24
 80032de:	af00      	add	r7, sp, #0
 80032e0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 80032ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80032ee:	a320      	add	r3, pc, #128	@ (adr r3, 8003370 <UTILS_NanosecondsToTimespec+0x98>)
 80032f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f4:	f7fd fc12 	bl	8000b1c <__aeabi_ldivmod>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8003302:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003306:	a31a      	add	r3, pc, #104	@ (adr r3, 8003370 <UTILS_NanosecondsToTimespec+0x98>)
 8003308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800330c:	f7fd fc06 	bl	8000b1c <__aeabi_ldivmod>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	2b00      	cmp	r3, #0
 800331a:	da20      	bge.n	800335e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	4a11      	ldr	r2, [pc, #68]	@ (8003368 <UTILS_NanosecondsToTimespec+0x90>)
 8003322:	fb82 1203 	smull	r1, r2, r2, r3
 8003326:	1712      	asrs	r2, r2, #28
 8003328:	17db      	asrs	r3, r3, #31
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	3301      	adds	r3, #1
 800332e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003336:	6979      	ldr	r1, [r7, #20]
 8003338:	17c8      	asrs	r0, r1, #31
 800333a:	460c      	mov	r4, r1
 800333c:	4605      	mov	r5, r0
 800333e:	ebb2 0804 	subs.w	r8, r2, r4
 8003342:	eb63 0905 	sbc.w	r9, r3, r5
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	4906      	ldr	r1, [pc, #24]	@ (800336c <UTILS_NanosecondsToTimespec+0x94>)
 8003354:	fb01 f303 	mul.w	r3, r1, r3
 8003358:	441a      	add	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	609a      	str	r2, [r3, #8]
    }
}
 800335e:	bf00      	nop
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003368:	44b82fa1 	.word	0x44b82fa1
 800336c:	3b9aca00 	.word	0x3b9aca00
 8003370:	3b9aca00 	.word	0x3b9aca00
 8003374:	00000000 	.word	0x00000000

08003378 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8003378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800337c:	b08e      	sub	sp, #56	@ 0x38
 800337e:	af00      	add	r7, sp, #0
 8003380:	6278      	str	r0, [r7, #36]	@ 0x24
 8003382:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8003384:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003388:	2300      	movs	r3, #0
 800338a:	6013      	str	r3, [r2, #0]
 800338c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800338e:	f04f 0200 	mov.w	r2, #0
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800339a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800339e:	4618      	mov	r0, r3
 80033a0:	f007 fc80 	bl	800aca4 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80033a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a6:	17da      	asrs	r2, r3, #31
 80033a8:	61bb      	str	r3, [r7, #24]
 80033aa:	61fa      	str	r2, [r7, #28]
 80033ac:	f04f 0200 	mov.w	r2, #0
 80033b0:	f04f 0300 	mov.w	r3, #0
 80033b4:	69b9      	ldr	r1, [r7, #24]
 80033b6:	000b      	movs	r3, r1
 80033b8:	2200      	movs	r2, #0
 80033ba:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 80033be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033c0:	2200      	movs	r2, #0
 80033c2:	461c      	mov	r4, r3
 80033c4:	4615      	mov	r5, r2
 80033c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80033ca:	1911      	adds	r1, r2, r4
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	416b      	adcs	r3, r5
 80033d0:	60fb      	str	r3, [r7, #12]
 80033d2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80033d6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80033da:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80033de:	4602      	mov	r2, r0
 80033e0:	460b      	mov	r3, r1
 80033e2:	f04f 0400 	mov.w	r4, #0
 80033e6:	f04f 0500 	mov.w	r5, #0
 80033ea:	015d      	lsls	r5, r3, #5
 80033ec:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80033f0:	0154      	lsls	r4, r2, #5
 80033f2:	4622      	mov	r2, r4
 80033f4:	462b      	mov	r3, r5
 80033f6:	ebb2 0800 	subs.w	r8, r2, r0
 80033fa:	eb63 0901 	sbc.w	r9, r3, r1
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	f04f 0300 	mov.w	r3, #0
 8003406:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800340a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800340e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8003412:	4690      	mov	r8, r2
 8003414:	4699      	mov	r9, r3
 8003416:	eb18 0a00 	adds.w	sl, r8, r0
 800341a:	eb49 0b01 	adc.w	fp, r9, r1
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	f04f 0300 	mov.w	r3, #0
 8003426:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800342a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800342e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003432:	ebb2 040a 	subs.w	r4, r2, sl
 8003436:	603c      	str	r4, [r7, #0]
 8003438:	eb63 030b 	sbc.w	r3, r3, fp
 800343c:	607b      	str	r3, [r7, #4]
 800343e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003442:	4623      	mov	r3, r4
 8003444:	181b      	adds	r3, r3, r0
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	462b      	mov	r3, r5
 800344a:	eb41 0303 	adc.w	r3, r1, r3
 800344e:	617b      	str	r3, [r7, #20]
 8003450:	6a3a      	ldr	r2, [r7, #32]
 8003452:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003456:	f7ff ff3f 	bl	80032d8 <UTILS_NanosecondsToTimespec>

    return 0;
 800345a:	2300      	movs	r3, #0
 800345c:	4618      	mov	r0, r3
 800345e:	3738      	adds	r7, #56	@ 0x38
 8003460:	46bd      	mov	sp, r7
 8003462:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003468 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	607b      	str	r3, [r7, #4]
 8003472:	4b12      	ldr	r3, [pc, #72]	@ (80034bc <HAL_MspInit+0x54>)
 8003474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003476:	4a11      	ldr	r2, [pc, #68]	@ (80034bc <HAL_MspInit+0x54>)
 8003478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800347c:	6453      	str	r3, [r2, #68]	@ 0x44
 800347e:	4b0f      	ldr	r3, [pc, #60]	@ (80034bc <HAL_MspInit+0x54>)
 8003480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003486:	607b      	str	r3, [r7, #4]
 8003488:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	603b      	str	r3, [r7, #0]
 800348e:	4b0b      	ldr	r3, [pc, #44]	@ (80034bc <HAL_MspInit+0x54>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003492:	4a0a      	ldr	r2, [pc, #40]	@ (80034bc <HAL_MspInit+0x54>)
 8003494:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003498:	6413      	str	r3, [r2, #64]	@ 0x40
 800349a:	4b08      	ldr	r3, [pc, #32]	@ (80034bc <HAL_MspInit+0x54>)
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80034a6:	2200      	movs	r2, #0
 80034a8:	210f      	movs	r1, #15
 80034aa:	f06f 0001 	mvn.w	r0, #1
 80034ae:	f001 f847 	bl	8004540 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034b2:	bf00      	nop
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	40023800 	.word	0x40023800

080034c0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	@ 0x28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 0314 	add.w	r3, r7, #20
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a24      	ldr	r2, [pc, #144]	@ (8003570 <HAL_ADC_MspInit+0xb0>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d141      	bne.n	8003566 <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	613b      	str	r3, [r7, #16]
 80034e6:	4b23      	ldr	r3, [pc, #140]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 80034e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ea:	4a22      	ldr	r2, [pc, #136]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 80034ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034f2:	4b20      	ldr	r3, [pc, #128]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	4b1c      	ldr	r3, [pc, #112]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003506:	4a1b      	ldr	r2, [pc, #108]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 8003508:	f043 0304 	orr.w	r3, r3, #4
 800350c:	6313      	str	r3, [r2, #48]	@ 0x30
 800350e:	4b19      	ldr	r3, [pc, #100]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]
 800351e:	4b15      	ldr	r3, [pc, #84]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 8003520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003522:	4a14      	ldr	r2, [pc, #80]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 8003524:	f043 0301 	orr.w	r3, r3, #1
 8003528:	6313      	str	r3, [r2, #48]	@ 0x30
 800352a:	4b12      	ldr	r3, [pc, #72]	@ (8003574 <HAL_ADC_MspInit+0xb4>)
 800352c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	60bb      	str	r3, [r7, #8]
 8003534:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003536:	233f      	movs	r3, #63	@ 0x3f
 8003538:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800353a:	2303      	movs	r3, #3
 800353c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353e:	2300      	movs	r3, #0
 8003540:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003542:	f107 0314 	add.w	r3, r7, #20
 8003546:	4619      	mov	r1, r3
 8003548:	480b      	ldr	r0, [pc, #44]	@ (8003578 <HAL_ADC_MspInit+0xb8>)
 800354a:	f001 fc25 	bl	8004d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800354e:	2301      	movs	r3, #1
 8003550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003552:	2303      	movs	r3, #3
 8003554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003556:	2300      	movs	r3, #0
 8003558:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355a:	f107 0314 	add.w	r3, r7, #20
 800355e:	4619      	mov	r1, r3
 8003560:	4806      	ldr	r0, [pc, #24]	@ (800357c <HAL_ADC_MspInit+0xbc>)
 8003562:	f001 fc19 	bl	8004d98 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003566:	bf00      	nop
 8003568:	3728      	adds	r7, #40	@ 0x28
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40012000 	.word	0x40012000
 8003574:	40023800 	.word	0x40023800
 8003578:	40020800 	.word	0x40020800
 800357c:	40020000 	.word	0x40020000

08003580 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b08a      	sub	sp, #40	@ 0x28
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003588:	f107 0314 	add.w	r3, r7, #20
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	605a      	str	r2, [r3, #4]
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	60da      	str	r2, [r3, #12]
 8003596:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a19      	ldr	r2, [pc, #100]	@ (8003604 <HAL_I2C_MspInit+0x84>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d12c      	bne.n	80035fc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	4b18      	ldr	r3, [pc, #96]	@ (8003608 <HAL_I2C_MspInit+0x88>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	4a17      	ldr	r2, [pc, #92]	@ (8003608 <HAL_I2C_MspInit+0x88>)
 80035ac:	f043 0302 	orr.w	r3, r3, #2
 80035b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035b2:	4b15      	ldr	r3, [pc, #84]	@ (8003608 <HAL_I2C_MspInit+0x88>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	613b      	str	r3, [r7, #16]
 80035bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80035be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80035c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035c4:	2312      	movs	r3, #18
 80035c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035cc:	2303      	movs	r3, #3
 80035ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035d0:	2304      	movs	r3, #4
 80035d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035d4:	f107 0314 	add.w	r3, r7, #20
 80035d8:	4619      	mov	r1, r3
 80035da:	480c      	ldr	r0, [pc, #48]	@ (800360c <HAL_I2C_MspInit+0x8c>)
 80035dc:	f001 fbdc 	bl	8004d98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035e0:	2300      	movs	r3, #0
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	4b08      	ldr	r3, [pc, #32]	@ (8003608 <HAL_I2C_MspInit+0x88>)
 80035e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e8:	4a07      	ldr	r2, [pc, #28]	@ (8003608 <HAL_I2C_MspInit+0x88>)
 80035ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80035f0:	4b05      	ldr	r3, [pc, #20]	@ (8003608 <HAL_I2C_MspInit+0x88>)
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80035fc:	bf00      	nop
 80035fe:	3728      	adds	r7, #40	@ 0x28
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40005400 	.word	0x40005400
 8003608:	40023800 	.word	0x40023800
 800360c:	40020400 	.word	0x40020400

08003610 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b090      	sub	sp, #64	@ 0x40
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003618:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	60da      	str	r2, [r3, #12]
 8003626:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a64      	ldr	r2, [pc, #400]	@ (80037c0 <HAL_TIM_Encoder_MspInit+0x1b0>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d12d      	bne.n	800368e <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003636:	4b63      	ldr	r3, [pc, #396]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363a:	4a62      	ldr	r2, [pc, #392]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	6453      	str	r3, [r2, #68]	@ 0x44
 8003642:	4b60      	ldr	r3, [pc, #384]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800364c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	627b      	str	r3, [r7, #36]	@ 0x24
 8003652:	4b5c      	ldr	r3, [pc, #368]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003656:	4a5b      	ldr	r2, [pc, #364]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	6313      	str	r3, [r2, #48]	@ 0x30
 800365e:	4b59      	ldr	r3, [pc, #356]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	627b      	str	r3, [r7, #36]	@ 0x24
 8003668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800366a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800366e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003670:	2302      	movs	r3, #2
 8003672:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003674:	2300      	movs	r3, #0
 8003676:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003678:	2300      	movs	r3, #0
 800367a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800367c:	2301      	movs	r3, #1
 800367e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003680:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003684:	4619      	mov	r1, r3
 8003686:	4850      	ldr	r0, [pc, #320]	@ (80037c8 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003688:	f001 fb86 	bl	8004d98 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800368c:	e094      	b.n	80037b8 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM2)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003696:	d12c      	bne.n	80036f2 <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003698:	2300      	movs	r3, #0
 800369a:	623b      	str	r3, [r7, #32]
 800369c:	4b49      	ldr	r3, [pc, #292]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800369e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a0:	4a48      	ldr	r2, [pc, #288]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80036a8:	4b46      	ldr	r3, [pc, #280]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80036aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	623b      	str	r3, [r7, #32]
 80036b2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036b4:	2300      	movs	r3, #0
 80036b6:	61fb      	str	r3, [r7, #28]
 80036b8:	4b42      	ldr	r3, [pc, #264]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80036ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036bc:	4a41      	ldr	r2, [pc, #260]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80036be:	f043 0301 	orr.w	r3, r3, #1
 80036c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80036c4:	4b3f      	ldr	r3, [pc, #252]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80036c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	61fb      	str	r3, [r7, #28]
 80036ce:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80036d0:	2322      	movs	r3, #34	@ 0x22
 80036d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d4:	2302      	movs	r3, #2
 80036d6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d8:	2300      	movs	r3, #0
 80036da:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036dc:	2300      	movs	r3, #0
 80036de:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80036e0:	2301      	movs	r3, #1
 80036e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80036e8:	4619      	mov	r1, r3
 80036ea:	4837      	ldr	r0, [pc, #220]	@ (80037c8 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80036ec:	f001 fb54 	bl	8004d98 <HAL_GPIO_Init>
}
 80036f0:	e062      	b.n	80037b8 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM3)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a35      	ldr	r2, [pc, #212]	@ (80037cc <HAL_TIM_Encoder_MspInit+0x1bc>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d12c      	bne.n	8003756 <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80036fc:	2300      	movs	r3, #0
 80036fe:	61bb      	str	r3, [r7, #24]
 8003700:	4b30      	ldr	r3, [pc, #192]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003704:	4a2f      	ldr	r2, [pc, #188]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003706:	f043 0302 	orr.w	r3, r3, #2
 800370a:	6413      	str	r3, [r2, #64]	@ 0x40
 800370c:	4b2d      	ldr	r3, [pc, #180]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800370e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	61bb      	str	r3, [r7, #24]
 8003716:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003718:	2300      	movs	r3, #0
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	4b29      	ldr	r3, [pc, #164]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800371e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003720:	4a28      	ldr	r2, [pc, #160]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003722:	f043 0301 	orr.w	r3, r3, #1
 8003726:	6313      	str	r3, [r2, #48]	@ 0x30
 8003728:	4b26      	ldr	r3, [pc, #152]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800372a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	617b      	str	r3, [r7, #20]
 8003732:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003734:	23c0      	movs	r3, #192	@ 0xc0
 8003736:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003738:	2302      	movs	r3, #2
 800373a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800373c:	2300      	movs	r3, #0
 800373e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003740:	2300      	movs	r3, #0
 8003742:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003744:	2302      	movs	r3, #2
 8003746:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003748:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800374c:	4619      	mov	r1, r3
 800374e:	481e      	ldr	r0, [pc, #120]	@ (80037c8 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8003750:	f001 fb22 	bl	8004d98 <HAL_GPIO_Init>
}
 8003754:	e030      	b.n	80037b8 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM4)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a1d      	ldr	r2, [pc, #116]	@ (80037d0 <HAL_TIM_Encoder_MspInit+0x1c0>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d12b      	bne.n	80037b8 <HAL_TIM_Encoder_MspInit+0x1a8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]
 8003764:	4b17      	ldr	r3, [pc, #92]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	4a16      	ldr	r2, [pc, #88]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800376a:	f043 0304 	orr.w	r3, r3, #4
 800376e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003770:	4b14      	ldr	r3, [pc, #80]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	613b      	str	r3, [r7, #16]
 800377a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800377c:	2300      	movs	r3, #0
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	4b10      	ldr	r3, [pc, #64]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003784:	4a0f      	ldr	r2, [pc, #60]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8003786:	f043 0302 	orr.w	r3, r3, #2
 800378a:	6313      	str	r3, [r2, #48]	@ 0x30
 800378c:	4b0d      	ldr	r3, [pc, #52]	@ (80037c4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800378e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003798:	23c0      	movs	r3, #192	@ 0xc0
 800379a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800379c:	2302      	movs	r3, #2
 800379e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a0:	2300      	movs	r3, #0
 80037a2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037a4:	2300      	movs	r3, #0
 80037a6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80037a8:	2302      	movs	r3, #2
 80037aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80037b0:	4619      	mov	r1, r3
 80037b2:	4808      	ldr	r0, [pc, #32]	@ (80037d4 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80037b4:	f001 faf0 	bl	8004d98 <HAL_GPIO_Init>
}
 80037b8:	bf00      	nop
 80037ba:	3740      	adds	r7, #64	@ 0x40
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40010000 	.word	0x40010000
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40020000 	.word	0x40020000
 80037cc:	40000400 	.word	0x40000400
 80037d0:	40000800 	.word	0x40000800
 80037d4:	40020400 	.word	0x40020400

080037d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a0e      	ldr	r2, [pc, #56]	@ (8003820 <HAL_TIM_Base_MspInit+0x48>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d115      	bne.n	8003816 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	60fb      	str	r3, [r7, #12]
 80037ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003824 <HAL_TIM_Base_MspInit+0x4c>)
 80037f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f2:	4a0c      	ldr	r2, [pc, #48]	@ (8003824 <HAL_TIM_Base_MspInit+0x4c>)
 80037f4:	f043 0308 	orr.w	r3, r3, #8
 80037f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003824 <HAL_TIM_Base_MspInit+0x4c>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8003806:	2200      	movs	r2, #0
 8003808:	2105      	movs	r1, #5
 800380a:	2032      	movs	r0, #50	@ 0x32
 800380c:	f000 fe98 	bl	8004540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003810:	2032      	movs	r0, #50	@ 0x32
 8003812:	f000 feb1 	bl	8004578 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8003816:	bf00      	nop
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40000c00 	.word	0x40000c00
 8003824:	40023800 	.word	0x40023800

08003828 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a0b      	ldr	r2, [pc, #44]	@ (8003864 <HAL_TIM_PWM_MspInit+0x3c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d10d      	bne.n	8003856 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	60fb      	str	r3, [r7, #12]
 800383e:	4b0a      	ldr	r3, [pc, #40]	@ (8003868 <HAL_TIM_PWM_MspInit+0x40>)
 8003840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003842:	4a09      	ldr	r2, [pc, #36]	@ (8003868 <HAL_TIM_PWM_MspInit+0x40>)
 8003844:	f043 0302 	orr.w	r3, r3, #2
 8003848:	6453      	str	r3, [r2, #68]	@ 0x44
 800384a:	4b07      	ldr	r3, [pc, #28]	@ (8003868 <HAL_TIM_PWM_MspInit+0x40>)
 800384c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 8003856:	bf00      	nop
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40010400 	.word	0x40010400
 8003868:	40023800 	.word	0x40023800

0800386c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003874:	f107 030c 	add.w	r3, r7, #12
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	609a      	str	r2, [r3, #8]
 8003880:	60da      	str	r2, [r3, #12]
 8003882:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a12      	ldr	r2, [pc, #72]	@ (80038d4 <HAL_TIM_MspPostInit+0x68>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d11e      	bne.n	80038cc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800388e:	2300      	movs	r3, #0
 8003890:	60bb      	str	r3, [r7, #8]
 8003892:	4b11      	ldr	r3, [pc, #68]	@ (80038d8 <HAL_TIM_MspPostInit+0x6c>)
 8003894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003896:	4a10      	ldr	r2, [pc, #64]	@ (80038d8 <HAL_TIM_MspPostInit+0x6c>)
 8003898:	f043 0304 	orr.w	r3, r3, #4
 800389c:	6313      	str	r3, [r2, #48]	@ 0x30
 800389e:	4b0e      	ldr	r3, [pc, #56]	@ (80038d8 <HAL_TIM_MspPostInit+0x6c>)
 80038a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a2:	f003 0304 	and.w	r3, r3, #4
 80038a6:	60bb      	str	r3, [r7, #8]
 80038a8:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80038aa:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80038ae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b0:	2302      	movs	r3, #2
 80038b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b4:	2300      	movs	r3, #0
 80038b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b8:	2300      	movs	r3, #0
 80038ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80038bc:	2303      	movs	r3, #3
 80038be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038c0:	f107 030c 	add.w	r3, r7, #12
 80038c4:	4619      	mov	r1, r3
 80038c6:	4805      	ldr	r0, [pc, #20]	@ (80038dc <HAL_TIM_MspPostInit+0x70>)
 80038c8:	f001 fa66 	bl	8004d98 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80038cc:	bf00      	nop
 80038ce:	3720      	adds	r7, #32
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40010400 	.word	0x40010400
 80038d8:	40023800 	.word	0x40023800
 80038dc:	40020800 	.word	0x40020800

080038e0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b08a      	sub	sp, #40	@ 0x28
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e8:	f107 0314 	add.w	r3, r7, #20
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	609a      	str	r2, [r3, #8]
 80038f4:	60da      	str	r2, [r3, #12]
 80038f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a4d      	ldr	r2, [pc, #308]	@ (8003a34 <HAL_UART_MspInit+0x154>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	f040 8093 	bne.w	8003a2a <HAL_UART_MspInit+0x14a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003904:	2300      	movs	r3, #0
 8003906:	613b      	str	r3, [r7, #16]
 8003908:	4b4b      	ldr	r3, [pc, #300]	@ (8003a38 <HAL_UART_MspInit+0x158>)
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	4a4a      	ldr	r2, [pc, #296]	@ (8003a38 <HAL_UART_MspInit+0x158>)
 800390e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003912:	6413      	str	r3, [r2, #64]	@ 0x40
 8003914:	4b48      	ldr	r3, [pc, #288]	@ (8003a38 <HAL_UART_MspInit+0x158>)
 8003916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003920:	2300      	movs	r3, #0
 8003922:	60fb      	str	r3, [r7, #12]
 8003924:	4b44      	ldr	r3, [pc, #272]	@ (8003a38 <HAL_UART_MspInit+0x158>)
 8003926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003928:	4a43      	ldr	r2, [pc, #268]	@ (8003a38 <HAL_UART_MspInit+0x158>)
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003930:	4b41      	ldr	r3, [pc, #260]	@ (8003a38 <HAL_UART_MspInit+0x158>)
 8003932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800393c:	230c      	movs	r3, #12
 800393e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003940:	2302      	movs	r3, #2
 8003942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003944:	2300      	movs	r3, #0
 8003946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003948:	2303      	movs	r3, #3
 800394a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800394c:	2307      	movs	r3, #7
 800394e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003950:	f107 0314 	add.w	r3, r7, #20
 8003954:	4619      	mov	r1, r3
 8003956:	4839      	ldr	r0, [pc, #228]	@ (8003a3c <HAL_UART_MspInit+0x15c>)
 8003958:	f001 fa1e 	bl	8004d98 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800395c:	4b38      	ldr	r3, [pc, #224]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 800395e:	4a39      	ldr	r2, [pc, #228]	@ (8003a44 <HAL_UART_MspInit+0x164>)
 8003960:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003962:	4b37      	ldr	r3, [pc, #220]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 8003964:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003968:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800396a:	4b35      	ldr	r3, [pc, #212]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 800396c:	2200      	movs	r2, #0
 800396e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003970:	4b33      	ldr	r3, [pc, #204]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 8003972:	2200      	movs	r2, #0
 8003974:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003976:	4b32      	ldr	r3, [pc, #200]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 8003978:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800397c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800397e:	4b30      	ldr	r3, [pc, #192]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 8003980:	2200      	movs	r2, #0
 8003982:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003984:	4b2e      	ldr	r3, [pc, #184]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 8003986:	2200      	movs	r2, #0
 8003988:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800398a:	4b2d      	ldr	r3, [pc, #180]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 800398c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003990:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003992:	4b2b      	ldr	r3, [pc, #172]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 8003994:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003998:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800399a:	4b29      	ldr	r3, [pc, #164]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 800399c:	2200      	movs	r2, #0
 800399e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80039a0:	4827      	ldr	r0, [pc, #156]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 80039a2:	f000 fdf7 	bl	8004594 <HAL_DMA_Init>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80039ac:	f7ff fbf2 	bl	8003194 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a23      	ldr	r2, [pc, #140]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 80039b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80039b6:	4a22      	ldr	r2, [pc, #136]	@ (8003a40 <HAL_UART_MspInit+0x160>)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80039bc:	4b22      	ldr	r3, [pc, #136]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039be:	4a23      	ldr	r2, [pc, #140]	@ (8003a4c <HAL_UART_MspInit+0x16c>)
 80039c0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80039c2:	4b21      	ldr	r3, [pc, #132]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039c4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80039c8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039cc:	2240      	movs	r2, #64	@ 0x40
 80039ce:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039dc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039de:	4b1a      	ldr	r3, [pc, #104]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039e4:	4b18      	ldr	r3, [pc, #96]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80039ea:	4b17      	ldr	r3, [pc, #92]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80039f0:	4b15      	ldr	r3, [pc, #84]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039f2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80039f6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039f8:	4b13      	ldr	r3, [pc, #76]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80039fe:	4812      	ldr	r0, [pc, #72]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 8003a00:	f000 fdc8 	bl	8004594 <HAL_DMA_Init>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8003a0a:	f7ff fbc3 	bl	8003194 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a0d      	ldr	r2, [pc, #52]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 8003a12:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a14:	4a0c      	ldr	r2, [pc, #48]	@ (8003a48 <HAL_UART_MspInit+0x168>)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	2105      	movs	r1, #5
 8003a1e:	2026      	movs	r0, #38	@ 0x26
 8003a20:	f000 fd8e 	bl	8004540 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a24:	2026      	movs	r0, #38	@ 0x26
 8003a26:	f000 fda7 	bl	8004578 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003a2a:	bf00      	nop
 8003a2c:	3728      	adds	r7, #40	@ 0x28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40004400 	.word	0x40004400
 8003a38:	40023800 	.word	0x40023800
 8003a3c:	40020000 	.word	0x40020000
 8003a40:	20005614 	.word	0x20005614
 8003a44:	40026088 	.word	0x40026088
 8003a48:	20005674 	.word	0x20005674
 8003a4c:	400260a0 	.word	0x400260a0

08003a50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08e      	sub	sp, #56	@ 0x38
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003a60:	2300      	movs	r3, #0
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	4b33      	ldr	r3, [pc, #204]	@ (8003b34 <HAL_InitTick+0xe4>)
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a68:	4a32      	ldr	r2, [pc, #200]	@ (8003b34 <HAL_InitTick+0xe4>)
 8003a6a:	f043 0310 	orr.w	r3, r3, #16
 8003a6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a70:	4b30      	ldr	r3, [pc, #192]	@ (8003b34 <HAL_InitTick+0xe4>)
 8003a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a74:	f003 0310 	and.w	r3, r3, #16
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003a7c:	f107 0210 	add.w	r2, r7, #16
 8003a80:	f107 0314 	add.w	r3, r7, #20
 8003a84:	4611      	mov	r1, r2
 8003a86:	4618      	mov	r0, r3
 8003a88:	f002 fc72 	bl	8006370 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003a8c:	6a3b      	ldr	r3, [r7, #32]
 8003a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d103      	bne.n	8003a9e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003a96:	f002 fc43 	bl	8006320 <HAL_RCC_GetPCLK1Freq>
 8003a9a:	6378      	str	r0, [r7, #52]	@ 0x34
 8003a9c:	e004      	b.n	8003aa8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003a9e:	f002 fc3f 	bl	8006320 <HAL_RCC_GetPCLK1Freq>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aaa:	4a23      	ldr	r2, [pc, #140]	@ (8003b38 <HAL_InitTick+0xe8>)
 8003aac:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab0:	0c9b      	lsrs	r3, r3, #18
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003ab6:	4b21      	ldr	r3, [pc, #132]	@ (8003b3c <HAL_InitTick+0xec>)
 8003ab8:	4a21      	ldr	r2, [pc, #132]	@ (8003b40 <HAL_InitTick+0xf0>)
 8003aba:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003abc:	4b1f      	ldr	r3, [pc, #124]	@ (8003b3c <HAL_InitTick+0xec>)
 8003abe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ac2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b3c <HAL_InitTick+0xec>)
 8003ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003aca:	4b1c      	ldr	r3, [pc, #112]	@ (8003b3c <HAL_InitTick+0xec>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b3c <HAL_InitTick+0xec>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ad6:	4b19      	ldr	r3, [pc, #100]	@ (8003b3c <HAL_InitTick+0xec>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003adc:	4817      	ldr	r0, [pc, #92]	@ (8003b3c <HAL_InitTick+0xec>)
 8003ade:	f003 f8c1 	bl	8006c64 <HAL_TIM_Base_Init>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003ae8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d11b      	bne.n	8003b28 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003af0:	4812      	ldr	r0, [pc, #72]	@ (8003b3c <HAL_InitTick+0xec>)
 8003af2:	f003 f907 	bl	8006d04 <HAL_TIM_Base_Start_IT>
 8003af6:	4603      	mov	r3, r0
 8003af8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003afc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d111      	bne.n	8003b28 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b04:	2036      	movs	r0, #54	@ 0x36
 8003b06:	f000 fd37 	bl	8004578 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b0f      	cmp	r3, #15
 8003b0e:	d808      	bhi.n	8003b22 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003b10:	2200      	movs	r2, #0
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	2036      	movs	r0, #54	@ 0x36
 8003b16:	f000 fd13 	bl	8004540 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003b44 <HAL_InitTick+0xf4>)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6013      	str	r3, [r2, #0]
 8003b20:	e002      	b.n	8003b28 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003b28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3738      	adds	r7, #56	@ 0x38
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40023800 	.word	0x40023800
 8003b38:	431bde83 	.word	0x431bde83
 8003b3c:	2000861c 	.word	0x2000861c
 8003b40:	40001000 	.word	0x40001000
 8003b44:	20000008 	.word	0x20000008

08003b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b4c:	bf00      	nop
 8003b4e:	e7fd      	b.n	8003b4c <NMI_Handler+0x4>

08003b50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b54:	bf00      	nop
 8003b56:	e7fd      	b.n	8003b54 <HardFault_Handler+0x4>

08003b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b5c:	bf00      	nop
 8003b5e:	e7fd      	b.n	8003b5c <MemManage_Handler+0x4>

08003b60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b64:	bf00      	nop
 8003b66:	e7fd      	b.n	8003b64 <BusFault_Handler+0x4>

08003b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b6c:	bf00      	nop
 8003b6e:	e7fd      	b.n	8003b6c <UsageFault_Handler+0x4>

08003b70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b74:	bf00      	nop
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
	...

08003b80 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003b84:	4802      	ldr	r0, [pc, #8]	@ (8003b90 <DMA1_Stream5_IRQHandler+0x10>)
 8003b86:	f000 fe9d 	bl	80048c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003b8a:	bf00      	nop
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	20005614 	.word	0x20005614

08003b94 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003b98:	4802      	ldr	r0, [pc, #8]	@ (8003ba4 <DMA1_Stream6_IRQHandler+0x10>)
 8003b9a:	f000 fe93 	bl	80048c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003b9e:	bf00      	nop
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	20005674 	.word	0x20005674

08003ba8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003bac:	4802      	ldr	r0, [pc, #8]	@ (8003bb8 <USART2_IRQHandler+0x10>)
 8003bae:	f004 fb6f 	bl	8008290 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003bb2:	bf00      	nop
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	200055cc 	.word	0x200055cc

08003bbc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003bc0:	4802      	ldr	r0, [pc, #8]	@ (8003bcc <TIM5_IRQHandler+0x10>)
 8003bc2:	f003 fb5b 	bl	800727c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003bc6:	bf00      	nop
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	2000553c 	.word	0x2000553c

08003bd0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003bd4:	4802      	ldr	r0, [pc, #8]	@ (8003be0 <TIM6_DAC_IRQHandler+0x10>)
 8003bd6:	f003 fb51 	bl	800727c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003bda:	bf00      	nop
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	2000861c 	.word	0x2000861c

08003be4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  return 1;
 8003be8:	2301      	movs	r3, #1
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <_kill>:

int _kill(int pid, int sig)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003bfe:	f018 fa21 	bl	801c044 <__errno>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2216      	movs	r2, #22
 8003c06:	601a      	str	r2, [r3, #0]
  return -1;
 8003c08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <_exit>:

void _exit (int status)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f7ff ffe7 	bl	8003bf4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003c26:	bf00      	nop
 8003c28:	e7fd      	b.n	8003c26 <_exit+0x12>

08003c2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b086      	sub	sp, #24
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	60f8      	str	r0, [r7, #12]
 8003c32:	60b9      	str	r1, [r7, #8]
 8003c34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c36:	2300      	movs	r3, #0
 8003c38:	617b      	str	r3, [r7, #20]
 8003c3a:	e00a      	b.n	8003c52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c3c:	f3af 8000 	nop.w
 8003c40:	4601      	mov	r1, r0
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	1c5a      	adds	r2, r3, #1
 8003c46:	60ba      	str	r2, [r7, #8]
 8003c48:	b2ca      	uxtb	r2, r1
 8003c4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	dbf0      	blt.n	8003c3c <_read+0x12>
  }

  return len;
 8003c5a:	687b      	ldr	r3, [r7, #4]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	e009      	b.n	8003c8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	60ba      	str	r2, [r7, #8]
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	3301      	adds	r3, #1
 8003c88:	617b      	str	r3, [r7, #20]
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	dbf1      	blt.n	8003c76 <_write+0x12>
  }
  return len;
 8003c92:	687b      	ldr	r3, [r7, #4]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3718      	adds	r7, #24
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <_close>:

int _close(int file)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ca4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003cc4:	605a      	str	r2, [r3, #4]
  return 0;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <_isatty>:

int _isatty(int file)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003cdc:	2301      	movs	r3, #1
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b085      	sub	sp, #20
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	60f8      	str	r0, [r7, #12]
 8003cf2:	60b9      	str	r1, [r7, #8]
 8003cf4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d0c:	4a14      	ldr	r2, [pc, #80]	@ (8003d60 <_sbrk+0x5c>)
 8003d0e:	4b15      	ldr	r3, [pc, #84]	@ (8003d64 <_sbrk+0x60>)
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d18:	4b13      	ldr	r3, [pc, #76]	@ (8003d68 <_sbrk+0x64>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d102      	bne.n	8003d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d20:	4b11      	ldr	r3, [pc, #68]	@ (8003d68 <_sbrk+0x64>)
 8003d22:	4a12      	ldr	r2, [pc, #72]	@ (8003d6c <_sbrk+0x68>)
 8003d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d26:	4b10      	ldr	r3, [pc, #64]	@ (8003d68 <_sbrk+0x64>)
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d207      	bcs.n	8003d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d34:	f018 f986 	bl	801c044 <__errno>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	220c      	movs	r2, #12
 8003d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d42:	e009      	b.n	8003d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d44:	4b08      	ldr	r3, [pc, #32]	@ (8003d68 <_sbrk+0x64>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d4a:	4b07      	ldr	r3, [pc, #28]	@ (8003d68 <_sbrk+0x64>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4413      	add	r3, r2
 8003d52:	4a05      	ldr	r2, [pc, #20]	@ (8003d68 <_sbrk+0x64>)
 8003d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d56:	68fb      	ldr	r3, [r7, #12]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3718      	adds	r7, #24
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	20020000 	.word	0x20020000
 8003d64:	00000400 	.word	0x00000400
 8003d68:	20008668 	.word	0x20008668
 8003d6c:	20011c88 	.word	0x20011c88

08003d70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d74:	4b06      	ldr	r3, [pc, #24]	@ (8003d90 <SystemInit+0x20>)
 8003d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7a:	4a05      	ldr	r2, [pc, #20]	@ (8003d90 <SystemInit+0x20>)
 8003d7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	e000ed00 	.word	0xe000ed00

08003d94 <StartDefaultTask>:
//TimerHandle_t xTimer;

//void motorTimerCallback(TimerHandle_t xTimer);

void StartDefaultTask(void *argument)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
//    xTimer = xTimerCreate("MotorTimer", pdMS_TO_TICKS(1), pdTRUE, (void *)0, motorTimerCallback);
//    xTimerStart(xTimer, 0);
//    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
	HAL_TIM_Base_Start_IT(&htim5);
 8003d9c:	4808      	ldr	r0, [pc, #32]	@ (8003dc0 <StartDefaultTask+0x2c>)
 8003d9e:	f002 ffb1 	bl	8006d04 <HAL_TIM_Base_Start_IT>
	uros_init();
 8003da2:	f7fd ffe5 	bl	8001d70 <uros_init>
    motor_init();
 8003da6:	f7fd ff47 	bl	8001c38 <motor_init>
    pinpoint_init();
 8003daa:	f7fd fa4d 	bl	8001248 <pinpoint_init>
//    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
//    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
    uros_init();
 8003dae:	f7fd ffdf 	bl	8001d70 <uros_init>
//    trace_init();

    for(;;)
    {
        uros_agent_status_check();
 8003db2:	f7fe f81d 	bl	8001df0 <uros_agent_status_check>
        osDelay(1000/FREQUENCY);
 8003db6:	2032      	movs	r0, #50	@ 0x32
 8003db8:	f005 fca8 	bl	800970c <osDelay>
        uros_agent_status_check();
 8003dbc:	bf00      	nop
 8003dbe:	e7f8      	b.n	8003db2 <StartDefaultTask+0x1e>
 8003dc0:	2000553c 	.word	0x2000553c

08003dc4 <HAL_TIM_PeriodElapsedCallback>:
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM5)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8003e04 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d10b      	bne.n	8003dee <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		sec++;
 8003dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8003e08 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003dde:	6013      	str	r3, [r2, #0]
		tct++;
 8003de0:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3301      	adds	r3, #1
 8003de6:	4a09      	ldr	r2, [pc, #36]	@ (8003e0c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003de8:	6013      	str	r3, [r2, #0]
		chassis_monitor();
 8003dea:	f7fd fccf 	bl	800178c <chassis_monitor>
//		update_pinpoint_pose();
//		update_pose(pos_x, pos_y, pos_z, vel_x, vel_y, vel_z);
//		pinpoint_monitor();
	}
  /* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a07      	ldr	r2, [pc, #28]	@ (8003e10 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d101      	bne.n	8003dfc <HAL_TIM_PeriodElapsedCallback+0x38>
	{
		HAL_IncTick();
 8003df8:	f000 f858 	bl	8003eac <HAL_IncTick>
	}
  /* USER CODE BEGIN Callback 1 */
//
  /* USER CODE END Callback 1 */
}
 8003dfc:	bf00      	nop
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	40000c00 	.word	0x40000c00
 8003e08:	2000866c 	.word	0x2000866c
 8003e0c:	20008670 	.word	0x20008670
 8003e10:	40001000 	.word	0x40001000

08003e14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003e14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003e4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003e18:	f7ff ffaa 	bl	8003d70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e1c:	480c      	ldr	r0, [pc, #48]	@ (8003e50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003e1e:	490d      	ldr	r1, [pc, #52]	@ (8003e54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e20:	4a0d      	ldr	r2, [pc, #52]	@ (8003e58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e24:	e002      	b.n	8003e2c <LoopCopyDataInit>

08003e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e2a:	3304      	adds	r3, #4

08003e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e30:	d3f9      	bcc.n	8003e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e32:	4a0a      	ldr	r2, [pc, #40]	@ (8003e5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e34:	4c0a      	ldr	r4, [pc, #40]	@ (8003e60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e38:	e001      	b.n	8003e3e <LoopFillZerobss>

08003e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e3c:	3204      	adds	r2, #4

08003e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e40:	d3fb      	bcc.n	8003e3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003e42:	f018 f905 	bl	801c050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e46:	f7fe fd8f 	bl	8002968 <main>
  bx  lr    
 8003e4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003e4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e54:	20000958 	.word	0x20000958
  ldr r2, =_sidata
 8003e58:	0801e3d8 	.word	0x0801e3d8
  ldr r2, =_sbss
 8003e5c:	20000958 	.word	0x20000958
  ldr r4, =_ebss
 8003e60:	20011c88 	.word	0x20011c88

08003e64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e64:	e7fe      	b.n	8003e64 <ADC_IRQHandler>
	...

08003e68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea8 <HAL_Init+0x40>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a0d      	ldr	r2, [pc, #52]	@ (8003ea8 <HAL_Init+0x40>)
 8003e72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <HAL_Init+0x40>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a0a      	ldr	r2, [pc, #40]	@ (8003ea8 <HAL_Init+0x40>)
 8003e7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e84:	4b08      	ldr	r3, [pc, #32]	@ (8003ea8 <HAL_Init+0x40>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a07      	ldr	r2, [pc, #28]	@ (8003ea8 <HAL_Init+0x40>)
 8003e8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e90:	2003      	movs	r0, #3
 8003e92:	f000 fb4a 	bl	800452a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e96:	200f      	movs	r0, #15
 8003e98:	f7ff fdda 	bl	8003a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e9c:	f7ff fae4 	bl	8003468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40023c00 	.word	0x40023c00

08003eac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003eb0:	4b06      	ldr	r3, [pc, #24]	@ (8003ecc <HAL_IncTick+0x20>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	4b06      	ldr	r3, [pc, #24]	@ (8003ed0 <HAL_IncTick+0x24>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4413      	add	r3, r2
 8003ebc:	4a04      	ldr	r2, [pc, #16]	@ (8003ed0 <HAL_IncTick+0x24>)
 8003ebe:	6013      	str	r3, [r2, #0]
}
 8003ec0:	bf00      	nop
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	2000000c 	.word	0x2000000c
 8003ed0:	20008674 	.word	0x20008674

08003ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ed8:	4b03      	ldr	r3, [pc, #12]	@ (8003ee8 <HAL_GetTick+0x14>)
 8003eda:	681b      	ldr	r3, [r3, #0]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	20008674 	.word	0x20008674

08003eec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e033      	b.n	8003f6a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d109      	bne.n	8003f1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7ff fad8 	bl	80034c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	f003 0310 	and.w	r3, r3, #16
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d118      	bne.n	8003f5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003f32:	f023 0302 	bic.w	r3, r3, #2
 8003f36:	f043 0202 	orr.w	r2, r3, #2
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f94a 	bl	80041d8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4e:	f023 0303 	bic.w	r3, r3, #3
 8003f52:	f043 0201 	orr.w	r2, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	641a      	str	r2, [r3, #64]	@ 0x40
 8003f5a:	e001      	b.n	8003f60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d101      	bne.n	8003f90 <HAL_ADC_ConfigChannel+0x1c>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	e113      	b.n	80041b8 <HAL_ADC_ConfigChannel+0x244>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2b09      	cmp	r3, #9
 8003f9e:	d925      	bls.n	8003fec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68d9      	ldr	r1, [r3, #12]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	461a      	mov	r2, r3
 8003fae:	4613      	mov	r3, r2
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	4413      	add	r3, r2
 8003fb4:	3b1e      	subs	r3, #30
 8003fb6:	2207      	movs	r2, #7
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43da      	mvns	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	400a      	ands	r2, r1
 8003fc4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68d9      	ldr	r1, [r3, #12]
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	4603      	mov	r3, r0
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	4403      	add	r3, r0
 8003fde:	3b1e      	subs	r3, #30
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	60da      	str	r2, [r3, #12]
 8003fea:	e022      	b.n	8004032 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6919      	ldr	r1, [r3, #16]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	4413      	add	r3, r2
 8004000:	2207      	movs	r2, #7
 8004002:	fa02 f303 	lsl.w	r3, r2, r3
 8004006:	43da      	mvns	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	400a      	ands	r2, r1
 800400e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6919      	ldr	r1, [r3, #16]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	b29b      	uxth	r3, r3
 8004020:	4618      	mov	r0, r3
 8004022:	4603      	mov	r3, r0
 8004024:	005b      	lsls	r3, r3, #1
 8004026:	4403      	add	r3, r0
 8004028:	409a      	lsls	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b06      	cmp	r3, #6
 8004038:	d824      	bhi.n	8004084 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	4613      	mov	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	3b05      	subs	r3, #5
 800404c:	221f      	movs	r2, #31
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43da      	mvns	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	400a      	ands	r2, r1
 800405a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	b29b      	uxth	r3, r3
 8004068:	4618      	mov	r0, r3
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4413      	add	r3, r2
 8004074:	3b05      	subs	r3, #5
 8004076:	fa00 f203 	lsl.w	r2, r0, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	635a      	str	r2, [r3, #52]	@ 0x34
 8004082:	e04c      	b.n	800411e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	2b0c      	cmp	r3, #12
 800408a:	d824      	bhi.n	80040d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	4613      	mov	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	4413      	add	r3, r2
 800409c:	3b23      	subs	r3, #35	@ 0x23
 800409e:	221f      	movs	r2, #31
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	43da      	mvns	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	400a      	ands	r2, r1
 80040ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	4618      	mov	r0, r3
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	4613      	mov	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	3b23      	subs	r3, #35	@ 0x23
 80040c8:	fa00 f203 	lsl.w	r2, r0, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80040d4:	e023      	b.n	800411e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	3b41      	subs	r3, #65	@ 0x41
 80040e8:	221f      	movs	r2, #31
 80040ea:	fa02 f303 	lsl.w	r3, r2, r3
 80040ee:	43da      	mvns	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	400a      	ands	r2, r1
 80040f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	b29b      	uxth	r3, r3
 8004104:	4618      	mov	r0, r3
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	3b41      	subs	r3, #65	@ 0x41
 8004112:	fa00 f203 	lsl.w	r2, r0, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	430a      	orrs	r2, r1
 800411c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800411e:	4b29      	ldr	r3, [pc, #164]	@ (80041c4 <HAL_ADC_ConfigChannel+0x250>)
 8004120:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a28      	ldr	r2, [pc, #160]	@ (80041c8 <HAL_ADC_ConfigChannel+0x254>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d10f      	bne.n	800414c <HAL_ADC_ConfigChannel+0x1d8>
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2b12      	cmp	r3, #18
 8004132:	d10b      	bne.n	800414c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a1d      	ldr	r2, [pc, #116]	@ (80041c8 <HAL_ADC_ConfigChannel+0x254>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d12b      	bne.n	80041ae <HAL_ADC_ConfigChannel+0x23a>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a1c      	ldr	r2, [pc, #112]	@ (80041cc <HAL_ADC_ConfigChannel+0x258>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d003      	beq.n	8004168 <HAL_ADC_ConfigChannel+0x1f4>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b11      	cmp	r3, #17
 8004166:	d122      	bne.n	80041ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a11      	ldr	r2, [pc, #68]	@ (80041cc <HAL_ADC_ConfigChannel+0x258>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d111      	bne.n	80041ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800418a:	4b11      	ldr	r3, [pc, #68]	@ (80041d0 <HAL_ADC_ConfigChannel+0x25c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a11      	ldr	r2, [pc, #68]	@ (80041d4 <HAL_ADC_ConfigChannel+0x260>)
 8004190:	fba2 2303 	umull	r2, r3, r2, r3
 8004194:	0c9a      	lsrs	r2, r3, #18
 8004196:	4613      	mov	r3, r2
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	4413      	add	r3, r2
 800419c:	005b      	lsls	r3, r3, #1
 800419e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80041a0:	e002      	b.n	80041a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	3b01      	subs	r3, #1
 80041a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1f9      	bne.n	80041a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr
 80041c4:	40012300 	.word	0x40012300
 80041c8:	40012000 	.word	0x40012000
 80041cc:	10000012 	.word	0x10000012
 80041d0:	20000004 	.word	0x20000004
 80041d4:	431bde83 	.word	0x431bde83

080041d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041e0:	4b79      	ldr	r3, [pc, #484]	@ (80043c8 <ADC_Init+0x1f0>)
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	431a      	orrs	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	685a      	ldr	r2, [r3, #4]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800420c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	6859      	ldr	r1, [r3, #4]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	021a      	lsls	r2, r3, #8
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004230:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6859      	ldr	r1, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	689a      	ldr	r2, [r3, #8]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004252:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	6899      	ldr	r1, [r3, #8]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426a:	4a58      	ldr	r2, [pc, #352]	@ (80043cc <ADC_Init+0x1f4>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d022      	beq.n	80042b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689a      	ldr	r2, [r3, #8]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800427e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6899      	ldr	r1, [r3, #8]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80042a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6899      	ldr	r1, [r3, #8]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	609a      	str	r2, [r3, #8]
 80042b4:	e00f      	b.n	80042d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80042c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80042d4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689a      	ldr	r2, [r3, #8]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0202 	bic.w	r2, r2, #2
 80042e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6899      	ldr	r1, [r3, #8]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	7e1b      	ldrb	r3, [r3, #24]
 80042f0:	005a      	lsls	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d01b      	beq.n	800433c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004312:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004322:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6859      	ldr	r1, [r3, #4]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432e:	3b01      	subs	r3, #1
 8004330:	035a      	lsls	r2, r3, #13
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
 800433a:	e007      	b.n	800434c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800434a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800435a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	3b01      	subs	r3, #1
 8004368:	051a      	lsls	r2, r3, #20
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	430a      	orrs	r2, r1
 8004370:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004380:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	6899      	ldr	r1, [r3, #8]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800438e:	025a      	lsls	r2, r3, #9
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6899      	ldr	r1, [r3, #8]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	029a      	lsls	r2, r3, #10
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	609a      	str	r2, [r3, #8]
}
 80043bc:	bf00      	nop
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	40012300 	.word	0x40012300
 80043cc:	0f000001 	.word	0x0f000001

080043d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f003 0307 	and.w	r3, r3, #7
 80043de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004414 <__NVIC_SetPriorityGrouping+0x44>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80043ec:	4013      	ands	r3, r2
 80043ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80043fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004402:	4a04      	ldr	r2, [pc, #16]	@ (8004414 <__NVIC_SetPriorityGrouping+0x44>)
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	60d3      	str	r3, [r2, #12]
}
 8004408:	bf00      	nop
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	e000ed00 	.word	0xe000ed00

08004418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800441c:	4b04      	ldr	r3, [pc, #16]	@ (8004430 <__NVIC_GetPriorityGrouping+0x18>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	0a1b      	lsrs	r3, r3, #8
 8004422:	f003 0307 	and.w	r3, r3, #7
}
 8004426:	4618      	mov	r0, r3
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr
 8004430:	e000ed00 	.word	0xe000ed00

08004434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800443e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004442:	2b00      	cmp	r3, #0
 8004444:	db0b      	blt.n	800445e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004446:	79fb      	ldrb	r3, [r7, #7]
 8004448:	f003 021f 	and.w	r2, r3, #31
 800444c:	4907      	ldr	r1, [pc, #28]	@ (800446c <__NVIC_EnableIRQ+0x38>)
 800444e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004452:	095b      	lsrs	r3, r3, #5
 8004454:	2001      	movs	r0, #1
 8004456:	fa00 f202 	lsl.w	r2, r0, r2
 800445a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800445e:	bf00      	nop
 8004460:	370c      	adds	r7, #12
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	e000e100 	.word	0xe000e100

08004470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	4603      	mov	r3, r0
 8004478:	6039      	str	r1, [r7, #0]
 800447a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800447c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004480:	2b00      	cmp	r3, #0
 8004482:	db0a      	blt.n	800449a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	b2da      	uxtb	r2, r3
 8004488:	490c      	ldr	r1, [pc, #48]	@ (80044bc <__NVIC_SetPriority+0x4c>)
 800448a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448e:	0112      	lsls	r2, r2, #4
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	440b      	add	r3, r1
 8004494:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004498:	e00a      	b.n	80044b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	b2da      	uxtb	r2, r3
 800449e:	4908      	ldr	r1, [pc, #32]	@ (80044c0 <__NVIC_SetPriority+0x50>)
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	f003 030f 	and.w	r3, r3, #15
 80044a6:	3b04      	subs	r3, #4
 80044a8:	0112      	lsls	r2, r2, #4
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	440b      	add	r3, r1
 80044ae:	761a      	strb	r2, [r3, #24]
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	e000e100 	.word	0xe000e100
 80044c0:	e000ed00 	.word	0xe000ed00

080044c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b089      	sub	sp, #36	@ 0x24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f1c3 0307 	rsb	r3, r3, #7
 80044de:	2b04      	cmp	r3, #4
 80044e0:	bf28      	it	cs
 80044e2:	2304      	movcs	r3, #4
 80044e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	3304      	adds	r3, #4
 80044ea:	2b06      	cmp	r3, #6
 80044ec:	d902      	bls.n	80044f4 <NVIC_EncodePriority+0x30>
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3b03      	subs	r3, #3
 80044f2:	e000      	b.n	80044f6 <NVIC_EncodePriority+0x32>
 80044f4:	2300      	movs	r3, #0
 80044f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43da      	mvns	r2, r3
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	401a      	ands	r2, r3
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800450c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	fa01 f303 	lsl.w	r3, r1, r3
 8004516:	43d9      	mvns	r1, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800451c:	4313      	orrs	r3, r2
         );
}
 800451e:	4618      	mov	r0, r3
 8004520:	3724      	adds	r7, #36	@ 0x24
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr

0800452a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b082      	sub	sp, #8
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7ff ff4c 	bl	80043d0 <__NVIC_SetPriorityGrouping>
}
 8004538:	bf00      	nop
 800453a:	3708      	adds	r7, #8
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004540:	b580      	push	{r7, lr}
 8004542:	b086      	sub	sp, #24
 8004544:	af00      	add	r7, sp, #0
 8004546:	4603      	mov	r3, r0
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
 800454c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800454e:	2300      	movs	r3, #0
 8004550:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004552:	f7ff ff61 	bl	8004418 <__NVIC_GetPriorityGrouping>
 8004556:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	68b9      	ldr	r1, [r7, #8]
 800455c:	6978      	ldr	r0, [r7, #20]
 800455e:	f7ff ffb1 	bl	80044c4 <NVIC_EncodePriority>
 8004562:	4602      	mov	r2, r0
 8004564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004568:	4611      	mov	r1, r2
 800456a:	4618      	mov	r0, r3
 800456c:	f7ff ff80 	bl	8004470 <__NVIC_SetPriority>
}
 8004570:	bf00      	nop
 8004572:	3718      	adds	r7, #24
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004586:	4618      	mov	r0, r3
 8004588:	f7ff ff54 	bl	8004434 <__NVIC_EnableIRQ>
}
 800458c:	bf00      	nop
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045a0:	f7ff fc98 	bl	8003ed4 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e099      	b.n	80046e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0201 	bic.w	r2, r2, #1
 80045ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045d0:	e00f      	b.n	80045f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045d2:	f7ff fc7f 	bl	8003ed4 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b05      	cmp	r3, #5
 80045de:	d908      	bls.n	80045f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2220      	movs	r2, #32
 80045e4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2203      	movs	r2, #3
 80045ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e078      	b.n	80046e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0301 	and.w	r3, r3, #1
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1e8      	bne.n	80045d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	4b38      	ldr	r3, [pc, #224]	@ (80046ec <HAL_DMA_Init+0x158>)
 800460c:	4013      	ands	r3, r2
 800460e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800461e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800462a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004636:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a1b      	ldr	r3, [r3, #32]
 800463c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	4313      	orrs	r3, r2
 8004642:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004648:	2b04      	cmp	r3, #4
 800464a:	d107      	bne.n	800465c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004654:	4313      	orrs	r3, r2
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	4313      	orrs	r3, r2
 800465a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f023 0307 	bic.w	r3, r3, #7
 8004672:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004682:	2b04      	cmp	r3, #4
 8004684:	d117      	bne.n	80046b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00e      	beq.n	80046b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 fb01 	bl	8004ca0 <DMA_CheckFifoParam>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d008      	beq.n	80046b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2240      	movs	r2, #64	@ 0x40
 80046a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80046b2:	2301      	movs	r3, #1
 80046b4:	e016      	b.n	80046e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fab8 	bl	8004c34 <DMA_CalcBaseAndBitshift>
 80046c4:	4603      	mov	r3, r0
 80046c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046cc:	223f      	movs	r2, #63	@ 0x3f
 80046ce:	409a      	lsls	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3718      	adds	r7, #24
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	f010803f 	.word	0xf010803f

080046f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
 80046fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004706:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <HAL_DMA_Start_IT+0x26>
 8004712:	2302      	movs	r3, #2
 8004714:	e040      	b.n	8004798 <HAL_DMA_Start_IT+0xa8>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d12f      	bne.n	800478a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2202      	movs	r2, #2
 800472e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	68b9      	ldr	r1, [r7, #8]
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 fa4a 	bl	8004bd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004748:	223f      	movs	r2, #63	@ 0x3f
 800474a:	409a      	lsls	r2, r3
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0216 	orr.w	r2, r2, #22
 800475e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004764:	2b00      	cmp	r3, #0
 8004766:	d007      	beq.n	8004778 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f042 0208 	orr.w	r2, r2, #8
 8004776:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f042 0201 	orr.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	e005      	b.n	8004796 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004792:	2302      	movs	r3, #2
 8004794:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004796:	7dfb      	ldrb	r3, [r7, #23]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80047ae:	f7ff fb91 	bl	8003ed4 <HAL_GetTick>
 80047b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d008      	beq.n	80047d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2280      	movs	r2, #128	@ 0x80
 80047c4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e052      	b.n	8004878 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0216 	bic.w	r2, r2, #22
 80047e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	695a      	ldr	r2, [r3, #20]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d103      	bne.n	8004802 <HAL_DMA_Abort+0x62>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d007      	beq.n	8004812 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 0208 	bic.w	r2, r2, #8
 8004810:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0201 	bic.w	r2, r2, #1
 8004820:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004822:	e013      	b.n	800484c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004824:	f7ff fb56 	bl	8003ed4 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b05      	cmp	r3, #5
 8004830:	d90c      	bls.n	800484c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2220      	movs	r2, #32
 8004836:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2203      	movs	r2, #3
 800483c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e015      	b.n	8004878 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1e4      	bne.n	8004824 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800485e:	223f      	movs	r2, #63	@ 0x3f
 8004860:	409a      	lsls	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d004      	beq.n	800489e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2280      	movs	r2, #128	@ 0x80
 8004898:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e00c      	b.n	80048b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2205      	movs	r2, #5
 80048a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0201 	bic.w	r2, r2, #1
 80048b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048d0:	4b8e      	ldr	r3, [pc, #568]	@ (8004b0c <HAL_DMA_IRQHandler+0x248>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a8e      	ldr	r2, [pc, #568]	@ (8004b10 <HAL_DMA_IRQHandler+0x24c>)
 80048d6:	fba2 2303 	umull	r2, r3, r2, r3
 80048da:	0a9b      	lsrs	r3, r3, #10
 80048dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ee:	2208      	movs	r2, #8
 80048f0:	409a      	lsls	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4013      	ands	r3, r2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d01a      	beq.n	8004930 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d013      	beq.n	8004930 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0204 	bic.w	r2, r2, #4
 8004916:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800491c:	2208      	movs	r2, #8
 800491e:	409a      	lsls	r2, r3
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004928:	f043 0201 	orr.w	r2, r3, #1
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004934:	2201      	movs	r2, #1
 8004936:	409a      	lsls	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	4013      	ands	r3, r2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d012      	beq.n	8004966 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00b      	beq.n	8004966 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004952:	2201      	movs	r2, #1
 8004954:	409a      	lsls	r2, r3
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800495e:	f043 0202 	orr.w	r2, r3, #2
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800496a:	2204      	movs	r2, #4
 800496c:	409a      	lsls	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	4013      	ands	r3, r2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d012      	beq.n	800499c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00b      	beq.n	800499c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004988:	2204      	movs	r2, #4
 800498a:	409a      	lsls	r2, r3
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004994:	f043 0204 	orr.w	r2, r3, #4
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a0:	2210      	movs	r2, #16
 80049a2:	409a      	lsls	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4013      	ands	r3, r2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d043      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d03c      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049be:	2210      	movs	r2, #16
 80049c0:	409a      	lsls	r2, r3
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d018      	beq.n	8004a06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d108      	bne.n	80049f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d024      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
 80049f2:	e01f      	b.n	8004a34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01b      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	4798      	blx	r3
 8004a04:	e016      	b.n	8004a34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d107      	bne.n	8004a24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0208 	bic.w	r2, r2, #8
 8004a22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a38:	2220      	movs	r2, #32
 8004a3a:	409a      	lsls	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 808f 	beq.w	8004b64 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0310 	and.w	r3, r3, #16
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 8087 	beq.w	8004b64 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	409a      	lsls	r2, r3
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b05      	cmp	r3, #5
 8004a6c:	d136      	bne.n	8004adc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0216 	bic.w	r2, r2, #22
 8004a7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	695a      	ldr	r2, [r3, #20]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d103      	bne.n	8004a9e <HAL_DMA_IRQHandler+0x1da>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d007      	beq.n	8004aae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 0208 	bic.w	r2, r2, #8
 8004aac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab2:	223f      	movs	r2, #63	@ 0x3f
 8004ab4:	409a      	lsls	r2, r3
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d07e      	beq.n	8004bd0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	4798      	blx	r3
        }
        return;
 8004ada:	e079      	b.n	8004bd0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d01d      	beq.n	8004b26 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10d      	bne.n	8004b14 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d031      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	4798      	blx	r3
 8004b08:	e02c      	b.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
 8004b0a:	bf00      	nop
 8004b0c:	20000004 	.word	0x20000004
 8004b10:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d023      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	4798      	blx	r3
 8004b24:	e01e      	b.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10f      	bne.n	8004b54 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 0210 	bic.w	r2, r2, #16
 8004b42:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d003      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d032      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d022      	beq.n	8004bbe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2205      	movs	r2, #5
 8004b7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f022 0201 	bic.w	r2, r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	3301      	adds	r3, #1
 8004b94:	60bb      	str	r3, [r7, #8]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d307      	bcc.n	8004bac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f2      	bne.n	8004b90 <HAL_DMA_IRQHandler+0x2cc>
 8004baa:	e000      	b.n	8004bae <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004bac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d005      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	4798      	blx	r3
 8004bce:	e000      	b.n	8004bd2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004bd0:	bf00      	nop
    }
  }
}
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
 8004be4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004bf4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	2b40      	cmp	r3, #64	@ 0x40
 8004c04:	d108      	bne.n	8004c18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c16:	e007      	b.n	8004c28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]
}
 8004c28:	bf00      	nop
 8004c2a:	3714      	adds	r7, #20
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	3b10      	subs	r3, #16
 8004c44:	4a14      	ldr	r2, [pc, #80]	@ (8004c98 <DMA_CalcBaseAndBitshift+0x64>)
 8004c46:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4a:	091b      	lsrs	r3, r3, #4
 8004c4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c4e:	4a13      	ldr	r2, [pc, #76]	@ (8004c9c <DMA_CalcBaseAndBitshift+0x68>)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4413      	add	r3, r2
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b03      	cmp	r3, #3
 8004c60:	d909      	bls.n	8004c76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004c6a:	f023 0303 	bic.w	r3, r3, #3
 8004c6e:	1d1a      	adds	r2, r3, #4
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c74:	e007      	b.n	8004c86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004c7e:	f023 0303 	bic.w	r3, r3, #3
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	aaaaaaab 	.word	0xaaaaaaab
 8004c9c:	0801ce44 	.word	0x0801ce44

08004ca0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d11f      	bne.n	8004cfa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	2b03      	cmp	r3, #3
 8004cbe:	d856      	bhi.n	8004d6e <DMA_CheckFifoParam+0xce>
 8004cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc8 <DMA_CheckFifoParam+0x28>)
 8004cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc6:	bf00      	nop
 8004cc8:	08004cd9 	.word	0x08004cd9
 8004ccc:	08004ceb 	.word	0x08004ceb
 8004cd0:	08004cd9 	.word	0x08004cd9
 8004cd4:	08004d6f 	.word	0x08004d6f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d046      	beq.n	8004d72 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ce8:	e043      	b.n	8004d72 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004cf2:	d140      	bne.n	8004d76 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cf8:	e03d      	b.n	8004d76 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d02:	d121      	bne.n	8004d48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d837      	bhi.n	8004d7a <DMA_CheckFifoParam+0xda>
 8004d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d10 <DMA_CheckFifoParam+0x70>)
 8004d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d10:	08004d21 	.word	0x08004d21
 8004d14:	08004d27 	.word	0x08004d27
 8004d18:	08004d21 	.word	0x08004d21
 8004d1c:	08004d39 	.word	0x08004d39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	73fb      	strb	r3, [r7, #15]
      break;
 8004d24:	e030      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d025      	beq.n	8004d7e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d36:	e022      	b.n	8004d7e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d40:	d11f      	bne.n	8004d82 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d46:	e01c      	b.n	8004d82 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d903      	bls.n	8004d56 <DMA_CheckFifoParam+0xb6>
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d003      	beq.n	8004d5c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d54:	e018      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	73fb      	strb	r3, [r7, #15]
      break;
 8004d5a:	e015      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00e      	beq.n	8004d86 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d6c:	e00b      	b.n	8004d86 <DMA_CheckFifoParam+0xe6>
      break;
 8004d6e:	bf00      	nop
 8004d70:	e00a      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d72:	bf00      	nop
 8004d74:	e008      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d76:	bf00      	nop
 8004d78:	e006      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d7a:	bf00      	nop
 8004d7c:	e004      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d7e:	bf00      	nop
 8004d80:	e002      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;   
 8004d82:	bf00      	nop
 8004d84:	e000      	b.n	8004d88 <DMA_CheckFifoParam+0xe8>
      break;
 8004d86:	bf00      	nop
    }
  } 
  
  return status; 
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3714      	adds	r7, #20
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop

08004d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b089      	sub	sp, #36	@ 0x24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004da2:	2300      	movs	r3, #0
 8004da4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004da6:	2300      	movs	r3, #0
 8004da8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dae:	2300      	movs	r3, #0
 8004db0:	61fb      	str	r3, [r7, #28]
 8004db2:	e165      	b.n	8005080 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004db4:	2201      	movs	r2, #1
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	f040 8154 	bne.w	800507a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d005      	beq.n	8004dea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d130      	bne.n	8004e4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	005b      	lsls	r3, r3, #1
 8004df4:	2203      	movs	r2, #3
 8004df6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfa:	43db      	mvns	r3, r3
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	4013      	ands	r3, r2
 8004e00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e20:	2201      	movs	r2, #1
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	fa02 f303 	lsl.w	r3, r2, r3
 8004e28:	43db      	mvns	r3, r3
 8004e2a:	69ba      	ldr	r2, [r7, #24]
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	091b      	lsrs	r3, r3, #4
 8004e36:	f003 0201 	and.w	r2, r3, #1
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	69ba      	ldr	r2, [r7, #24]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	69ba      	ldr	r2, [r7, #24]
 8004e4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f003 0303 	and.w	r3, r3, #3
 8004e54:	2b03      	cmp	r3, #3
 8004e56:	d017      	beq.n	8004e88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	2203      	movs	r2, #3
 8004e64:	fa02 f303 	lsl.w	r3, r2, r3
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	689a      	ldr	r2, [r3, #8]
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f003 0303 	and.w	r3, r3, #3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d123      	bne.n	8004edc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	08da      	lsrs	r2, r3, #3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	3208      	adds	r2, #8
 8004e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	f003 0307 	and.w	r3, r3, #7
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	220f      	movs	r2, #15
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	43db      	mvns	r3, r3
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	691a      	ldr	r2, [r3, #16]
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	f003 0307 	and.w	r3, r3, #7
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	08da      	lsrs	r2, r3, #3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	3208      	adds	r2, #8
 8004ed6:	69b9      	ldr	r1, [r7, #24]
 8004ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	2203      	movs	r2, #3
 8004ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eec:	43db      	mvns	r3, r3
 8004eee:	69ba      	ldr	r2, [r7, #24]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f003 0203 	and.w	r2, r3, #3
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	fa02 f303 	lsl.w	r3, r2, r3
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f000 80ae 	beq.w	800507a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	4b5d      	ldr	r3, [pc, #372]	@ (8005098 <HAL_GPIO_Init+0x300>)
 8004f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f26:	4a5c      	ldr	r2, [pc, #368]	@ (8005098 <HAL_GPIO_Init+0x300>)
 8004f28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f2e:	4b5a      	ldr	r3, [pc, #360]	@ (8005098 <HAL_GPIO_Init+0x300>)
 8004f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f3a:	4a58      	ldr	r2, [pc, #352]	@ (800509c <HAL_GPIO_Init+0x304>)
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	089b      	lsrs	r3, r3, #2
 8004f40:	3302      	adds	r3, #2
 8004f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	220f      	movs	r2, #15
 8004f52:	fa02 f303 	lsl.w	r3, r2, r3
 8004f56:	43db      	mvns	r3, r3
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a4f      	ldr	r2, [pc, #316]	@ (80050a0 <HAL_GPIO_Init+0x308>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d025      	beq.n	8004fb2 <HAL_GPIO_Init+0x21a>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a4e      	ldr	r2, [pc, #312]	@ (80050a4 <HAL_GPIO_Init+0x30c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d01f      	beq.n	8004fae <HAL_GPIO_Init+0x216>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a4d      	ldr	r2, [pc, #308]	@ (80050a8 <HAL_GPIO_Init+0x310>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d019      	beq.n	8004faa <HAL_GPIO_Init+0x212>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a4c      	ldr	r2, [pc, #304]	@ (80050ac <HAL_GPIO_Init+0x314>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d013      	beq.n	8004fa6 <HAL_GPIO_Init+0x20e>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a4b      	ldr	r2, [pc, #300]	@ (80050b0 <HAL_GPIO_Init+0x318>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00d      	beq.n	8004fa2 <HAL_GPIO_Init+0x20a>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a4a      	ldr	r2, [pc, #296]	@ (80050b4 <HAL_GPIO_Init+0x31c>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d007      	beq.n	8004f9e <HAL_GPIO_Init+0x206>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a49      	ldr	r2, [pc, #292]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d101      	bne.n	8004f9a <HAL_GPIO_Init+0x202>
 8004f96:	2306      	movs	r3, #6
 8004f98:	e00c      	b.n	8004fb4 <HAL_GPIO_Init+0x21c>
 8004f9a:	2307      	movs	r3, #7
 8004f9c:	e00a      	b.n	8004fb4 <HAL_GPIO_Init+0x21c>
 8004f9e:	2305      	movs	r3, #5
 8004fa0:	e008      	b.n	8004fb4 <HAL_GPIO_Init+0x21c>
 8004fa2:	2304      	movs	r3, #4
 8004fa4:	e006      	b.n	8004fb4 <HAL_GPIO_Init+0x21c>
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e004      	b.n	8004fb4 <HAL_GPIO_Init+0x21c>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e002      	b.n	8004fb4 <HAL_GPIO_Init+0x21c>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e000      	b.n	8004fb4 <HAL_GPIO_Init+0x21c>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	69fa      	ldr	r2, [r7, #28]
 8004fb6:	f002 0203 	and.w	r2, r2, #3
 8004fba:	0092      	lsls	r2, r2, #2
 8004fbc:	4093      	lsls	r3, r2
 8004fbe:	69ba      	ldr	r2, [r7, #24]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fc4:	4935      	ldr	r1, [pc, #212]	@ (800509c <HAL_GPIO_Init+0x304>)
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	089b      	lsrs	r3, r3, #2
 8004fca:	3302      	adds	r3, #2
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fd2:	4b3a      	ldr	r3, [pc, #232]	@ (80050bc <HAL_GPIO_Init+0x324>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	43db      	mvns	r3, r3
 8004fdc:	69ba      	ldr	r2, [r7, #24]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ff6:	4a31      	ldr	r2, [pc, #196]	@ (80050bc <HAL_GPIO_Init+0x324>)
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ffc:	4b2f      	ldr	r3, [pc, #188]	@ (80050bc <HAL_GPIO_Init+0x324>)
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	43db      	mvns	r3, r3
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	4013      	ands	r3, r2
 800500a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d003      	beq.n	8005020 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005020:	4a26      	ldr	r2, [pc, #152]	@ (80050bc <HAL_GPIO_Init+0x324>)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005026:	4b25      	ldr	r3, [pc, #148]	@ (80050bc <HAL_GPIO_Init+0x324>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	43db      	mvns	r3, r3
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	4013      	ands	r3, r2
 8005034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	4313      	orrs	r3, r2
 8005048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800504a:	4a1c      	ldr	r2, [pc, #112]	@ (80050bc <HAL_GPIO_Init+0x324>)
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005050:	4b1a      	ldr	r3, [pc, #104]	@ (80050bc <HAL_GPIO_Init+0x324>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	43db      	mvns	r3, r3
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	4013      	ands	r3, r2
 800505e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d003      	beq.n	8005074 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	4313      	orrs	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005074:	4a11      	ldr	r2, [pc, #68]	@ (80050bc <HAL_GPIO_Init+0x324>)
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	3301      	adds	r3, #1
 800507e:	61fb      	str	r3, [r7, #28]
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	2b0f      	cmp	r3, #15
 8005084:	f67f ae96 	bls.w	8004db4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005088:	bf00      	nop
 800508a:	bf00      	nop
 800508c:	3724      	adds	r7, #36	@ 0x24
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	40023800 	.word	0x40023800
 800509c:	40013800 	.word	0x40013800
 80050a0:	40020000 	.word	0x40020000
 80050a4:	40020400 	.word	0x40020400
 80050a8:	40020800 	.word	0x40020800
 80050ac:	40020c00 	.word	0x40020c00
 80050b0:	40021000 	.word	0x40021000
 80050b4:	40021400 	.word	0x40021400
 80050b8:	40021800 	.word	0x40021800
 80050bc:	40013c00 	.word	0x40013c00

080050c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	460b      	mov	r3, r1
 80050ca:	807b      	strh	r3, [r7, #2]
 80050cc:	4613      	mov	r3, r2
 80050ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80050d0:	787b      	ldrb	r3, [r7, #1]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050d6:	887a      	ldrh	r2, [r7, #2]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80050dc:	e003      	b.n	80050e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80050de:	887b      	ldrh	r3, [r7, #2]
 80050e0:	041a      	lsls	r2, r3, #16
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	619a      	str	r2, [r3, #24]
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
	...

080050f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d101      	bne.n	8005106 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e12b      	b.n	800535e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800510c:	b2db      	uxtb	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d106      	bne.n	8005120 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7fe fa30 	bl	8003580 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2224      	movs	r2, #36	@ 0x24
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0201 	bic.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005146:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005156:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005158:	f001 f8e2 	bl	8006320 <HAL_RCC_GetPCLK1Freq>
 800515c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	4a81      	ldr	r2, [pc, #516]	@ (8005368 <HAL_I2C_Init+0x274>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d807      	bhi.n	8005178 <HAL_I2C_Init+0x84>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4a80      	ldr	r2, [pc, #512]	@ (800536c <HAL_I2C_Init+0x278>)
 800516c:	4293      	cmp	r3, r2
 800516e:	bf94      	ite	ls
 8005170:	2301      	movls	r3, #1
 8005172:	2300      	movhi	r3, #0
 8005174:	b2db      	uxtb	r3, r3
 8005176:	e006      	b.n	8005186 <HAL_I2C_Init+0x92>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	4a7d      	ldr	r2, [pc, #500]	@ (8005370 <HAL_I2C_Init+0x27c>)
 800517c:	4293      	cmp	r3, r2
 800517e:	bf94      	ite	ls
 8005180:	2301      	movls	r3, #1
 8005182:	2300      	movhi	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d001      	beq.n	800518e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e0e7      	b.n	800535e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4a78      	ldr	r2, [pc, #480]	@ (8005374 <HAL_I2C_Init+0x280>)
 8005192:	fba2 2303 	umull	r2, r3, r2, r3
 8005196:	0c9b      	lsrs	r3, r3, #18
 8005198:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	430a      	orrs	r2, r1
 80051ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	4a6a      	ldr	r2, [pc, #424]	@ (8005368 <HAL_I2C_Init+0x274>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d802      	bhi.n	80051c8 <HAL_I2C_Init+0xd4>
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	3301      	adds	r3, #1
 80051c6:	e009      	b.n	80051dc <HAL_I2C_Init+0xe8>
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80051ce:	fb02 f303 	mul.w	r3, r2, r3
 80051d2:	4a69      	ldr	r2, [pc, #420]	@ (8005378 <HAL_I2C_Init+0x284>)
 80051d4:	fba2 2303 	umull	r2, r3, r2, r3
 80051d8:	099b      	lsrs	r3, r3, #6
 80051da:	3301      	adds	r3, #1
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	430b      	orrs	r3, r1
 80051e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80051ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	495c      	ldr	r1, [pc, #368]	@ (8005368 <HAL_I2C_Init+0x274>)
 80051f8:	428b      	cmp	r3, r1
 80051fa:	d819      	bhi.n	8005230 <HAL_I2C_Init+0x13c>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	1e59      	subs	r1, r3, #1
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	fbb1 f3f3 	udiv	r3, r1, r3
 800520a:	1c59      	adds	r1, r3, #1
 800520c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005210:	400b      	ands	r3, r1
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <HAL_I2C_Init+0x138>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	1e59      	subs	r1, r3, #1
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	fbb1 f3f3 	udiv	r3, r1, r3
 8005224:	3301      	adds	r3, #1
 8005226:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800522a:	e051      	b.n	80052d0 <HAL_I2C_Init+0x1dc>
 800522c:	2304      	movs	r3, #4
 800522e:	e04f      	b.n	80052d0 <HAL_I2C_Init+0x1dc>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d111      	bne.n	800525c <HAL_I2C_Init+0x168>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	1e58      	subs	r0, r3, #1
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6859      	ldr	r1, [r3, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	005b      	lsls	r3, r3, #1
 8005244:	440b      	add	r3, r1
 8005246:	fbb0 f3f3 	udiv	r3, r0, r3
 800524a:	3301      	adds	r3, #1
 800524c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005250:	2b00      	cmp	r3, #0
 8005252:	bf0c      	ite	eq
 8005254:	2301      	moveq	r3, #1
 8005256:	2300      	movne	r3, #0
 8005258:	b2db      	uxtb	r3, r3
 800525a:	e012      	b.n	8005282 <HAL_I2C_Init+0x18e>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	1e58      	subs	r0, r3, #1
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6859      	ldr	r1, [r3, #4]
 8005264:	460b      	mov	r3, r1
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	440b      	add	r3, r1
 800526a:	0099      	lsls	r1, r3, #2
 800526c:	440b      	add	r3, r1
 800526e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005272:	3301      	adds	r3, #1
 8005274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005278:	2b00      	cmp	r3, #0
 800527a:	bf0c      	ite	eq
 800527c:	2301      	moveq	r3, #1
 800527e:	2300      	movne	r3, #0
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d001      	beq.n	800528a <HAL_I2C_Init+0x196>
 8005286:	2301      	movs	r3, #1
 8005288:	e022      	b.n	80052d0 <HAL_I2C_Init+0x1dc>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10e      	bne.n	80052b0 <HAL_I2C_Init+0x1bc>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	1e58      	subs	r0, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6859      	ldr	r1, [r3, #4]
 800529a:	460b      	mov	r3, r1
 800529c:	005b      	lsls	r3, r3, #1
 800529e:	440b      	add	r3, r1
 80052a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80052a4:	3301      	adds	r3, #1
 80052a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052ae:	e00f      	b.n	80052d0 <HAL_I2C_Init+0x1dc>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	1e58      	subs	r0, r3, #1
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6859      	ldr	r1, [r3, #4]
 80052b8:	460b      	mov	r3, r1
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	440b      	add	r3, r1
 80052be:	0099      	lsls	r1, r3, #2
 80052c0:	440b      	add	r3, r1
 80052c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80052c6:	3301      	adds	r3, #1
 80052c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80052d0:	6879      	ldr	r1, [r7, #4]
 80052d2:	6809      	ldr	r1, [r1, #0]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69da      	ldr	r2, [r3, #28]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	431a      	orrs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80052fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	6911      	ldr	r1, [r2, #16]
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	68d2      	ldr	r2, [r2, #12]
 800530a:	4311      	orrs	r1, r2
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6812      	ldr	r2, [r2, #0]
 8005310:	430b      	orrs	r3, r1
 8005312:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	695a      	ldr	r2, [r3, #20]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	699b      	ldr	r3, [r3, #24]
 8005326:	431a      	orrs	r2, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0201 	orr.w	r2, r2, #1
 800533e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2220      	movs	r2, #32
 800534a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	000186a0 	.word	0x000186a0
 800536c:	001e847f 	.word	0x001e847f
 8005370:	003d08ff 	.word	0x003d08ff
 8005374:	431bde83 	.word	0x431bde83
 8005378:	10624dd3 	.word	0x10624dd3

0800537c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af02      	add	r7, sp, #8
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	4608      	mov	r0, r1
 8005386:	4611      	mov	r1, r2
 8005388:	461a      	mov	r2, r3
 800538a:	4603      	mov	r3, r0
 800538c:	817b      	strh	r3, [r7, #10]
 800538e:	460b      	mov	r3, r1
 8005390:	813b      	strh	r3, [r7, #8]
 8005392:	4613      	mov	r3, r2
 8005394:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005396:	f7fe fd9d 	bl	8003ed4 <HAL_GetTick>
 800539a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b20      	cmp	r3, #32
 80053a6:	f040 80d9 	bne.w	800555c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	2319      	movs	r3, #25
 80053b0:	2201      	movs	r2, #1
 80053b2:	496d      	ldr	r1, [pc, #436]	@ (8005568 <HAL_I2C_Mem_Write+0x1ec>)
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 fc8b 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80053c0:	2302      	movs	r3, #2
 80053c2:	e0cc      	b.n	800555e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d101      	bne.n	80053d2 <HAL_I2C_Mem_Write+0x56>
 80053ce:	2302      	movs	r3, #2
 80053d0:	e0c5      	b.n	800555e <HAL_I2C_Mem_Write+0x1e2>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d007      	beq.n	80053f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0201 	orr.w	r2, r2, #1
 80053f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005406:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2221      	movs	r2, #33	@ 0x21
 800540c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2240      	movs	r2, #64	@ 0x40
 8005414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a3a      	ldr	r2, [r7, #32]
 8005422:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005428:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542e:	b29a      	uxth	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	4a4d      	ldr	r2, [pc, #308]	@ (800556c <HAL_I2C_Mem_Write+0x1f0>)
 8005438:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800543a:	88f8      	ldrh	r0, [r7, #6]
 800543c:	893a      	ldrh	r2, [r7, #8]
 800543e:	8979      	ldrh	r1, [r7, #10]
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	9301      	str	r3, [sp, #4]
 8005444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	4603      	mov	r3, r0
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 fac2 	bl	80059d4 <I2C_RequestMemoryWrite>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d052      	beq.n	80054fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e081      	b.n	800555e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f000 fd50 	bl	8005f04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00d      	beq.n	8005486 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546e:	2b04      	cmp	r3, #4
 8005470:	d107      	bne.n	8005482 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005480:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e06b      	b.n	800555e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548a:	781a      	ldrb	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005496:	1c5a      	adds	r2, r3, #1
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	3b01      	subs	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	f003 0304 	and.w	r3, r3, #4
 80054c0:	2b04      	cmp	r3, #4
 80054c2:	d11b      	bne.n	80054fc <HAL_I2C_Mem_Write+0x180>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d017      	beq.n	80054fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d0:	781a      	ldrb	r2, [r3, #0]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	1c5a      	adds	r2, r3, #1
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e6:	3b01      	subs	r3, #1
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	3b01      	subs	r3, #1
 80054f6:	b29a      	uxth	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1aa      	bne.n	800545a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f000 fd43 	bl	8005f94 <I2C_WaitOnBTFFlagUntilTimeout>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00d      	beq.n	8005530 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005518:	2b04      	cmp	r3, #4
 800551a:	d107      	bne.n	800552c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800552a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e016      	b.n	800555e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800553e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005558:	2300      	movs	r3, #0
 800555a:	e000      	b.n	800555e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800555c:	2302      	movs	r3, #2
  }
}
 800555e:	4618      	mov	r0, r3
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	00100002 	.word	0x00100002
 800556c:	ffff0000 	.word	0xffff0000

08005570 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b08c      	sub	sp, #48	@ 0x30
 8005574:	af02      	add	r7, sp, #8
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	4608      	mov	r0, r1
 800557a:	4611      	mov	r1, r2
 800557c:	461a      	mov	r2, r3
 800557e:	4603      	mov	r3, r0
 8005580:	817b      	strh	r3, [r7, #10]
 8005582:	460b      	mov	r3, r1
 8005584:	813b      	strh	r3, [r7, #8]
 8005586:	4613      	mov	r3, r2
 8005588:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800558a:	f7fe fca3 	bl	8003ed4 <HAL_GetTick>
 800558e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b20      	cmp	r3, #32
 800559a:	f040 8214 	bne.w	80059c6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	9300      	str	r3, [sp, #0]
 80055a2:	2319      	movs	r3, #25
 80055a4:	2201      	movs	r2, #1
 80055a6:	497b      	ldr	r1, [pc, #492]	@ (8005794 <HAL_I2C_Mem_Read+0x224>)
 80055a8:	68f8      	ldr	r0, [r7, #12]
 80055aa:	f000 fb91 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80055b4:	2302      	movs	r3, #2
 80055b6:	e207      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_I2C_Mem_Read+0x56>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e200      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d007      	beq.n	80055ec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f042 0201 	orr.w	r2, r2, #1
 80055ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2222      	movs	r2, #34	@ 0x22
 8005600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2240      	movs	r2, #64	@ 0x40
 8005608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005616:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800561c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	4a5b      	ldr	r2, [pc, #364]	@ (8005798 <HAL_I2C_Mem_Read+0x228>)
 800562c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800562e:	88f8      	ldrh	r0, [r7, #6]
 8005630:	893a      	ldrh	r2, [r7, #8]
 8005632:	8979      	ldrh	r1, [r7, #10]
 8005634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005636:	9301      	str	r3, [sp, #4]
 8005638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	4603      	mov	r3, r0
 800563e:	68f8      	ldr	r0, [r7, #12]
 8005640:	f000 fa5e 	bl	8005b00 <I2C_RequestMemoryRead>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d001      	beq.n	800564e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e1bc      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005652:	2b00      	cmp	r3, #0
 8005654:	d113      	bne.n	800567e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005656:	2300      	movs	r3, #0
 8005658:	623b      	str	r3, [r7, #32]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	623b      	str	r3, [r7, #32]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	623b      	str	r3, [r7, #32]
 800566a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800567a:	601a      	str	r2, [r3, #0]
 800567c:	e190      	b.n	80059a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005682:	2b01      	cmp	r3, #1
 8005684:	d11b      	bne.n	80056be <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005694:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005696:	2300      	movs	r3, #0
 8005698:	61fb      	str	r3, [r7, #28]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	695b      	ldr	r3, [r3, #20]
 80056a0:	61fb      	str	r3, [r7, #28]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	61fb      	str	r3, [r7, #28]
 80056aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056ba:	601a      	str	r2, [r3, #0]
 80056bc:	e170      	b.n	80059a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d11b      	bne.n	80056fe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056e6:	2300      	movs	r3, #0
 80056e8:	61bb      	str	r3, [r7, #24]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	61bb      	str	r3, [r7, #24]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	61bb      	str	r3, [r7, #24]
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	e150      	b.n	80059a0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056fe:	2300      	movs	r3, #0
 8005700:	617b      	str	r3, [r7, #20]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	617b      	str	r3, [r7, #20]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	699b      	ldr	r3, [r3, #24]
 8005710:	617b      	str	r3, [r7, #20]
 8005712:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005714:	e144      	b.n	80059a0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800571a:	2b03      	cmp	r3, #3
 800571c:	f200 80f1 	bhi.w	8005902 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005724:	2b01      	cmp	r3, #1
 8005726:	d123      	bne.n	8005770 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005728:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800572a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	f000 fc79 	bl	8006024 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d001      	beq.n	800573c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e145      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	691a      	ldr	r2, [r3, #16]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005746:	b2d2      	uxtb	r2, r2
 8005748:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574e:	1c5a      	adds	r2, r3, #1
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005758:	3b01      	subs	r3, #1
 800575a:	b29a      	uxth	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005764:	b29b      	uxth	r3, r3
 8005766:	3b01      	subs	r3, #1
 8005768:	b29a      	uxth	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800576e:	e117      	b.n	80059a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005774:	2b02      	cmp	r3, #2
 8005776:	d14e      	bne.n	8005816 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577a:	9300      	str	r3, [sp, #0]
 800577c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800577e:	2200      	movs	r2, #0
 8005780:	4906      	ldr	r1, [pc, #24]	@ (800579c <HAL_I2C_Mem_Read+0x22c>)
 8005782:	68f8      	ldr	r0, [r7, #12]
 8005784:	f000 faa4 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d008      	beq.n	80057a0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e11a      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
 8005792:	bf00      	nop
 8005794:	00100002 	.word	0x00100002
 8005798:	ffff0000 	.word	0xffff0000
 800579c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	691a      	ldr	r2, [r3, #16]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ba:	b2d2      	uxtb	r2, r2
 80057bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c2:	1c5a      	adds	r2, r3, #1
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057cc:	3b01      	subs	r3, #1
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d8:	b29b      	uxth	r3, r3
 80057da:	3b01      	subs	r3, #1
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	691a      	ldr	r2, [r3, #16]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ec:	b2d2      	uxtb	r2, r2
 80057ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f4:	1c5a      	adds	r2, r3, #1
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057fe:	3b01      	subs	r3, #1
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800580a:	b29b      	uxth	r3, r3
 800580c:	3b01      	subs	r3, #1
 800580e:	b29a      	uxth	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005814:	e0c4      	b.n	80059a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800581c:	2200      	movs	r2, #0
 800581e:	496c      	ldr	r1, [pc, #432]	@ (80059d0 <HAL_I2C_Mem_Read+0x460>)
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 fa55 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e0cb      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800583e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	691a      	ldr	r2, [r3, #16]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584a:	b2d2      	uxtb	r2, r2
 800584c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005852:	1c5a      	adds	r2, r3, #1
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005878:	2200      	movs	r2, #0
 800587a:	4955      	ldr	r1, [pc, #340]	@ (80059d0 <HAL_I2C_Mem_Read+0x460>)
 800587c:	68f8      	ldr	r0, [r7, #12]
 800587e:	f000 fa27 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e09d      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800589a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a6:	b2d2      	uxtb	r2, r2
 80058a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ae:	1c5a      	adds	r2, r3, #1
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	3b01      	subs	r3, #1
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005900:	e04e      	b.n	80059a0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005904:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 fb8c 	bl	8006024 <I2C_WaitOnRXNEFlagUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d001      	beq.n	8005916 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e058      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	691a      	ldr	r2, [r3, #16]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005920:	b2d2      	uxtb	r2, r2
 8005922:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005928:	1c5a      	adds	r2, r3, #1
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005932:	3b01      	subs	r3, #1
 8005934:	b29a      	uxth	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	b29a      	uxth	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f003 0304 	and.w	r3, r3, #4
 8005952:	2b04      	cmp	r3, #4
 8005954:	d124      	bne.n	80059a0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800595a:	2b03      	cmp	r3, #3
 800595c:	d107      	bne.n	800596e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800596c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005978:	b2d2      	uxtb	r2, r2
 800597a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005980:	1c5a      	adds	r2, r3, #1
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800598a:	3b01      	subs	r3, #1
 800598c:	b29a      	uxth	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005996:	b29b      	uxth	r3, r3
 8005998:	3b01      	subs	r3, #1
 800599a:	b29a      	uxth	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f47f aeb6 	bne.w	8005716 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	e000      	b.n	80059c8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80059c6:	2302      	movs	r3, #2
  }
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3728      	adds	r7, #40	@ 0x28
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	00010004 	.word	0x00010004

080059d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b088      	sub	sp, #32
 80059d8:	af02      	add	r7, sp, #8
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	4608      	mov	r0, r1
 80059de:	4611      	mov	r1, r2
 80059e0:	461a      	mov	r2, r3
 80059e2:	4603      	mov	r3, r0
 80059e4:	817b      	strh	r3, [r7, #10]
 80059e6:	460b      	mov	r3, r1
 80059e8:	813b      	strh	r3, [r7, #8]
 80059ea:	4613      	mov	r3, r2
 80059ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a00:	9300      	str	r3, [sp, #0]
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 f960 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00d      	beq.n	8005a32 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a24:	d103      	bne.n	8005a2e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e05f      	b.n	8005af2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a32:	897b      	ldrh	r3, [r7, #10]
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	461a      	mov	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a40:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a44:	6a3a      	ldr	r2, [r7, #32]
 8005a46:	492d      	ldr	r1, [pc, #180]	@ (8005afc <I2C_RequestMemoryWrite+0x128>)
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f000 f9bb 	bl	8005dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d001      	beq.n	8005a58 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e04c      	b.n	8005af2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a58:	2300      	movs	r3, #0
 8005a5a:	617b      	str	r3, [r7, #20]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	617b      	str	r3, [r7, #20]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	617b      	str	r3, [r7, #20]
 8005a6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a70:	6a39      	ldr	r1, [r7, #32]
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 fa46 	bl	8005f04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00d      	beq.n	8005a9a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	d107      	bne.n	8005a96 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e02b      	b.n	8005af2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a9a:	88fb      	ldrh	r3, [r7, #6]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d105      	bne.n	8005aac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005aa0:	893b      	ldrh	r3, [r7, #8]
 8005aa2:	b2da      	uxtb	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	611a      	str	r2, [r3, #16]
 8005aaa:	e021      	b.n	8005af0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005aac:	893b      	ldrh	r3, [r7, #8]
 8005aae:	0a1b      	lsrs	r3, r3, #8
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	b2da      	uxtb	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005abc:	6a39      	ldr	r1, [r7, #32]
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 fa20 	bl	8005f04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00d      	beq.n	8005ae6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	d107      	bne.n	8005ae2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ae0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e005      	b.n	8005af2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ae6:	893b      	ldrh	r3, [r7, #8]
 8005ae8:	b2da      	uxtb	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	00010002 	.word	0x00010002

08005b00 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b088      	sub	sp, #32
 8005b04:	af02      	add	r7, sp, #8
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	4608      	mov	r0, r1
 8005b0a:	4611      	mov	r1, r2
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	4603      	mov	r3, r0
 8005b10:	817b      	strh	r3, [r7, #10]
 8005b12:	460b      	mov	r3, r1
 8005b14:	813b      	strh	r3, [r7, #8]
 8005b16:	4613      	mov	r3, r2
 8005b18:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b28:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f000 f8c2 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00d      	beq.n	8005b6e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b60:	d103      	bne.n	8005b6a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b68:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e0aa      	b.n	8005cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b6e:	897b      	ldrh	r3, [r7, #10]
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	461a      	mov	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b80:	6a3a      	ldr	r2, [r7, #32]
 8005b82:	4952      	ldr	r1, [pc, #328]	@ (8005ccc <I2C_RequestMemoryRead+0x1cc>)
 8005b84:	68f8      	ldr	r0, [r7, #12]
 8005b86:	f000 f91d 	bl	8005dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d001      	beq.n	8005b94 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e097      	b.n	8005cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b94:	2300      	movs	r3, #0
 8005b96:	617b      	str	r3, [r7, #20]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	617b      	str	r3, [r7, #20]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	617b      	str	r3, [r7, #20]
 8005ba8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bac:	6a39      	ldr	r1, [r7, #32]
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 f9a8 	bl	8005f04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00d      	beq.n	8005bd6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d107      	bne.n	8005bd2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e076      	b.n	8005cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bd6:	88fb      	ldrh	r3, [r7, #6]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d105      	bne.n	8005be8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bdc:	893b      	ldrh	r3, [r7, #8]
 8005bde:	b2da      	uxtb	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	611a      	str	r2, [r3, #16]
 8005be6:	e021      	b.n	8005c2c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005be8:	893b      	ldrh	r3, [r7, #8]
 8005bea:	0a1b      	lsrs	r3, r3, #8
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	b2da      	uxtb	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bf8:	6a39      	ldr	r1, [r7, #32]
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f000 f982 	bl	8005f04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00d      	beq.n	8005c22 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	d107      	bne.n	8005c1e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e050      	b.n	8005cc4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c22:	893b      	ldrh	r3, [r7, #8]
 8005c24:	b2da      	uxtb	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c2e:	6a39      	ldr	r1, [r7, #32]
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f000 f967 	bl	8005f04 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00d      	beq.n	8005c58 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c40:	2b04      	cmp	r3, #4
 8005c42:	d107      	bne.n	8005c54 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c52:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e035      	b.n	8005cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c66:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6a:	9300      	str	r3, [sp, #0]
 8005c6c:	6a3b      	ldr	r3, [r7, #32]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f000 f82b 	bl	8005cd0 <I2C_WaitOnFlagUntilTimeout>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00d      	beq.n	8005c9c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c8e:	d103      	bne.n	8005c98 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e013      	b.n	8005cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c9c:	897b      	ldrh	r3, [r7, #10]
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	f043 0301 	orr.w	r3, r3, #1
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cae:	6a3a      	ldr	r2, [r7, #32]
 8005cb0:	4906      	ldr	r1, [pc, #24]	@ (8005ccc <I2C_RequestMemoryRead+0x1cc>)
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 f886 	bl	8005dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e000      	b.n	8005cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3718      	adds	r7, #24
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	00010002 	.word	0x00010002

08005cd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	603b      	str	r3, [r7, #0]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ce0:	e048      	b.n	8005d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ce8:	d044      	beq.n	8005d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cea:	f7fe f8f3 	bl	8003ed4 <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	683a      	ldr	r2, [r7, #0]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d302      	bcc.n	8005d00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d139      	bne.n	8005d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	0c1b      	lsrs	r3, r3, #16
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d10d      	bne.n	8005d26 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	695b      	ldr	r3, [r3, #20]
 8005d10:	43da      	mvns	r2, r3
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	4013      	ands	r3, r2
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	bf0c      	ite	eq
 8005d1c:	2301      	moveq	r3, #1
 8005d1e:	2300      	movne	r3, #0
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	461a      	mov	r2, r3
 8005d24:	e00c      	b.n	8005d40 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	43da      	mvns	r2, r3
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	4013      	ands	r3, r2
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	bf0c      	ite	eq
 8005d38:	2301      	moveq	r3, #1
 8005d3a:	2300      	movne	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	461a      	mov	r2, r3
 8005d40:	79fb      	ldrb	r3, [r7, #7]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d116      	bne.n	8005d74 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d60:	f043 0220 	orr.w	r2, r3, #32
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e023      	b.n	8005dbc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	0c1b      	lsrs	r3, r3, #16
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d10d      	bne.n	8005d9a <I2C_WaitOnFlagUntilTimeout+0xca>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	695b      	ldr	r3, [r3, #20]
 8005d84:	43da      	mvns	r2, r3
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	bf0c      	ite	eq
 8005d90:	2301      	moveq	r3, #1
 8005d92:	2300      	movne	r3, #0
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	461a      	mov	r2, r3
 8005d98:	e00c      	b.n	8005db4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	43da      	mvns	r2, r3
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	4013      	ands	r3, r2
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	bf0c      	ite	eq
 8005dac:	2301      	moveq	r3, #1
 8005dae:	2300      	movne	r3, #0
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	461a      	mov	r2, r3
 8005db4:	79fb      	ldrb	r3, [r7, #7]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d093      	beq.n	8005ce2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	607a      	str	r2, [r7, #4]
 8005dd0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005dd2:	e071      	b.n	8005eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005de2:	d123      	bne.n	8005e2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005df2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005dfc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e18:	f043 0204 	orr.w	r2, r3, #4
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e067      	b.n	8005efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e32:	d041      	beq.n	8005eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e34:	f7fe f84e 	bl	8003ed4 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d302      	bcc.n	8005e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d136      	bne.n	8005eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	0c1b      	lsrs	r3, r3, #16
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d10c      	bne.n	8005e6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	43da      	mvns	r2, r3
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	4013      	ands	r3, r2
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	bf14      	ite	ne
 8005e66:	2301      	movne	r3, #1
 8005e68:	2300      	moveq	r3, #0
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	e00b      	b.n	8005e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	699b      	ldr	r3, [r3, #24]
 8005e74:	43da      	mvns	r2, r3
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	4013      	ands	r3, r2
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	bf14      	ite	ne
 8005e80:	2301      	movne	r3, #1
 8005e82:	2300      	moveq	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d016      	beq.n	8005eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea4:	f043 0220 	orr.w	r2, r3, #32
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e021      	b.n	8005efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	0c1b      	lsrs	r3, r3, #16
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d10c      	bne.n	8005edc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	43da      	mvns	r2, r3
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	4013      	ands	r3, r2
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	bf14      	ite	ne
 8005ed4:	2301      	movne	r3, #1
 8005ed6:	2300      	moveq	r3, #0
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	e00b      	b.n	8005ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	699b      	ldr	r3, [r3, #24]
 8005ee2:	43da      	mvns	r2, r3
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	bf14      	ite	ne
 8005eee:	2301      	movne	r3, #1
 8005ef0:	2300      	moveq	r3, #0
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f47f af6d 	bne.w	8005dd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f10:	e034      	b.n	8005f7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f000 f8e3 	bl	80060de <I2C_IsAcknowledgeFailed>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e034      	b.n	8005f8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f28:	d028      	beq.n	8005f7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f2a:	f7fd ffd3 	bl	8003ed4 <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d302      	bcc.n	8005f40 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d11d      	bne.n	8005f7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f4a:	2b80      	cmp	r3, #128	@ 0x80
 8005f4c:	d016      	beq.n	8005f7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2220      	movs	r2, #32
 8005f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f68:	f043 0220 	orr.w	r2, r3, #32
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e007      	b.n	8005f8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f86:	2b80      	cmp	r3, #128	@ 0x80
 8005f88:	d1c3      	bne.n	8005f12 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005fa0:	e034      	b.n	800600c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 f89b 	bl	80060de <I2C_IsAcknowledgeFailed>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e034      	b.n	800601c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fb8:	d028      	beq.n	800600c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fba:	f7fd ff8b 	bl	8003ed4 <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d302      	bcc.n	8005fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d11d      	bne.n	800600c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d016      	beq.n	800600c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2220      	movs	r2, #32
 8005fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff8:	f043 0220 	orr.w	r2, r3, #32
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e007      	b.n	800601c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	f003 0304 	and.w	r3, r3, #4
 8006016:	2b04      	cmp	r3, #4
 8006018:	d1c3      	bne.n	8005fa2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3710      	adds	r7, #16
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006030:	e049      	b.n	80060c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	f003 0310 	and.w	r3, r3, #16
 800603c:	2b10      	cmp	r3, #16
 800603e:	d119      	bne.n	8006074 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0210 	mvn.w	r2, #16
 8006048:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2220      	movs	r2, #32
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e030      	b.n	80060d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006074:	f7fd ff2e 	bl	8003ed4 <HAL_GetTick>
 8006078:	4602      	mov	r2, r0
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	429a      	cmp	r2, r3
 8006082:	d302      	bcc.n	800608a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d11d      	bne.n	80060c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006094:	2b40      	cmp	r3, #64	@ 0x40
 8006096:	d016      	beq.n	80060c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2220      	movs	r2, #32
 80060a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b2:	f043 0220 	orr.w	r2, r3, #32
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e007      	b.n	80060d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060d0:	2b40      	cmp	r3, #64	@ 0x40
 80060d2:	d1ae      	bne.n	8006032 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80060de:	b480      	push	{r7}
 80060e0:	b083      	sub	sp, #12
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f4:	d11b      	bne.n	800612e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060fe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2220      	movs	r2, #32
 800610a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611a:	f043 0204 	orr.w	r2, r3, #4
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	e000      	b.n	8006130 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e0cc      	b.n	80062ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006150:	4b68      	ldr	r3, [pc, #416]	@ (80062f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 030f 	and.w	r3, r3, #15
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d90c      	bls.n	8006178 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800615e:	4b65      	ldr	r3, [pc, #404]	@ (80062f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006160:	683a      	ldr	r2, [r7, #0]
 8006162:	b2d2      	uxtb	r2, r2
 8006164:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006166:	4b63      	ldr	r3, [pc, #396]	@ (80062f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 030f 	and.w	r3, r3, #15
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	429a      	cmp	r2, r3
 8006172:	d001      	beq.n	8006178 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e0b8      	b.n	80062ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	d020      	beq.n	80061c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0304 	and.w	r3, r3, #4
 800618c:	2b00      	cmp	r3, #0
 800618e:	d005      	beq.n	800619c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006190:	4b59      	ldr	r3, [pc, #356]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	4a58      	ldr	r2, [pc, #352]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006196:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800619a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0308 	and.w	r3, r3, #8
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061a8:	4b53      	ldr	r3, [pc, #332]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	4a52      	ldr	r2, [pc, #328]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80061ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80061b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061b4:	4b50      	ldr	r3, [pc, #320]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	494d      	ldr	r1, [pc, #308]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80061c2:	4313      	orrs	r3, r2
 80061c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d044      	beq.n	800625c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d107      	bne.n	80061ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061da:	4b47      	ldr	r3, [pc, #284]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d119      	bne.n	800621a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e07f      	b.n	80062ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d003      	beq.n	80061fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061f6:	2b03      	cmp	r3, #3
 80061f8:	d107      	bne.n	800620a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061fa:	4b3f      	ldr	r3, [pc, #252]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d109      	bne.n	800621a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e06f      	b.n	80062ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800620a:	4b3b      	ldr	r3, [pc, #236]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 0302 	and.w	r3, r3, #2
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e067      	b.n	80062ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800621a:	4b37      	ldr	r3, [pc, #220]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f023 0203 	bic.w	r2, r3, #3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	4934      	ldr	r1, [pc, #208]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006228:	4313      	orrs	r3, r2
 800622a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800622c:	f7fd fe52 	bl	8003ed4 <HAL_GetTick>
 8006230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006232:	e00a      	b.n	800624a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006234:	f7fd fe4e 	bl	8003ed4 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006242:	4293      	cmp	r3, r2
 8006244:	d901      	bls.n	800624a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e04f      	b.n	80062ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800624a:	4b2b      	ldr	r3, [pc, #172]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f003 020c 	and.w	r2, r3, #12
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	429a      	cmp	r2, r3
 800625a:	d1eb      	bne.n	8006234 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800625c:	4b25      	ldr	r3, [pc, #148]	@ (80062f4 <HAL_RCC_ClockConfig+0x1b8>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 030f 	and.w	r3, r3, #15
 8006264:	683a      	ldr	r2, [r7, #0]
 8006266:	429a      	cmp	r2, r3
 8006268:	d20c      	bcs.n	8006284 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800626a:	4b22      	ldr	r3, [pc, #136]	@ (80062f4 <HAL_RCC_ClockConfig+0x1b8>)
 800626c:	683a      	ldr	r2, [r7, #0]
 800626e:	b2d2      	uxtb	r2, r2
 8006270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006272:	4b20      	ldr	r3, [pc, #128]	@ (80062f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 030f 	and.w	r3, r3, #15
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	429a      	cmp	r2, r3
 800627e:	d001      	beq.n	8006284 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e032      	b.n	80062ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0304 	and.w	r3, r3, #4
 800628c:	2b00      	cmp	r3, #0
 800628e:	d008      	beq.n	80062a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006290:	4b19      	ldr	r3, [pc, #100]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	4916      	ldr	r1, [pc, #88]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0308 	and.w	r3, r3, #8
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d009      	beq.n	80062c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062ae:	4b12      	ldr	r3, [pc, #72]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	00db      	lsls	r3, r3, #3
 80062bc:	490e      	ldr	r1, [pc, #56]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80062c2:	f000 f887 	bl	80063d4 <HAL_RCC_GetSysClockFreq>
 80062c6:	4602      	mov	r2, r0
 80062c8:	4b0b      	ldr	r3, [pc, #44]	@ (80062f8 <HAL_RCC_ClockConfig+0x1bc>)
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	091b      	lsrs	r3, r3, #4
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	490a      	ldr	r1, [pc, #40]	@ (80062fc <HAL_RCC_ClockConfig+0x1c0>)
 80062d4:	5ccb      	ldrb	r3, [r1, r3]
 80062d6:	fa22 f303 	lsr.w	r3, r2, r3
 80062da:	4a09      	ldr	r2, [pc, #36]	@ (8006300 <HAL_RCC_ClockConfig+0x1c4>)
 80062dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80062de:	4b09      	ldr	r3, [pc, #36]	@ (8006304 <HAL_RCC_ClockConfig+0x1c8>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7fd fbb4 	bl	8003a50 <HAL_InitTick>

  return HAL_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	40023c00 	.word	0x40023c00
 80062f8:	40023800 	.word	0x40023800
 80062fc:	0801ce2c 	.word	0x0801ce2c
 8006300:	20000004 	.word	0x20000004
 8006304:	20000008 	.word	0x20000008

08006308 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006308:	b480      	push	{r7}
 800630a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800630c:	4b03      	ldr	r3, [pc, #12]	@ (800631c <HAL_RCC_GetHCLKFreq+0x14>)
 800630e:	681b      	ldr	r3, [r3, #0]
}
 8006310:	4618      	mov	r0, r3
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	20000004 	.word	0x20000004

08006320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006324:	f7ff fff0 	bl	8006308 <HAL_RCC_GetHCLKFreq>
 8006328:	4602      	mov	r2, r0
 800632a:	4b05      	ldr	r3, [pc, #20]	@ (8006340 <HAL_RCC_GetPCLK1Freq+0x20>)
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	0a9b      	lsrs	r3, r3, #10
 8006330:	f003 0307 	and.w	r3, r3, #7
 8006334:	4903      	ldr	r1, [pc, #12]	@ (8006344 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006336:	5ccb      	ldrb	r3, [r1, r3]
 8006338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800633c:	4618      	mov	r0, r3
 800633e:	bd80      	pop	{r7, pc}
 8006340:	40023800 	.word	0x40023800
 8006344:	0801ce3c 	.word	0x0801ce3c

08006348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800634c:	f7ff ffdc 	bl	8006308 <HAL_RCC_GetHCLKFreq>
 8006350:	4602      	mov	r2, r0
 8006352:	4b05      	ldr	r3, [pc, #20]	@ (8006368 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	0b5b      	lsrs	r3, r3, #13
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	4903      	ldr	r1, [pc, #12]	@ (800636c <HAL_RCC_GetPCLK2Freq+0x24>)
 800635e:	5ccb      	ldrb	r3, [r1, r3]
 8006360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006364:	4618      	mov	r0, r3
 8006366:	bd80      	pop	{r7, pc}
 8006368:	40023800 	.word	0x40023800
 800636c:	0801ce3c 	.word	0x0801ce3c

08006370 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	220f      	movs	r2, #15
 800637e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006380:	4b12      	ldr	r3, [pc, #72]	@ (80063cc <HAL_RCC_GetClockConfig+0x5c>)
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f003 0203 	and.w	r2, r3, #3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800638c:	4b0f      	ldr	r3, [pc, #60]	@ (80063cc <HAL_RCC_GetClockConfig+0x5c>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006398:	4b0c      	ldr	r3, [pc, #48]	@ (80063cc <HAL_RCC_GetClockConfig+0x5c>)
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80063a4:	4b09      	ldr	r3, [pc, #36]	@ (80063cc <HAL_RCC_GetClockConfig+0x5c>)
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	08db      	lsrs	r3, r3, #3
 80063aa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80063b2:	4b07      	ldr	r3, [pc, #28]	@ (80063d0 <HAL_RCC_GetClockConfig+0x60>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 020f 	and.w	r2, r3, #15
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	601a      	str	r2, [r3, #0]
}
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	40023800 	.word	0x40023800
 80063d0:	40023c00 	.word	0x40023c00

080063d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063d8:	b0a6      	sub	sp, #152	@ 0x98
 80063da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80063dc:	2300      	movs	r3, #0
 80063de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80063e2:	2300      	movs	r3, #0
 80063e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80063e8:	2300      	movs	r3, #0
 80063ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80063f4:	2300      	movs	r3, #0
 80063f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063fa:	4bc8      	ldr	r3, [pc, #800]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	f003 030c 	and.w	r3, r3, #12
 8006402:	2b0c      	cmp	r3, #12
 8006404:	f200 817e 	bhi.w	8006704 <HAL_RCC_GetSysClockFreq+0x330>
 8006408:	a201      	add	r2, pc, #4	@ (adr r2, 8006410 <HAL_RCC_GetSysClockFreq+0x3c>)
 800640a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640e:	bf00      	nop
 8006410:	08006445 	.word	0x08006445
 8006414:	08006705 	.word	0x08006705
 8006418:	08006705 	.word	0x08006705
 800641c:	08006705 	.word	0x08006705
 8006420:	0800644d 	.word	0x0800644d
 8006424:	08006705 	.word	0x08006705
 8006428:	08006705 	.word	0x08006705
 800642c:	08006705 	.word	0x08006705
 8006430:	08006455 	.word	0x08006455
 8006434:	08006705 	.word	0x08006705
 8006438:	08006705 	.word	0x08006705
 800643c:	08006705 	.word	0x08006705
 8006440:	080065bf 	.word	0x080065bf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006444:	4bb6      	ldr	r3, [pc, #728]	@ (8006720 <HAL_RCC_GetSysClockFreq+0x34c>)
 8006446:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800644a:	e15f      	b.n	800670c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800644c:	4bb5      	ldr	r3, [pc, #724]	@ (8006724 <HAL_RCC_GetSysClockFreq+0x350>)
 800644e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8006452:	e15b      	b.n	800670c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006454:	4bb1      	ldr	r3, [pc, #708]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800645c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006460:	4bae      	ldr	r3, [pc, #696]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d031      	beq.n	80064d0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800646c:	4bab      	ldr	r3, [pc, #684]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	099b      	lsrs	r3, r3, #6
 8006472:	2200      	movs	r2, #0
 8006474:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006476:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006478:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800647a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800647e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006480:	2300      	movs	r3, #0
 8006482:	667b      	str	r3, [r7, #100]	@ 0x64
 8006484:	4ba7      	ldr	r3, [pc, #668]	@ (8006724 <HAL_RCC_GetSysClockFreq+0x350>)
 8006486:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800648a:	462a      	mov	r2, r5
 800648c:	fb03 f202 	mul.w	r2, r3, r2
 8006490:	2300      	movs	r3, #0
 8006492:	4621      	mov	r1, r4
 8006494:	fb01 f303 	mul.w	r3, r1, r3
 8006498:	4413      	add	r3, r2
 800649a:	4aa2      	ldr	r2, [pc, #648]	@ (8006724 <HAL_RCC_GetSysClockFreq+0x350>)
 800649c:	4621      	mov	r1, r4
 800649e:	fba1 1202 	umull	r1, r2, r1, r2
 80064a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80064a4:	460a      	mov	r2, r1
 80064a6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80064a8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80064aa:	4413      	add	r3, r2
 80064ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80064ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80064b2:	2200      	movs	r2, #0
 80064b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064b6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80064b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80064bc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80064c0:	f7fa fb7c 	bl	8000bbc <__aeabi_uldivmod>
 80064c4:	4602      	mov	r2, r0
 80064c6:	460b      	mov	r3, r1
 80064c8:	4613      	mov	r3, r2
 80064ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80064ce:	e064      	b.n	800659a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064d0:	4b92      	ldr	r3, [pc, #584]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	099b      	lsrs	r3, r3, #6
 80064d6:	2200      	movs	r2, #0
 80064d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80064da:	657a      	str	r2, [r7, #84]	@ 0x54
 80064dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064e4:	2300      	movs	r3, #0
 80064e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064e8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80064ec:	4622      	mov	r2, r4
 80064ee:	462b      	mov	r3, r5
 80064f0:	f04f 0000 	mov.w	r0, #0
 80064f4:	f04f 0100 	mov.w	r1, #0
 80064f8:	0159      	lsls	r1, r3, #5
 80064fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064fe:	0150      	lsls	r0, r2, #5
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	4621      	mov	r1, r4
 8006506:	1a51      	subs	r1, r2, r1
 8006508:	6139      	str	r1, [r7, #16]
 800650a:	4629      	mov	r1, r5
 800650c:	eb63 0301 	sbc.w	r3, r3, r1
 8006510:	617b      	str	r3, [r7, #20]
 8006512:	f04f 0200 	mov.w	r2, #0
 8006516:	f04f 0300 	mov.w	r3, #0
 800651a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800651e:	4659      	mov	r1, fp
 8006520:	018b      	lsls	r3, r1, #6
 8006522:	4651      	mov	r1, sl
 8006524:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006528:	4651      	mov	r1, sl
 800652a:	018a      	lsls	r2, r1, #6
 800652c:	4651      	mov	r1, sl
 800652e:	ebb2 0801 	subs.w	r8, r2, r1
 8006532:	4659      	mov	r1, fp
 8006534:	eb63 0901 	sbc.w	r9, r3, r1
 8006538:	f04f 0200 	mov.w	r2, #0
 800653c:	f04f 0300 	mov.w	r3, #0
 8006540:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006544:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006548:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800654c:	4690      	mov	r8, r2
 800654e:	4699      	mov	r9, r3
 8006550:	4623      	mov	r3, r4
 8006552:	eb18 0303 	adds.w	r3, r8, r3
 8006556:	60bb      	str	r3, [r7, #8]
 8006558:	462b      	mov	r3, r5
 800655a:	eb49 0303 	adc.w	r3, r9, r3
 800655e:	60fb      	str	r3, [r7, #12]
 8006560:	f04f 0200 	mov.w	r2, #0
 8006564:	f04f 0300 	mov.w	r3, #0
 8006568:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800656c:	4629      	mov	r1, r5
 800656e:	028b      	lsls	r3, r1, #10
 8006570:	4621      	mov	r1, r4
 8006572:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006576:	4621      	mov	r1, r4
 8006578:	028a      	lsls	r2, r1, #10
 800657a:	4610      	mov	r0, r2
 800657c:	4619      	mov	r1, r3
 800657e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006582:	2200      	movs	r2, #0
 8006584:	643b      	str	r3, [r7, #64]	@ 0x40
 8006586:	647a      	str	r2, [r7, #68]	@ 0x44
 8006588:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800658c:	f7fa fb16 	bl	8000bbc <__aeabi_uldivmod>
 8006590:	4602      	mov	r2, r0
 8006592:	460b      	mov	r3, r1
 8006594:	4613      	mov	r3, r2
 8006596:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800659a:	4b60      	ldr	r3, [pc, #384]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	0c1b      	lsrs	r3, r3, #16
 80065a0:	f003 0303 	and.w	r3, r3, #3
 80065a4:	3301      	adds	r3, #1
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80065ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80065bc:	e0a6      	b.n	800670c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80065be:	4b57      	ldr	r3, [pc, #348]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80065ca:	4b54      	ldr	r3, [pc, #336]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d02a      	beq.n	800662c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065d6:	4b51      	ldr	r3, [pc, #324]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	099b      	lsrs	r3, r3, #6
 80065dc:	2200      	movs	r2, #0
 80065de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80065e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80065e8:	2100      	movs	r1, #0
 80065ea:	4b4e      	ldr	r3, [pc, #312]	@ (8006724 <HAL_RCC_GetSysClockFreq+0x350>)
 80065ec:	fb03 f201 	mul.w	r2, r3, r1
 80065f0:	2300      	movs	r3, #0
 80065f2:	fb00 f303 	mul.w	r3, r0, r3
 80065f6:	4413      	add	r3, r2
 80065f8:	4a4a      	ldr	r2, [pc, #296]	@ (8006724 <HAL_RCC_GetSysClockFreq+0x350>)
 80065fa:	fba0 1202 	umull	r1, r2, r0, r2
 80065fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8006600:	460a      	mov	r2, r1
 8006602:	673a      	str	r2, [r7, #112]	@ 0x70
 8006604:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006606:	4413      	add	r3, r2
 8006608:	677b      	str	r3, [r7, #116]	@ 0x74
 800660a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800660e:	2200      	movs	r2, #0
 8006610:	633b      	str	r3, [r7, #48]	@ 0x30
 8006612:	637a      	str	r2, [r7, #52]	@ 0x34
 8006614:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006618:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800661c:	f7fa face 	bl	8000bbc <__aeabi_uldivmod>
 8006620:	4602      	mov	r2, r0
 8006622:	460b      	mov	r3, r1
 8006624:	4613      	mov	r3, r2
 8006626:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800662a:	e05b      	b.n	80066e4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800662c:	4b3b      	ldr	r3, [pc, #236]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	099b      	lsrs	r3, r3, #6
 8006632:	2200      	movs	r2, #0
 8006634:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006636:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800663e:	623b      	str	r3, [r7, #32]
 8006640:	2300      	movs	r3, #0
 8006642:	627b      	str	r3, [r7, #36]	@ 0x24
 8006644:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006648:	4642      	mov	r2, r8
 800664a:	464b      	mov	r3, r9
 800664c:	f04f 0000 	mov.w	r0, #0
 8006650:	f04f 0100 	mov.w	r1, #0
 8006654:	0159      	lsls	r1, r3, #5
 8006656:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800665a:	0150      	lsls	r0, r2, #5
 800665c:	4602      	mov	r2, r0
 800665e:	460b      	mov	r3, r1
 8006660:	4641      	mov	r1, r8
 8006662:	ebb2 0a01 	subs.w	sl, r2, r1
 8006666:	4649      	mov	r1, r9
 8006668:	eb63 0b01 	sbc.w	fp, r3, r1
 800666c:	f04f 0200 	mov.w	r2, #0
 8006670:	f04f 0300 	mov.w	r3, #0
 8006674:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006678:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800667c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006680:	ebb2 040a 	subs.w	r4, r2, sl
 8006684:	eb63 050b 	sbc.w	r5, r3, fp
 8006688:	f04f 0200 	mov.w	r2, #0
 800668c:	f04f 0300 	mov.w	r3, #0
 8006690:	00eb      	lsls	r3, r5, #3
 8006692:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006696:	00e2      	lsls	r2, r4, #3
 8006698:	4614      	mov	r4, r2
 800669a:	461d      	mov	r5, r3
 800669c:	4643      	mov	r3, r8
 800669e:	18e3      	adds	r3, r4, r3
 80066a0:	603b      	str	r3, [r7, #0]
 80066a2:	464b      	mov	r3, r9
 80066a4:	eb45 0303 	adc.w	r3, r5, r3
 80066a8:	607b      	str	r3, [r7, #4]
 80066aa:	f04f 0200 	mov.w	r2, #0
 80066ae:	f04f 0300 	mov.w	r3, #0
 80066b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80066b6:	4629      	mov	r1, r5
 80066b8:	028b      	lsls	r3, r1, #10
 80066ba:	4621      	mov	r1, r4
 80066bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80066c0:	4621      	mov	r1, r4
 80066c2:	028a      	lsls	r2, r1, #10
 80066c4:	4610      	mov	r0, r2
 80066c6:	4619      	mov	r1, r3
 80066c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066cc:	2200      	movs	r2, #0
 80066ce:	61bb      	str	r3, [r7, #24]
 80066d0:	61fa      	str	r2, [r7, #28]
 80066d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066d6:	f7fa fa71 	bl	8000bbc <__aeabi_uldivmod>
 80066da:	4602      	mov	r2, r0
 80066dc:	460b      	mov	r3, r1
 80066de:	4613      	mov	r3, r2
 80066e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80066e4:	4b0d      	ldr	r3, [pc, #52]	@ (800671c <HAL_RCC_GetSysClockFreq+0x348>)
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	0f1b      	lsrs	r3, r3, #28
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80066f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80066f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80066fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80066fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8006702:	e003      	b.n	800670c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006704:	4b06      	ldr	r3, [pc, #24]	@ (8006720 <HAL_RCC_GetSysClockFreq+0x34c>)
 8006706:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800670a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800670c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8006710:	4618      	mov	r0, r3
 8006712:	3798      	adds	r7, #152	@ 0x98
 8006714:	46bd      	mov	sp, r7
 8006716:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800671a:	bf00      	nop
 800671c:	40023800 	.word	0x40023800
 8006720:	00f42400 	.word	0x00f42400
 8006724:	017d7840 	.word	0x017d7840

08006728 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b086      	sub	sp, #24
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d101      	bne.n	800673a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e28d      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 8083 	beq.w	800684e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006748:	4b94      	ldr	r3, [pc, #592]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f003 030c 	and.w	r3, r3, #12
 8006750:	2b04      	cmp	r3, #4
 8006752:	d019      	beq.n	8006788 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006754:	4b91      	ldr	r3, [pc, #580]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f003 030c 	and.w	r3, r3, #12
        || \
 800675c:	2b08      	cmp	r3, #8
 800675e:	d106      	bne.n	800676e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006760:	4b8e      	ldr	r3, [pc, #568]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006768:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800676c:	d00c      	beq.n	8006788 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800676e:	4b8b      	ldr	r3, [pc, #556]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006776:	2b0c      	cmp	r3, #12
 8006778:	d112      	bne.n	80067a0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800677a:	4b88      	ldr	r3, [pc, #544]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006782:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006786:	d10b      	bne.n	80067a0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006788:	4b84      	ldr	r3, [pc, #528]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d05b      	beq.n	800684c <HAL_RCC_OscConfig+0x124>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d157      	bne.n	800684c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e25a      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067a8:	d106      	bne.n	80067b8 <HAL_RCC_OscConfig+0x90>
 80067aa:	4b7c      	ldr	r3, [pc, #496]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a7b      	ldr	r2, [pc, #492]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067b4:	6013      	str	r3, [r2, #0]
 80067b6:	e01d      	b.n	80067f4 <HAL_RCC_OscConfig+0xcc>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80067c0:	d10c      	bne.n	80067dc <HAL_RCC_OscConfig+0xb4>
 80067c2:	4b76      	ldr	r3, [pc, #472]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a75      	ldr	r2, [pc, #468]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	4b73      	ldr	r3, [pc, #460]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a72      	ldr	r2, [pc, #456]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	e00b      	b.n	80067f4 <HAL_RCC_OscConfig+0xcc>
 80067dc:	4b6f      	ldr	r3, [pc, #444]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a6e      	ldr	r2, [pc, #440]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067e6:	6013      	str	r3, [r2, #0]
 80067e8:	4b6c      	ldr	r3, [pc, #432]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a6b      	ldr	r2, [pc, #428]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80067ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d013      	beq.n	8006824 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067fc:	f7fd fb6a 	bl	8003ed4 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006804:	f7fd fb66 	bl	8003ed4 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b64      	cmp	r3, #100	@ 0x64
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e21f      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006816:	4b61      	ldr	r3, [pc, #388]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d0f0      	beq.n	8006804 <HAL_RCC_OscConfig+0xdc>
 8006822:	e014      	b.n	800684e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006824:	f7fd fb56 	bl	8003ed4 <HAL_GetTick>
 8006828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800682a:	e008      	b.n	800683e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800682c:	f7fd fb52 	bl	8003ed4 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b64      	cmp	r3, #100	@ 0x64
 8006838:	d901      	bls.n	800683e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e20b      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800683e:	4b57      	ldr	r3, [pc, #348]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1f0      	bne.n	800682c <HAL_RCC_OscConfig+0x104>
 800684a:	e000      	b.n	800684e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800684c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 0302 	and.w	r3, r3, #2
 8006856:	2b00      	cmp	r3, #0
 8006858:	d06f      	beq.n	800693a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800685a:	4b50      	ldr	r3, [pc, #320]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 030c 	and.w	r3, r3, #12
 8006862:	2b00      	cmp	r3, #0
 8006864:	d017      	beq.n	8006896 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006866:	4b4d      	ldr	r3, [pc, #308]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f003 030c 	and.w	r3, r3, #12
        || \
 800686e:	2b08      	cmp	r3, #8
 8006870:	d105      	bne.n	800687e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006872:	4b4a      	ldr	r3, [pc, #296]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00b      	beq.n	8006896 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800687e:	4b47      	ldr	r3, [pc, #284]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006886:	2b0c      	cmp	r3, #12
 8006888:	d11c      	bne.n	80068c4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800688a:	4b44      	ldr	r3, [pc, #272]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d116      	bne.n	80068c4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006896:	4b41      	ldr	r3, [pc, #260]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d005      	beq.n	80068ae <HAL_RCC_OscConfig+0x186>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d001      	beq.n	80068ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e1d3      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068ae:	4b3b      	ldr	r3, [pc, #236]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	00db      	lsls	r3, r3, #3
 80068bc:	4937      	ldr	r1, [pc, #220]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068c2:	e03a      	b.n	800693a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d020      	beq.n	800690e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068cc:	4b34      	ldr	r3, [pc, #208]	@ (80069a0 <HAL_RCC_OscConfig+0x278>)
 80068ce:	2201      	movs	r2, #1
 80068d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d2:	f7fd faff 	bl	8003ed4 <HAL_GetTick>
 80068d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068d8:	e008      	b.n	80068ec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068da:	f7fd fafb 	bl	8003ed4 <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d901      	bls.n	80068ec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e1b4      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ec:	4b2b      	ldr	r3, [pc, #172]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0f0      	beq.n	80068da <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068f8:	4b28      	ldr	r3, [pc, #160]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	00db      	lsls	r3, r3, #3
 8006906:	4925      	ldr	r1, [pc, #148]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006908:	4313      	orrs	r3, r2
 800690a:	600b      	str	r3, [r1, #0]
 800690c:	e015      	b.n	800693a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800690e:	4b24      	ldr	r3, [pc, #144]	@ (80069a0 <HAL_RCC_OscConfig+0x278>)
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006914:	f7fd fade 	bl	8003ed4 <HAL_GetTick>
 8006918:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800691c:	f7fd fada 	bl	8003ed4 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b02      	cmp	r3, #2
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e193      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800692e:	4b1b      	ldr	r3, [pc, #108]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0302 	and.w	r3, r3, #2
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1f0      	bne.n	800691c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 0308 	and.w	r3, r3, #8
 8006942:	2b00      	cmp	r3, #0
 8006944:	d036      	beq.n	80069b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d016      	beq.n	800697c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800694e:	4b15      	ldr	r3, [pc, #84]	@ (80069a4 <HAL_RCC_OscConfig+0x27c>)
 8006950:	2201      	movs	r2, #1
 8006952:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006954:	f7fd fabe 	bl	8003ed4 <HAL_GetTick>
 8006958:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800695a:	e008      	b.n	800696e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800695c:	f7fd faba 	bl	8003ed4 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d901      	bls.n	800696e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e173      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800696e:	4b0b      	ldr	r3, [pc, #44]	@ (800699c <HAL_RCC_OscConfig+0x274>)
 8006970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0f0      	beq.n	800695c <HAL_RCC_OscConfig+0x234>
 800697a:	e01b      	b.n	80069b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800697c:	4b09      	ldr	r3, [pc, #36]	@ (80069a4 <HAL_RCC_OscConfig+0x27c>)
 800697e:	2200      	movs	r2, #0
 8006980:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006982:	f7fd faa7 	bl	8003ed4 <HAL_GetTick>
 8006986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006988:	e00e      	b.n	80069a8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800698a:	f7fd faa3 	bl	8003ed4 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	2b02      	cmp	r3, #2
 8006996:	d907      	bls.n	80069a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	e15c      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
 800699c:	40023800 	.word	0x40023800
 80069a0:	42470000 	.word	0x42470000
 80069a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069a8:	4b8a      	ldr	r3, [pc, #552]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 80069aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ac:	f003 0302 	and.w	r3, r3, #2
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d1ea      	bne.n	800698a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0304 	and.w	r3, r3, #4
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 8097 	beq.w	8006af0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069c2:	2300      	movs	r3, #0
 80069c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069c6:	4b83      	ldr	r3, [pc, #524]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 80069c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10f      	bne.n	80069f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069d2:	2300      	movs	r3, #0
 80069d4:	60bb      	str	r3, [r7, #8]
 80069d6:	4b7f      	ldr	r3, [pc, #508]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 80069d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069da:	4a7e      	ldr	r2, [pc, #504]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 80069dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80069e2:	4b7c      	ldr	r3, [pc, #496]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 80069e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069ea:	60bb      	str	r3, [r7, #8]
 80069ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069ee:	2301      	movs	r3, #1
 80069f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069f2:	4b79      	ldr	r3, [pc, #484]	@ (8006bd8 <HAL_RCC_OscConfig+0x4b0>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d118      	bne.n	8006a30 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069fe:	4b76      	ldr	r3, [pc, #472]	@ (8006bd8 <HAL_RCC_OscConfig+0x4b0>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a75      	ldr	r2, [pc, #468]	@ (8006bd8 <HAL_RCC_OscConfig+0x4b0>)
 8006a04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a0a:	f7fd fa63 	bl	8003ed4 <HAL_GetTick>
 8006a0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a10:	e008      	b.n	8006a24 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a12:	f7fd fa5f 	bl	8003ed4 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d901      	bls.n	8006a24 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e118      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a24:	4b6c      	ldr	r3, [pc, #432]	@ (8006bd8 <HAL_RCC_OscConfig+0x4b0>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d0f0      	beq.n	8006a12 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d106      	bne.n	8006a46 <HAL_RCC_OscConfig+0x31e>
 8006a38:	4b66      	ldr	r3, [pc, #408]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a3c:	4a65      	ldr	r2, [pc, #404]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a3e:	f043 0301 	orr.w	r3, r3, #1
 8006a42:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a44:	e01c      	b.n	8006a80 <HAL_RCC_OscConfig+0x358>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	2b05      	cmp	r3, #5
 8006a4c:	d10c      	bne.n	8006a68 <HAL_RCC_OscConfig+0x340>
 8006a4e:	4b61      	ldr	r3, [pc, #388]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a52:	4a60      	ldr	r2, [pc, #384]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a54:	f043 0304 	orr.w	r3, r3, #4
 8006a58:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a5a:	4b5e      	ldr	r3, [pc, #376]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a5e:	4a5d      	ldr	r2, [pc, #372]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a60:	f043 0301 	orr.w	r3, r3, #1
 8006a64:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a66:	e00b      	b.n	8006a80 <HAL_RCC_OscConfig+0x358>
 8006a68:	4b5a      	ldr	r3, [pc, #360]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a6c:	4a59      	ldr	r2, [pc, #356]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a6e:	f023 0301 	bic.w	r3, r3, #1
 8006a72:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a74:	4b57      	ldr	r3, [pc, #348]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a78:	4a56      	ldr	r2, [pc, #344]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006a7a:	f023 0304 	bic.w	r3, r3, #4
 8006a7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d015      	beq.n	8006ab4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a88:	f7fd fa24 	bl	8003ed4 <HAL_GetTick>
 8006a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a8e:	e00a      	b.n	8006aa6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a90:	f7fd fa20 	bl	8003ed4 <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d901      	bls.n	8006aa6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	e0d7      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aa6:	4b4b      	ldr	r3, [pc, #300]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d0ee      	beq.n	8006a90 <HAL_RCC_OscConfig+0x368>
 8006ab2:	e014      	b.n	8006ade <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ab4:	f7fd fa0e 	bl	8003ed4 <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006aba:	e00a      	b.n	8006ad2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006abc:	f7fd fa0a 	bl	8003ed4 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d901      	bls.n	8006ad2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e0c1      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ad2:	4b40      	ldr	r3, [pc, #256]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1ee      	bne.n	8006abc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006ade:	7dfb      	ldrb	r3, [r7, #23]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d105      	bne.n	8006af0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ae4:	4b3b      	ldr	r3, [pc, #236]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae8:	4a3a      	ldr	r2, [pc, #232]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006aea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 80ad 	beq.w	8006c54 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006afa:	4b36      	ldr	r3, [pc, #216]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f003 030c 	and.w	r3, r3, #12
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d060      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	2b02      	cmp	r3, #2
 8006b0c:	d145      	bne.n	8006b9a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b0e:	4b33      	ldr	r3, [pc, #204]	@ (8006bdc <HAL_RCC_OscConfig+0x4b4>)
 8006b10:	2200      	movs	r2, #0
 8006b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b14:	f7fd f9de 	bl	8003ed4 <HAL_GetTick>
 8006b18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b1a:	e008      	b.n	8006b2e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b1c:	f7fd f9da 	bl	8003ed4 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e093      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b2e:	4b29      	ldr	r3, [pc, #164]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d1f0      	bne.n	8006b1c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	69da      	ldr	r2, [r3, #28]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	431a      	orrs	r2, r3
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b48:	019b      	lsls	r3, r3, #6
 8006b4a:	431a      	orrs	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b50:	085b      	lsrs	r3, r3, #1
 8006b52:	3b01      	subs	r3, #1
 8006b54:	041b      	lsls	r3, r3, #16
 8006b56:	431a      	orrs	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5c:	061b      	lsls	r3, r3, #24
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b64:	071b      	lsls	r3, r3, #28
 8006b66:	491b      	ldr	r1, [pc, #108]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8006bdc <HAL_RCC_OscConfig+0x4b4>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b72:	f7fd f9af 	bl	8003ed4 <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b78:	e008      	b.n	8006b8c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b7a:	f7fd f9ab 	bl	8003ed4 <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d901      	bls.n	8006b8c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e064      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b8c:	4b11      	ldr	r3, [pc, #68]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0f0      	beq.n	8006b7a <HAL_RCC_OscConfig+0x452>
 8006b98:	e05c      	b.n	8006c54 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b9a:	4b10      	ldr	r3, [pc, #64]	@ (8006bdc <HAL_RCC_OscConfig+0x4b4>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ba0:	f7fd f998 	bl	8003ed4 <HAL_GetTick>
 8006ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ba6:	e008      	b.n	8006bba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ba8:	f7fd f994 	bl	8003ed4 <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d901      	bls.n	8006bba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e04d      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bba:	4b06      	ldr	r3, [pc, #24]	@ (8006bd4 <HAL_RCC_OscConfig+0x4ac>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1f0      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x480>
 8006bc6:	e045      	b.n	8006c54 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d107      	bne.n	8006be0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e040      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	40007000 	.word	0x40007000
 8006bdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006be0:	4b1f      	ldr	r3, [pc, #124]	@ (8006c60 <HAL_RCC_OscConfig+0x538>)
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d030      	beq.n	8006c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d129      	bne.n	8006c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d122      	bne.n	8006c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006c10:	4013      	ands	r3, r2
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d119      	bne.n	8006c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c26:	085b      	lsrs	r3, r3, #1
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d10f      	bne.n	8006c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d107      	bne.n	8006c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c4a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d001      	beq.n	8006c54 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e000      	b.n	8006c56 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3718      	adds	r7, #24
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	bf00      	nop
 8006c60:	40023800 	.word	0x40023800

08006c64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b082      	sub	sp, #8
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e041      	b.n	8006cfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d106      	bne.n	8006c90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f7fc fda4 	bl	80037d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2202      	movs	r2, #2
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	3304      	adds	r3, #4
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	4610      	mov	r0, r2
 8006ca4:	f000 fd8c 	bl	80077c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3708      	adds	r7, #8
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
	...

08006d04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d001      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e04e      	b.n	8006dba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68da      	ldr	r2, [r3, #12]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f042 0201 	orr.w	r2, r2, #1
 8006d32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a23      	ldr	r2, [pc, #140]	@ (8006dc8 <HAL_TIM_Base_Start_IT+0xc4>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d022      	beq.n	8006d84 <HAL_TIM_Base_Start_IT+0x80>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d46:	d01d      	beq.n	8006d84 <HAL_TIM_Base_Start_IT+0x80>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a1f      	ldr	r2, [pc, #124]	@ (8006dcc <HAL_TIM_Base_Start_IT+0xc8>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d018      	beq.n	8006d84 <HAL_TIM_Base_Start_IT+0x80>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a1e      	ldr	r2, [pc, #120]	@ (8006dd0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d013      	beq.n	8006d84 <HAL_TIM_Base_Start_IT+0x80>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a1c      	ldr	r2, [pc, #112]	@ (8006dd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d00e      	beq.n	8006d84 <HAL_TIM_Base_Start_IT+0x80>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a1b      	ldr	r2, [pc, #108]	@ (8006dd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d009      	beq.n	8006d84 <HAL_TIM_Base_Start_IT+0x80>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a19      	ldr	r2, [pc, #100]	@ (8006ddc <HAL_TIM_Base_Start_IT+0xd8>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d004      	beq.n	8006d84 <HAL_TIM_Base_Start_IT+0x80>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a18      	ldr	r2, [pc, #96]	@ (8006de0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d111      	bne.n	8006da8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f003 0307 	and.w	r3, r3, #7
 8006d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2b06      	cmp	r3, #6
 8006d94:	d010      	beq.n	8006db8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f042 0201 	orr.w	r2, r2, #1
 8006da4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006da6:	e007      	b.n	8006db8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f042 0201 	orr.w	r2, r2, #1
 8006db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006db8:	2300      	movs	r3, #0
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3714      	adds	r7, #20
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop
 8006dc8:	40010000 	.word	0x40010000
 8006dcc:	40000400 	.word	0x40000400
 8006dd0:	40000800 	.word	0x40000800
 8006dd4:	40000c00 	.word	0x40000c00
 8006dd8:	40010400 	.word	0x40010400
 8006ddc:	40014000 	.word	0x40014000
 8006de0:	40001800 	.word	0x40001800

08006de4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b082      	sub	sp, #8
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e041      	b.n	8006e7a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d106      	bne.n	8006e10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f7fc fd0c 	bl	8003828 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2202      	movs	r2, #2
 8006e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	3304      	adds	r3, #4
 8006e20:	4619      	mov	r1, r3
 8006e22:	4610      	mov	r0, r2
 8006e24:	f000 fccc 	bl	80077c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3708      	adds	r7, #8
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
	...

08006e84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d109      	bne.n	8006ea8 <HAL_TIM_PWM_Start+0x24>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	bf14      	ite	ne
 8006ea0:	2301      	movne	r3, #1
 8006ea2:	2300      	moveq	r3, #0
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	e022      	b.n	8006eee <HAL_TIM_PWM_Start+0x6a>
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d109      	bne.n	8006ec2 <HAL_TIM_PWM_Start+0x3e>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	bf14      	ite	ne
 8006eba:	2301      	movne	r3, #1
 8006ebc:	2300      	moveq	r3, #0
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	e015      	b.n	8006eee <HAL_TIM_PWM_Start+0x6a>
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	2b08      	cmp	r3, #8
 8006ec6:	d109      	bne.n	8006edc <HAL_TIM_PWM_Start+0x58>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	bf14      	ite	ne
 8006ed4:	2301      	movne	r3, #1
 8006ed6:	2300      	moveq	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	e008      	b.n	8006eee <HAL_TIM_PWM_Start+0x6a>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	bf14      	ite	ne
 8006ee8:	2301      	movne	r3, #1
 8006eea:	2300      	moveq	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e07c      	b.n	8006ff0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d104      	bne.n	8006f06 <HAL_TIM_PWM_Start+0x82>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2202      	movs	r2, #2
 8006f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f04:	e013      	b.n	8006f2e <HAL_TIM_PWM_Start+0xaa>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b04      	cmp	r3, #4
 8006f0a:	d104      	bne.n	8006f16 <HAL_TIM_PWM_Start+0x92>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f14:	e00b      	b.n	8006f2e <HAL_TIM_PWM_Start+0xaa>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b08      	cmp	r3, #8
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_PWM_Start+0xa2>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2202      	movs	r2, #2
 8006f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f24:	e003      	b.n	8006f2e <HAL_TIM_PWM_Start+0xaa>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2202      	movs	r2, #2
 8006f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2201      	movs	r2, #1
 8006f34:	6839      	ldr	r1, [r7, #0]
 8006f36:	4618      	mov	r0, r3
 8006f38:	f000 ff32 	bl	8007da0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a2d      	ldr	r2, [pc, #180]	@ (8006ff8 <HAL_TIM_PWM_Start+0x174>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d004      	beq.n	8006f50 <HAL_TIM_PWM_Start+0xcc>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a2c      	ldr	r2, [pc, #176]	@ (8006ffc <HAL_TIM_PWM_Start+0x178>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d101      	bne.n	8006f54 <HAL_TIM_PWM_Start+0xd0>
 8006f50:	2301      	movs	r3, #1
 8006f52:	e000      	b.n	8006f56 <HAL_TIM_PWM_Start+0xd2>
 8006f54:	2300      	movs	r3, #0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d007      	beq.n	8006f6a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a22      	ldr	r2, [pc, #136]	@ (8006ff8 <HAL_TIM_PWM_Start+0x174>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d022      	beq.n	8006fba <HAL_TIM_PWM_Start+0x136>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f7c:	d01d      	beq.n	8006fba <HAL_TIM_PWM_Start+0x136>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a1f      	ldr	r2, [pc, #124]	@ (8007000 <HAL_TIM_PWM_Start+0x17c>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d018      	beq.n	8006fba <HAL_TIM_PWM_Start+0x136>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8007004 <HAL_TIM_PWM_Start+0x180>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d013      	beq.n	8006fba <HAL_TIM_PWM_Start+0x136>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a1c      	ldr	r2, [pc, #112]	@ (8007008 <HAL_TIM_PWM_Start+0x184>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d00e      	beq.n	8006fba <HAL_TIM_PWM_Start+0x136>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a16      	ldr	r2, [pc, #88]	@ (8006ffc <HAL_TIM_PWM_Start+0x178>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d009      	beq.n	8006fba <HAL_TIM_PWM_Start+0x136>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a18      	ldr	r2, [pc, #96]	@ (800700c <HAL_TIM_PWM_Start+0x188>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d004      	beq.n	8006fba <HAL_TIM_PWM_Start+0x136>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a16      	ldr	r2, [pc, #88]	@ (8007010 <HAL_TIM_PWM_Start+0x18c>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d111      	bne.n	8006fde <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f003 0307 	and.w	r3, r3, #7
 8006fc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2b06      	cmp	r3, #6
 8006fca:	d010      	beq.n	8006fee <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f042 0201 	orr.w	r2, r2, #1
 8006fda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fdc:	e007      	b.n	8006fee <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0201 	orr.w	r2, r2, #1
 8006fec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	40010000 	.word	0x40010000
 8006ffc:	40010400 	.word	0x40010400
 8007000:	40000400 	.word	0x40000400
 8007004:	40000800 	.word	0x40000800
 8007008:	40000c00 	.word	0x40000c00
 800700c:	40014000 	.word	0x40014000
 8007010:	40001800 	.word	0x40001800

08007014 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b086      	sub	sp, #24
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e097      	b.n	8007158 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b00      	cmp	r3, #0
 8007032:	d106      	bne.n	8007042 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f7fc fae7 	bl	8003610 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2202      	movs	r2, #2
 8007046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	6812      	ldr	r2, [r2, #0]
 8007054:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007058:	f023 0307 	bic.w	r3, r3, #7
 800705c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	3304      	adds	r3, #4
 8007066:	4619      	mov	r1, r3
 8007068:	4610      	mov	r0, r2
 800706a:	f000 fba9 	bl	80077c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	6a1b      	ldr	r3, [r3, #32]
 8007084:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	4313      	orrs	r3, r2
 800708e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007096:	f023 0303 	bic.w	r3, r3, #3
 800709a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	021b      	lsls	r3, r3, #8
 80070a6:	4313      	orrs	r3, r2
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80070b4:	f023 030c 	bic.w	r3, r3, #12
 80070b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80070c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	68da      	ldr	r2, [r3, #12]
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	69db      	ldr	r3, [r3, #28]
 80070ce:	021b      	lsls	r3, r3, #8
 80070d0:	4313      	orrs	r3, r2
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	011a      	lsls	r2, r3, #4
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	031b      	lsls	r3, r3, #12
 80070e4:	4313      	orrs	r3, r2
 80070e6:	693a      	ldr	r2, [r7, #16]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80070f2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80070fa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	695b      	ldr	r3, [r3, #20]
 8007104:	011b      	lsls	r3, r3, #4
 8007106:	4313      	orrs	r3, r2
 8007108:	68fa      	ldr	r2, [r7, #12]
 800710a:	4313      	orrs	r3, r2
 800710c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2201      	movs	r2, #1
 800712a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2201      	movs	r2, #1
 8007132:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2201      	movs	r2, #1
 800713a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2201      	movs	r2, #1
 8007142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2201      	movs	r2, #1
 8007152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3718      	adds	r7, #24
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007170:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007178:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007180:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007188:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d110      	bne.n	80071b2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007190:	7bfb      	ldrb	r3, [r7, #15]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d102      	bne.n	800719c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007196:	7b7b      	ldrb	r3, [r7, #13]
 8007198:	2b01      	cmp	r3, #1
 800719a:	d001      	beq.n	80071a0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e069      	b.n	8007274 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2202      	movs	r2, #2
 80071a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2202      	movs	r2, #2
 80071ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071b0:	e031      	b.n	8007216 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b04      	cmp	r3, #4
 80071b6:	d110      	bne.n	80071da <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80071b8:	7bbb      	ldrb	r3, [r7, #14]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d102      	bne.n	80071c4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80071be:	7b3b      	ldrb	r3, [r7, #12]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d001      	beq.n	80071c8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e055      	b.n	8007274 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2202      	movs	r2, #2
 80071d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071d8:	e01d      	b.n	8007216 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071da:	7bfb      	ldrb	r3, [r7, #15]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d108      	bne.n	80071f2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80071e0:	7bbb      	ldrb	r3, [r7, #14]
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	d105      	bne.n	80071f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071e6:	7b7b      	ldrb	r3, [r7, #13]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d102      	bne.n	80071f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80071ec:	7b3b      	ldrb	r3, [r7, #12]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d001      	beq.n	80071f6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e03e      	b.n	8007274 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2202      	movs	r2, #2
 80071fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2202      	movs	r2, #2
 8007202:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2202      	movs	r2, #2
 800720a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2202      	movs	r2, #2
 8007212:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d003      	beq.n	8007224 <HAL_TIM_Encoder_Start+0xc4>
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	2b04      	cmp	r3, #4
 8007220:	d008      	beq.n	8007234 <HAL_TIM_Encoder_Start+0xd4>
 8007222:	e00f      	b.n	8007244 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2201      	movs	r2, #1
 800722a:	2100      	movs	r1, #0
 800722c:	4618      	mov	r0, r3
 800722e:	f000 fdb7 	bl	8007da0 <TIM_CCxChannelCmd>
      break;
 8007232:	e016      	b.n	8007262 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	2201      	movs	r2, #1
 800723a:	2104      	movs	r1, #4
 800723c:	4618      	mov	r0, r3
 800723e:	f000 fdaf 	bl	8007da0 <TIM_CCxChannelCmd>
      break;
 8007242:	e00e      	b.n	8007262 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2201      	movs	r2, #1
 800724a:	2100      	movs	r1, #0
 800724c:	4618      	mov	r0, r3
 800724e:	f000 fda7 	bl	8007da0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2201      	movs	r2, #1
 8007258:	2104      	movs	r1, #4
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fda0 	bl	8007da0 <TIM_CCxChannelCmd>
      break;
 8007260:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f042 0201 	orr.w	r2, r2, #1
 8007270:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d020      	beq.n	80072e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d01b      	beq.n	80072e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f06f 0202 	mvn.w	r2, #2
 80072b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2201      	movs	r2, #1
 80072b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	f003 0303 	and.w	r3, r3, #3
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 fa5b 	bl	8007782 <HAL_TIM_IC_CaptureCallback>
 80072cc:	e005      	b.n	80072da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa4d 	bl	800776e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fa5e 	bl	8007796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f003 0304 	and.w	r3, r3, #4
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d020      	beq.n	800732c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f003 0304 	and.w	r3, r3, #4
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d01b      	beq.n	800732c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f06f 0204 	mvn.w	r2, #4
 80072fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2202      	movs	r2, #2
 8007302:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800730e:	2b00      	cmp	r3, #0
 8007310:	d003      	beq.n	800731a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fa35 	bl	8007782 <HAL_TIM_IC_CaptureCallback>
 8007318:	e005      	b.n	8007326 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 fa27 	bl	800776e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 fa38 	bl	8007796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	f003 0308 	and.w	r3, r3, #8
 8007332:	2b00      	cmp	r3, #0
 8007334:	d020      	beq.n	8007378 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f003 0308 	and.w	r3, r3, #8
 800733c:	2b00      	cmp	r3, #0
 800733e:	d01b      	beq.n	8007378 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f06f 0208 	mvn.w	r2, #8
 8007348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2204      	movs	r2, #4
 800734e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	69db      	ldr	r3, [r3, #28]
 8007356:	f003 0303 	and.w	r3, r3, #3
 800735a:	2b00      	cmp	r3, #0
 800735c:	d003      	beq.n	8007366 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 fa0f 	bl	8007782 <HAL_TIM_IC_CaptureCallback>
 8007364:	e005      	b.n	8007372 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 fa01 	bl	800776e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f000 fa12 	bl	8007796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	f003 0310 	and.w	r3, r3, #16
 800737e:	2b00      	cmp	r3, #0
 8007380:	d020      	beq.n	80073c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f003 0310 	and.w	r3, r3, #16
 8007388:	2b00      	cmp	r3, #0
 800738a:	d01b      	beq.n	80073c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f06f 0210 	mvn.w	r2, #16
 8007394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2208      	movs	r2, #8
 800739a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	69db      	ldr	r3, [r3, #28]
 80073a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d003      	beq.n	80073b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f9e9 	bl	8007782 <HAL_TIM_IC_CaptureCallback>
 80073b0:	e005      	b.n	80073be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f9db 	bl	800776e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 f9ec 	bl	8007796 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f003 0301 	and.w	r3, r3, #1
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00c      	beq.n	80073e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d007      	beq.n	80073e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f06f 0201 	mvn.w	r2, #1
 80073e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7fc fcee 	bl	8003dc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00c      	beq.n	800740c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d007      	beq.n	800740c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 fdc8 	bl	8007f9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00c      	beq.n	8007430 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800741c:	2b00      	cmp	r3, #0
 800741e:	d007      	beq.n	8007430 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f9bd 	bl	80077aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	f003 0320 	and.w	r3, r3, #32
 8007436:	2b00      	cmp	r3, #0
 8007438:	d00c      	beq.n	8007454 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f003 0320 	and.w	r3, r3, #32
 8007440:	2b00      	cmp	r3, #0
 8007442:	d007      	beq.n	8007454 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f06f 0220 	mvn.w	r2, #32
 800744c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fd9a 	bl	8007f88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007454:	bf00      	nop
 8007456:	3710      	adds	r7, #16
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b086      	sub	sp, #24
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007468:	2300      	movs	r3, #0
 800746a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007472:	2b01      	cmp	r3, #1
 8007474:	d101      	bne.n	800747a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007476:	2302      	movs	r3, #2
 8007478:	e0ae      	b.n	80075d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2b0c      	cmp	r3, #12
 8007486:	f200 809f 	bhi.w	80075c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800748a:	a201      	add	r2, pc, #4	@ (adr r2, 8007490 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800748c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007490:	080074c5 	.word	0x080074c5
 8007494:	080075c9 	.word	0x080075c9
 8007498:	080075c9 	.word	0x080075c9
 800749c:	080075c9 	.word	0x080075c9
 80074a0:	08007505 	.word	0x08007505
 80074a4:	080075c9 	.word	0x080075c9
 80074a8:	080075c9 	.word	0x080075c9
 80074ac:	080075c9 	.word	0x080075c9
 80074b0:	08007547 	.word	0x08007547
 80074b4:	080075c9 	.word	0x080075c9
 80074b8:	080075c9 	.word	0x080075c9
 80074bc:	080075c9 	.word	0x080075c9
 80074c0:	08007587 	.word	0x08007587
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68b9      	ldr	r1, [r7, #8]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f000 fa1e 	bl	800790c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699a      	ldr	r2, [r3, #24]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f042 0208 	orr.w	r2, r2, #8
 80074de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	699a      	ldr	r2, [r3, #24]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f022 0204 	bic.w	r2, r2, #4
 80074ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6999      	ldr	r1, [r3, #24]
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	691a      	ldr	r2, [r3, #16]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	619a      	str	r2, [r3, #24]
      break;
 8007502:	e064      	b.n	80075ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68b9      	ldr	r1, [r7, #8]
 800750a:	4618      	mov	r0, r3
 800750c:	f000 fa6e 	bl	80079ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	699a      	ldr	r2, [r3, #24]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800751e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	699a      	ldr	r2, [r3, #24]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800752e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6999      	ldr	r1, [r3, #24]
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	021a      	lsls	r2, r3, #8
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	430a      	orrs	r2, r1
 8007542:	619a      	str	r2, [r3, #24]
      break;
 8007544:	e043      	b.n	80075ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68b9      	ldr	r1, [r7, #8]
 800754c:	4618      	mov	r0, r3
 800754e:	f000 fac3 	bl	8007ad8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	69da      	ldr	r2, [r3, #28]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f042 0208 	orr.w	r2, r2, #8
 8007560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	69da      	ldr	r2, [r3, #28]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 0204 	bic.w	r2, r2, #4
 8007570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	69d9      	ldr	r1, [r3, #28]
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	691a      	ldr	r2, [r3, #16]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	430a      	orrs	r2, r1
 8007582:	61da      	str	r2, [r3, #28]
      break;
 8007584:	e023      	b.n	80075ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68b9      	ldr	r1, [r7, #8]
 800758c:	4618      	mov	r0, r3
 800758e:	f000 fb17 	bl	8007bc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	69da      	ldr	r2, [r3, #28]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	69da      	ldr	r2, [r3, #28]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	69d9      	ldr	r1, [r3, #28]
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	021a      	lsls	r2, r3, #8
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	430a      	orrs	r2, r1
 80075c4:	61da      	str	r2, [r3, #28]
      break;
 80075c6:	e002      	b.n	80075ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	75fb      	strb	r3, [r7, #23]
      break;
 80075cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3718      	adds	r7, #24
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b084      	sub	sp, #16
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d101      	bne.n	80075fc <HAL_TIM_ConfigClockSource+0x1c>
 80075f8:	2302      	movs	r3, #2
 80075fa:	e0b4      	b.n	8007766 <HAL_TIM_ConfigClockSource+0x186>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800761a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007622:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007634:	d03e      	beq.n	80076b4 <HAL_TIM_ConfigClockSource+0xd4>
 8007636:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800763a:	f200 8087 	bhi.w	800774c <HAL_TIM_ConfigClockSource+0x16c>
 800763e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007642:	f000 8086 	beq.w	8007752 <HAL_TIM_ConfigClockSource+0x172>
 8007646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800764a:	d87f      	bhi.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
 800764c:	2b70      	cmp	r3, #112	@ 0x70
 800764e:	d01a      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0xa6>
 8007650:	2b70      	cmp	r3, #112	@ 0x70
 8007652:	d87b      	bhi.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
 8007654:	2b60      	cmp	r3, #96	@ 0x60
 8007656:	d050      	beq.n	80076fa <HAL_TIM_ConfigClockSource+0x11a>
 8007658:	2b60      	cmp	r3, #96	@ 0x60
 800765a:	d877      	bhi.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
 800765c:	2b50      	cmp	r3, #80	@ 0x50
 800765e:	d03c      	beq.n	80076da <HAL_TIM_ConfigClockSource+0xfa>
 8007660:	2b50      	cmp	r3, #80	@ 0x50
 8007662:	d873      	bhi.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
 8007664:	2b40      	cmp	r3, #64	@ 0x40
 8007666:	d058      	beq.n	800771a <HAL_TIM_ConfigClockSource+0x13a>
 8007668:	2b40      	cmp	r3, #64	@ 0x40
 800766a:	d86f      	bhi.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
 800766c:	2b30      	cmp	r3, #48	@ 0x30
 800766e:	d064      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x15a>
 8007670:	2b30      	cmp	r3, #48	@ 0x30
 8007672:	d86b      	bhi.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
 8007674:	2b20      	cmp	r3, #32
 8007676:	d060      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x15a>
 8007678:	2b20      	cmp	r3, #32
 800767a:	d867      	bhi.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
 800767c:	2b00      	cmp	r3, #0
 800767e:	d05c      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x15a>
 8007680:	2b10      	cmp	r3, #16
 8007682:	d05a      	beq.n	800773a <HAL_TIM_ConfigClockSource+0x15a>
 8007684:	e062      	b.n	800774c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007696:	f000 fb63 	bl	8007d60 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80076a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	68ba      	ldr	r2, [r7, #8]
 80076b0:	609a      	str	r2, [r3, #8]
      break;
 80076b2:	e04f      	b.n	8007754 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076c4:	f000 fb4c 	bl	8007d60 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689a      	ldr	r2, [r3, #8]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80076d6:	609a      	str	r2, [r3, #8]
      break;
 80076d8:	e03c      	b.n	8007754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076e6:	461a      	mov	r2, r3
 80076e8:	f000 fac0 	bl	8007c6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2150      	movs	r1, #80	@ 0x50
 80076f2:	4618      	mov	r0, r3
 80076f4:	f000 fb19 	bl	8007d2a <TIM_ITRx_SetConfig>
      break;
 80076f8:	e02c      	b.n	8007754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007706:	461a      	mov	r2, r3
 8007708:	f000 fadf 	bl	8007cca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2160      	movs	r1, #96	@ 0x60
 8007712:	4618      	mov	r0, r3
 8007714:	f000 fb09 	bl	8007d2a <TIM_ITRx_SetConfig>
      break;
 8007718:	e01c      	b.n	8007754 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007726:	461a      	mov	r2, r3
 8007728:	f000 faa0 	bl	8007c6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2140      	movs	r1, #64	@ 0x40
 8007732:	4618      	mov	r0, r3
 8007734:	f000 faf9 	bl	8007d2a <TIM_ITRx_SetConfig>
      break;
 8007738:	e00c      	b.n	8007754 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4619      	mov	r1, r3
 8007744:	4610      	mov	r0, r2
 8007746:	f000 faf0 	bl	8007d2a <TIM_ITRx_SetConfig>
      break;
 800774a:	e003      	b.n	8007754 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	73fb      	strb	r3, [r7, #15]
      break;
 8007750:	e000      	b.n	8007754 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007752:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007764:	7bfb      	ldrb	r3, [r7, #15]
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800776e:	b480      	push	{r7}
 8007770:	b083      	sub	sp, #12
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007776:	bf00      	nop
 8007778:	370c      	adds	r7, #12
 800777a:	46bd      	mov	sp, r7
 800777c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007780:	4770      	bx	lr

08007782 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007782:	b480      	push	{r7}
 8007784:	b083      	sub	sp, #12
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800778a:	bf00      	nop
 800778c:	370c      	adds	r7, #12
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr

08007796 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007796:	b480      	push	{r7}
 8007798:	b083      	sub	sp, #12
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800779e:	bf00      	nop
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr

080077aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077aa:	b480      	push	{r7}
 80077ac:	b083      	sub	sp, #12
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077b2:	bf00      	nop
 80077b4:	370c      	adds	r7, #12
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr
	...

080077c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a43      	ldr	r2, [pc, #268]	@ (80078e0 <TIM_Base_SetConfig+0x120>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d013      	beq.n	8007800 <TIM_Base_SetConfig+0x40>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077de:	d00f      	beq.n	8007800 <TIM_Base_SetConfig+0x40>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a40      	ldr	r2, [pc, #256]	@ (80078e4 <TIM_Base_SetConfig+0x124>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d00b      	beq.n	8007800 <TIM_Base_SetConfig+0x40>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a3f      	ldr	r2, [pc, #252]	@ (80078e8 <TIM_Base_SetConfig+0x128>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d007      	beq.n	8007800 <TIM_Base_SetConfig+0x40>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a3e      	ldr	r2, [pc, #248]	@ (80078ec <TIM_Base_SetConfig+0x12c>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d003      	beq.n	8007800 <TIM_Base_SetConfig+0x40>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a3d      	ldr	r2, [pc, #244]	@ (80078f0 <TIM_Base_SetConfig+0x130>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d108      	bne.n	8007812 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	4313      	orrs	r3, r2
 8007810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a32      	ldr	r2, [pc, #200]	@ (80078e0 <TIM_Base_SetConfig+0x120>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d02b      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007820:	d027      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a2f      	ldr	r2, [pc, #188]	@ (80078e4 <TIM_Base_SetConfig+0x124>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d023      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a2e      	ldr	r2, [pc, #184]	@ (80078e8 <TIM_Base_SetConfig+0x128>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d01f      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a2d      	ldr	r2, [pc, #180]	@ (80078ec <TIM_Base_SetConfig+0x12c>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d01b      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a2c      	ldr	r2, [pc, #176]	@ (80078f0 <TIM_Base_SetConfig+0x130>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d017      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a2b      	ldr	r2, [pc, #172]	@ (80078f4 <TIM_Base_SetConfig+0x134>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d013      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a2a      	ldr	r2, [pc, #168]	@ (80078f8 <TIM_Base_SetConfig+0x138>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d00f      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a29      	ldr	r2, [pc, #164]	@ (80078fc <TIM_Base_SetConfig+0x13c>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d00b      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a28      	ldr	r2, [pc, #160]	@ (8007900 <TIM_Base_SetConfig+0x140>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d007      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a27      	ldr	r2, [pc, #156]	@ (8007904 <TIM_Base_SetConfig+0x144>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d003      	beq.n	8007872 <TIM_Base_SetConfig+0xb2>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a26      	ldr	r2, [pc, #152]	@ (8007908 <TIM_Base_SetConfig+0x148>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d108      	bne.n	8007884 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	68fa      	ldr	r2, [r7, #12]
 8007880:	4313      	orrs	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	4313      	orrs	r3, r2
 8007890:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	689a      	ldr	r2, [r3, #8]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a0e      	ldr	r2, [pc, #56]	@ (80078e0 <TIM_Base_SetConfig+0x120>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d003      	beq.n	80078b2 <TIM_Base_SetConfig+0xf2>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a10      	ldr	r2, [pc, #64]	@ (80078f0 <TIM_Base_SetConfig+0x130>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d103      	bne.n	80078ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	691a      	ldr	r2, [r3, #16]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f043 0204 	orr.w	r2, r3, #4
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	601a      	str	r2, [r3, #0]
}
 80078d2:	bf00      	nop
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	40010000 	.word	0x40010000
 80078e4:	40000400 	.word	0x40000400
 80078e8:	40000800 	.word	0x40000800
 80078ec:	40000c00 	.word	0x40000c00
 80078f0:	40010400 	.word	0x40010400
 80078f4:	40014000 	.word	0x40014000
 80078f8:	40014400 	.word	0x40014400
 80078fc:	40014800 	.word	0x40014800
 8007900:	40001800 	.word	0x40001800
 8007904:	40001c00 	.word	0x40001c00
 8007908:	40002000 	.word	0x40002000

0800790c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800790c:	b480      	push	{r7}
 800790e:	b087      	sub	sp, #28
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	f023 0201 	bic.w	r2, r3, #1
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800793a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 0303 	bic.w	r3, r3, #3
 8007942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f023 0302 	bic.w	r3, r3, #2
 8007954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	4313      	orrs	r3, r2
 800795e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a20      	ldr	r2, [pc, #128]	@ (80079e4 <TIM_OC1_SetConfig+0xd8>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d003      	beq.n	8007970 <TIM_OC1_SetConfig+0x64>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4a1f      	ldr	r2, [pc, #124]	@ (80079e8 <TIM_OC1_SetConfig+0xdc>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d10c      	bne.n	800798a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	f023 0308 	bic.w	r3, r3, #8
 8007976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	697a      	ldr	r2, [r7, #20]
 800797e:	4313      	orrs	r3, r2
 8007980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	f023 0304 	bic.w	r3, r3, #4
 8007988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a15      	ldr	r2, [pc, #84]	@ (80079e4 <TIM_OC1_SetConfig+0xd8>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d003      	beq.n	800799a <TIM_OC1_SetConfig+0x8e>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a14      	ldr	r2, [pc, #80]	@ (80079e8 <TIM_OC1_SetConfig+0xdc>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d111      	bne.n	80079be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80079a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	693a      	ldr	r2, [r7, #16]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	699b      	ldr	r3, [r3, #24]
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	693a      	ldr	r2, [r7, #16]
 80079c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	685a      	ldr	r2, [r3, #4]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	621a      	str	r2, [r3, #32]
}
 80079d8:	bf00      	nop
 80079da:	371c      	adds	r7, #28
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr
 80079e4:	40010000 	.word	0x40010000
 80079e8:	40010400 	.word	0x40010400

080079ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b087      	sub	sp, #28
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a1b      	ldr	r3, [r3, #32]
 80079fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6a1b      	ldr	r3, [r3, #32]
 8007a00:	f023 0210 	bic.w	r2, r3, #16
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	021b      	lsls	r3, r3, #8
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f023 0320 	bic.w	r3, r3, #32
 8007a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	011b      	lsls	r3, r3, #4
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a22      	ldr	r2, [pc, #136]	@ (8007ad0 <TIM_OC2_SetConfig+0xe4>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d003      	beq.n	8007a54 <TIM_OC2_SetConfig+0x68>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a21      	ldr	r2, [pc, #132]	@ (8007ad4 <TIM_OC2_SetConfig+0xe8>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d10d      	bne.n	8007a70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	011b      	lsls	r3, r3, #4
 8007a62:	697a      	ldr	r2, [r7, #20]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4a17      	ldr	r2, [pc, #92]	@ (8007ad0 <TIM_OC2_SetConfig+0xe4>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d003      	beq.n	8007a80 <TIM_OC2_SetConfig+0x94>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a16      	ldr	r2, [pc, #88]	@ (8007ad4 <TIM_OC2_SetConfig+0xe8>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d113      	bne.n	8007aa8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	695b      	ldr	r3, [r3, #20]
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	699b      	ldr	r3, [r3, #24]
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	685a      	ldr	r2, [r3, #4]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	621a      	str	r2, [r3, #32]
}
 8007ac2:	bf00      	nop
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	40010000 	.word	0x40010000
 8007ad4:	40010400 	.word	0x40010400

08007ad8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b087      	sub	sp, #28
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6a1b      	ldr	r3, [r3, #32]
 8007ae6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6a1b      	ldr	r3, [r3, #32]
 8007aec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	69db      	ldr	r3, [r3, #28]
 8007afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f023 0303 	bic.w	r3, r3, #3
 8007b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	021b      	lsls	r3, r3, #8
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a21      	ldr	r2, [pc, #132]	@ (8007bb8 <TIM_OC3_SetConfig+0xe0>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d003      	beq.n	8007b3e <TIM_OC3_SetConfig+0x66>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a20      	ldr	r2, [pc, #128]	@ (8007bbc <TIM_OC3_SetConfig+0xe4>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d10d      	bne.n	8007b5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	021b      	lsls	r3, r3, #8
 8007b4c:	697a      	ldr	r2, [r7, #20]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4a16      	ldr	r2, [pc, #88]	@ (8007bb8 <TIM_OC3_SetConfig+0xe0>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d003      	beq.n	8007b6a <TIM_OC3_SetConfig+0x92>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	4a15      	ldr	r2, [pc, #84]	@ (8007bbc <TIM_OC3_SetConfig+0xe4>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d113      	bne.n	8007b92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	695b      	ldr	r3, [r3, #20]
 8007b7e:	011b      	lsls	r3, r3, #4
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	699b      	ldr	r3, [r3, #24]
 8007b8a:	011b      	lsls	r3, r3, #4
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	685a      	ldr	r2, [r3, #4]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	697a      	ldr	r2, [r7, #20]
 8007baa:	621a      	str	r2, [r3, #32]
}
 8007bac:	bf00      	nop
 8007bae:	371c      	adds	r7, #28
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr
 8007bb8:	40010000 	.word	0x40010000
 8007bbc:	40010400 	.word	0x40010400

08007bc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6a1b      	ldr	r3, [r3, #32]
 8007bd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	69db      	ldr	r3, [r3, #28]
 8007be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	021b      	lsls	r3, r3, #8
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	031b      	lsls	r3, r3, #12
 8007c12:	693a      	ldr	r2, [r7, #16]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a12      	ldr	r2, [pc, #72]	@ (8007c64 <TIM_OC4_SetConfig+0xa4>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d003      	beq.n	8007c28 <TIM_OC4_SetConfig+0x68>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a11      	ldr	r2, [pc, #68]	@ (8007c68 <TIM_OC4_SetConfig+0xa8>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d109      	bne.n	8007c3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	019b      	lsls	r3, r3, #6
 8007c36:	697a      	ldr	r2, [r7, #20]
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	697a      	ldr	r2, [r7, #20]
 8007c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	685a      	ldr	r2, [r3, #4]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	621a      	str	r2, [r3, #32]
}
 8007c56:	bf00      	nop
 8007c58:	371c      	adds	r7, #28
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c60:	4770      	bx	lr
 8007c62:	bf00      	nop
 8007c64:	40010000 	.word	0x40010000
 8007c68:	40010400 	.word	0x40010400

08007c6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b087      	sub	sp, #28
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6a1b      	ldr	r3, [r3, #32]
 8007c7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	f023 0201 	bic.w	r2, r3, #1
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	011b      	lsls	r3, r3, #4
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f023 030a 	bic.w	r3, r3, #10
 8007ca8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	697a      	ldr	r2, [r7, #20]
 8007cbc:	621a      	str	r2, [r3, #32]
}
 8007cbe:	bf00      	nop
 8007cc0:	371c      	adds	r7, #28
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b087      	sub	sp, #28
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	60f8      	str	r0, [r7, #12]
 8007cd2:	60b9      	str	r1, [r7, #8]
 8007cd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6a1b      	ldr	r3, [r3, #32]
 8007ce0:	f023 0210 	bic.w	r2, r3, #16
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	699b      	ldr	r3, [r3, #24]
 8007cec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007cf4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	031b      	lsls	r3, r3, #12
 8007cfa:	693a      	ldr	r2, [r7, #16]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007d06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	011b      	lsls	r3, r3, #4
 8007d0c:	697a      	ldr	r2, [r7, #20]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	697a      	ldr	r2, [r7, #20]
 8007d1c:	621a      	str	r2, [r3, #32]
}
 8007d1e:	bf00      	nop
 8007d20:	371c      	adds	r7, #28
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr

08007d2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d2a:	b480      	push	{r7}
 8007d2c:	b085      	sub	sp, #20
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	6078      	str	r0, [r7, #4]
 8007d32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d42:	683a      	ldr	r2, [r7, #0]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	f043 0307 	orr.w	r3, r3, #7
 8007d4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	609a      	str	r2, [r3, #8]
}
 8007d54:	bf00      	nop
 8007d56:	3714      	adds	r7, #20
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b087      	sub	sp, #28
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	607a      	str	r2, [r7, #4]
 8007d6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	021a      	lsls	r2, r3, #8
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	431a      	orrs	r2, r3
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	697a      	ldr	r2, [r7, #20]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	697a      	ldr	r2, [r7, #20]
 8007d92:	609a      	str	r2, [r3, #8]
}
 8007d94:	bf00      	nop
 8007d96:	371c      	adds	r7, #28
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b087      	sub	sp, #28
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	f003 031f 	and.w	r3, r3, #31
 8007db2:	2201      	movs	r2, #1
 8007db4:	fa02 f303 	lsl.w	r3, r2, r3
 8007db8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a1a      	ldr	r2, [r3, #32]
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	43db      	mvns	r3, r3
 8007dc2:	401a      	ands	r2, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6a1a      	ldr	r2, [r3, #32]
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	f003 031f 	and.w	r3, r3, #31
 8007dd2:	6879      	ldr	r1, [r7, #4]
 8007dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd8:	431a      	orrs	r2, r3
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	621a      	str	r2, [r3, #32]
}
 8007dde:	bf00      	nop
 8007de0:	371c      	adds	r7, #28
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr
	...

08007dec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b085      	sub	sp, #20
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d101      	bne.n	8007e04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e00:	2302      	movs	r3, #2
 8007e02:	e05a      	b.n	8007eba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2202      	movs	r2, #2
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68fa      	ldr	r2, [r7, #12]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a21      	ldr	r2, [pc, #132]	@ (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d022      	beq.n	8007e8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e50:	d01d      	beq.n	8007e8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a1d      	ldr	r2, [pc, #116]	@ (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d018      	beq.n	8007e8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a1b      	ldr	r2, [pc, #108]	@ (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d013      	beq.n	8007e8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d00e      	beq.n	8007e8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a18      	ldr	r2, [pc, #96]	@ (8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d009      	beq.n	8007e8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a17      	ldr	r2, [pc, #92]	@ (8007edc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d004      	beq.n	8007e8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a15      	ldr	r2, [pc, #84]	@ (8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d10c      	bne.n	8007ea8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	68ba      	ldr	r2, [r7, #8]
 8007ea6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	40010000 	.word	0x40010000
 8007ecc:	40000400 	.word	0x40000400
 8007ed0:	40000800 	.word	0x40000800
 8007ed4:	40000c00 	.word	0x40000c00
 8007ed8:	40010400 	.word	0x40010400
 8007edc:	40014000 	.word	0x40014000
 8007ee0:	40001800 	.word	0x40001800

08007ee4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d101      	bne.n	8007f00 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007efc:	2302      	movs	r3, #2
 8007efe:	e03d      	b.n	8007f7c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	695b      	ldr	r3, [r3, #20]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	69db      	ldr	r3, [r3, #28]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	68fa      	ldr	r2, [r7, #12]
 8007f70:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3714      	adds	r7, #20
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d101      	bne.n	8007fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e042      	b.n	8008048 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d106      	bne.n	8007fdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f7fb fc82 	bl	80038e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2224      	movs	r2, #36	@ 0x24
 8007fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68da      	ldr	r2, [r3, #12]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ff2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 fff5 	bl	8008fe4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	691a      	ldr	r2, [r3, #16]
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008008:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	695a      	ldr	r2, [r3, #20]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008018:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	68da      	ldr	r2, [r3, #12]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008028:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2220      	movs	r2, #32
 8008034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2220      	movs	r2, #32
 800803c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b08c      	sub	sp, #48	@ 0x30
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	4613      	mov	r3, r2
 800805c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b20      	cmp	r3, #32
 8008068:	d162      	bne.n	8008130 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <HAL_UART_Transmit_DMA+0x26>
 8008070:	88fb      	ldrh	r3, [r7, #6]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d101      	bne.n	800807a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e05b      	b.n	8008132 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800807a:	68ba      	ldr	r2, [r7, #8]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	88fa      	ldrh	r2, [r7, #6]
 8008084:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	88fa      	ldrh	r2, [r7, #6]
 800808a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2221      	movs	r2, #33	@ 0x21
 8008096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809e:	4a27      	ldr	r2, [pc, #156]	@ (800813c <HAL_UART_Transmit_DMA+0xec>)
 80080a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a6:	4a26      	ldr	r2, [pc, #152]	@ (8008140 <HAL_UART_Transmit_DMA+0xf0>)
 80080a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ae:	4a25      	ldr	r2, [pc, #148]	@ (8008144 <HAL_UART_Transmit_DMA+0xf4>)
 80080b0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080b6:	2200      	movs	r2, #0
 80080b8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80080ba:	f107 0308 	add.w	r3, r7, #8
 80080be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80080c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c6:	6819      	ldr	r1, [r3, #0]
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	3304      	adds	r3, #4
 80080ce:	461a      	mov	r2, r3
 80080d0:	88fb      	ldrh	r3, [r7, #6]
 80080d2:	f7fc fb0d 	bl	80046f0 <HAL_DMA_Start_IT>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d008      	beq.n	80080ee <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2210      	movs	r2, #16
 80080e0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2220      	movs	r2, #32
 80080e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	e021      	b.n	8008132 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80080f6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	3314      	adds	r3, #20
 80080fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008100:	69bb      	ldr	r3, [r7, #24]
 8008102:	e853 3f00 	ldrex	r3, [r3]
 8008106:	617b      	str	r3, [r7, #20]
   return(result);
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800810e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	3314      	adds	r3, #20
 8008116:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008118:	627a      	str	r2, [r7, #36]	@ 0x24
 800811a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811c:	6a39      	ldr	r1, [r7, #32]
 800811e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008120:	e841 2300 	strex	r3, r2, [r1]
 8008124:	61fb      	str	r3, [r7, #28]
   return(result);
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1e5      	bne.n	80080f8 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800812c:	2300      	movs	r3, #0
 800812e:	e000      	b.n	8008132 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8008130:	2302      	movs	r3, #2
  }
}
 8008132:	4618      	mov	r0, r3
 8008134:	3730      	adds	r7, #48	@ 0x30
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop
 800813c:	08008861 	.word	0x08008861
 8008140:	080088fb 	.word	0x080088fb
 8008144:	08008a7f 	.word	0x08008a7f

08008148 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	4613      	mov	r3, r2
 8008154:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b20      	cmp	r3, #32
 8008160:	d112      	bne.n	8008188 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d002      	beq.n	800816e <HAL_UART_Receive_DMA+0x26>
 8008168:	88fb      	ldrh	r3, [r7, #6]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d101      	bne.n	8008172 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	e00b      	b.n	800818a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2200      	movs	r2, #0
 8008176:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008178:	88fb      	ldrh	r3, [r7, #6]
 800817a:	461a      	mov	r2, r3
 800817c:	68b9      	ldr	r1, [r7, #8]
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f000 fcc8 	bl	8008b14 <UART_Start_Receive_DMA>
 8008184:	4603      	mov	r3, r0
 8008186:	e000      	b.n	800818a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008188:	2302      	movs	r3, #2
  }
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008192:	b580      	push	{r7, lr}
 8008194:	b090      	sub	sp, #64	@ 0x40
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800819a:	2300      	movs	r3, #0
 800819c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	695b      	ldr	r3, [r3, #20]
 80081a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081a8:	2b80      	cmp	r3, #128	@ 0x80
 80081aa:	bf0c      	ite	eq
 80081ac:	2301      	moveq	r3, #1
 80081ae:	2300      	movne	r3, #0
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b21      	cmp	r3, #33	@ 0x21
 80081be:	d128      	bne.n	8008212 <HAL_UART_DMAStop+0x80>
 80081c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d025      	beq.n	8008212 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	3314      	adds	r3, #20
 80081cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d0:	e853 3f00 	ldrex	r3, [r3]
 80081d4:	623b      	str	r3, [r7, #32]
   return(result);
 80081d6:	6a3b      	ldr	r3, [r7, #32]
 80081d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	3314      	adds	r3, #20
 80081e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80081e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80081e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081ee:	e841 2300 	strex	r3, r2, [r1]
 80081f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1e5      	bne.n	80081c6 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d004      	beq.n	800820c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008206:	4618      	mov	r0, r3
 8008208:	f7fc faca 	bl	80047a0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fd27 	bl	8008c60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800821c:	2b40      	cmp	r3, #64	@ 0x40
 800821e:	bf0c      	ite	eq
 8008220:	2301      	moveq	r3, #1
 8008222:	2300      	movne	r3, #0
 8008224:	b2db      	uxtb	r3, r3
 8008226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b22      	cmp	r3, #34	@ 0x22
 8008232:	d128      	bne.n	8008286 <HAL_UART_DMAStop+0xf4>
 8008234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008236:	2b00      	cmp	r3, #0
 8008238:	d025      	beq.n	8008286 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3314      	adds	r3, #20
 8008240:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	e853 3f00 	ldrex	r3, [r3]
 8008248:	60fb      	str	r3, [r7, #12]
   return(result);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008250:	637b      	str	r3, [r7, #52]	@ 0x34
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3314      	adds	r3, #20
 8008258:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800825a:	61fa      	str	r2, [r7, #28]
 800825c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825e:	69b9      	ldr	r1, [r7, #24]
 8008260:	69fa      	ldr	r2, [r7, #28]
 8008262:	e841 2300 	strex	r3, r2, [r1]
 8008266:	617b      	str	r3, [r7, #20]
   return(result);
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1e5      	bne.n	800823a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008272:	2b00      	cmp	r3, #0
 8008274:	d004      	beq.n	8008280 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800827a:	4618      	mov	r0, r3
 800827c:	f7fc fa90 	bl	80047a0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 fd15 	bl	8008cb0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008286:	2300      	movs	r3, #0
}
 8008288:	4618      	mov	r0, r3
 800828a:	3740      	adds	r7, #64	@ 0x40
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b0ba      	sub	sp, #232	@ 0xe8
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	695b      	ldr	r3, [r3, #20]
 80082b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80082bc:	2300      	movs	r3, #0
 80082be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80082c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082c6:	f003 030f 	and.w	r3, r3, #15
 80082ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80082ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d10f      	bne.n	80082f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d009      	beq.n	80082f6 <HAL_UART_IRQHandler+0x66>
 80082e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082e6:	f003 0320 	and.w	r3, r3, #32
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d003      	beq.n	80082f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fdba 	bl	8008e68 <UART_Receive_IT>
      return;
 80082f4:	e273      	b.n	80087de <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80082f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 80de 	beq.w	80084bc <HAL_UART_IRQHandler+0x22c>
 8008300:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008304:	f003 0301 	and.w	r3, r3, #1
 8008308:	2b00      	cmp	r3, #0
 800830a:	d106      	bne.n	800831a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800830c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008310:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008314:	2b00      	cmp	r3, #0
 8008316:	f000 80d1 	beq.w	80084bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800831a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00b      	beq.n	800833e <HAL_UART_IRQHandler+0xae>
 8008326:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800832a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800832e:	2b00      	cmp	r3, #0
 8008330:	d005      	beq.n	800833e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008336:	f043 0201 	orr.w	r2, r3, #1
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800833e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008342:	f003 0304 	and.w	r3, r3, #4
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00b      	beq.n	8008362 <HAL_UART_IRQHandler+0xd2>
 800834a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800834e:	f003 0301 	and.w	r3, r3, #1
 8008352:	2b00      	cmp	r3, #0
 8008354:	d005      	beq.n	8008362 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800835a:	f043 0202 	orr.w	r2, r3, #2
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008366:	f003 0302 	and.w	r3, r3, #2
 800836a:	2b00      	cmp	r3, #0
 800836c:	d00b      	beq.n	8008386 <HAL_UART_IRQHandler+0xf6>
 800836e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008372:	f003 0301 	and.w	r3, r3, #1
 8008376:	2b00      	cmp	r3, #0
 8008378:	d005      	beq.n	8008386 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800837e:	f043 0204 	orr.w	r2, r3, #4
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800838a:	f003 0308 	and.w	r3, r3, #8
 800838e:	2b00      	cmp	r3, #0
 8008390:	d011      	beq.n	80083b6 <HAL_UART_IRQHandler+0x126>
 8008392:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008396:	f003 0320 	and.w	r3, r3, #32
 800839a:	2b00      	cmp	r3, #0
 800839c:	d105      	bne.n	80083aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800839e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083a2:	f003 0301 	and.w	r3, r3, #1
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d005      	beq.n	80083b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ae:	f043 0208 	orr.w	r2, r3, #8
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f000 820a 	beq.w	80087d4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80083c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083c4:	f003 0320 	and.w	r3, r3, #32
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d008      	beq.n	80083de <HAL_UART_IRQHandler+0x14e>
 80083cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083d0:	f003 0320 	and.w	r3, r3, #32
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d002      	beq.n	80083de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 fd45 	bl	8008e68 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	695b      	ldr	r3, [r3, #20]
 80083e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083e8:	2b40      	cmp	r3, #64	@ 0x40
 80083ea:	bf0c      	ite	eq
 80083ec:	2301      	moveq	r3, #1
 80083ee:	2300      	movne	r3, #0
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083fa:	f003 0308 	and.w	r3, r3, #8
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d103      	bne.n	800840a <HAL_UART_IRQHandler+0x17a>
 8008402:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008406:	2b00      	cmp	r3, #0
 8008408:	d04f      	beq.n	80084aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 fc50 	bl	8008cb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	695b      	ldr	r3, [r3, #20]
 8008416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800841a:	2b40      	cmp	r3, #64	@ 0x40
 800841c:	d141      	bne.n	80084a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3314      	adds	r3, #20
 8008424:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008428:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800842c:	e853 3f00 	ldrex	r3, [r3]
 8008430:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008434:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008438:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800843c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	3314      	adds	r3, #20
 8008446:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800844a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800844e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008456:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800845a:	e841 2300 	strex	r3, r2, [r1]
 800845e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008462:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1d9      	bne.n	800841e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800846e:	2b00      	cmp	r3, #0
 8008470:	d013      	beq.n	800849a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008476:	4a8a      	ldr	r2, [pc, #552]	@ (80086a0 <HAL_UART_IRQHandler+0x410>)
 8008478:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800847e:	4618      	mov	r0, r3
 8008480:	f7fc f9fe 	bl	8004880 <HAL_DMA_Abort_IT>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d016      	beq.n	80084b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800848e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008494:	4610      	mov	r0, r2
 8008496:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008498:	e00e      	b.n	80084b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f9ca 	bl	8008834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084a0:	e00a      	b.n	80084b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 f9c6 	bl	8008834 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084a8:	e006      	b.n	80084b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f9c2 	bl	8008834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80084b6:	e18d      	b.n	80087d4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084b8:	bf00      	nop
    return;
 80084ba:	e18b      	b.n	80087d4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	f040 8167 	bne.w	8008794 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80084c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ca:	f003 0310 	and.w	r3, r3, #16
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f000 8160 	beq.w	8008794 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80084d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084d8:	f003 0310 	and.w	r3, r3, #16
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f000 8159 	beq.w	8008794 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084e2:	2300      	movs	r3, #0
 80084e4:	60bb      	str	r3, [r7, #8]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	60bb      	str	r3, [r7, #8]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	60bb      	str	r3, [r7, #8]
 80084f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	695b      	ldr	r3, [r3, #20]
 80084fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008502:	2b40      	cmp	r3, #64	@ 0x40
 8008504:	f040 80ce 	bne.w	80086a4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008514:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008518:	2b00      	cmp	r3, #0
 800851a:	f000 80a9 	beq.w	8008670 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008522:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008526:	429a      	cmp	r2, r3
 8008528:	f080 80a2 	bcs.w	8008670 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008532:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800853e:	f000 8088 	beq.w	8008652 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	330c      	adds	r3, #12
 8008548:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008550:	e853 3f00 	ldrex	r3, [r3]
 8008554:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008558:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800855c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008560:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	330c      	adds	r3, #12
 800856a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800856e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008576:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800857a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800857e:	e841 2300 	strex	r3, r2, [r1]
 8008582:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008586:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800858a:	2b00      	cmp	r3, #0
 800858c:	d1d9      	bne.n	8008542 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	3314      	adds	r3, #20
 8008594:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008598:	e853 3f00 	ldrex	r3, [r3]
 800859c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800859e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085a0:	f023 0301 	bic.w	r3, r3, #1
 80085a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	3314      	adds	r3, #20
 80085ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80085b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80085b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80085ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80085be:	e841 2300 	strex	r3, r2, [r1]
 80085c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80085c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1e1      	bne.n	800858e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	3314      	adds	r3, #20
 80085d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085d4:	e853 3f00 	ldrex	r3, [r3]
 80085d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80085da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3314      	adds	r3, #20
 80085ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80085ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80085f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80085f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80085f6:	e841 2300 	strex	r3, r2, [r1]
 80085fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80085fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1e3      	bne.n	80085ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2220      	movs	r2, #32
 8008606:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	330c      	adds	r3, #12
 8008616:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800861a:	e853 3f00 	ldrex	r3, [r3]
 800861e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008620:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008622:	f023 0310 	bic.w	r3, r3, #16
 8008626:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	330c      	adds	r3, #12
 8008630:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008634:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008636:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008638:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800863a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800863c:	e841 2300 	strex	r3, r2, [r1]
 8008640:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008642:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1e3      	bne.n	8008610 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800864c:	4618      	mov	r0, r3
 800864e:	f7fc f8a7 	bl	80047a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2202      	movs	r2, #2
 8008656:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008660:	b29b      	uxth	r3, r3
 8008662:	1ad3      	subs	r3, r2, r3
 8008664:	b29b      	uxth	r3, r3
 8008666:	4619      	mov	r1, r3
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 f8ed 	bl	8008848 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800866e:	e0b3      	b.n	80087d8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008674:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008678:	429a      	cmp	r2, r3
 800867a:	f040 80ad 	bne.w	80087d8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008682:	69db      	ldr	r3, [r3, #28]
 8008684:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008688:	f040 80a6 	bne.w	80087d8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2202      	movs	r2, #2
 8008690:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008696:	4619      	mov	r1, r3
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f000 f8d5 	bl	8008848 <HAL_UARTEx_RxEventCallback>
      return;
 800869e:	e09b      	b.n	80087d8 <HAL_UART_IRQHandler+0x548>
 80086a0:	08008d77 	.word	0x08008d77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	1ad3      	subs	r3, r2, r3
 80086b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f000 808e 	beq.w	80087dc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80086c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 8089 	beq.w	80087dc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	330c      	adds	r3, #12
 80086d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d4:	e853 3f00 	ldrex	r3, [r3]
 80086d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	330c      	adds	r3, #12
 80086ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80086ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80086f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086f6:	e841 2300 	strex	r3, r2, [r1]
 80086fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80086fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1e3      	bne.n	80086ca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	3314      	adds	r3, #20
 8008708:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870c:	e853 3f00 	ldrex	r3, [r3]
 8008710:	623b      	str	r3, [r7, #32]
   return(result);
 8008712:	6a3b      	ldr	r3, [r7, #32]
 8008714:	f023 0301 	bic.w	r3, r3, #1
 8008718:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3314      	adds	r3, #20
 8008722:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008726:	633a      	str	r2, [r7, #48]	@ 0x30
 8008728:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800872c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800872e:	e841 2300 	strex	r3, r2, [r1]
 8008732:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1e3      	bne.n	8008702 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2220      	movs	r2, #32
 800873e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	330c      	adds	r3, #12
 800874e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	e853 3f00 	ldrex	r3, [r3]
 8008756:	60fb      	str	r3, [r7, #12]
   return(result);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f023 0310 	bic.w	r3, r3, #16
 800875e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	330c      	adds	r3, #12
 8008768:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800876c:	61fa      	str	r2, [r7, #28]
 800876e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008770:	69b9      	ldr	r1, [r7, #24]
 8008772:	69fa      	ldr	r2, [r7, #28]
 8008774:	e841 2300 	strex	r3, r2, [r1]
 8008778:	617b      	str	r3, [r7, #20]
   return(result);
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d1e3      	bne.n	8008748 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2202      	movs	r2, #2
 8008784:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008786:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800878a:	4619      	mov	r1, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 f85b 	bl	8008848 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008792:	e023      	b.n	80087dc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800879c:	2b00      	cmp	r3, #0
 800879e:	d009      	beq.n	80087b4 <HAL_UART_IRQHandler+0x524>
 80087a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 faf3 	bl	8008d98 <UART_Transmit_IT>
    return;
 80087b2:	e014      	b.n	80087de <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d00e      	beq.n	80087de <HAL_UART_IRQHandler+0x54e>
 80087c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d008      	beq.n	80087de <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f000 fb33 	bl	8008e38 <UART_EndTransmit_IT>
    return;
 80087d2:	e004      	b.n	80087de <HAL_UART_IRQHandler+0x54e>
    return;
 80087d4:	bf00      	nop
 80087d6:	e002      	b.n	80087de <HAL_UART_IRQHandler+0x54e>
      return;
 80087d8:	bf00      	nop
 80087da:	e000      	b.n	80087de <HAL_UART_IRQHandler+0x54e>
      return;
 80087dc:	bf00      	nop
  }
}
 80087de:	37e8      	adds	r7, #232	@ 0xe8
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008814:	bf00      	nop
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	460b      	mov	r3, r1
 8008852:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008854:	bf00      	nop
 8008856:	370c      	adds	r7, #12
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b090      	sub	sp, #64	@ 0x40
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800886c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008878:	2b00      	cmp	r3, #0
 800887a:	d137      	bne.n	80088ec <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800887c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800887e:	2200      	movs	r2, #0
 8008880:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	3314      	adds	r3, #20
 8008888:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888c:	e853 3f00 	ldrex	r3, [r3]
 8008890:	623b      	str	r3, [r7, #32]
   return(result);
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008898:	63bb      	str	r3, [r7, #56]	@ 0x38
 800889a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	3314      	adds	r3, #20
 80088a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80088a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088aa:	e841 2300 	strex	r3, r2, [r1]
 80088ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1e5      	bne.n	8008882 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80088b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	330c      	adds	r3, #12
 80088bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	e853 3f00 	ldrex	r3, [r3]
 80088c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	330c      	adds	r3, #12
 80088d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088d6:	61fa      	str	r2, [r7, #28]
 80088d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088da:	69b9      	ldr	r1, [r7, #24]
 80088dc:	69fa      	ldr	r2, [r7, #28]
 80088de:	e841 2300 	strex	r3, r2, [r1]
 80088e2:	617b      	str	r3, [r7, #20]
   return(result);
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1e5      	bne.n	80088b6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088ea:	e002      	b.n	80088f2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80088ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80088ee:	f7ff ff79 	bl	80087e4 <HAL_UART_TxCpltCallback>
}
 80088f2:	bf00      	nop
 80088f4:	3740      	adds	r7, #64	@ 0x40
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}

080088fa <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088fa:	b580      	push	{r7, lr}
 80088fc:	b084      	sub	sp, #16
 80088fe:	af00      	add	r7, sp, #0
 8008900:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008906:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008908:	68f8      	ldr	r0, [r7, #12]
 800890a:	f7ff ff75 	bl	80087f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800890e:	bf00      	nop
 8008910:	3710      	adds	r7, #16
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}

08008916 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b09c      	sub	sp, #112	@ 0x70
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008922:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800892e:	2b00      	cmp	r3, #0
 8008930:	d172      	bne.n	8008a18 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008934:	2200      	movs	r2, #0
 8008936:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008938:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	330c      	adds	r3, #12
 800893e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008940:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008942:	e853 3f00 	ldrex	r3, [r3]
 8008946:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008948:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800894a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800894e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008950:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	330c      	adds	r3, #12
 8008956:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008958:	65ba      	str	r2, [r7, #88]	@ 0x58
 800895a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800895c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800895e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008960:	e841 2300 	strex	r3, r2, [r1]
 8008964:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1e5      	bne.n	8008938 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800896c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	3314      	adds	r3, #20
 8008972:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008976:	e853 3f00 	ldrex	r3, [r3]
 800897a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800897c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800897e:	f023 0301 	bic.w	r3, r3, #1
 8008982:	667b      	str	r3, [r7, #100]	@ 0x64
 8008984:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	3314      	adds	r3, #20
 800898a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800898c:	647a      	str	r2, [r7, #68]	@ 0x44
 800898e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008990:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008992:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008994:	e841 2300 	strex	r3, r2, [r1]
 8008998:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800899a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1e5      	bne.n	800896c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	3314      	adds	r3, #20
 80089a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089aa:	e853 3f00 	ldrex	r3, [r3]
 80089ae:	623b      	str	r3, [r7, #32]
   return(result);
 80089b0:	6a3b      	ldr	r3, [r7, #32]
 80089b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80089b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3314      	adds	r3, #20
 80089be:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80089c0:	633a      	str	r2, [r7, #48]	@ 0x30
 80089c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089c8:	e841 2300 	strex	r3, r2, [r1]
 80089cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d1e5      	bne.n	80089a0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80089d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089d6:	2220      	movs	r2, #32
 80089d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d119      	bne.n	8008a18 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	330c      	adds	r3, #12
 80089ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	e853 3f00 	ldrex	r3, [r3]
 80089f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f023 0310 	bic.w	r3, r3, #16
 80089fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	330c      	adds	r3, #12
 8008a02:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008a04:	61fa      	str	r2, [r7, #28]
 8008a06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a08:	69b9      	ldr	r1, [r7, #24]
 8008a0a:	69fa      	ldr	r2, [r7, #28]
 8008a0c:	e841 2300 	strex	r3, r2, [r1]
 8008a10:	617b      	str	r3, [r7, #20]
   return(result);
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1e5      	bne.n	80089e4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d106      	bne.n	8008a34 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008a2e:	f7ff ff0b 	bl	8008848 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a32:	e002      	b.n	8008a3a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008a34:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008a36:	f7ff fee9 	bl	800880c <HAL_UART_RxCpltCallback>
}
 8008a3a:	bf00      	nop
 8008a3c:	3770      	adds	r7, #112	@ 0x70
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b084      	sub	sp, #16
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a4e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2201      	movs	r2, #1
 8008a54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d108      	bne.n	8008a70 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a62:	085b      	lsrs	r3, r3, #1
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	4619      	mov	r1, r3
 8008a68:	68f8      	ldr	r0, [r7, #12]
 8008a6a:	f7ff feed 	bl	8008848 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a6e:	e002      	b.n	8008a76 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008a70:	68f8      	ldr	r0, [r7, #12]
 8008a72:	f7ff fed5 	bl	8008820 <HAL_UART_RxHalfCpltCallback>
}
 8008a76:	bf00      	nop
 8008a78:	3710      	adds	r7, #16
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a7e:	b580      	push	{r7, lr}
 8008a80:	b084      	sub	sp, #16
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008a86:	2300      	movs	r3, #0
 8008a88:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a8e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	695b      	ldr	r3, [r3, #20]
 8008a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a9a:	2b80      	cmp	r3, #128	@ 0x80
 8008a9c:	bf0c      	ite	eq
 8008a9e:	2301      	moveq	r3, #1
 8008aa0:	2300      	movne	r3, #0
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b21      	cmp	r3, #33	@ 0x21
 8008ab0:	d108      	bne.n	8008ac4 <UART_DMAError+0x46>
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d005      	beq.n	8008ac4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	2200      	movs	r2, #0
 8008abc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008abe:	68b8      	ldr	r0, [r7, #8]
 8008ac0:	f000 f8ce 	bl	8008c60 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	695b      	ldr	r3, [r3, #20]
 8008aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ace:	2b40      	cmp	r3, #64	@ 0x40
 8008ad0:	bf0c      	ite	eq
 8008ad2:	2301      	moveq	r3, #1
 8008ad4:	2300      	movne	r3, #0
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	2b22      	cmp	r3, #34	@ 0x22
 8008ae4:	d108      	bne.n	8008af8 <UART_DMAError+0x7a>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d005      	beq.n	8008af8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	2200      	movs	r2, #0
 8008af0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008af2:	68b8      	ldr	r0, [r7, #8]
 8008af4:	f000 f8dc 	bl	8008cb0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008afc:	f043 0210 	orr.w	r2, r3, #16
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b04:	68b8      	ldr	r0, [r7, #8]
 8008b06:	f7ff fe95 	bl	8008834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b0a:	bf00      	nop
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}
	...

08008b14 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b098      	sub	sp, #96	@ 0x60
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	4613      	mov	r3, r2
 8008b20:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008b22:	68ba      	ldr	r2, [r7, #8]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	88fa      	ldrh	r2, [r7, #6]
 8008b2c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2200      	movs	r2, #0
 8008b32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2222      	movs	r2, #34	@ 0x22
 8008b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b40:	4a44      	ldr	r2, [pc, #272]	@ (8008c54 <UART_Start_Receive_DMA+0x140>)
 8008b42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b48:	4a43      	ldr	r2, [pc, #268]	@ (8008c58 <UART_Start_Receive_DMA+0x144>)
 8008b4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b50:	4a42      	ldr	r2, [pc, #264]	@ (8008c5c <UART_Start_Receive_DMA+0x148>)
 8008b52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b58:	2200      	movs	r2, #0
 8008b5a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008b5c:	f107 0308 	add.w	r3, r7, #8
 8008b60:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	3304      	adds	r3, #4
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b70:	681a      	ldr	r2, [r3, #0]
 8008b72:	88fb      	ldrh	r3, [r7, #6]
 8008b74:	f7fb fdbc 	bl	80046f0 <HAL_DMA_Start_IT>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d008      	beq.n	8008b90 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2210      	movs	r2, #16
 8008b82:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2220      	movs	r2, #32
 8008b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	e05d      	b.n	8008c4c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008b90:	2300      	movs	r3, #0
 8008b92:	613b      	str	r3, [r7, #16]
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	613b      	str	r3, [r7, #16]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	613b      	str	r3, [r7, #16]
 8008ba4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	691b      	ldr	r3, [r3, #16]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d019      	beq.n	8008be2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	330c      	adds	r3, #12
 8008bb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bb8:	e853 3f00 	ldrex	r3, [r3]
 8008bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	330c      	adds	r3, #12
 8008bcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008bce:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008bd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008bd6:	e841 2300 	strex	r3, r2, [r1]
 8008bda:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008bdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1e5      	bne.n	8008bae <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	3314      	adds	r3, #20
 8008be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bec:	e853 3f00 	ldrex	r3, [r3]
 8008bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf4:	f043 0301 	orr.w	r3, r3, #1
 8008bf8:	657b      	str	r3, [r7, #84]	@ 0x54
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3314      	adds	r3, #20
 8008c00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008c02:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008c04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c06:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008c08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008c0a:	e841 2300 	strex	r3, r2, [r1]
 8008c0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1e5      	bne.n	8008be2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	3314      	adds	r3, #20
 8008c1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	e853 3f00 	ldrex	r3, [r3]
 8008c24:	617b      	str	r3, [r7, #20]
   return(result);
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	3314      	adds	r3, #20
 8008c34:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008c36:	627a      	str	r2, [r7, #36]	@ 0x24
 8008c38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3a:	6a39      	ldr	r1, [r7, #32]
 8008c3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c3e:	e841 2300 	strex	r3, r2, [r1]
 8008c42:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1e5      	bne.n	8008c16 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3760      	adds	r7, #96	@ 0x60
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	08008917 	.word	0x08008917
 8008c58:	08008a43 	.word	0x08008a43
 8008c5c:	08008a7f 	.word	0x08008a7f

08008c60 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b089      	sub	sp, #36	@ 0x24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	330c      	adds	r3, #12
 8008c6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	e853 3f00 	ldrex	r3, [r3]
 8008c76:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008c7e:	61fb      	str	r3, [r7, #28]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	330c      	adds	r3, #12
 8008c86:	69fa      	ldr	r2, [r7, #28]
 8008c88:	61ba      	str	r2, [r7, #24]
 8008c8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c8c:	6979      	ldr	r1, [r7, #20]
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	e841 2300 	strex	r3, r2, [r1]
 8008c94:	613b      	str	r3, [r7, #16]
   return(result);
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d1e5      	bne.n	8008c68 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2220      	movs	r2, #32
 8008ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008ca4:	bf00      	nop
 8008ca6:	3724      	adds	r7, #36	@ 0x24
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b095      	sub	sp, #84	@ 0x54
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	330c      	adds	r3, #12
 8008cbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc2:	e853 3f00 	ldrex	r3, [r3]
 8008cc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	330c      	adds	r3, #12
 8008cd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008cd8:	643a      	str	r2, [r7, #64]	@ 0x40
 8008cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cdc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008cde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ce0:	e841 2300 	strex	r3, r2, [r1]
 8008ce4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1e5      	bne.n	8008cb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	3314      	adds	r3, #20
 8008cf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf4:	6a3b      	ldr	r3, [r7, #32]
 8008cf6:	e853 3f00 	ldrex	r3, [r3]
 8008cfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cfc:	69fb      	ldr	r3, [r7, #28]
 8008cfe:	f023 0301 	bic.w	r3, r3, #1
 8008d02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	3314      	adds	r3, #20
 8008d0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d14:	e841 2300 	strex	r3, r2, [r1]
 8008d18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d1e5      	bne.n	8008cec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d119      	bne.n	8008d5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	330c      	adds	r3, #12
 8008d2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	e853 3f00 	ldrex	r3, [r3]
 8008d36:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	f023 0310 	bic.w	r3, r3, #16
 8008d3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	330c      	adds	r3, #12
 8008d46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d48:	61ba      	str	r2, [r7, #24]
 8008d4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4c:	6979      	ldr	r1, [r7, #20]
 8008d4e:	69ba      	ldr	r2, [r7, #24]
 8008d50:	e841 2300 	strex	r3, r2, [r1]
 8008d54:	613b      	str	r3, [r7, #16]
   return(result);
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1e5      	bne.n	8008d28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2220      	movs	r2, #32
 8008d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008d6a:	bf00      	nop
 8008d6c:	3754      	adds	r7, #84	@ 0x54
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b084      	sub	sp, #16
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2200      	movs	r2, #0
 8008d88:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f7ff fd52 	bl	8008834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d90:	bf00      	nop
 8008d92:	3710      	adds	r7, #16
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	2b21      	cmp	r3, #33	@ 0x21
 8008daa:	d13e      	bne.n	8008e2a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008db4:	d114      	bne.n	8008de0 <UART_Transmit_IT+0x48>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	691b      	ldr	r3, [r3, #16]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d110      	bne.n	8008de0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6a1b      	ldr	r3, [r3, #32]
 8008dc2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	881b      	ldrh	r3, [r3, #0]
 8008dc8:	461a      	mov	r2, r3
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008dd2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6a1b      	ldr	r3, [r3, #32]
 8008dd8:	1c9a      	adds	r2, r3, #2
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	621a      	str	r2, [r3, #32]
 8008dde:	e008      	b.n	8008df2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6a1b      	ldr	r3, [r3, #32]
 8008de4:	1c59      	adds	r1, r3, #1
 8008de6:	687a      	ldr	r2, [r7, #4]
 8008de8:	6211      	str	r1, [r2, #32]
 8008dea:	781a      	ldrb	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	3b01      	subs	r3, #1
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	687a      	ldr	r2, [r7, #4]
 8008dfe:	4619      	mov	r1, r3
 8008e00:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d10f      	bne.n	8008e26 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68da      	ldr	r2, [r3, #12]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008e14:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68da      	ldr	r2, [r3, #12]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e24:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e26:	2300      	movs	r3, #0
 8008e28:	e000      	b.n	8008e2c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e2a:	2302      	movs	r3, #2
  }
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3714      	adds	r7, #20
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	68da      	ldr	r2, [r3, #12]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e4e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2220      	movs	r2, #32
 8008e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f7ff fcc3 	bl	80087e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b08c      	sub	sp, #48	@ 0x30
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008e70:	2300      	movs	r3, #0
 8008e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008e74:	2300      	movs	r3, #0
 8008e76:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	2b22      	cmp	r3, #34	@ 0x22
 8008e82:	f040 80aa 	bne.w	8008fda <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	689b      	ldr	r3, [r3, #8]
 8008e8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e8e:	d115      	bne.n	8008ebc <UART_Receive_IT+0x54>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d111      	bne.n	8008ebc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eaa:	b29a      	uxth	r2, r3
 8008eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb4:	1c9a      	adds	r2, r3, #2
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	629a      	str	r2, [r3, #40]	@ 0x28
 8008eba:	e024      	b.n	8008f06 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008eca:	d007      	beq.n	8008edc <UART_Receive_IT+0x74>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10a      	bne.n	8008eea <UART_Receive_IT+0x82>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	691b      	ldr	r3, [r3, #16]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d106      	bne.n	8008eea <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	b2da      	uxtb	r2, r3
 8008ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ee6:	701a      	strb	r2, [r3, #0]
 8008ee8:	e008      	b.n	8008efc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	b2db      	uxtb	r3, r3
 8008ef2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ef6:	b2da      	uxtb	r2, r3
 8008ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f00:	1c5a      	adds	r2, r3, #1
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	b29b      	uxth	r3, r3
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	4619      	mov	r1, r3
 8008f14:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d15d      	bne.n	8008fd6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68da      	ldr	r2, [r3, #12]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f022 0220 	bic.w	r2, r2, #32
 8008f28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	68da      	ldr	r2, [r3, #12]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	695a      	ldr	r2, [r3, #20]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f022 0201 	bic.w	r2, r2, #1
 8008f48:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2220      	movs	r2, #32
 8008f4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d135      	bne.n	8008fcc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	330c      	adds	r3, #12
 8008f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	e853 3f00 	ldrex	r3, [r3]
 8008f74:	613b      	str	r3, [r7, #16]
   return(result);
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	f023 0310 	bic.w	r3, r3, #16
 8008f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	330c      	adds	r3, #12
 8008f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f86:	623a      	str	r2, [r7, #32]
 8008f88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8a:	69f9      	ldr	r1, [r7, #28]
 8008f8c:	6a3a      	ldr	r2, [r7, #32]
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e5      	bne.n	8008f66 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f003 0310 	and.w	r3, r3, #16
 8008fa4:	2b10      	cmp	r3, #16
 8008fa6:	d10a      	bne.n	8008fbe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fa8:	2300      	movs	r3, #0
 8008faa:	60fb      	str	r3, [r7, #12]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	60fb      	str	r3, [r7, #12]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	685b      	ldr	r3, [r3, #4]
 8008fba:	60fb      	str	r3, [r7, #12]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f7ff fc3f 	bl	8008848 <HAL_UARTEx_RxEventCallback>
 8008fca:	e002      	b.n	8008fd2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f7ff fc1d 	bl	800880c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	e002      	b.n	8008fdc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	e000      	b.n	8008fdc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008fda:	2302      	movs	r3, #2
  }
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3730      	adds	r7, #48	@ 0x30
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fe4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fe8:	b0c0      	sub	sp, #256	@ 0x100
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	691b      	ldr	r3, [r3, #16]
 8008ff8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009000:	68d9      	ldr	r1, [r3, #12]
 8009002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009006:	681a      	ldr	r2, [r3, #0]
 8009008:	ea40 0301 	orr.w	r3, r0, r1
 800900c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800900e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009012:	689a      	ldr	r2, [r3, #8]
 8009014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	431a      	orrs	r2, r3
 800901c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009020:	695b      	ldr	r3, [r3, #20]
 8009022:	431a      	orrs	r2, r3
 8009024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009028:	69db      	ldr	r3, [r3, #28]
 800902a:	4313      	orrs	r3, r2
 800902c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800903c:	f021 010c 	bic.w	r1, r1, #12
 8009040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800904a:	430b      	orrs	r3, r1
 800904c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800904e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800905a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800905e:	6999      	ldr	r1, [r3, #24]
 8009060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	ea40 0301 	orr.w	r3, r0, r1
 800906a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800906c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	4b8f      	ldr	r3, [pc, #572]	@ (80092b0 <UART_SetConfig+0x2cc>)
 8009074:	429a      	cmp	r2, r3
 8009076:	d005      	beq.n	8009084 <UART_SetConfig+0xa0>
 8009078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	4b8d      	ldr	r3, [pc, #564]	@ (80092b4 <UART_SetConfig+0x2d0>)
 8009080:	429a      	cmp	r2, r3
 8009082:	d104      	bne.n	800908e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009084:	f7fd f960 	bl	8006348 <HAL_RCC_GetPCLK2Freq>
 8009088:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800908c:	e003      	b.n	8009096 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800908e:	f7fd f947 	bl	8006320 <HAL_RCC_GetPCLK1Freq>
 8009092:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800909a:	69db      	ldr	r3, [r3, #28]
 800909c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090a0:	f040 810c 	bne.w	80092bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80090a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090a8:	2200      	movs	r2, #0
 80090aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80090ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80090b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80090b6:	4622      	mov	r2, r4
 80090b8:	462b      	mov	r3, r5
 80090ba:	1891      	adds	r1, r2, r2
 80090bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80090be:	415b      	adcs	r3, r3
 80090c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80090c6:	4621      	mov	r1, r4
 80090c8:	eb12 0801 	adds.w	r8, r2, r1
 80090cc:	4629      	mov	r1, r5
 80090ce:	eb43 0901 	adc.w	r9, r3, r1
 80090d2:	f04f 0200 	mov.w	r2, #0
 80090d6:	f04f 0300 	mov.w	r3, #0
 80090da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80090de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80090e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80090e6:	4690      	mov	r8, r2
 80090e8:	4699      	mov	r9, r3
 80090ea:	4623      	mov	r3, r4
 80090ec:	eb18 0303 	adds.w	r3, r8, r3
 80090f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80090f4:	462b      	mov	r3, r5
 80090f6:	eb49 0303 	adc.w	r3, r9, r3
 80090fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80090fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800910a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800910e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009112:	460b      	mov	r3, r1
 8009114:	18db      	adds	r3, r3, r3
 8009116:	653b      	str	r3, [r7, #80]	@ 0x50
 8009118:	4613      	mov	r3, r2
 800911a:	eb42 0303 	adc.w	r3, r2, r3
 800911e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009120:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009124:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009128:	f7f7 fd48 	bl	8000bbc <__aeabi_uldivmod>
 800912c:	4602      	mov	r2, r0
 800912e:	460b      	mov	r3, r1
 8009130:	4b61      	ldr	r3, [pc, #388]	@ (80092b8 <UART_SetConfig+0x2d4>)
 8009132:	fba3 2302 	umull	r2, r3, r3, r2
 8009136:	095b      	lsrs	r3, r3, #5
 8009138:	011c      	lsls	r4, r3, #4
 800913a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800913e:	2200      	movs	r2, #0
 8009140:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009144:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009148:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800914c:	4642      	mov	r2, r8
 800914e:	464b      	mov	r3, r9
 8009150:	1891      	adds	r1, r2, r2
 8009152:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009154:	415b      	adcs	r3, r3
 8009156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009158:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800915c:	4641      	mov	r1, r8
 800915e:	eb12 0a01 	adds.w	sl, r2, r1
 8009162:	4649      	mov	r1, r9
 8009164:	eb43 0b01 	adc.w	fp, r3, r1
 8009168:	f04f 0200 	mov.w	r2, #0
 800916c:	f04f 0300 	mov.w	r3, #0
 8009170:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009174:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009178:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800917c:	4692      	mov	sl, r2
 800917e:	469b      	mov	fp, r3
 8009180:	4643      	mov	r3, r8
 8009182:	eb1a 0303 	adds.w	r3, sl, r3
 8009186:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800918a:	464b      	mov	r3, r9
 800918c:	eb4b 0303 	adc.w	r3, fp, r3
 8009190:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80091a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80091a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80091a8:	460b      	mov	r3, r1
 80091aa:	18db      	adds	r3, r3, r3
 80091ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80091ae:	4613      	mov	r3, r2
 80091b0:	eb42 0303 	adc.w	r3, r2, r3
 80091b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80091b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80091ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80091be:	f7f7 fcfd 	bl	8000bbc <__aeabi_uldivmod>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	4611      	mov	r1, r2
 80091c8:	4b3b      	ldr	r3, [pc, #236]	@ (80092b8 <UART_SetConfig+0x2d4>)
 80091ca:	fba3 2301 	umull	r2, r3, r3, r1
 80091ce:	095b      	lsrs	r3, r3, #5
 80091d0:	2264      	movs	r2, #100	@ 0x64
 80091d2:	fb02 f303 	mul.w	r3, r2, r3
 80091d6:	1acb      	subs	r3, r1, r3
 80091d8:	00db      	lsls	r3, r3, #3
 80091da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80091de:	4b36      	ldr	r3, [pc, #216]	@ (80092b8 <UART_SetConfig+0x2d4>)
 80091e0:	fba3 2302 	umull	r2, r3, r3, r2
 80091e4:	095b      	lsrs	r3, r3, #5
 80091e6:	005b      	lsls	r3, r3, #1
 80091e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80091ec:	441c      	add	r4, r3
 80091ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091f2:	2200      	movs	r2, #0
 80091f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80091fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009200:	4642      	mov	r2, r8
 8009202:	464b      	mov	r3, r9
 8009204:	1891      	adds	r1, r2, r2
 8009206:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009208:	415b      	adcs	r3, r3
 800920a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800920c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009210:	4641      	mov	r1, r8
 8009212:	1851      	adds	r1, r2, r1
 8009214:	6339      	str	r1, [r7, #48]	@ 0x30
 8009216:	4649      	mov	r1, r9
 8009218:	414b      	adcs	r3, r1
 800921a:	637b      	str	r3, [r7, #52]	@ 0x34
 800921c:	f04f 0200 	mov.w	r2, #0
 8009220:	f04f 0300 	mov.w	r3, #0
 8009224:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009228:	4659      	mov	r1, fp
 800922a:	00cb      	lsls	r3, r1, #3
 800922c:	4651      	mov	r1, sl
 800922e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009232:	4651      	mov	r1, sl
 8009234:	00ca      	lsls	r2, r1, #3
 8009236:	4610      	mov	r0, r2
 8009238:	4619      	mov	r1, r3
 800923a:	4603      	mov	r3, r0
 800923c:	4642      	mov	r2, r8
 800923e:	189b      	adds	r3, r3, r2
 8009240:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009244:	464b      	mov	r3, r9
 8009246:	460a      	mov	r2, r1
 8009248:	eb42 0303 	adc.w	r3, r2, r3
 800924c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800925c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009260:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009264:	460b      	mov	r3, r1
 8009266:	18db      	adds	r3, r3, r3
 8009268:	62bb      	str	r3, [r7, #40]	@ 0x28
 800926a:	4613      	mov	r3, r2
 800926c:	eb42 0303 	adc.w	r3, r2, r3
 8009270:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009272:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009276:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800927a:	f7f7 fc9f 	bl	8000bbc <__aeabi_uldivmod>
 800927e:	4602      	mov	r2, r0
 8009280:	460b      	mov	r3, r1
 8009282:	4b0d      	ldr	r3, [pc, #52]	@ (80092b8 <UART_SetConfig+0x2d4>)
 8009284:	fba3 1302 	umull	r1, r3, r3, r2
 8009288:	095b      	lsrs	r3, r3, #5
 800928a:	2164      	movs	r1, #100	@ 0x64
 800928c:	fb01 f303 	mul.w	r3, r1, r3
 8009290:	1ad3      	subs	r3, r2, r3
 8009292:	00db      	lsls	r3, r3, #3
 8009294:	3332      	adds	r3, #50	@ 0x32
 8009296:	4a08      	ldr	r2, [pc, #32]	@ (80092b8 <UART_SetConfig+0x2d4>)
 8009298:	fba2 2303 	umull	r2, r3, r2, r3
 800929c:	095b      	lsrs	r3, r3, #5
 800929e:	f003 0207 	and.w	r2, r3, #7
 80092a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4422      	add	r2, r4
 80092aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80092ac:	e106      	b.n	80094bc <UART_SetConfig+0x4d8>
 80092ae:	bf00      	nop
 80092b0:	40011000 	.word	0x40011000
 80092b4:	40011400 	.word	0x40011400
 80092b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092c0:	2200      	movs	r2, #0
 80092c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80092c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80092ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80092ce:	4642      	mov	r2, r8
 80092d0:	464b      	mov	r3, r9
 80092d2:	1891      	adds	r1, r2, r2
 80092d4:	6239      	str	r1, [r7, #32]
 80092d6:	415b      	adcs	r3, r3
 80092d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80092da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80092de:	4641      	mov	r1, r8
 80092e0:	1854      	adds	r4, r2, r1
 80092e2:	4649      	mov	r1, r9
 80092e4:	eb43 0501 	adc.w	r5, r3, r1
 80092e8:	f04f 0200 	mov.w	r2, #0
 80092ec:	f04f 0300 	mov.w	r3, #0
 80092f0:	00eb      	lsls	r3, r5, #3
 80092f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80092f6:	00e2      	lsls	r2, r4, #3
 80092f8:	4614      	mov	r4, r2
 80092fa:	461d      	mov	r5, r3
 80092fc:	4643      	mov	r3, r8
 80092fe:	18e3      	adds	r3, r4, r3
 8009300:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009304:	464b      	mov	r3, r9
 8009306:	eb45 0303 	adc.w	r3, r5, r3
 800930a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800930e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800931a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800931e:	f04f 0200 	mov.w	r2, #0
 8009322:	f04f 0300 	mov.w	r3, #0
 8009326:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800932a:	4629      	mov	r1, r5
 800932c:	008b      	lsls	r3, r1, #2
 800932e:	4621      	mov	r1, r4
 8009330:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009334:	4621      	mov	r1, r4
 8009336:	008a      	lsls	r2, r1, #2
 8009338:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800933c:	f7f7 fc3e 	bl	8000bbc <__aeabi_uldivmod>
 8009340:	4602      	mov	r2, r0
 8009342:	460b      	mov	r3, r1
 8009344:	4b60      	ldr	r3, [pc, #384]	@ (80094c8 <UART_SetConfig+0x4e4>)
 8009346:	fba3 2302 	umull	r2, r3, r3, r2
 800934a:	095b      	lsrs	r3, r3, #5
 800934c:	011c      	lsls	r4, r3, #4
 800934e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009352:	2200      	movs	r2, #0
 8009354:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009358:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800935c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009360:	4642      	mov	r2, r8
 8009362:	464b      	mov	r3, r9
 8009364:	1891      	adds	r1, r2, r2
 8009366:	61b9      	str	r1, [r7, #24]
 8009368:	415b      	adcs	r3, r3
 800936a:	61fb      	str	r3, [r7, #28]
 800936c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009370:	4641      	mov	r1, r8
 8009372:	1851      	adds	r1, r2, r1
 8009374:	6139      	str	r1, [r7, #16]
 8009376:	4649      	mov	r1, r9
 8009378:	414b      	adcs	r3, r1
 800937a:	617b      	str	r3, [r7, #20]
 800937c:	f04f 0200 	mov.w	r2, #0
 8009380:	f04f 0300 	mov.w	r3, #0
 8009384:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009388:	4659      	mov	r1, fp
 800938a:	00cb      	lsls	r3, r1, #3
 800938c:	4651      	mov	r1, sl
 800938e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009392:	4651      	mov	r1, sl
 8009394:	00ca      	lsls	r2, r1, #3
 8009396:	4610      	mov	r0, r2
 8009398:	4619      	mov	r1, r3
 800939a:	4603      	mov	r3, r0
 800939c:	4642      	mov	r2, r8
 800939e:	189b      	adds	r3, r3, r2
 80093a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80093a4:	464b      	mov	r3, r9
 80093a6:	460a      	mov	r2, r1
 80093a8:	eb42 0303 	adc.w	r3, r2, r3
 80093ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80093b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80093ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80093bc:	f04f 0200 	mov.w	r2, #0
 80093c0:	f04f 0300 	mov.w	r3, #0
 80093c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80093c8:	4649      	mov	r1, r9
 80093ca:	008b      	lsls	r3, r1, #2
 80093cc:	4641      	mov	r1, r8
 80093ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093d2:	4641      	mov	r1, r8
 80093d4:	008a      	lsls	r2, r1, #2
 80093d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80093da:	f7f7 fbef 	bl	8000bbc <__aeabi_uldivmod>
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	4611      	mov	r1, r2
 80093e4:	4b38      	ldr	r3, [pc, #224]	@ (80094c8 <UART_SetConfig+0x4e4>)
 80093e6:	fba3 2301 	umull	r2, r3, r3, r1
 80093ea:	095b      	lsrs	r3, r3, #5
 80093ec:	2264      	movs	r2, #100	@ 0x64
 80093ee:	fb02 f303 	mul.w	r3, r2, r3
 80093f2:	1acb      	subs	r3, r1, r3
 80093f4:	011b      	lsls	r3, r3, #4
 80093f6:	3332      	adds	r3, #50	@ 0x32
 80093f8:	4a33      	ldr	r2, [pc, #204]	@ (80094c8 <UART_SetConfig+0x4e4>)
 80093fa:	fba2 2303 	umull	r2, r3, r2, r3
 80093fe:	095b      	lsrs	r3, r3, #5
 8009400:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009404:	441c      	add	r4, r3
 8009406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800940a:	2200      	movs	r2, #0
 800940c:	673b      	str	r3, [r7, #112]	@ 0x70
 800940e:	677a      	str	r2, [r7, #116]	@ 0x74
 8009410:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009414:	4642      	mov	r2, r8
 8009416:	464b      	mov	r3, r9
 8009418:	1891      	adds	r1, r2, r2
 800941a:	60b9      	str	r1, [r7, #8]
 800941c:	415b      	adcs	r3, r3
 800941e:	60fb      	str	r3, [r7, #12]
 8009420:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009424:	4641      	mov	r1, r8
 8009426:	1851      	adds	r1, r2, r1
 8009428:	6039      	str	r1, [r7, #0]
 800942a:	4649      	mov	r1, r9
 800942c:	414b      	adcs	r3, r1
 800942e:	607b      	str	r3, [r7, #4]
 8009430:	f04f 0200 	mov.w	r2, #0
 8009434:	f04f 0300 	mov.w	r3, #0
 8009438:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800943c:	4659      	mov	r1, fp
 800943e:	00cb      	lsls	r3, r1, #3
 8009440:	4651      	mov	r1, sl
 8009442:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009446:	4651      	mov	r1, sl
 8009448:	00ca      	lsls	r2, r1, #3
 800944a:	4610      	mov	r0, r2
 800944c:	4619      	mov	r1, r3
 800944e:	4603      	mov	r3, r0
 8009450:	4642      	mov	r2, r8
 8009452:	189b      	adds	r3, r3, r2
 8009454:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009456:	464b      	mov	r3, r9
 8009458:	460a      	mov	r2, r1
 800945a:	eb42 0303 	adc.w	r3, r2, r3
 800945e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	2200      	movs	r2, #0
 8009468:	663b      	str	r3, [r7, #96]	@ 0x60
 800946a:	667a      	str	r2, [r7, #100]	@ 0x64
 800946c:	f04f 0200 	mov.w	r2, #0
 8009470:	f04f 0300 	mov.w	r3, #0
 8009474:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009478:	4649      	mov	r1, r9
 800947a:	008b      	lsls	r3, r1, #2
 800947c:	4641      	mov	r1, r8
 800947e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009482:	4641      	mov	r1, r8
 8009484:	008a      	lsls	r2, r1, #2
 8009486:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800948a:	f7f7 fb97 	bl	8000bbc <__aeabi_uldivmod>
 800948e:	4602      	mov	r2, r0
 8009490:	460b      	mov	r3, r1
 8009492:	4b0d      	ldr	r3, [pc, #52]	@ (80094c8 <UART_SetConfig+0x4e4>)
 8009494:	fba3 1302 	umull	r1, r3, r3, r2
 8009498:	095b      	lsrs	r3, r3, #5
 800949a:	2164      	movs	r1, #100	@ 0x64
 800949c:	fb01 f303 	mul.w	r3, r1, r3
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	011b      	lsls	r3, r3, #4
 80094a4:	3332      	adds	r3, #50	@ 0x32
 80094a6:	4a08      	ldr	r2, [pc, #32]	@ (80094c8 <UART_SetConfig+0x4e4>)
 80094a8:	fba2 2303 	umull	r2, r3, r2, r3
 80094ac:	095b      	lsrs	r3, r3, #5
 80094ae:	f003 020f 	and.w	r2, r3, #15
 80094b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4422      	add	r2, r4
 80094ba:	609a      	str	r2, [r3, #8]
}
 80094bc:	bf00      	nop
 80094be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80094c2:	46bd      	mov	sp, r7
 80094c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094c8:	51eb851f 	.word	0x51eb851f

080094cc <__NVIC_SetPriority>:
{
 80094cc:	b480      	push	{r7}
 80094ce:	b083      	sub	sp, #12
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	4603      	mov	r3, r0
 80094d4:	6039      	str	r1, [r7, #0]
 80094d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80094d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	db0a      	blt.n	80094f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	b2da      	uxtb	r2, r3
 80094e4:	490c      	ldr	r1, [pc, #48]	@ (8009518 <__NVIC_SetPriority+0x4c>)
 80094e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094ea:	0112      	lsls	r2, r2, #4
 80094ec:	b2d2      	uxtb	r2, r2
 80094ee:	440b      	add	r3, r1
 80094f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80094f4:	e00a      	b.n	800950c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	b2da      	uxtb	r2, r3
 80094fa:	4908      	ldr	r1, [pc, #32]	@ (800951c <__NVIC_SetPriority+0x50>)
 80094fc:	79fb      	ldrb	r3, [r7, #7]
 80094fe:	f003 030f 	and.w	r3, r3, #15
 8009502:	3b04      	subs	r3, #4
 8009504:	0112      	lsls	r2, r2, #4
 8009506:	b2d2      	uxtb	r2, r2
 8009508:	440b      	add	r3, r1
 800950a:	761a      	strb	r2, [r3, #24]
}
 800950c:	bf00      	nop
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr
 8009518:	e000e100 	.word	0xe000e100
 800951c:	e000ed00 	.word	0xe000ed00

08009520 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009520:	b580      	push	{r7, lr}
 8009522:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009524:	4b05      	ldr	r3, [pc, #20]	@ (800953c <SysTick_Handler+0x1c>)
 8009526:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009528:	f001 fd40 	bl	800afac <xTaskGetSchedulerState>
 800952c:	4603      	mov	r3, r0
 800952e:	2b01      	cmp	r3, #1
 8009530:	d001      	beq.n	8009536 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009532:	f002 fb39 	bl	800bba8 <xPortSysTickHandler>
  }
}
 8009536:	bf00      	nop
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	e000e010 	.word	0xe000e010

08009540 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009540:	b580      	push	{r7, lr}
 8009542:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009544:	2100      	movs	r1, #0
 8009546:	f06f 0004 	mvn.w	r0, #4
 800954a:	f7ff ffbf 	bl	80094cc <__NVIC_SetPriority>
#endif
}
 800954e:	bf00      	nop
 8009550:	bd80      	pop	{r7, pc}
	...

08009554 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009554:	b480      	push	{r7}
 8009556:	b083      	sub	sp, #12
 8009558:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800955a:	f3ef 8305 	mrs	r3, IPSR
 800955e:	603b      	str	r3, [r7, #0]
  return(result);
 8009560:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009562:	2b00      	cmp	r3, #0
 8009564:	d003      	beq.n	800956e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009566:	f06f 0305 	mvn.w	r3, #5
 800956a:	607b      	str	r3, [r7, #4]
 800956c:	e00c      	b.n	8009588 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800956e:	4b0a      	ldr	r3, [pc, #40]	@ (8009598 <osKernelInitialize+0x44>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d105      	bne.n	8009582 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009576:	4b08      	ldr	r3, [pc, #32]	@ (8009598 <osKernelInitialize+0x44>)
 8009578:	2201      	movs	r2, #1
 800957a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800957c:	2300      	movs	r3, #0
 800957e:	607b      	str	r3, [r7, #4]
 8009580:	e002      	b.n	8009588 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009582:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009586:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009588:	687b      	ldr	r3, [r7, #4]
}
 800958a:	4618      	mov	r0, r3
 800958c:	370c      	adds	r7, #12
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	20008678 	.word	0x20008678

0800959c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800959c:	b580      	push	{r7, lr}
 800959e:	b082      	sub	sp, #8
 80095a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095a2:	f3ef 8305 	mrs	r3, IPSR
 80095a6:	603b      	str	r3, [r7, #0]
  return(result);
 80095a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d003      	beq.n	80095b6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80095ae:	f06f 0305 	mvn.w	r3, #5
 80095b2:	607b      	str	r3, [r7, #4]
 80095b4:	e010      	b.n	80095d8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80095b6:	4b0b      	ldr	r3, [pc, #44]	@ (80095e4 <osKernelStart+0x48>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d109      	bne.n	80095d2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80095be:	f7ff ffbf 	bl	8009540 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80095c2:	4b08      	ldr	r3, [pc, #32]	@ (80095e4 <osKernelStart+0x48>)
 80095c4:	2202      	movs	r2, #2
 80095c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80095c8:	f001 f87a 	bl	800a6c0 <vTaskStartScheduler>
      stat = osOK;
 80095cc:	2300      	movs	r3, #0
 80095ce:	607b      	str	r3, [r7, #4]
 80095d0:	e002      	b.n	80095d8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80095d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80095d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80095d8:	687b      	ldr	r3, [r7, #4]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	20008678 	.word	0x20008678

080095e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b08e      	sub	sp, #56	@ 0x38
 80095ec:	af04      	add	r7, sp, #16
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80095f4:	2300      	movs	r3, #0
 80095f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095f8:	f3ef 8305 	mrs	r3, IPSR
 80095fc:	617b      	str	r3, [r7, #20]
  return(result);
 80095fe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009600:	2b00      	cmp	r3, #0
 8009602:	d17e      	bne.n	8009702 <osThreadNew+0x11a>
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d07b      	beq.n	8009702 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800960a:	2380      	movs	r3, #128	@ 0x80
 800960c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800960e:	2318      	movs	r3, #24
 8009610:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009612:	2300      	movs	r3, #0
 8009614:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009616:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800961a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d045      	beq.n	80096ae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d002      	beq.n	8009630 <osThreadNew+0x48>
        name = attr->name;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	699b      	ldr	r3, [r3, #24]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d002      	beq.n	800963e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d008      	beq.n	8009656 <osThreadNew+0x6e>
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	2b38      	cmp	r3, #56	@ 0x38
 8009648:	d805      	bhi.n	8009656 <osThreadNew+0x6e>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	f003 0301 	and.w	r3, r3, #1
 8009652:	2b00      	cmp	r3, #0
 8009654:	d001      	beq.n	800965a <osThreadNew+0x72>
        return (NULL);
 8009656:	2300      	movs	r3, #0
 8009658:	e054      	b.n	8009704 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d003      	beq.n	800966a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	695b      	ldr	r3, [r3, #20]
 8009666:	089b      	lsrs	r3, r3, #2
 8009668:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d00e      	beq.n	8009690 <osThreadNew+0xa8>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	2b5b      	cmp	r3, #91	@ 0x5b
 8009678:	d90a      	bls.n	8009690 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800967e:	2b00      	cmp	r3, #0
 8009680:	d006      	beq.n	8009690 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	695b      	ldr	r3, [r3, #20]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d002      	beq.n	8009690 <osThreadNew+0xa8>
        mem = 1;
 800968a:	2301      	movs	r3, #1
 800968c:	61bb      	str	r3, [r7, #24]
 800968e:	e010      	b.n	80096b2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d10c      	bne.n	80096b2 <osThreadNew+0xca>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d108      	bne.n	80096b2 <osThreadNew+0xca>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	691b      	ldr	r3, [r3, #16]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d104      	bne.n	80096b2 <osThreadNew+0xca>
          mem = 0;
 80096a8:	2300      	movs	r3, #0
 80096aa:	61bb      	str	r3, [r7, #24]
 80096ac:	e001      	b.n	80096b2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80096ae:	2300      	movs	r3, #0
 80096b0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d110      	bne.n	80096da <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80096c0:	9202      	str	r2, [sp, #8]
 80096c2:	9301      	str	r3, [sp, #4]
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	9300      	str	r3, [sp, #0]
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	6a3a      	ldr	r2, [r7, #32]
 80096cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80096ce:	68f8      	ldr	r0, [r7, #12]
 80096d0:	f000 fe1a 	bl	800a308 <xTaskCreateStatic>
 80096d4:	4603      	mov	r3, r0
 80096d6:	613b      	str	r3, [r7, #16]
 80096d8:	e013      	b.n	8009702 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80096da:	69bb      	ldr	r3, [r7, #24]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d110      	bne.n	8009702 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80096e0:	6a3b      	ldr	r3, [r7, #32]
 80096e2:	b29a      	uxth	r2, r3
 80096e4:	f107 0310 	add.w	r3, r7, #16
 80096e8:	9301      	str	r3, [sp, #4]
 80096ea:	69fb      	ldr	r3, [r7, #28]
 80096ec:	9300      	str	r3, [sp, #0]
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80096f2:	68f8      	ldr	r0, [r7, #12]
 80096f4:	f000 fe68 	bl	800a3c8 <xTaskCreate>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b01      	cmp	r3, #1
 80096fc:	d001      	beq.n	8009702 <osThreadNew+0x11a>
            hTask = NULL;
 80096fe:	2300      	movs	r3, #0
 8009700:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009702:	693b      	ldr	r3, [r7, #16]
}
 8009704:	4618      	mov	r0, r3
 8009706:	3728      	adds	r7, #40	@ 0x28
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009714:	f3ef 8305 	mrs	r3, IPSR
 8009718:	60bb      	str	r3, [r7, #8]
  return(result);
 800971a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800971c:	2b00      	cmp	r3, #0
 800971e:	d003      	beq.n	8009728 <osDelay+0x1c>
    stat = osErrorISR;
 8009720:	f06f 0305 	mvn.w	r3, #5
 8009724:	60fb      	str	r3, [r7, #12]
 8009726:	e007      	b.n	8009738 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009728:	2300      	movs	r3, #0
 800972a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d002      	beq.n	8009738 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 ff8e 	bl	800a654 <vTaskDelay>
    }
  }

  return (stat);
 8009738:	68fb      	ldr	r3, [r7, #12]
}
 800973a:	4618      	mov	r0, r3
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
	...

08009744 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	4a07      	ldr	r2, [pc, #28]	@ (8009770 <vApplicationGetIdleTaskMemory+0x2c>)
 8009754:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	4a06      	ldr	r2, [pc, #24]	@ (8009774 <vApplicationGetIdleTaskMemory+0x30>)
 800975a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2280      	movs	r2, #128	@ 0x80
 8009760:	601a      	str	r2, [r3, #0]
}
 8009762:	bf00      	nop
 8009764:	3714      	adds	r7, #20
 8009766:	46bd      	mov	sp, r7
 8009768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976c:	4770      	bx	lr
 800976e:	bf00      	nop
 8009770:	2000867c 	.word	0x2000867c
 8009774:	200086d8 	.word	0x200086d8

08009778 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009778:	b480      	push	{r7}
 800977a:	b085      	sub	sp, #20
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	4a07      	ldr	r2, [pc, #28]	@ (80097a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8009788:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	4a06      	ldr	r2, [pc, #24]	@ (80097a8 <vApplicationGetTimerTaskMemory+0x30>)
 800978e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009796:	601a      	str	r2, [r3, #0]
}
 8009798:	bf00      	nop
 800979a:	3714      	adds	r7, #20
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr
 80097a4:	200088d8 	.word	0x200088d8
 80097a8:	20008934 	.word	0x20008934

080097ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80097ac:	b480      	push	{r7}
 80097ae:	b083      	sub	sp, #12
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f103 0208 	add.w	r2, r3, #8
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f103 0208 	add.w	r2, r3, #8
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f103 0208 	add.w	r2, r3, #8
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2200      	movs	r2, #0
 80097de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80097fa:	bf00      	nop
 80097fc:	370c      	adds	r7, #12
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009806:	b480      	push	{r7}
 8009808:	b085      	sub	sp, #20
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
 800980e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	689a      	ldr	r2, [r3, #8]
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	683a      	ldr	r2, [r7, #0]
 800982a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	683a      	ldr	r2, [r7, #0]
 8009830:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	1c5a      	adds	r2, r3, #1
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	601a      	str	r2, [r3, #0]
}
 8009842:	bf00      	nop
 8009844:	3714      	adds	r7, #20
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr

0800984e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800984e:	b480      	push	{r7}
 8009850:	b085      	sub	sp, #20
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
 8009856:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009864:	d103      	bne.n	800986e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	60fb      	str	r3, [r7, #12]
 800986c:	e00c      	b.n	8009888 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	3308      	adds	r3, #8
 8009872:	60fb      	str	r3, [r7, #12]
 8009874:	e002      	b.n	800987c <vListInsert+0x2e>
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	60fb      	str	r3, [r7, #12]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68ba      	ldr	r2, [r7, #8]
 8009884:	429a      	cmp	r2, r3
 8009886:	d2f6      	bcs.n	8009876 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	685a      	ldr	r2, [r3, #4]
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	683a      	ldr	r2, [r7, #0]
 8009896:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	683a      	ldr	r2, [r7, #0]
 80098a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	1c5a      	adds	r2, r3, #1
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	601a      	str	r2, [r3, #0]
}
 80098b4:	bf00      	nop
 80098b6:	3714      	adds	r7, #20
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	691b      	ldr	r3, [r3, #16]
 80098cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	6892      	ldr	r2, [r2, #8]
 80098d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	689b      	ldr	r3, [r3, #8]
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	6852      	ldr	r2, [r2, #4]
 80098e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	687a      	ldr	r2, [r7, #4]
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d103      	bne.n	80098f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	689a      	ldr	r2, [r3, #8]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2200      	movs	r2, #0
 80098f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	1e5a      	subs	r2, r3, #1
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
}
 8009908:	4618      	mov	r0, r3
 800990a:	3714      	adds	r7, #20
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d10b      	bne.n	8009940 <xQueueGenericReset+0x2c>
	__asm volatile
 8009928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992c:	f383 8811 	msr	BASEPRI, r3
 8009930:	f3bf 8f6f 	isb	sy
 8009934:	f3bf 8f4f 	dsb	sy
 8009938:	60bb      	str	r3, [r7, #8]
}
 800993a:	bf00      	nop
 800993c:	bf00      	nop
 800993e:	e7fd      	b.n	800993c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009940:	f002 f8a2 	bl	800ba88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800994c:	68f9      	ldr	r1, [r7, #12]
 800994e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009950:	fb01 f303 	mul.w	r3, r1, r3
 8009954:	441a      	add	r2, r3
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2200      	movs	r2, #0
 800995e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009970:	3b01      	subs	r3, #1
 8009972:	68f9      	ldr	r1, [r7, #12]
 8009974:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009976:	fb01 f303 	mul.w	r3, r1, r3
 800997a:	441a      	add	r2, r3
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	22ff      	movs	r2, #255	@ 0xff
 8009984:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	22ff      	movs	r2, #255	@ 0xff
 800998c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d114      	bne.n	80099c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	691b      	ldr	r3, [r3, #16]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d01a      	beq.n	80099d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	3310      	adds	r3, #16
 80099a2:	4618      	mov	r0, r3
 80099a4:	f001 f91a 	bl	800abdc <xTaskRemoveFromEventList>
 80099a8:	4603      	mov	r3, r0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d012      	beq.n	80099d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80099ae:	4b0d      	ldr	r3, [pc, #52]	@ (80099e4 <xQueueGenericReset+0xd0>)
 80099b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	f3bf 8f6f 	isb	sy
 80099be:	e009      	b.n	80099d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	3310      	adds	r3, #16
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7ff fef1 	bl	80097ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	3324      	adds	r3, #36	@ 0x24
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7ff feec 	bl	80097ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80099d4:	f002 f88a 	bl	800baec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80099d8:	2301      	movs	r3, #1
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3710      	adds	r7, #16
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	bf00      	nop
 80099e4:	e000ed04 	.word	0xe000ed04

080099e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b08e      	sub	sp, #56	@ 0x38
 80099ec:	af02      	add	r7, sp, #8
 80099ee:	60f8      	str	r0, [r7, #12]
 80099f0:	60b9      	str	r1, [r7, #8]
 80099f2:	607a      	str	r2, [r7, #4]
 80099f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d10b      	bne.n	8009a14 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80099fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a00:	f383 8811 	msr	BASEPRI, r3
 8009a04:	f3bf 8f6f 	isb	sy
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009a0e:	bf00      	nop
 8009a10:	bf00      	nop
 8009a12:	e7fd      	b.n	8009a10 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d10b      	bne.n	8009a32 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1e:	f383 8811 	msr	BASEPRI, r3
 8009a22:	f3bf 8f6f 	isb	sy
 8009a26:	f3bf 8f4f 	dsb	sy
 8009a2a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009a2c:	bf00      	nop
 8009a2e:	bf00      	nop
 8009a30:	e7fd      	b.n	8009a2e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d002      	beq.n	8009a3e <xQueueGenericCreateStatic+0x56>
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d001      	beq.n	8009a42 <xQueueGenericCreateStatic+0x5a>
 8009a3e:	2301      	movs	r3, #1
 8009a40:	e000      	b.n	8009a44 <xQueueGenericCreateStatic+0x5c>
 8009a42:	2300      	movs	r3, #0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d10b      	bne.n	8009a60 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a4c:	f383 8811 	msr	BASEPRI, r3
 8009a50:	f3bf 8f6f 	isb	sy
 8009a54:	f3bf 8f4f 	dsb	sy
 8009a58:	623b      	str	r3, [r7, #32]
}
 8009a5a:	bf00      	nop
 8009a5c:	bf00      	nop
 8009a5e:	e7fd      	b.n	8009a5c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d102      	bne.n	8009a6c <xQueueGenericCreateStatic+0x84>
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d101      	bne.n	8009a70 <xQueueGenericCreateStatic+0x88>
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	e000      	b.n	8009a72 <xQueueGenericCreateStatic+0x8a>
 8009a70:	2300      	movs	r3, #0
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d10b      	bne.n	8009a8e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a7a:	f383 8811 	msr	BASEPRI, r3
 8009a7e:	f3bf 8f6f 	isb	sy
 8009a82:	f3bf 8f4f 	dsb	sy
 8009a86:	61fb      	str	r3, [r7, #28]
}
 8009a88:	bf00      	nop
 8009a8a:	bf00      	nop
 8009a8c:	e7fd      	b.n	8009a8a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009a8e:	2350      	movs	r3, #80	@ 0x50
 8009a90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	2b50      	cmp	r3, #80	@ 0x50
 8009a96:	d00b      	beq.n	8009ab0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a9c:	f383 8811 	msr	BASEPRI, r3
 8009aa0:	f3bf 8f6f 	isb	sy
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	61bb      	str	r3, [r7, #24]
}
 8009aaa:	bf00      	nop
 8009aac:	bf00      	nop
 8009aae:	e7fd      	b.n	8009aac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009ab0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d00d      	beq.n	8009ad8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ac4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009aca:	9300      	str	r3, [sp, #0]
 8009acc:	4613      	mov	r3, r2
 8009ace:	687a      	ldr	r2, [r7, #4]
 8009ad0:	68b9      	ldr	r1, [r7, #8]
 8009ad2:	68f8      	ldr	r0, [r7, #12]
 8009ad4:	f000 f805 	bl	8009ae2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3730      	adds	r7, #48	@ 0x30
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b084      	sub	sp, #16
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	60f8      	str	r0, [r7, #12]
 8009aea:	60b9      	str	r1, [r7, #8]
 8009aec:	607a      	str	r2, [r7, #4]
 8009aee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d103      	bne.n	8009afe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	69ba      	ldr	r2, [r7, #24]
 8009afa:	601a      	str	r2, [r3, #0]
 8009afc:	e002      	b.n	8009b04 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009afe:	69bb      	ldr	r3, [r7, #24]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b10:	2101      	movs	r1, #1
 8009b12:	69b8      	ldr	r0, [r7, #24]
 8009b14:	f7ff fefe 	bl	8009914 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009b18:	69bb      	ldr	r3, [r7, #24]
 8009b1a:	78fa      	ldrb	r2, [r7, #3]
 8009b1c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009b20:	bf00      	nop
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b08e      	sub	sp, #56	@ 0x38
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	607a      	str	r2, [r7, #4]
 8009b34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009b36:	2300      	movs	r3, #0
 8009b38:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d10b      	bne.n	8009b5c <xQueueGenericSend+0x34>
	__asm volatile
 8009b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b48:	f383 8811 	msr	BASEPRI, r3
 8009b4c:	f3bf 8f6f 	isb	sy
 8009b50:	f3bf 8f4f 	dsb	sy
 8009b54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009b56:	bf00      	nop
 8009b58:	bf00      	nop
 8009b5a:	e7fd      	b.n	8009b58 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d103      	bne.n	8009b6a <xQueueGenericSend+0x42>
 8009b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d101      	bne.n	8009b6e <xQueueGenericSend+0x46>
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	e000      	b.n	8009b70 <xQueueGenericSend+0x48>
 8009b6e:	2300      	movs	r3, #0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d10b      	bne.n	8009b8c <xQueueGenericSend+0x64>
	__asm volatile
 8009b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b78:	f383 8811 	msr	BASEPRI, r3
 8009b7c:	f3bf 8f6f 	isb	sy
 8009b80:	f3bf 8f4f 	dsb	sy
 8009b84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009b86:	bf00      	nop
 8009b88:	bf00      	nop
 8009b8a:	e7fd      	b.n	8009b88 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	2b02      	cmp	r3, #2
 8009b90:	d103      	bne.n	8009b9a <xQueueGenericSend+0x72>
 8009b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	d101      	bne.n	8009b9e <xQueueGenericSend+0x76>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e000      	b.n	8009ba0 <xQueueGenericSend+0x78>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10b      	bne.n	8009bbc <xQueueGenericSend+0x94>
	__asm volatile
 8009ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba8:	f383 8811 	msr	BASEPRI, r3
 8009bac:	f3bf 8f6f 	isb	sy
 8009bb0:	f3bf 8f4f 	dsb	sy
 8009bb4:	623b      	str	r3, [r7, #32]
}
 8009bb6:	bf00      	nop
 8009bb8:	bf00      	nop
 8009bba:	e7fd      	b.n	8009bb8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009bbc:	f001 f9f6 	bl	800afac <xTaskGetSchedulerState>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d102      	bne.n	8009bcc <xQueueGenericSend+0xa4>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d101      	bne.n	8009bd0 <xQueueGenericSend+0xa8>
 8009bcc:	2301      	movs	r3, #1
 8009bce:	e000      	b.n	8009bd2 <xQueueGenericSend+0xaa>
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d10b      	bne.n	8009bee <xQueueGenericSend+0xc6>
	__asm volatile
 8009bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
 8009be6:	61fb      	str	r3, [r7, #28]
}
 8009be8:	bf00      	nop
 8009bea:	bf00      	nop
 8009bec:	e7fd      	b.n	8009bea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009bee:	f001 ff4b 	bl	800ba88 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d302      	bcc.n	8009c04 <xQueueGenericSend+0xdc>
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	2b02      	cmp	r3, #2
 8009c02:	d129      	bne.n	8009c58 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009c04:	683a      	ldr	r2, [r7, #0]
 8009c06:	68b9      	ldr	r1, [r7, #8]
 8009c08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009c0a:	f000 fa0f 	bl	800a02c <prvCopyDataToQueue>
 8009c0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d010      	beq.n	8009c3a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1a:	3324      	adds	r3, #36	@ 0x24
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f000 ffdd 	bl	800abdc <xTaskRemoveFromEventList>
 8009c22:	4603      	mov	r3, r0
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d013      	beq.n	8009c50 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009c28:	4b3f      	ldr	r3, [pc, #252]	@ (8009d28 <xQueueGenericSend+0x200>)
 8009c2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c2e:	601a      	str	r2, [r3, #0]
 8009c30:	f3bf 8f4f 	dsb	sy
 8009c34:	f3bf 8f6f 	isb	sy
 8009c38:	e00a      	b.n	8009c50 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d007      	beq.n	8009c50 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009c40:	4b39      	ldr	r3, [pc, #228]	@ (8009d28 <xQueueGenericSend+0x200>)
 8009c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c46:	601a      	str	r2, [r3, #0]
 8009c48:	f3bf 8f4f 	dsb	sy
 8009c4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009c50:	f001 ff4c 	bl	800baec <vPortExitCritical>
				return pdPASS;
 8009c54:	2301      	movs	r3, #1
 8009c56:	e063      	b.n	8009d20 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d103      	bne.n	8009c66 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009c5e:	f001 ff45 	bl	800baec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009c62:	2300      	movs	r3, #0
 8009c64:	e05c      	b.n	8009d20 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d106      	bne.n	8009c7a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c6c:	f107 0314 	add.w	r3, r7, #20
 8009c70:	4618      	mov	r0, r3
 8009c72:	f001 f83f 	bl	800acf4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c76:	2301      	movs	r3, #1
 8009c78:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c7a:	f001 ff37 	bl	800baec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c7e:	f000 fd87 	bl	800a790 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c82:	f001 ff01 	bl	800ba88 <vPortEnterCritical>
 8009c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c8c:	b25b      	sxtb	r3, r3
 8009c8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c92:	d103      	bne.n	8009c9c <xQueueGenericSend+0x174>
 8009c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c96:	2200      	movs	r2, #0
 8009c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ca2:	b25b      	sxtb	r3, r3
 8009ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ca8:	d103      	bne.n	8009cb2 <xQueueGenericSend+0x18a>
 8009caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cac:	2200      	movs	r2, #0
 8009cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009cb2:	f001 ff1b 	bl	800baec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009cb6:	1d3a      	adds	r2, r7, #4
 8009cb8:	f107 0314 	add.w	r3, r7, #20
 8009cbc:	4611      	mov	r1, r2
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f001 f82e 	bl	800ad20 <xTaskCheckForTimeOut>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d124      	bne.n	8009d14 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009cca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ccc:	f000 faa6 	bl	800a21c <prvIsQueueFull>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d018      	beq.n	8009d08 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd8:	3310      	adds	r3, #16
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	4611      	mov	r1, r2
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f000 ff2a 	bl	800ab38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009ce4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ce6:	f000 fa31 	bl	800a14c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009cea:	f000 fd5f 	bl	800a7ac <xTaskResumeAll>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	f47f af7c 	bne.w	8009bee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8009d28 <xQueueGenericSend+0x200>)
 8009cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cfc:	601a      	str	r2, [r3, #0]
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	f3bf 8f6f 	isb	sy
 8009d06:	e772      	b.n	8009bee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d0a:	f000 fa1f 	bl	800a14c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d0e:	f000 fd4d 	bl	800a7ac <xTaskResumeAll>
 8009d12:	e76c      	b.n	8009bee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009d14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009d16:	f000 fa19 	bl	800a14c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d1a:	f000 fd47 	bl	800a7ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009d1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3738      	adds	r7, #56	@ 0x38
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}
 8009d28:	e000ed04 	.word	0xe000ed04

08009d2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b090      	sub	sp, #64	@ 0x40
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	60b9      	str	r1, [r7, #8]
 8009d36:	607a      	str	r2, [r7, #4]
 8009d38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d10b      	bne.n	8009d5c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d48:	f383 8811 	msr	BASEPRI, r3
 8009d4c:	f3bf 8f6f 	isb	sy
 8009d50:	f3bf 8f4f 	dsb	sy
 8009d54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009d56:	bf00      	nop
 8009d58:	bf00      	nop
 8009d5a:	e7fd      	b.n	8009d58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d103      	bne.n	8009d6a <xQueueGenericSendFromISR+0x3e>
 8009d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d101      	bne.n	8009d6e <xQueueGenericSendFromISR+0x42>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e000      	b.n	8009d70 <xQueueGenericSendFromISR+0x44>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d10b      	bne.n	8009d8c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d78:	f383 8811 	msr	BASEPRI, r3
 8009d7c:	f3bf 8f6f 	isb	sy
 8009d80:	f3bf 8f4f 	dsb	sy
 8009d84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009d86:	bf00      	nop
 8009d88:	bf00      	nop
 8009d8a:	e7fd      	b.n	8009d88 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d103      	bne.n	8009d9a <xQueueGenericSendFromISR+0x6e>
 8009d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d96:	2b01      	cmp	r3, #1
 8009d98:	d101      	bne.n	8009d9e <xQueueGenericSendFromISR+0x72>
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	e000      	b.n	8009da0 <xQueueGenericSendFromISR+0x74>
 8009d9e:	2300      	movs	r3, #0
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d10b      	bne.n	8009dbc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da8:	f383 8811 	msr	BASEPRI, r3
 8009dac:	f3bf 8f6f 	isb	sy
 8009db0:	f3bf 8f4f 	dsb	sy
 8009db4:	623b      	str	r3, [r7, #32]
}
 8009db6:	bf00      	nop
 8009db8:	bf00      	nop
 8009dba:	e7fd      	b.n	8009db8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009dbc:	f001 ff44 	bl	800bc48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009dc0:	f3ef 8211 	mrs	r2, BASEPRI
 8009dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	61fa      	str	r2, [r7, #28]
 8009dd6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009dd8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009dda:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d302      	bcc.n	8009dee <xQueueGenericSendFromISR+0xc2>
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	2b02      	cmp	r3, #2
 8009dec:	d12f      	bne.n	8009e4e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009df4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009dfe:	683a      	ldr	r2, [r7, #0]
 8009e00:	68b9      	ldr	r1, [r7, #8]
 8009e02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009e04:	f000 f912 	bl	800a02c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009e08:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e10:	d112      	bne.n	8009e38 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d016      	beq.n	8009e48 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e1c:	3324      	adds	r3, #36	@ 0x24
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f000 fedc 	bl	800abdc <xTaskRemoveFromEventList>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d00e      	beq.n	8009e48 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d00b      	beq.n	8009e48 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2201      	movs	r2, #1
 8009e34:	601a      	str	r2, [r3, #0]
 8009e36:	e007      	b.n	8009e48 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009e38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	b25a      	sxtb	r2, r3
 8009e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009e4c:	e001      	b.n	8009e52 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e54:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009e5c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3740      	adds	r7, #64	@ 0x40
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b08c      	sub	sp, #48	@ 0x30
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	60f8      	str	r0, [r7, #12]
 8009e70:	60b9      	str	r1, [r7, #8]
 8009e72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009e74:	2300      	movs	r3, #0
 8009e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d10b      	bne.n	8009e9a <xQueueReceive+0x32>
	__asm volatile
 8009e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e86:	f383 8811 	msr	BASEPRI, r3
 8009e8a:	f3bf 8f6f 	isb	sy
 8009e8e:	f3bf 8f4f 	dsb	sy
 8009e92:	623b      	str	r3, [r7, #32]
}
 8009e94:	bf00      	nop
 8009e96:	bf00      	nop
 8009e98:	e7fd      	b.n	8009e96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d103      	bne.n	8009ea8 <xQueueReceive+0x40>
 8009ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d101      	bne.n	8009eac <xQueueReceive+0x44>
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e000      	b.n	8009eae <xQueueReceive+0x46>
 8009eac:	2300      	movs	r3, #0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d10b      	bne.n	8009eca <xQueueReceive+0x62>
	__asm volatile
 8009eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eb6:	f383 8811 	msr	BASEPRI, r3
 8009eba:	f3bf 8f6f 	isb	sy
 8009ebe:	f3bf 8f4f 	dsb	sy
 8009ec2:	61fb      	str	r3, [r7, #28]
}
 8009ec4:	bf00      	nop
 8009ec6:	bf00      	nop
 8009ec8:	e7fd      	b.n	8009ec6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009eca:	f001 f86f 	bl	800afac <xTaskGetSchedulerState>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d102      	bne.n	8009eda <xQueueReceive+0x72>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d101      	bne.n	8009ede <xQueueReceive+0x76>
 8009eda:	2301      	movs	r3, #1
 8009edc:	e000      	b.n	8009ee0 <xQueueReceive+0x78>
 8009ede:	2300      	movs	r3, #0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d10b      	bne.n	8009efc <xQueueReceive+0x94>
	__asm volatile
 8009ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee8:	f383 8811 	msr	BASEPRI, r3
 8009eec:	f3bf 8f6f 	isb	sy
 8009ef0:	f3bf 8f4f 	dsb	sy
 8009ef4:	61bb      	str	r3, [r7, #24]
}
 8009ef6:	bf00      	nop
 8009ef8:	bf00      	nop
 8009efa:	e7fd      	b.n	8009ef8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009efc:	f001 fdc4 	bl	800ba88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f04:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d01f      	beq.n	8009f4c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009f0c:	68b9      	ldr	r1, [r7, #8]
 8009f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f10:	f000 f8f6 	bl	800a100 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f16:	1e5a      	subs	r2, r3, #1
 8009f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f1a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f1e:	691b      	ldr	r3, [r3, #16]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d00f      	beq.n	8009f44 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f26:	3310      	adds	r3, #16
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f000 fe57 	bl	800abdc <xTaskRemoveFromEventList>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d007      	beq.n	8009f44 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009f34:	4b3c      	ldr	r3, [pc, #240]	@ (800a028 <xQueueReceive+0x1c0>)
 8009f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f3a:	601a      	str	r2, [r3, #0]
 8009f3c:	f3bf 8f4f 	dsb	sy
 8009f40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009f44:	f001 fdd2 	bl	800baec <vPortExitCritical>
				return pdPASS;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	e069      	b.n	800a020 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d103      	bne.n	8009f5a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009f52:	f001 fdcb 	bl	800baec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009f56:	2300      	movs	r3, #0
 8009f58:	e062      	b.n	800a020 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d106      	bne.n	8009f6e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009f60:	f107 0310 	add.w	r3, r7, #16
 8009f64:	4618      	mov	r0, r3
 8009f66:	f000 fec5 	bl	800acf4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009f6e:	f001 fdbd 	bl	800baec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009f72:	f000 fc0d 	bl	800a790 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009f76:	f001 fd87 	bl	800ba88 <vPortEnterCritical>
 8009f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f80:	b25b      	sxtb	r3, r3
 8009f82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f86:	d103      	bne.n	8009f90 <xQueueReceive+0x128>
 8009f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f96:	b25b      	sxtb	r3, r3
 8009f98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f9c:	d103      	bne.n	8009fa6 <xQueueReceive+0x13e>
 8009f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009fa6:	f001 fda1 	bl	800baec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009faa:	1d3a      	adds	r2, r7, #4
 8009fac:	f107 0310 	add.w	r3, r7, #16
 8009fb0:	4611      	mov	r1, r2
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f000 feb4 	bl	800ad20 <xTaskCheckForTimeOut>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d123      	bne.n	800a006 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009fbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fc0:	f000 f916 	bl	800a1f0 <prvIsQueueEmpty>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d017      	beq.n	8009ffa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fcc:	3324      	adds	r3, #36	@ 0x24
 8009fce:	687a      	ldr	r2, [r7, #4]
 8009fd0:	4611      	mov	r1, r2
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f000 fdb0 	bl	800ab38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009fd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fda:	f000 f8b7 	bl	800a14c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009fde:	f000 fbe5 	bl	800a7ac <xTaskResumeAll>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d189      	bne.n	8009efc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009fe8:	4b0f      	ldr	r3, [pc, #60]	@ (800a028 <xQueueReceive+0x1c0>)
 8009fea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fee:	601a      	str	r2, [r3, #0]
 8009ff0:	f3bf 8f4f 	dsb	sy
 8009ff4:	f3bf 8f6f 	isb	sy
 8009ff8:	e780      	b.n	8009efc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009ffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ffc:	f000 f8a6 	bl	800a14c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a000:	f000 fbd4 	bl	800a7ac <xTaskResumeAll>
 800a004:	e77a      	b.n	8009efc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a008:	f000 f8a0 	bl	800a14c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a00c:	f000 fbce 	bl	800a7ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a010:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a012:	f000 f8ed 	bl	800a1f0 <prvIsQueueEmpty>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f43f af6f 	beq.w	8009efc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a01e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a020:	4618      	mov	r0, r3
 800a022:	3730      	adds	r7, #48	@ 0x30
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	e000ed04 	.word	0xe000ed04

0800a02c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b086      	sub	sp, #24
 800a030:	af00      	add	r7, sp, #0
 800a032:	60f8      	str	r0, [r7, #12]
 800a034:	60b9      	str	r1, [r7, #8]
 800a036:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a038:	2300      	movs	r3, #0
 800a03a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a040:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a046:	2b00      	cmp	r3, #0
 800a048:	d10d      	bne.n	800a066 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d14d      	bne.n	800a0ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	689b      	ldr	r3, [r3, #8]
 800a056:	4618      	mov	r0, r3
 800a058:	f000 ffc6 	bl	800afe8 <xTaskPriorityDisinherit>
 800a05c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2200      	movs	r2, #0
 800a062:	609a      	str	r2, [r3, #8]
 800a064:	e043      	b.n	800a0ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d119      	bne.n	800a0a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	6858      	ldr	r0, [r3, #4]
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a074:	461a      	mov	r2, r3
 800a076:	68b9      	ldr	r1, [r7, #8]
 800a078:	f012 f819 	bl	801c0ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	685a      	ldr	r2, [r3, #4]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a084:	441a      	add	r2, r3
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	685a      	ldr	r2, [r3, #4]
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	429a      	cmp	r2, r3
 800a094:	d32b      	bcc.n	800a0ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	605a      	str	r2, [r3, #4]
 800a09e:	e026      	b.n	800a0ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	68d8      	ldr	r0, [r3, #12]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	68b9      	ldr	r1, [r7, #8]
 800a0ac:	f011 ffff 	bl	801c0ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	68da      	ldr	r2, [r3, #12]
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0b8:	425b      	negs	r3, r3
 800a0ba:	441a      	add	r2, r3
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	68da      	ldr	r2, [r3, #12]
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d207      	bcs.n	800a0dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	689a      	ldr	r2, [r3, #8]
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0d4:	425b      	negs	r3, r3
 800a0d6:	441a      	add	r2, r3
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2b02      	cmp	r3, #2
 800a0e0:	d105      	bne.n	800a0ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d002      	beq.n	800a0ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	1c5a      	adds	r2, r3, #1
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a0f6:	697b      	ldr	r3, [r7, #20]
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3718      	adds	r7, #24
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}

0800a100 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b082      	sub	sp, #8
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
 800a108:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d018      	beq.n	800a144 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	68da      	ldr	r2, [r3, #12]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a11a:	441a      	add	r2, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	68da      	ldr	r2, [r3, #12]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d303      	bcc.n	800a134 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681a      	ldr	r2, [r3, #0]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	68d9      	ldr	r1, [r3, #12]
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a13c:	461a      	mov	r2, r3
 800a13e:	6838      	ldr	r0, [r7, #0]
 800a140:	f011 ffb5 	bl	801c0ae <memcpy>
	}
}
 800a144:	bf00      	nop
 800a146:	3708      	adds	r7, #8
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b084      	sub	sp, #16
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a154:	f001 fc98 	bl	800ba88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a15e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a160:	e011      	b.n	800a186 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a166:	2b00      	cmp	r3, #0
 800a168:	d012      	beq.n	800a190 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	3324      	adds	r3, #36	@ 0x24
 800a16e:	4618      	mov	r0, r3
 800a170:	f000 fd34 	bl	800abdc <xTaskRemoveFromEventList>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d001      	beq.n	800a17e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a17a:	f000 fe35 	bl	800ade8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a17e:	7bfb      	ldrb	r3, [r7, #15]
 800a180:	3b01      	subs	r3, #1
 800a182:	b2db      	uxtb	r3, r3
 800a184:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	dce9      	bgt.n	800a162 <prvUnlockQueue+0x16>
 800a18e:	e000      	b.n	800a192 <prvUnlockQueue+0x46>
					break;
 800a190:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	22ff      	movs	r2, #255	@ 0xff
 800a196:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a19a:	f001 fca7 	bl	800baec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a19e:	f001 fc73 	bl	800ba88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a1a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a1aa:	e011      	b.n	800a1d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d012      	beq.n	800a1da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	3310      	adds	r3, #16
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	f000 fd0f 	bl	800abdc <xTaskRemoveFromEventList>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d001      	beq.n	800a1c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a1c4:	f000 fe10 	bl	800ade8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a1c8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a1d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	dce9      	bgt.n	800a1ac <prvUnlockQueue+0x60>
 800a1d8:	e000      	b.n	800a1dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a1da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	22ff      	movs	r2, #255	@ 0xff
 800a1e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a1e4:	f001 fc82 	bl	800baec <vPortExitCritical>
}
 800a1e8:	bf00      	nop
 800a1ea:	3710      	adds	r7, #16
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a1f8:	f001 fc46 	bl	800ba88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a200:	2b00      	cmp	r3, #0
 800a202:	d102      	bne.n	800a20a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a204:	2301      	movs	r3, #1
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	e001      	b.n	800a20e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a20a:	2300      	movs	r3, #0
 800a20c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a20e:	f001 fc6d 	bl	800baec <vPortExitCritical>

	return xReturn;
 800a212:	68fb      	ldr	r3, [r7, #12]
}
 800a214:	4618      	mov	r0, r3
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a224:	f001 fc30 	bl	800ba88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a230:	429a      	cmp	r2, r3
 800a232:	d102      	bne.n	800a23a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a234:	2301      	movs	r3, #1
 800a236:	60fb      	str	r3, [r7, #12]
 800a238:	e001      	b.n	800a23e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a23a:	2300      	movs	r3, #0
 800a23c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a23e:	f001 fc55 	bl	800baec <vPortExitCritical>

	return xReturn;
 800a242:	68fb      	ldr	r3, [r7, #12]
}
 800a244:	4618      	mov	r0, r3
 800a246:	3710      	adds	r7, #16
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}

0800a24c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a24c:	b480      	push	{r7}
 800a24e:	b085      	sub	sp, #20
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a256:	2300      	movs	r3, #0
 800a258:	60fb      	str	r3, [r7, #12]
 800a25a:	e014      	b.n	800a286 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a25c:	4a0f      	ldr	r2, [pc, #60]	@ (800a29c <vQueueAddToRegistry+0x50>)
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10b      	bne.n	800a280 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a268:	490c      	ldr	r1, [pc, #48]	@ (800a29c <vQueueAddToRegistry+0x50>)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	683a      	ldr	r2, [r7, #0]
 800a26e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a272:	4a0a      	ldr	r2, [pc, #40]	@ (800a29c <vQueueAddToRegistry+0x50>)
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	00db      	lsls	r3, r3, #3
 800a278:	4413      	add	r3, r2
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a27e:	e006      	b.n	800a28e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	3301      	adds	r3, #1
 800a284:	60fb      	str	r3, [r7, #12]
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2b07      	cmp	r3, #7
 800a28a:	d9e7      	bls.n	800a25c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a28c:	bf00      	nop
 800a28e:	bf00      	nop
 800a290:	3714      	adds	r7, #20
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr
 800a29a:	bf00      	nop
 800a29c:	20008d34 	.word	0x20008d34

0800a2a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b086      	sub	sp, #24
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a2b0:	f001 fbea 	bl	800ba88 <vPortEnterCritical>
 800a2b4:	697b      	ldr	r3, [r7, #20]
 800a2b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a2ba:	b25b      	sxtb	r3, r3
 800a2bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2c0:	d103      	bne.n	800a2ca <vQueueWaitForMessageRestricted+0x2a>
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a2d0:	b25b      	sxtb	r3, r3
 800a2d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2d6:	d103      	bne.n	800a2e0 <vQueueWaitForMessageRestricted+0x40>
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a2e0:	f001 fc04 	bl	800baec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d106      	bne.n	800a2fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a2ec:	697b      	ldr	r3, [r7, #20]
 800a2ee:	3324      	adds	r3, #36	@ 0x24
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	68b9      	ldr	r1, [r7, #8]
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	f000 fc45 	bl	800ab84 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a2fa:	6978      	ldr	r0, [r7, #20]
 800a2fc:	f7ff ff26 	bl	800a14c <prvUnlockQueue>
	}
 800a300:	bf00      	nop
 800a302:	3718      	adds	r7, #24
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b08e      	sub	sp, #56	@ 0x38
 800a30c:	af04      	add	r7, sp, #16
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	607a      	str	r2, [r7, #4]
 800a314:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d10b      	bne.n	800a334 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a320:	f383 8811 	msr	BASEPRI, r3
 800a324:	f3bf 8f6f 	isb	sy
 800a328:	f3bf 8f4f 	dsb	sy
 800a32c:	623b      	str	r3, [r7, #32]
}
 800a32e:	bf00      	nop
 800a330:	bf00      	nop
 800a332:	e7fd      	b.n	800a330 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10b      	bne.n	800a352 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a33a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33e:	f383 8811 	msr	BASEPRI, r3
 800a342:	f3bf 8f6f 	isb	sy
 800a346:	f3bf 8f4f 	dsb	sy
 800a34a:	61fb      	str	r3, [r7, #28]
}
 800a34c:	bf00      	nop
 800a34e:	bf00      	nop
 800a350:	e7fd      	b.n	800a34e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a352:	235c      	movs	r3, #92	@ 0x5c
 800a354:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	2b5c      	cmp	r3, #92	@ 0x5c
 800a35a:	d00b      	beq.n	800a374 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a35c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a360:	f383 8811 	msr	BASEPRI, r3
 800a364:	f3bf 8f6f 	isb	sy
 800a368:	f3bf 8f4f 	dsb	sy
 800a36c:	61bb      	str	r3, [r7, #24]
}
 800a36e:	bf00      	nop
 800a370:	bf00      	nop
 800a372:	e7fd      	b.n	800a370 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a374:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d01e      	beq.n	800a3ba <xTaskCreateStatic+0xb2>
 800a37c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d01b      	beq.n	800a3ba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a384:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a388:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a38a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38e:	2202      	movs	r2, #2
 800a390:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a394:	2300      	movs	r3, #0
 800a396:	9303      	str	r3, [sp, #12]
 800a398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39a:	9302      	str	r3, [sp, #8]
 800a39c:	f107 0314 	add.w	r3, r7, #20
 800a3a0:	9301      	str	r3, [sp, #4]
 800a3a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a4:	9300      	str	r3, [sp, #0]
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	68b9      	ldr	r1, [r7, #8]
 800a3ac:	68f8      	ldr	r0, [r7, #12]
 800a3ae:	f000 f850 	bl	800a452 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a3b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a3b4:	f000 f8de 	bl	800a574 <prvAddNewTaskToReadyList>
 800a3b8:	e001      	b.n	800a3be <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a3be:	697b      	ldr	r3, [r7, #20]
	}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3728      	adds	r7, #40	@ 0x28
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b08c      	sub	sp, #48	@ 0x30
 800a3cc:	af04      	add	r7, sp, #16
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	603b      	str	r3, [r7, #0]
 800a3d4:	4613      	mov	r3, r2
 800a3d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a3d8:	88fb      	ldrh	r3, [r7, #6]
 800a3da:	009b      	lsls	r3, r3, #2
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f001 fc75 	bl	800bccc <pvPortMalloc>
 800a3e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d00e      	beq.n	800a408 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a3ea:	205c      	movs	r0, #92	@ 0x5c
 800a3ec:	f001 fc6e 	bl	800bccc <pvPortMalloc>
 800a3f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a3f2:	69fb      	ldr	r3, [r7, #28]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d003      	beq.n	800a400 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	697a      	ldr	r2, [r7, #20]
 800a3fc:	631a      	str	r2, [r3, #48]	@ 0x30
 800a3fe:	e005      	b.n	800a40c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a400:	6978      	ldr	r0, [r7, #20]
 800a402:	f001 fd31 	bl	800be68 <vPortFree>
 800a406:	e001      	b.n	800a40c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a408:	2300      	movs	r3, #0
 800a40a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a40c:	69fb      	ldr	r3, [r7, #28]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d017      	beq.n	800a442 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a412:	69fb      	ldr	r3, [r7, #28]
 800a414:	2200      	movs	r2, #0
 800a416:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a41a:	88fa      	ldrh	r2, [r7, #6]
 800a41c:	2300      	movs	r3, #0
 800a41e:	9303      	str	r3, [sp, #12]
 800a420:	69fb      	ldr	r3, [r7, #28]
 800a422:	9302      	str	r3, [sp, #8]
 800a424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a426:	9301      	str	r3, [sp, #4]
 800a428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a42a:	9300      	str	r3, [sp, #0]
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	68b9      	ldr	r1, [r7, #8]
 800a430:	68f8      	ldr	r0, [r7, #12]
 800a432:	f000 f80e 	bl	800a452 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a436:	69f8      	ldr	r0, [r7, #28]
 800a438:	f000 f89c 	bl	800a574 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a43c:	2301      	movs	r3, #1
 800a43e:	61bb      	str	r3, [r7, #24]
 800a440:	e002      	b.n	800a448 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a442:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a446:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a448:	69bb      	ldr	r3, [r7, #24]
	}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3720      	adds	r7, #32
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}

0800a452 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a452:	b580      	push	{r7, lr}
 800a454:	b088      	sub	sp, #32
 800a456:	af00      	add	r7, sp, #0
 800a458:	60f8      	str	r0, [r7, #12]
 800a45a:	60b9      	str	r1, [r7, #8]
 800a45c:	607a      	str	r2, [r7, #4]
 800a45e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a462:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	009b      	lsls	r3, r3, #2
 800a468:	461a      	mov	r2, r3
 800a46a:	21a5      	movs	r1, #165	@ 0xa5
 800a46c:	f011 fd56 	bl	801bf1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a472:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a47a:	3b01      	subs	r3, #1
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	4413      	add	r3, r2
 800a480:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a482:	69bb      	ldr	r3, [r7, #24]
 800a484:	f023 0307 	bic.w	r3, r3, #7
 800a488:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	f003 0307 	and.w	r3, r3, #7
 800a490:	2b00      	cmp	r3, #0
 800a492:	d00b      	beq.n	800a4ac <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a498:	f383 8811 	msr	BASEPRI, r3
 800a49c:	f3bf 8f6f 	isb	sy
 800a4a0:	f3bf 8f4f 	dsb	sy
 800a4a4:	617b      	str	r3, [r7, #20]
}
 800a4a6:	bf00      	nop
 800a4a8:	bf00      	nop
 800a4aa:	e7fd      	b.n	800a4a8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d01f      	beq.n	800a4f2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	61fb      	str	r3, [r7, #28]
 800a4b6:	e012      	b.n	800a4de <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a4b8:	68ba      	ldr	r2, [r7, #8]
 800a4ba:	69fb      	ldr	r3, [r7, #28]
 800a4bc:	4413      	add	r3, r2
 800a4be:	7819      	ldrb	r1, [r3, #0]
 800a4c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4c2:	69fb      	ldr	r3, [r7, #28]
 800a4c4:	4413      	add	r3, r2
 800a4c6:	3334      	adds	r3, #52	@ 0x34
 800a4c8:	460a      	mov	r2, r1
 800a4ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a4cc:	68ba      	ldr	r2, [r7, #8]
 800a4ce:	69fb      	ldr	r3, [r7, #28]
 800a4d0:	4413      	add	r3, r2
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d006      	beq.n	800a4e6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	3301      	adds	r3, #1
 800a4dc:	61fb      	str	r3, [r7, #28]
 800a4de:	69fb      	ldr	r3, [r7, #28]
 800a4e0:	2b0f      	cmp	r3, #15
 800a4e2:	d9e9      	bls.n	800a4b8 <prvInitialiseNewTask+0x66>
 800a4e4:	e000      	b.n	800a4e8 <prvInitialiseNewTask+0x96>
			{
				break;
 800a4e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a4e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a4f0:	e003      	b.n	800a4fa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a4fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4fc:	2b37      	cmp	r3, #55	@ 0x37
 800a4fe:	d901      	bls.n	800a504 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a500:	2337      	movs	r3, #55	@ 0x37
 800a502:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a506:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a508:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a50a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a50c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a50e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a512:	2200      	movs	r2, #0
 800a514:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a518:	3304      	adds	r3, #4
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7ff f966 	bl	80097ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a522:	3318      	adds	r3, #24
 800a524:	4618      	mov	r0, r3
 800a526:	f7ff f961 	bl	80097ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a52e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a532:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a538:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a53e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a542:	2200      	movs	r2, #0
 800a544:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a548:	2200      	movs	r2, #0
 800a54a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a54e:	683a      	ldr	r2, [r7, #0]
 800a550:	68f9      	ldr	r1, [r7, #12]
 800a552:	69b8      	ldr	r0, [r7, #24]
 800a554:	f001 f966 	bl	800b824 <pxPortInitialiseStack>
 800a558:	4602      	mov	r2, r0
 800a55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a55e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a560:	2b00      	cmp	r3, #0
 800a562:	d002      	beq.n	800a56a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a568:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a56a:	bf00      	nop
 800a56c:	3720      	adds	r7, #32
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}
	...

0800a574 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b082      	sub	sp, #8
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a57c:	f001 fa84 	bl	800ba88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a580:	4b2d      	ldr	r3, [pc, #180]	@ (800a638 <prvAddNewTaskToReadyList+0xc4>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	3301      	adds	r3, #1
 800a586:	4a2c      	ldr	r2, [pc, #176]	@ (800a638 <prvAddNewTaskToReadyList+0xc4>)
 800a588:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a58a:	4b2c      	ldr	r3, [pc, #176]	@ (800a63c <prvAddNewTaskToReadyList+0xc8>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d109      	bne.n	800a5a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a592:	4a2a      	ldr	r2, [pc, #168]	@ (800a63c <prvAddNewTaskToReadyList+0xc8>)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a598:	4b27      	ldr	r3, [pc, #156]	@ (800a638 <prvAddNewTaskToReadyList+0xc4>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d110      	bne.n	800a5c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a5a0:	f000 fc46 	bl	800ae30 <prvInitialiseTaskLists>
 800a5a4:	e00d      	b.n	800a5c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a5a6:	4b26      	ldr	r3, [pc, #152]	@ (800a640 <prvAddNewTaskToReadyList+0xcc>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d109      	bne.n	800a5c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a5ae:	4b23      	ldr	r3, [pc, #140]	@ (800a63c <prvAddNewTaskToReadyList+0xc8>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d802      	bhi.n	800a5c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a5bc:	4a1f      	ldr	r2, [pc, #124]	@ (800a63c <prvAddNewTaskToReadyList+0xc8>)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a5c2:	4b20      	ldr	r3, [pc, #128]	@ (800a644 <prvAddNewTaskToReadyList+0xd0>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	4a1e      	ldr	r2, [pc, #120]	@ (800a644 <prvAddNewTaskToReadyList+0xd0>)
 800a5ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a5cc:	4b1d      	ldr	r3, [pc, #116]	@ (800a644 <prvAddNewTaskToReadyList+0xd0>)
 800a5ce:	681a      	ldr	r2, [r3, #0]
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5d8:	4b1b      	ldr	r3, [pc, #108]	@ (800a648 <prvAddNewTaskToReadyList+0xd4>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	d903      	bls.n	800a5e8 <prvAddNewTaskToReadyList+0x74>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e4:	4a18      	ldr	r2, [pc, #96]	@ (800a648 <prvAddNewTaskToReadyList+0xd4>)
 800a5e6:	6013      	str	r3, [r2, #0]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	4413      	add	r3, r2
 800a5f2:	009b      	lsls	r3, r3, #2
 800a5f4:	4a15      	ldr	r2, [pc, #84]	@ (800a64c <prvAddNewTaskToReadyList+0xd8>)
 800a5f6:	441a      	add	r2, r3
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	3304      	adds	r3, #4
 800a5fc:	4619      	mov	r1, r3
 800a5fe:	4610      	mov	r0, r2
 800a600:	f7ff f901 	bl	8009806 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a604:	f001 fa72 	bl	800baec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a608:	4b0d      	ldr	r3, [pc, #52]	@ (800a640 <prvAddNewTaskToReadyList+0xcc>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d00e      	beq.n	800a62e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a610:	4b0a      	ldr	r3, [pc, #40]	@ (800a63c <prvAddNewTaskToReadyList+0xc8>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d207      	bcs.n	800a62e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a61e:	4b0c      	ldr	r3, [pc, #48]	@ (800a650 <prvAddNewTaskToReadyList+0xdc>)
 800a620:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a624:	601a      	str	r2, [r3, #0]
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a62e:	bf00      	nop
 800a630:	3708      	adds	r7, #8
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	20009248 	.word	0x20009248
 800a63c:	20008d74 	.word	0x20008d74
 800a640:	20009254 	.word	0x20009254
 800a644:	20009264 	.word	0x20009264
 800a648:	20009250 	.word	0x20009250
 800a64c:	20008d78 	.word	0x20008d78
 800a650:	e000ed04 	.word	0xe000ed04

0800a654 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a654:	b580      	push	{r7, lr}
 800a656:	b084      	sub	sp, #16
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a65c:	2300      	movs	r3, #0
 800a65e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d018      	beq.n	800a698 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a666:	4b14      	ldr	r3, [pc, #80]	@ (800a6b8 <vTaskDelay+0x64>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d00b      	beq.n	800a686 <vTaskDelay+0x32>
	__asm volatile
 800a66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	60bb      	str	r3, [r7, #8]
}
 800a680:	bf00      	nop
 800a682:	bf00      	nop
 800a684:	e7fd      	b.n	800a682 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a686:	f000 f883 	bl	800a790 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a68a:	2100      	movs	r1, #0
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f000 fd1b 	bl	800b0c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a692:	f000 f88b 	bl	800a7ac <xTaskResumeAll>
 800a696:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d107      	bne.n	800a6ae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a69e:	4b07      	ldr	r3, [pc, #28]	@ (800a6bc <vTaskDelay+0x68>)
 800a6a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6a4:	601a      	str	r2, [r3, #0]
 800a6a6:	f3bf 8f4f 	dsb	sy
 800a6aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6ae:	bf00      	nop
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	20009270 	.word	0x20009270
 800a6bc:	e000ed04 	.word	0xe000ed04

0800a6c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b08a      	sub	sp, #40	@ 0x28
 800a6c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a6ce:	463a      	mov	r2, r7
 800a6d0:	1d39      	adds	r1, r7, #4
 800a6d2:	f107 0308 	add.w	r3, r7, #8
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7ff f834 	bl	8009744 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a6dc:	6839      	ldr	r1, [r7, #0]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	9202      	str	r2, [sp, #8]
 800a6e4:	9301      	str	r3, [sp, #4]
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	9300      	str	r3, [sp, #0]
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	460a      	mov	r2, r1
 800a6ee:	4922      	ldr	r1, [pc, #136]	@ (800a778 <vTaskStartScheduler+0xb8>)
 800a6f0:	4822      	ldr	r0, [pc, #136]	@ (800a77c <vTaskStartScheduler+0xbc>)
 800a6f2:	f7ff fe09 	bl	800a308 <xTaskCreateStatic>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	4a21      	ldr	r2, [pc, #132]	@ (800a780 <vTaskStartScheduler+0xc0>)
 800a6fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a6fc:	4b20      	ldr	r3, [pc, #128]	@ (800a780 <vTaskStartScheduler+0xc0>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d002      	beq.n	800a70a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a704:	2301      	movs	r3, #1
 800a706:	617b      	str	r3, [r7, #20]
 800a708:	e001      	b.n	800a70e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a70a:	2300      	movs	r3, #0
 800a70c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	2b01      	cmp	r3, #1
 800a712:	d102      	bne.n	800a71a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a714:	f000 fd2c 	bl	800b170 <xTimerCreateTimerTask>
 800a718:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	d116      	bne.n	800a74e <vTaskStartScheduler+0x8e>
	__asm volatile
 800a720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a724:	f383 8811 	msr	BASEPRI, r3
 800a728:	f3bf 8f6f 	isb	sy
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	613b      	str	r3, [r7, #16]
}
 800a732:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a734:	4b13      	ldr	r3, [pc, #76]	@ (800a784 <vTaskStartScheduler+0xc4>)
 800a736:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a73a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a73c:	4b12      	ldr	r3, [pc, #72]	@ (800a788 <vTaskStartScheduler+0xc8>)
 800a73e:	2201      	movs	r2, #1
 800a740:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a742:	4b12      	ldr	r3, [pc, #72]	@ (800a78c <vTaskStartScheduler+0xcc>)
 800a744:	2200      	movs	r2, #0
 800a746:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a748:	f001 f8fa 	bl	800b940 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a74c:	e00f      	b.n	800a76e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a754:	d10b      	bne.n	800a76e <vTaskStartScheduler+0xae>
	__asm volatile
 800a756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a75a:	f383 8811 	msr	BASEPRI, r3
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f3bf 8f4f 	dsb	sy
 800a766:	60fb      	str	r3, [r7, #12]
}
 800a768:	bf00      	nop
 800a76a:	bf00      	nop
 800a76c:	e7fd      	b.n	800a76a <vTaskStartScheduler+0xaa>
}
 800a76e:	bf00      	nop
 800a770:	3718      	adds	r7, #24
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	0801cdcc 	.word	0x0801cdcc
 800a77c:	0800ae01 	.word	0x0800ae01
 800a780:	2000926c 	.word	0x2000926c
 800a784:	20009268 	.word	0x20009268
 800a788:	20009254 	.word	0x20009254
 800a78c:	2000924c 	.word	0x2000924c

0800a790 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a790:	b480      	push	{r7}
 800a792:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a794:	4b04      	ldr	r3, [pc, #16]	@ (800a7a8 <vTaskSuspendAll+0x18>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	3301      	adds	r3, #1
 800a79a:	4a03      	ldr	r2, [pc, #12]	@ (800a7a8 <vTaskSuspendAll+0x18>)
 800a79c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a79e:	bf00      	nop
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	20009270 	.word	0x20009270

0800a7ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a7ba:	4b42      	ldr	r3, [pc, #264]	@ (800a8c4 <xTaskResumeAll+0x118>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d10b      	bne.n	800a7da <xTaskResumeAll+0x2e>
	__asm volatile
 800a7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c6:	f383 8811 	msr	BASEPRI, r3
 800a7ca:	f3bf 8f6f 	isb	sy
 800a7ce:	f3bf 8f4f 	dsb	sy
 800a7d2:	603b      	str	r3, [r7, #0]
}
 800a7d4:	bf00      	nop
 800a7d6:	bf00      	nop
 800a7d8:	e7fd      	b.n	800a7d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a7da:	f001 f955 	bl	800ba88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a7de:	4b39      	ldr	r3, [pc, #228]	@ (800a8c4 <xTaskResumeAll+0x118>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	3b01      	subs	r3, #1
 800a7e4:	4a37      	ldr	r2, [pc, #220]	@ (800a8c4 <xTaskResumeAll+0x118>)
 800a7e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7e8:	4b36      	ldr	r3, [pc, #216]	@ (800a8c4 <xTaskResumeAll+0x118>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d162      	bne.n	800a8b6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a7f0:	4b35      	ldr	r3, [pc, #212]	@ (800a8c8 <xTaskResumeAll+0x11c>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d05e      	beq.n	800a8b6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a7f8:	e02f      	b.n	800a85a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7fa:	4b34      	ldr	r3, [pc, #208]	@ (800a8cc <xTaskResumeAll+0x120>)
 800a7fc:	68db      	ldr	r3, [r3, #12]
 800a7fe:	68db      	ldr	r3, [r3, #12]
 800a800:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	3318      	adds	r3, #24
 800a806:	4618      	mov	r0, r3
 800a808:	f7ff f85a 	bl	80098c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	3304      	adds	r3, #4
 800a810:	4618      	mov	r0, r3
 800a812:	f7ff f855 	bl	80098c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a81a:	4b2d      	ldr	r3, [pc, #180]	@ (800a8d0 <xTaskResumeAll+0x124>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	429a      	cmp	r2, r3
 800a820:	d903      	bls.n	800a82a <xTaskResumeAll+0x7e>
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a826:	4a2a      	ldr	r2, [pc, #168]	@ (800a8d0 <xTaskResumeAll+0x124>)
 800a828:	6013      	str	r3, [r2, #0]
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a82e:	4613      	mov	r3, r2
 800a830:	009b      	lsls	r3, r3, #2
 800a832:	4413      	add	r3, r2
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4a27      	ldr	r2, [pc, #156]	@ (800a8d4 <xTaskResumeAll+0x128>)
 800a838:	441a      	add	r2, r3
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	3304      	adds	r3, #4
 800a83e:	4619      	mov	r1, r3
 800a840:	4610      	mov	r0, r2
 800a842:	f7fe ffe0 	bl	8009806 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a84a:	4b23      	ldr	r3, [pc, #140]	@ (800a8d8 <xTaskResumeAll+0x12c>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a850:	429a      	cmp	r2, r3
 800a852:	d302      	bcc.n	800a85a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a854:	4b21      	ldr	r3, [pc, #132]	@ (800a8dc <xTaskResumeAll+0x130>)
 800a856:	2201      	movs	r2, #1
 800a858:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a85a:	4b1c      	ldr	r3, [pc, #112]	@ (800a8cc <xTaskResumeAll+0x120>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d1cb      	bne.n	800a7fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d001      	beq.n	800a86c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a868:	f000 fb80 	bl	800af6c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a86c:	4b1c      	ldr	r3, [pc, #112]	@ (800a8e0 <xTaskResumeAll+0x134>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d010      	beq.n	800a89a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a878:	f000 f846 	bl	800a908 <xTaskIncrementTick>
 800a87c:	4603      	mov	r3, r0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d002      	beq.n	800a888 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a882:	4b16      	ldr	r3, [pc, #88]	@ (800a8dc <xTaskResumeAll+0x130>)
 800a884:	2201      	movs	r2, #1
 800a886:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	3b01      	subs	r3, #1
 800a88c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d1f1      	bne.n	800a878 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a894:	4b12      	ldr	r3, [pc, #72]	@ (800a8e0 <xTaskResumeAll+0x134>)
 800a896:	2200      	movs	r2, #0
 800a898:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a89a:	4b10      	ldr	r3, [pc, #64]	@ (800a8dc <xTaskResumeAll+0x130>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d009      	beq.n	800a8b6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a8a6:	4b0f      	ldr	r3, [pc, #60]	@ (800a8e4 <xTaskResumeAll+0x138>)
 800a8a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8ac:	601a      	str	r2, [r3, #0]
 800a8ae:	f3bf 8f4f 	dsb	sy
 800a8b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8b6:	f001 f919 	bl	800baec <vPortExitCritical>

	return xAlreadyYielded;
 800a8ba:	68bb      	ldr	r3, [r7, #8]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3710      	adds	r7, #16
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}
 800a8c4:	20009270 	.word	0x20009270
 800a8c8:	20009248 	.word	0x20009248
 800a8cc:	20009208 	.word	0x20009208
 800a8d0:	20009250 	.word	0x20009250
 800a8d4:	20008d78 	.word	0x20008d78
 800a8d8:	20008d74 	.word	0x20008d74
 800a8dc:	2000925c 	.word	0x2000925c
 800a8e0:	20009258 	.word	0x20009258
 800a8e4:	e000ed04 	.word	0xe000ed04

0800a8e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b083      	sub	sp, #12
 800a8ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a8ee:	4b05      	ldr	r3, [pc, #20]	@ (800a904 <xTaskGetTickCount+0x1c>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a8f4:	687b      	ldr	r3, [r7, #4]
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	2000924c 	.word	0x2000924c

0800a908 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b086      	sub	sp, #24
 800a90c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a90e:	2300      	movs	r3, #0
 800a910:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a912:	4b4f      	ldr	r3, [pc, #316]	@ (800aa50 <xTaskIncrementTick+0x148>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	2b00      	cmp	r3, #0
 800a918:	f040 8090 	bne.w	800aa3c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a91c:	4b4d      	ldr	r3, [pc, #308]	@ (800aa54 <xTaskIncrementTick+0x14c>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	3301      	adds	r3, #1
 800a922:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a924:	4a4b      	ldr	r2, [pc, #300]	@ (800aa54 <xTaskIncrementTick+0x14c>)
 800a926:	693b      	ldr	r3, [r7, #16]
 800a928:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a92a:	693b      	ldr	r3, [r7, #16]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d121      	bne.n	800a974 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a930:	4b49      	ldr	r3, [pc, #292]	@ (800aa58 <xTaskIncrementTick+0x150>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d00b      	beq.n	800a952 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a93a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93e:	f383 8811 	msr	BASEPRI, r3
 800a942:	f3bf 8f6f 	isb	sy
 800a946:	f3bf 8f4f 	dsb	sy
 800a94a:	603b      	str	r3, [r7, #0]
}
 800a94c:	bf00      	nop
 800a94e:	bf00      	nop
 800a950:	e7fd      	b.n	800a94e <xTaskIncrementTick+0x46>
 800a952:	4b41      	ldr	r3, [pc, #260]	@ (800aa58 <xTaskIncrementTick+0x150>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	60fb      	str	r3, [r7, #12]
 800a958:	4b40      	ldr	r3, [pc, #256]	@ (800aa5c <xTaskIncrementTick+0x154>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a3e      	ldr	r2, [pc, #248]	@ (800aa58 <xTaskIncrementTick+0x150>)
 800a95e:	6013      	str	r3, [r2, #0]
 800a960:	4a3e      	ldr	r2, [pc, #248]	@ (800aa5c <xTaskIncrementTick+0x154>)
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	6013      	str	r3, [r2, #0]
 800a966:	4b3e      	ldr	r3, [pc, #248]	@ (800aa60 <xTaskIncrementTick+0x158>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	3301      	adds	r3, #1
 800a96c:	4a3c      	ldr	r2, [pc, #240]	@ (800aa60 <xTaskIncrementTick+0x158>)
 800a96e:	6013      	str	r3, [r2, #0]
 800a970:	f000 fafc 	bl	800af6c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a974:	4b3b      	ldr	r3, [pc, #236]	@ (800aa64 <xTaskIncrementTick+0x15c>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	693a      	ldr	r2, [r7, #16]
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d349      	bcc.n	800aa12 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a97e:	4b36      	ldr	r3, [pc, #216]	@ (800aa58 <xTaskIncrementTick+0x150>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d104      	bne.n	800a992 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a988:	4b36      	ldr	r3, [pc, #216]	@ (800aa64 <xTaskIncrementTick+0x15c>)
 800a98a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a98e:	601a      	str	r2, [r3, #0]
					break;
 800a990:	e03f      	b.n	800aa12 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a992:	4b31      	ldr	r3, [pc, #196]	@ (800aa58 <xTaskIncrementTick+0x150>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	68db      	ldr	r3, [r3, #12]
 800a998:	68db      	ldr	r3, [r3, #12]
 800a99a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a9a2:	693a      	ldr	r2, [r7, #16]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d203      	bcs.n	800a9b2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a9aa:	4a2e      	ldr	r2, [pc, #184]	@ (800aa64 <xTaskIncrementTick+0x15c>)
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a9b0:	e02f      	b.n	800aa12 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	3304      	adds	r3, #4
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fe ff82 	bl	80098c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d004      	beq.n	800a9ce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	3318      	adds	r3, #24
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7fe ff79 	bl	80098c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9d2:	4b25      	ldr	r3, [pc, #148]	@ (800aa68 <xTaskIncrementTick+0x160>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d903      	bls.n	800a9e2 <xTaskIncrementTick+0xda>
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9de:	4a22      	ldr	r2, [pc, #136]	@ (800aa68 <xTaskIncrementTick+0x160>)
 800a9e0:	6013      	str	r3, [r2, #0]
 800a9e2:	68bb      	ldr	r3, [r7, #8]
 800a9e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9e6:	4613      	mov	r3, r2
 800a9e8:	009b      	lsls	r3, r3, #2
 800a9ea:	4413      	add	r3, r2
 800a9ec:	009b      	lsls	r3, r3, #2
 800a9ee:	4a1f      	ldr	r2, [pc, #124]	@ (800aa6c <xTaskIncrementTick+0x164>)
 800a9f0:	441a      	add	r2, r3
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	3304      	adds	r3, #4
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	4610      	mov	r0, r2
 800a9fa:	f7fe ff04 	bl	8009806 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa02:	4b1b      	ldr	r3, [pc, #108]	@ (800aa70 <xTaskIncrementTick+0x168>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	d3b8      	bcc.n	800a97e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa10:	e7b5      	b.n	800a97e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aa12:	4b17      	ldr	r3, [pc, #92]	@ (800aa70 <xTaskIncrementTick+0x168>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa18:	4914      	ldr	r1, [pc, #80]	@ (800aa6c <xTaskIncrementTick+0x164>)
 800aa1a:	4613      	mov	r3, r2
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	4413      	add	r3, r2
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	440b      	add	r3, r1
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b01      	cmp	r3, #1
 800aa28:	d901      	bls.n	800aa2e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aa2e:	4b11      	ldr	r3, [pc, #68]	@ (800aa74 <xTaskIncrementTick+0x16c>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d007      	beq.n	800aa46 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800aa36:	2301      	movs	r3, #1
 800aa38:	617b      	str	r3, [r7, #20]
 800aa3a:	e004      	b.n	800aa46 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aa3c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa78 <xTaskIncrementTick+0x170>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	3301      	adds	r3, #1
 800aa42:	4a0d      	ldr	r2, [pc, #52]	@ (800aa78 <xTaskIncrementTick+0x170>)
 800aa44:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aa46:	697b      	ldr	r3, [r7, #20]
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3718      	adds	r7, #24
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}
 800aa50:	20009270 	.word	0x20009270
 800aa54:	2000924c 	.word	0x2000924c
 800aa58:	20009200 	.word	0x20009200
 800aa5c:	20009204 	.word	0x20009204
 800aa60:	20009260 	.word	0x20009260
 800aa64:	20009268 	.word	0x20009268
 800aa68:	20009250 	.word	0x20009250
 800aa6c:	20008d78 	.word	0x20008d78
 800aa70:	20008d74 	.word	0x20008d74
 800aa74:	2000925c 	.word	0x2000925c
 800aa78:	20009258 	.word	0x20009258

0800aa7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b085      	sub	sp, #20
 800aa80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aa82:	4b28      	ldr	r3, [pc, #160]	@ (800ab24 <vTaskSwitchContext+0xa8>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d003      	beq.n	800aa92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aa8a:	4b27      	ldr	r3, [pc, #156]	@ (800ab28 <vTaskSwitchContext+0xac>)
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aa90:	e042      	b.n	800ab18 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800aa92:	4b25      	ldr	r3, [pc, #148]	@ (800ab28 <vTaskSwitchContext+0xac>)
 800aa94:	2200      	movs	r2, #0
 800aa96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa98:	4b24      	ldr	r3, [pc, #144]	@ (800ab2c <vTaskSwitchContext+0xb0>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	60fb      	str	r3, [r7, #12]
 800aa9e:	e011      	b.n	800aac4 <vTaskSwitchContext+0x48>
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d10b      	bne.n	800aabe <vTaskSwitchContext+0x42>
	__asm volatile
 800aaa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaaa:	f383 8811 	msr	BASEPRI, r3
 800aaae:	f3bf 8f6f 	isb	sy
 800aab2:	f3bf 8f4f 	dsb	sy
 800aab6:	607b      	str	r3, [r7, #4]
}
 800aab8:	bf00      	nop
 800aaba:	bf00      	nop
 800aabc:	e7fd      	b.n	800aaba <vTaskSwitchContext+0x3e>
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	3b01      	subs	r3, #1
 800aac2:	60fb      	str	r3, [r7, #12]
 800aac4:	491a      	ldr	r1, [pc, #104]	@ (800ab30 <vTaskSwitchContext+0xb4>)
 800aac6:	68fa      	ldr	r2, [r7, #12]
 800aac8:	4613      	mov	r3, r2
 800aaca:	009b      	lsls	r3, r3, #2
 800aacc:	4413      	add	r3, r2
 800aace:	009b      	lsls	r3, r3, #2
 800aad0:	440b      	add	r3, r1
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d0e3      	beq.n	800aaa0 <vTaskSwitchContext+0x24>
 800aad8:	68fa      	ldr	r2, [r7, #12]
 800aada:	4613      	mov	r3, r2
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	4413      	add	r3, r2
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	4a13      	ldr	r2, [pc, #76]	@ (800ab30 <vTaskSwitchContext+0xb4>)
 800aae4:	4413      	add	r3, r2
 800aae6:	60bb      	str	r3, [r7, #8]
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	685a      	ldr	r2, [r3, #4]
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	605a      	str	r2, [r3, #4]
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	685a      	ldr	r2, [r3, #4]
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	3308      	adds	r3, #8
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d104      	bne.n	800ab08 <vTaskSwitchContext+0x8c>
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	685b      	ldr	r3, [r3, #4]
 800ab02:	685a      	ldr	r2, [r3, #4]
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	605a      	str	r2, [r3, #4]
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	4a09      	ldr	r2, [pc, #36]	@ (800ab34 <vTaskSwitchContext+0xb8>)
 800ab10:	6013      	str	r3, [r2, #0]
 800ab12:	4a06      	ldr	r2, [pc, #24]	@ (800ab2c <vTaskSwitchContext+0xb0>)
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	6013      	str	r3, [r2, #0]
}
 800ab18:	bf00      	nop
 800ab1a:	3714      	adds	r7, #20
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr
 800ab24:	20009270 	.word	0x20009270
 800ab28:	2000925c 	.word	0x2000925c
 800ab2c:	20009250 	.word	0x20009250
 800ab30:	20008d78 	.word	0x20008d78
 800ab34:	20008d74 	.word	0x20008d74

0800ab38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d10b      	bne.n	800ab60 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ab48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab4c:	f383 8811 	msr	BASEPRI, r3
 800ab50:	f3bf 8f6f 	isb	sy
 800ab54:	f3bf 8f4f 	dsb	sy
 800ab58:	60fb      	str	r3, [r7, #12]
}
 800ab5a:	bf00      	nop
 800ab5c:	bf00      	nop
 800ab5e:	e7fd      	b.n	800ab5c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab60:	4b07      	ldr	r3, [pc, #28]	@ (800ab80 <vTaskPlaceOnEventList+0x48>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	3318      	adds	r3, #24
 800ab66:	4619      	mov	r1, r3
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f7fe fe70 	bl	800984e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ab6e:	2101      	movs	r1, #1
 800ab70:	6838      	ldr	r0, [r7, #0]
 800ab72:	f000 faa9 	bl	800b0c8 <prvAddCurrentTaskToDelayedList>
}
 800ab76:	bf00      	nop
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}
 800ab7e:	bf00      	nop
 800ab80:	20008d74 	.word	0x20008d74

0800ab84 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b086      	sub	sp, #24
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	60f8      	str	r0, [r7, #12]
 800ab8c:	60b9      	str	r1, [r7, #8]
 800ab8e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10b      	bne.n	800abae <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ab96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab9a:	f383 8811 	msr	BASEPRI, r3
 800ab9e:	f3bf 8f6f 	isb	sy
 800aba2:	f3bf 8f4f 	dsb	sy
 800aba6:	617b      	str	r3, [r7, #20]
}
 800aba8:	bf00      	nop
 800abaa:	bf00      	nop
 800abac:	e7fd      	b.n	800abaa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800abae:	4b0a      	ldr	r3, [pc, #40]	@ (800abd8 <vTaskPlaceOnEventListRestricted+0x54>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	3318      	adds	r3, #24
 800abb4:	4619      	mov	r1, r3
 800abb6:	68f8      	ldr	r0, [r7, #12]
 800abb8:	f7fe fe25 	bl	8009806 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d002      	beq.n	800abc8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800abc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800abc6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800abc8:	6879      	ldr	r1, [r7, #4]
 800abca:	68b8      	ldr	r0, [r7, #8]
 800abcc:	f000 fa7c 	bl	800b0c8 <prvAddCurrentTaskToDelayedList>
	}
 800abd0:	bf00      	nop
 800abd2:	3718      	adds	r7, #24
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}
 800abd8:	20008d74 	.word	0x20008d74

0800abdc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b086      	sub	sp, #24
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	68db      	ldr	r3, [r3, #12]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d10b      	bne.n	800ac0a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800abf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf6:	f383 8811 	msr	BASEPRI, r3
 800abfa:	f3bf 8f6f 	isb	sy
 800abfe:	f3bf 8f4f 	dsb	sy
 800ac02:	60fb      	str	r3, [r7, #12]
}
 800ac04:	bf00      	nop
 800ac06:	bf00      	nop
 800ac08:	e7fd      	b.n	800ac06 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	3318      	adds	r3, #24
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7fe fe56 	bl	80098c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac14:	4b1d      	ldr	r3, [pc, #116]	@ (800ac8c <xTaskRemoveFromEventList+0xb0>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d11d      	bne.n	800ac58 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	3304      	adds	r3, #4
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7fe fe4d 	bl	80098c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac2a:	4b19      	ldr	r3, [pc, #100]	@ (800ac90 <xTaskRemoveFromEventList+0xb4>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	d903      	bls.n	800ac3a <xTaskRemoveFromEventList+0x5e>
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac36:	4a16      	ldr	r2, [pc, #88]	@ (800ac90 <xTaskRemoveFromEventList+0xb4>)
 800ac38:	6013      	str	r3, [r2, #0]
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac3e:	4613      	mov	r3, r2
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	4413      	add	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	4a13      	ldr	r2, [pc, #76]	@ (800ac94 <xTaskRemoveFromEventList+0xb8>)
 800ac48:	441a      	add	r2, r3
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	3304      	adds	r3, #4
 800ac4e:	4619      	mov	r1, r3
 800ac50:	4610      	mov	r0, r2
 800ac52:	f7fe fdd8 	bl	8009806 <vListInsertEnd>
 800ac56:	e005      	b.n	800ac64 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	3318      	adds	r3, #24
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	480e      	ldr	r0, [pc, #56]	@ (800ac98 <xTaskRemoveFromEventList+0xbc>)
 800ac60:	f7fe fdd1 	bl	8009806 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac68:	4b0c      	ldr	r3, [pc, #48]	@ (800ac9c <xTaskRemoveFromEventList+0xc0>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d905      	bls.n	800ac7e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ac72:	2301      	movs	r3, #1
 800ac74:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ac76:	4b0a      	ldr	r3, [pc, #40]	@ (800aca0 <xTaskRemoveFromEventList+0xc4>)
 800ac78:	2201      	movs	r2, #1
 800ac7a:	601a      	str	r2, [r3, #0]
 800ac7c:	e001      	b.n	800ac82 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ac82:	697b      	ldr	r3, [r7, #20]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3718      	adds	r7, #24
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}
 800ac8c:	20009270 	.word	0x20009270
 800ac90:	20009250 	.word	0x20009250
 800ac94:	20008d78 	.word	0x20008d78
 800ac98:	20009208 	.word	0x20009208
 800ac9c:	20008d74 	.word	0x20008d74
 800aca0:	2000925c 	.word	0x2000925c

0800aca4 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b084      	sub	sp, #16
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d10b      	bne.n	800acca <vTaskSetTimeOutState+0x26>
	__asm volatile
 800acb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb6:	f383 8811 	msr	BASEPRI, r3
 800acba:	f3bf 8f6f 	isb	sy
 800acbe:	f3bf 8f4f 	dsb	sy
 800acc2:	60fb      	str	r3, [r7, #12]
}
 800acc4:	bf00      	nop
 800acc6:	bf00      	nop
 800acc8:	e7fd      	b.n	800acc6 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800acca:	f000 fedd 	bl	800ba88 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800acce:	4b07      	ldr	r3, [pc, #28]	@ (800acec <vTaskSetTimeOutState+0x48>)
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800acd6:	4b06      	ldr	r3, [pc, #24]	@ (800acf0 <vTaskSetTimeOutState+0x4c>)
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800acde:	f000 ff05 	bl	800baec <vPortExitCritical>
}
 800ace2:	bf00      	nop
 800ace4:	3710      	adds	r7, #16
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
 800acea:	bf00      	nop
 800acec:	20009260 	.word	0x20009260
 800acf0:	2000924c 	.word	0x2000924c

0800acf4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800acf4:	b480      	push	{r7}
 800acf6:	b083      	sub	sp, #12
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800acfc:	4b06      	ldr	r3, [pc, #24]	@ (800ad18 <vTaskInternalSetTimeOutState+0x24>)
 800acfe:	681a      	ldr	r2, [r3, #0]
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ad04:	4b05      	ldr	r3, [pc, #20]	@ (800ad1c <vTaskInternalSetTimeOutState+0x28>)
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	605a      	str	r2, [r3, #4]
}
 800ad0c:	bf00      	nop
 800ad0e:	370c      	adds	r7, #12
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr
 800ad18:	20009260 	.word	0x20009260
 800ad1c:	2000924c 	.word	0x2000924c

0800ad20 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b088      	sub	sp, #32
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
 800ad28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d10b      	bne.n	800ad48 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ad30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad34:	f383 8811 	msr	BASEPRI, r3
 800ad38:	f3bf 8f6f 	isb	sy
 800ad3c:	f3bf 8f4f 	dsb	sy
 800ad40:	613b      	str	r3, [r7, #16]
}
 800ad42:	bf00      	nop
 800ad44:	bf00      	nop
 800ad46:	e7fd      	b.n	800ad44 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d10b      	bne.n	800ad66 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ad4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad52:	f383 8811 	msr	BASEPRI, r3
 800ad56:	f3bf 8f6f 	isb	sy
 800ad5a:	f3bf 8f4f 	dsb	sy
 800ad5e:	60fb      	str	r3, [r7, #12]
}
 800ad60:	bf00      	nop
 800ad62:	bf00      	nop
 800ad64:	e7fd      	b.n	800ad62 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ad66:	f000 fe8f 	bl	800ba88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ad6a:	4b1d      	ldr	r3, [pc, #116]	@ (800ade0 <xTaskCheckForTimeOut+0xc0>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	685b      	ldr	r3, [r3, #4]
 800ad74:	69ba      	ldr	r2, [r7, #24]
 800ad76:	1ad3      	subs	r3, r2, r3
 800ad78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ad82:	d102      	bne.n	800ad8a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ad84:	2300      	movs	r3, #0
 800ad86:	61fb      	str	r3, [r7, #28]
 800ad88:	e023      	b.n	800add2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	4b15      	ldr	r3, [pc, #84]	@ (800ade4 <xTaskCheckForTimeOut+0xc4>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	429a      	cmp	r2, r3
 800ad94:	d007      	beq.n	800ada6 <xTaskCheckForTimeOut+0x86>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	69ba      	ldr	r2, [r7, #24]
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	d302      	bcc.n	800ada6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ada0:	2301      	movs	r3, #1
 800ada2:	61fb      	str	r3, [r7, #28]
 800ada4:	e015      	b.n	800add2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	697a      	ldr	r2, [r7, #20]
 800adac:	429a      	cmp	r2, r3
 800adae:	d20b      	bcs.n	800adc8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	681a      	ldr	r2, [r3, #0]
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	1ad2      	subs	r2, r2, r3
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f7ff ff99 	bl	800acf4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800adc2:	2300      	movs	r3, #0
 800adc4:	61fb      	str	r3, [r7, #28]
 800adc6:	e004      	b.n	800add2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	2200      	movs	r2, #0
 800adcc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800adce:	2301      	movs	r3, #1
 800add0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800add2:	f000 fe8b 	bl	800baec <vPortExitCritical>

	return xReturn;
 800add6:	69fb      	ldr	r3, [r7, #28]
}
 800add8:	4618      	mov	r0, r3
 800adda:	3720      	adds	r7, #32
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}
 800ade0:	2000924c 	.word	0x2000924c
 800ade4:	20009260 	.word	0x20009260

0800ade8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ade8:	b480      	push	{r7}
 800adea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800adec:	4b03      	ldr	r3, [pc, #12]	@ (800adfc <vTaskMissedYield+0x14>)
 800adee:	2201      	movs	r2, #1
 800adf0:	601a      	str	r2, [r3, #0]
}
 800adf2:	bf00      	nop
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr
 800adfc:	2000925c 	.word	0x2000925c

0800ae00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b082      	sub	sp, #8
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ae08:	f000 f852 	bl	800aeb0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ae0c:	4b06      	ldr	r3, [pc, #24]	@ (800ae28 <prvIdleTask+0x28>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d9f9      	bls.n	800ae08 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ae14:	4b05      	ldr	r3, [pc, #20]	@ (800ae2c <prvIdleTask+0x2c>)
 800ae16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae1a:	601a      	str	r2, [r3, #0]
 800ae1c:	f3bf 8f4f 	dsb	sy
 800ae20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ae24:	e7f0      	b.n	800ae08 <prvIdleTask+0x8>
 800ae26:	bf00      	nop
 800ae28:	20008d78 	.word	0x20008d78
 800ae2c:	e000ed04 	.word	0xe000ed04

0800ae30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae36:	2300      	movs	r3, #0
 800ae38:	607b      	str	r3, [r7, #4]
 800ae3a:	e00c      	b.n	800ae56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	4613      	mov	r3, r2
 800ae40:	009b      	lsls	r3, r3, #2
 800ae42:	4413      	add	r3, r2
 800ae44:	009b      	lsls	r3, r3, #2
 800ae46:	4a12      	ldr	r2, [pc, #72]	@ (800ae90 <prvInitialiseTaskLists+0x60>)
 800ae48:	4413      	add	r3, r2
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f7fe fcae 	bl	80097ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	3301      	adds	r3, #1
 800ae54:	607b      	str	r3, [r7, #4]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2b37      	cmp	r3, #55	@ 0x37
 800ae5a:	d9ef      	bls.n	800ae3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ae5c:	480d      	ldr	r0, [pc, #52]	@ (800ae94 <prvInitialiseTaskLists+0x64>)
 800ae5e:	f7fe fca5 	bl	80097ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ae62:	480d      	ldr	r0, [pc, #52]	@ (800ae98 <prvInitialiseTaskLists+0x68>)
 800ae64:	f7fe fca2 	bl	80097ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ae68:	480c      	ldr	r0, [pc, #48]	@ (800ae9c <prvInitialiseTaskLists+0x6c>)
 800ae6a:	f7fe fc9f 	bl	80097ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ae6e:	480c      	ldr	r0, [pc, #48]	@ (800aea0 <prvInitialiseTaskLists+0x70>)
 800ae70:	f7fe fc9c 	bl	80097ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ae74:	480b      	ldr	r0, [pc, #44]	@ (800aea4 <prvInitialiseTaskLists+0x74>)
 800ae76:	f7fe fc99 	bl	80097ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ae7a:	4b0b      	ldr	r3, [pc, #44]	@ (800aea8 <prvInitialiseTaskLists+0x78>)
 800ae7c:	4a05      	ldr	r2, [pc, #20]	@ (800ae94 <prvInitialiseTaskLists+0x64>)
 800ae7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ae80:	4b0a      	ldr	r3, [pc, #40]	@ (800aeac <prvInitialiseTaskLists+0x7c>)
 800ae82:	4a05      	ldr	r2, [pc, #20]	@ (800ae98 <prvInitialiseTaskLists+0x68>)
 800ae84:	601a      	str	r2, [r3, #0]
}
 800ae86:	bf00      	nop
 800ae88:	3708      	adds	r7, #8
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}
 800ae8e:	bf00      	nop
 800ae90:	20008d78 	.word	0x20008d78
 800ae94:	200091d8 	.word	0x200091d8
 800ae98:	200091ec 	.word	0x200091ec
 800ae9c:	20009208 	.word	0x20009208
 800aea0:	2000921c 	.word	0x2000921c
 800aea4:	20009234 	.word	0x20009234
 800aea8:	20009200 	.word	0x20009200
 800aeac:	20009204 	.word	0x20009204

0800aeb0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b082      	sub	sp, #8
 800aeb4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aeb6:	e019      	b.n	800aeec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aeb8:	f000 fde6 	bl	800ba88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aebc:	4b10      	ldr	r3, [pc, #64]	@ (800af00 <prvCheckTasksWaitingTermination+0x50>)
 800aebe:	68db      	ldr	r3, [r3, #12]
 800aec0:	68db      	ldr	r3, [r3, #12]
 800aec2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	3304      	adds	r3, #4
 800aec8:	4618      	mov	r0, r3
 800aeca:	f7fe fcf9 	bl	80098c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aece:	4b0d      	ldr	r3, [pc, #52]	@ (800af04 <prvCheckTasksWaitingTermination+0x54>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	3b01      	subs	r3, #1
 800aed4:	4a0b      	ldr	r2, [pc, #44]	@ (800af04 <prvCheckTasksWaitingTermination+0x54>)
 800aed6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aed8:	4b0b      	ldr	r3, [pc, #44]	@ (800af08 <prvCheckTasksWaitingTermination+0x58>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	3b01      	subs	r3, #1
 800aede:	4a0a      	ldr	r2, [pc, #40]	@ (800af08 <prvCheckTasksWaitingTermination+0x58>)
 800aee0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aee2:	f000 fe03 	bl	800baec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f000 f810 	bl	800af0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aeec:	4b06      	ldr	r3, [pc, #24]	@ (800af08 <prvCheckTasksWaitingTermination+0x58>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d1e1      	bne.n	800aeb8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aef4:	bf00      	nop
 800aef6:	bf00      	nop
 800aef8:	3708      	adds	r7, #8
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	2000921c 	.word	0x2000921c
 800af04:	20009248 	.word	0x20009248
 800af08:	20009230 	.word	0x20009230

0800af0c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d108      	bne.n	800af30 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af22:	4618      	mov	r0, r3
 800af24:	f000 ffa0 	bl	800be68 <vPortFree>
				vPortFree( pxTCB );
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f000 ff9d 	bl	800be68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800af2e:	e019      	b.n	800af64 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af36:	2b01      	cmp	r3, #1
 800af38:	d103      	bne.n	800af42 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 ff94 	bl	800be68 <vPortFree>
	}
 800af40:	e010      	b.n	800af64 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800af48:	2b02      	cmp	r3, #2
 800af4a:	d00b      	beq.n	800af64 <prvDeleteTCB+0x58>
	__asm volatile
 800af4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af50:	f383 8811 	msr	BASEPRI, r3
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	f3bf 8f4f 	dsb	sy
 800af5c:	60fb      	str	r3, [r7, #12]
}
 800af5e:	bf00      	nop
 800af60:	bf00      	nop
 800af62:	e7fd      	b.n	800af60 <prvDeleteTCB+0x54>
	}
 800af64:	bf00      	nop
 800af66:	3710      	adds	r7, #16
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800af6c:	b480      	push	{r7}
 800af6e:	b083      	sub	sp, #12
 800af70:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af72:	4b0c      	ldr	r3, [pc, #48]	@ (800afa4 <prvResetNextTaskUnblockTime+0x38>)
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d104      	bne.n	800af86 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800af7c:	4b0a      	ldr	r3, [pc, #40]	@ (800afa8 <prvResetNextTaskUnblockTime+0x3c>)
 800af7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af82:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800af84:	e008      	b.n	800af98 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af86:	4b07      	ldr	r3, [pc, #28]	@ (800afa4 <prvResetNextTaskUnblockTime+0x38>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	68db      	ldr	r3, [r3, #12]
 800af8e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	4a04      	ldr	r2, [pc, #16]	@ (800afa8 <prvResetNextTaskUnblockTime+0x3c>)
 800af96:	6013      	str	r3, [r2, #0]
}
 800af98:	bf00      	nop
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr
 800afa4:	20009200 	.word	0x20009200
 800afa8:	20009268 	.word	0x20009268

0800afac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800afac:	b480      	push	{r7}
 800afae:	b083      	sub	sp, #12
 800afb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800afb2:	4b0b      	ldr	r3, [pc, #44]	@ (800afe0 <xTaskGetSchedulerState+0x34>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d102      	bne.n	800afc0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800afba:	2301      	movs	r3, #1
 800afbc:	607b      	str	r3, [r7, #4]
 800afbe:	e008      	b.n	800afd2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afc0:	4b08      	ldr	r3, [pc, #32]	@ (800afe4 <xTaskGetSchedulerState+0x38>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d102      	bne.n	800afce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800afc8:	2302      	movs	r3, #2
 800afca:	607b      	str	r3, [r7, #4]
 800afcc:	e001      	b.n	800afd2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800afce:	2300      	movs	r3, #0
 800afd0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800afd2:	687b      	ldr	r3, [r7, #4]
	}
 800afd4:	4618      	mov	r0, r3
 800afd6:	370c      	adds	r7, #12
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr
 800afe0:	20009254 	.word	0x20009254
 800afe4:	20009270 	.word	0x20009270

0800afe8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b086      	sub	sp, #24
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aff4:	2300      	movs	r3, #0
 800aff6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d058      	beq.n	800b0b0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800affe:	4b2f      	ldr	r3, [pc, #188]	@ (800b0bc <xTaskPriorityDisinherit+0xd4>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	693a      	ldr	r2, [r7, #16]
 800b004:	429a      	cmp	r2, r3
 800b006:	d00b      	beq.n	800b020 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b00c:	f383 8811 	msr	BASEPRI, r3
 800b010:	f3bf 8f6f 	isb	sy
 800b014:	f3bf 8f4f 	dsb	sy
 800b018:	60fb      	str	r3, [r7, #12]
}
 800b01a:	bf00      	nop
 800b01c:	bf00      	nop
 800b01e:	e7fd      	b.n	800b01c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b024:	2b00      	cmp	r3, #0
 800b026:	d10b      	bne.n	800b040 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b02c:	f383 8811 	msr	BASEPRI, r3
 800b030:	f3bf 8f6f 	isb	sy
 800b034:	f3bf 8f4f 	dsb	sy
 800b038:	60bb      	str	r3, [r7, #8]
}
 800b03a:	bf00      	nop
 800b03c:	bf00      	nop
 800b03e:	e7fd      	b.n	800b03c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b044:	1e5a      	subs	r2, r3, #1
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b04a:	693b      	ldr	r3, [r7, #16]
 800b04c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b052:	429a      	cmp	r2, r3
 800b054:	d02c      	beq.n	800b0b0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d128      	bne.n	800b0b0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	3304      	adds	r3, #4
 800b062:	4618      	mov	r0, r3
 800b064:	f7fe fc2c 	bl	80098c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b074:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b080:	4b0f      	ldr	r3, [pc, #60]	@ (800b0c0 <xTaskPriorityDisinherit+0xd8>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	429a      	cmp	r2, r3
 800b086:	d903      	bls.n	800b090 <xTaskPriorityDisinherit+0xa8>
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b08c:	4a0c      	ldr	r2, [pc, #48]	@ (800b0c0 <xTaskPriorityDisinherit+0xd8>)
 800b08e:	6013      	str	r3, [r2, #0]
 800b090:	693b      	ldr	r3, [r7, #16]
 800b092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b094:	4613      	mov	r3, r2
 800b096:	009b      	lsls	r3, r3, #2
 800b098:	4413      	add	r3, r2
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	4a09      	ldr	r2, [pc, #36]	@ (800b0c4 <xTaskPriorityDisinherit+0xdc>)
 800b09e:	441a      	add	r2, r3
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	3304      	adds	r3, #4
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	4610      	mov	r0, r2
 800b0a8:	f7fe fbad 	bl	8009806 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b0b0:	697b      	ldr	r3, [r7, #20]
	}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3718      	adds	r7, #24
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
 800b0ba:	bf00      	nop
 800b0bc:	20008d74 	.word	0x20008d74
 800b0c0:	20009250 	.word	0x20009250
 800b0c4:	20008d78 	.word	0x20008d78

0800b0c8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b084      	sub	sp, #16
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
 800b0d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b0d2:	4b21      	ldr	r3, [pc, #132]	@ (800b158 <prvAddCurrentTaskToDelayedList+0x90>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b0d8:	4b20      	ldr	r3, [pc, #128]	@ (800b15c <prvAddCurrentTaskToDelayedList+0x94>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	3304      	adds	r3, #4
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7fe fbee 	bl	80098c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b0ea:	d10a      	bne.n	800b102 <prvAddCurrentTaskToDelayedList+0x3a>
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d007      	beq.n	800b102 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0f2:	4b1a      	ldr	r3, [pc, #104]	@ (800b15c <prvAddCurrentTaskToDelayedList+0x94>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	3304      	adds	r3, #4
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	4819      	ldr	r0, [pc, #100]	@ (800b160 <prvAddCurrentTaskToDelayedList+0x98>)
 800b0fc:	f7fe fb83 	bl	8009806 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b100:	e026      	b.n	800b150 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b102:	68fa      	ldr	r2, [r7, #12]
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	4413      	add	r3, r2
 800b108:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b10a:	4b14      	ldr	r3, [pc, #80]	@ (800b15c <prvAddCurrentTaskToDelayedList+0x94>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	68ba      	ldr	r2, [r7, #8]
 800b110:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b112:	68ba      	ldr	r2, [r7, #8]
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	429a      	cmp	r2, r3
 800b118:	d209      	bcs.n	800b12e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b11a:	4b12      	ldr	r3, [pc, #72]	@ (800b164 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	4b0f      	ldr	r3, [pc, #60]	@ (800b15c <prvAddCurrentTaskToDelayedList+0x94>)
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	3304      	adds	r3, #4
 800b124:	4619      	mov	r1, r3
 800b126:	4610      	mov	r0, r2
 800b128:	f7fe fb91 	bl	800984e <vListInsert>
}
 800b12c:	e010      	b.n	800b150 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b12e:	4b0e      	ldr	r3, [pc, #56]	@ (800b168 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b130:	681a      	ldr	r2, [r3, #0]
 800b132:	4b0a      	ldr	r3, [pc, #40]	@ (800b15c <prvAddCurrentTaskToDelayedList+0x94>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	3304      	adds	r3, #4
 800b138:	4619      	mov	r1, r3
 800b13a:	4610      	mov	r0, r2
 800b13c:	f7fe fb87 	bl	800984e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b140:	4b0a      	ldr	r3, [pc, #40]	@ (800b16c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	68ba      	ldr	r2, [r7, #8]
 800b146:	429a      	cmp	r2, r3
 800b148:	d202      	bcs.n	800b150 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b14a:	4a08      	ldr	r2, [pc, #32]	@ (800b16c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	6013      	str	r3, [r2, #0]
}
 800b150:	bf00      	nop
 800b152:	3710      	adds	r7, #16
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}
 800b158:	2000924c 	.word	0x2000924c
 800b15c:	20008d74 	.word	0x20008d74
 800b160:	20009234 	.word	0x20009234
 800b164:	20009204 	.word	0x20009204
 800b168:	20009200 	.word	0x20009200
 800b16c:	20009268 	.word	0x20009268

0800b170 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b08a      	sub	sp, #40	@ 0x28
 800b174:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b176:	2300      	movs	r3, #0
 800b178:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b17a:	f000 fb13 	bl	800b7a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b17e:	4b1d      	ldr	r3, [pc, #116]	@ (800b1f4 <xTimerCreateTimerTask+0x84>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d021      	beq.n	800b1ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b186:	2300      	movs	r3, #0
 800b188:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b18a:	2300      	movs	r3, #0
 800b18c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b18e:	1d3a      	adds	r2, r7, #4
 800b190:	f107 0108 	add.w	r1, r7, #8
 800b194:	f107 030c 	add.w	r3, r7, #12
 800b198:	4618      	mov	r0, r3
 800b19a:	f7fe faed 	bl	8009778 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b19e:	6879      	ldr	r1, [r7, #4]
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	68fa      	ldr	r2, [r7, #12]
 800b1a4:	9202      	str	r2, [sp, #8]
 800b1a6:	9301      	str	r3, [sp, #4]
 800b1a8:	2302      	movs	r3, #2
 800b1aa:	9300      	str	r3, [sp, #0]
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	460a      	mov	r2, r1
 800b1b0:	4911      	ldr	r1, [pc, #68]	@ (800b1f8 <xTimerCreateTimerTask+0x88>)
 800b1b2:	4812      	ldr	r0, [pc, #72]	@ (800b1fc <xTimerCreateTimerTask+0x8c>)
 800b1b4:	f7ff f8a8 	bl	800a308 <xTaskCreateStatic>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	4a11      	ldr	r2, [pc, #68]	@ (800b200 <xTimerCreateTimerTask+0x90>)
 800b1bc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b1be:	4b10      	ldr	r3, [pc, #64]	@ (800b200 <xTimerCreateTimerTask+0x90>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d001      	beq.n	800b1ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d10b      	bne.n	800b1e8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d4:	f383 8811 	msr	BASEPRI, r3
 800b1d8:	f3bf 8f6f 	isb	sy
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	613b      	str	r3, [r7, #16]
}
 800b1e2:	bf00      	nop
 800b1e4:	bf00      	nop
 800b1e6:	e7fd      	b.n	800b1e4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b1e8:	697b      	ldr	r3, [r7, #20]
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3718      	adds	r7, #24
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	200092a4 	.word	0x200092a4
 800b1f8:	0801cdd4 	.word	0x0801cdd4
 800b1fc:	0800b33d 	.word	0x0800b33d
 800b200:	200092a8 	.word	0x200092a8

0800b204 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b08a      	sub	sp, #40	@ 0x28
 800b208:	af00      	add	r7, sp, #0
 800b20a:	60f8      	str	r0, [r7, #12]
 800b20c:	60b9      	str	r1, [r7, #8]
 800b20e:	607a      	str	r2, [r7, #4]
 800b210:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b212:	2300      	movs	r3, #0
 800b214:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d10b      	bne.n	800b234 <xTimerGenericCommand+0x30>
	__asm volatile
 800b21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	623b      	str	r3, [r7, #32]
}
 800b22e:	bf00      	nop
 800b230:	bf00      	nop
 800b232:	e7fd      	b.n	800b230 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b234:	4b19      	ldr	r3, [pc, #100]	@ (800b29c <xTimerGenericCommand+0x98>)
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d02a      	beq.n	800b292 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	2b05      	cmp	r3, #5
 800b24c:	dc18      	bgt.n	800b280 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b24e:	f7ff fead 	bl	800afac <xTaskGetSchedulerState>
 800b252:	4603      	mov	r3, r0
 800b254:	2b02      	cmp	r3, #2
 800b256:	d109      	bne.n	800b26c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b258:	4b10      	ldr	r3, [pc, #64]	@ (800b29c <xTimerGenericCommand+0x98>)
 800b25a:	6818      	ldr	r0, [r3, #0]
 800b25c:	f107 0110 	add.w	r1, r7, #16
 800b260:	2300      	movs	r3, #0
 800b262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b264:	f7fe fc60 	bl	8009b28 <xQueueGenericSend>
 800b268:	6278      	str	r0, [r7, #36]	@ 0x24
 800b26a:	e012      	b.n	800b292 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b26c:	4b0b      	ldr	r3, [pc, #44]	@ (800b29c <xTimerGenericCommand+0x98>)
 800b26e:	6818      	ldr	r0, [r3, #0]
 800b270:	f107 0110 	add.w	r1, r7, #16
 800b274:	2300      	movs	r3, #0
 800b276:	2200      	movs	r2, #0
 800b278:	f7fe fc56 	bl	8009b28 <xQueueGenericSend>
 800b27c:	6278      	str	r0, [r7, #36]	@ 0x24
 800b27e:	e008      	b.n	800b292 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b280:	4b06      	ldr	r3, [pc, #24]	@ (800b29c <xTimerGenericCommand+0x98>)
 800b282:	6818      	ldr	r0, [r3, #0]
 800b284:	f107 0110 	add.w	r1, r7, #16
 800b288:	2300      	movs	r3, #0
 800b28a:	683a      	ldr	r2, [r7, #0]
 800b28c:	f7fe fd4e 	bl	8009d2c <xQueueGenericSendFromISR>
 800b290:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b294:	4618      	mov	r0, r3
 800b296:	3728      	adds	r7, #40	@ 0x28
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	200092a4 	.word	0x200092a4

0800b2a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b088      	sub	sp, #32
 800b2a4:	af02      	add	r7, sp, #8
 800b2a6:	6078      	str	r0, [r7, #4]
 800b2a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2aa:	4b23      	ldr	r3, [pc, #140]	@ (800b338 <prvProcessExpiredTimer+0x98>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	68db      	ldr	r3, [r3, #12]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b2b4:	697b      	ldr	r3, [r7, #20]
 800b2b6:	3304      	adds	r3, #4
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	f7fe fb01 	bl	80098c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b2c4:	f003 0304 	and.w	r3, r3, #4
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d023      	beq.n	800b314 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	699a      	ldr	r2, [r3, #24]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	18d1      	adds	r1, r2, r3
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	683a      	ldr	r2, [r7, #0]
 800b2d8:	6978      	ldr	r0, [r7, #20]
 800b2da:	f000 f8d5 	bl	800b488 <prvInsertTimerInActiveList>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d020      	beq.n	800b326 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	9300      	str	r3, [sp, #0]
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	2100      	movs	r1, #0
 800b2ee:	6978      	ldr	r0, [r7, #20]
 800b2f0:	f7ff ff88 	bl	800b204 <xTimerGenericCommand>
 800b2f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d114      	bne.n	800b326 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b2fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b300:	f383 8811 	msr	BASEPRI, r3
 800b304:	f3bf 8f6f 	isb	sy
 800b308:	f3bf 8f4f 	dsb	sy
 800b30c:	60fb      	str	r3, [r7, #12]
}
 800b30e:	bf00      	nop
 800b310:	bf00      	nop
 800b312:	e7fd      	b.n	800b310 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b31a:	f023 0301 	bic.w	r3, r3, #1
 800b31e:	b2da      	uxtb	r2, r3
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	6a1b      	ldr	r3, [r3, #32]
 800b32a:	6978      	ldr	r0, [r7, #20]
 800b32c:	4798      	blx	r3
}
 800b32e:	bf00      	nop
 800b330:	3718      	adds	r7, #24
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
 800b336:	bf00      	nop
 800b338:	2000929c 	.word	0x2000929c

0800b33c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b084      	sub	sp, #16
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b344:	f107 0308 	add.w	r3, r7, #8
 800b348:	4618      	mov	r0, r3
 800b34a:	f000 f859 	bl	800b400 <prvGetNextExpireTime>
 800b34e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	4619      	mov	r1, r3
 800b354:	68f8      	ldr	r0, [r7, #12]
 800b356:	f000 f805 	bl	800b364 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b35a:	f000 f8d7 	bl	800b50c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b35e:	bf00      	nop
 800b360:	e7f0      	b.n	800b344 <prvTimerTask+0x8>
	...

0800b364 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b084      	sub	sp, #16
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b36e:	f7ff fa0f 	bl	800a790 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b372:	f107 0308 	add.w	r3, r7, #8
 800b376:	4618      	mov	r0, r3
 800b378:	f000 f866 	bl	800b448 <prvSampleTimeNow>
 800b37c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d130      	bne.n	800b3e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d10a      	bne.n	800b3a0 <prvProcessTimerOrBlockTask+0x3c>
 800b38a:	687a      	ldr	r2, [r7, #4]
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	429a      	cmp	r2, r3
 800b390:	d806      	bhi.n	800b3a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b392:	f7ff fa0b 	bl	800a7ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b396:	68f9      	ldr	r1, [r7, #12]
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f7ff ff81 	bl	800b2a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b39e:	e024      	b.n	800b3ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d008      	beq.n	800b3b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b3a6:	4b13      	ldr	r3, [pc, #76]	@ (800b3f4 <prvProcessTimerOrBlockTask+0x90>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d101      	bne.n	800b3b4 <prvProcessTimerOrBlockTask+0x50>
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	e000      	b.n	800b3b6 <prvProcessTimerOrBlockTask+0x52>
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b3b8:	4b0f      	ldr	r3, [pc, #60]	@ (800b3f8 <prvProcessTimerOrBlockTask+0x94>)
 800b3ba:	6818      	ldr	r0, [r3, #0]
 800b3bc:	687a      	ldr	r2, [r7, #4]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	1ad3      	subs	r3, r2, r3
 800b3c2:	683a      	ldr	r2, [r7, #0]
 800b3c4:	4619      	mov	r1, r3
 800b3c6:	f7fe ff6b 	bl	800a2a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b3ca:	f7ff f9ef 	bl	800a7ac <xTaskResumeAll>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d10a      	bne.n	800b3ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b3d4:	4b09      	ldr	r3, [pc, #36]	@ (800b3fc <prvProcessTimerOrBlockTask+0x98>)
 800b3d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3da:	601a      	str	r2, [r3, #0]
 800b3dc:	f3bf 8f4f 	dsb	sy
 800b3e0:	f3bf 8f6f 	isb	sy
}
 800b3e4:	e001      	b.n	800b3ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b3e6:	f7ff f9e1 	bl	800a7ac <xTaskResumeAll>
}
 800b3ea:	bf00      	nop
 800b3ec:	3710      	adds	r7, #16
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}
 800b3f2:	bf00      	nop
 800b3f4:	200092a0 	.word	0x200092a0
 800b3f8:	200092a4 	.word	0x200092a4
 800b3fc:	e000ed04 	.word	0xe000ed04

0800b400 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b400:	b480      	push	{r7}
 800b402:	b085      	sub	sp, #20
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b408:	4b0e      	ldr	r3, [pc, #56]	@ (800b444 <prvGetNextExpireTime+0x44>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d101      	bne.n	800b416 <prvGetNextExpireTime+0x16>
 800b412:	2201      	movs	r2, #1
 800b414:	e000      	b.n	800b418 <prvGetNextExpireTime+0x18>
 800b416:	2200      	movs	r2, #0
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d105      	bne.n	800b430 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b424:	4b07      	ldr	r3, [pc, #28]	@ (800b444 <prvGetNextExpireTime+0x44>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	68db      	ldr	r3, [r3, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	60fb      	str	r3, [r7, #12]
 800b42e:	e001      	b.n	800b434 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b430:	2300      	movs	r3, #0
 800b432:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b434:	68fb      	ldr	r3, [r7, #12]
}
 800b436:	4618      	mov	r0, r3
 800b438:	3714      	adds	r7, #20
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr
 800b442:	bf00      	nop
 800b444:	2000929c 	.word	0x2000929c

0800b448 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b084      	sub	sp, #16
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b450:	f7ff fa4a 	bl	800a8e8 <xTaskGetTickCount>
 800b454:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b456:	4b0b      	ldr	r3, [pc, #44]	@ (800b484 <prvSampleTimeNow+0x3c>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	68fa      	ldr	r2, [r7, #12]
 800b45c:	429a      	cmp	r2, r3
 800b45e:	d205      	bcs.n	800b46c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b460:	f000 f93a 	bl	800b6d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2201      	movs	r2, #1
 800b468:	601a      	str	r2, [r3, #0]
 800b46a:	e002      	b.n	800b472 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2200      	movs	r2, #0
 800b470:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b472:	4a04      	ldr	r2, [pc, #16]	@ (800b484 <prvSampleTimeNow+0x3c>)
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b478:	68fb      	ldr	r3, [r7, #12]
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3710      	adds	r7, #16
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}
 800b482:	bf00      	nop
 800b484:	200092ac 	.word	0x200092ac

0800b488 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b086      	sub	sp, #24
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	60f8      	str	r0, [r7, #12]
 800b490:	60b9      	str	r1, [r7, #8]
 800b492:	607a      	str	r2, [r7, #4]
 800b494:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b496:	2300      	movs	r3, #0
 800b498:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	68ba      	ldr	r2, [r7, #8]
 800b49e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	68fa      	ldr	r2, [r7, #12]
 800b4a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b4a6:	68ba      	ldr	r2, [r7, #8]
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d812      	bhi.n	800b4d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4ae:	687a      	ldr	r2, [r7, #4]
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	1ad2      	subs	r2, r2, r3
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	699b      	ldr	r3, [r3, #24]
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d302      	bcc.n	800b4c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	617b      	str	r3, [r7, #20]
 800b4c0:	e01b      	b.n	800b4fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b4c2:	4b10      	ldr	r3, [pc, #64]	@ (800b504 <prvInsertTimerInActiveList+0x7c>)
 800b4c4:	681a      	ldr	r2, [r3, #0]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	3304      	adds	r3, #4
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	4610      	mov	r0, r2
 800b4ce:	f7fe f9be 	bl	800984e <vListInsert>
 800b4d2:	e012      	b.n	800b4fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b4d4:	687a      	ldr	r2, [r7, #4]
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	429a      	cmp	r2, r3
 800b4da:	d206      	bcs.n	800b4ea <prvInsertTimerInActiveList+0x62>
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d302      	bcc.n	800b4ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	617b      	str	r3, [r7, #20]
 800b4e8:	e007      	b.n	800b4fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b4ea:	4b07      	ldr	r3, [pc, #28]	@ (800b508 <prvInsertTimerInActiveList+0x80>)
 800b4ec:	681a      	ldr	r2, [r3, #0]
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	3304      	adds	r3, #4
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	4610      	mov	r0, r2
 800b4f6:	f7fe f9aa 	bl	800984e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b4fa:	697b      	ldr	r3, [r7, #20]
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3718      	adds	r7, #24
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}
 800b504:	200092a0 	.word	0x200092a0
 800b508:	2000929c 	.word	0x2000929c

0800b50c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b08e      	sub	sp, #56	@ 0x38
 800b510:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b512:	e0ce      	b.n	800b6b2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2b00      	cmp	r3, #0
 800b518:	da19      	bge.n	800b54e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b51a:	1d3b      	adds	r3, r7, #4
 800b51c:	3304      	adds	r3, #4
 800b51e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b522:	2b00      	cmp	r3, #0
 800b524:	d10b      	bne.n	800b53e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b52a:	f383 8811 	msr	BASEPRI, r3
 800b52e:	f3bf 8f6f 	isb	sy
 800b532:	f3bf 8f4f 	dsb	sy
 800b536:	61fb      	str	r3, [r7, #28]
}
 800b538:	bf00      	nop
 800b53a:	bf00      	nop
 800b53c:	e7fd      	b.n	800b53a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b53e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b544:	6850      	ldr	r0, [r2, #4]
 800b546:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b548:	6892      	ldr	r2, [r2, #8]
 800b54a:	4611      	mov	r1, r2
 800b54c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2b00      	cmp	r3, #0
 800b552:	f2c0 80ae 	blt.w	800b6b2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b55c:	695b      	ldr	r3, [r3, #20]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d004      	beq.n	800b56c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b564:	3304      	adds	r3, #4
 800b566:	4618      	mov	r0, r3
 800b568:	f7fe f9aa 	bl	80098c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b56c:	463b      	mov	r3, r7
 800b56e:	4618      	mov	r0, r3
 800b570:	f7ff ff6a 	bl	800b448 <prvSampleTimeNow>
 800b574:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2b09      	cmp	r3, #9
 800b57a:	f200 8097 	bhi.w	800b6ac <prvProcessReceivedCommands+0x1a0>
 800b57e:	a201      	add	r2, pc, #4	@ (adr r2, 800b584 <prvProcessReceivedCommands+0x78>)
 800b580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b584:	0800b5ad 	.word	0x0800b5ad
 800b588:	0800b5ad 	.word	0x0800b5ad
 800b58c:	0800b5ad 	.word	0x0800b5ad
 800b590:	0800b623 	.word	0x0800b623
 800b594:	0800b637 	.word	0x0800b637
 800b598:	0800b683 	.word	0x0800b683
 800b59c:	0800b5ad 	.word	0x0800b5ad
 800b5a0:	0800b5ad 	.word	0x0800b5ad
 800b5a4:	0800b623 	.word	0x0800b623
 800b5a8:	0800b637 	.word	0x0800b637
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5b2:	f043 0301 	orr.w	r3, r3, #1
 800b5b6:	b2da      	uxtb	r2, r3
 800b5b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b5be:	68ba      	ldr	r2, [r7, #8]
 800b5c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5c2:	699b      	ldr	r3, [r3, #24]
 800b5c4:	18d1      	adds	r1, r2, r3
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5cc:	f7ff ff5c 	bl	800b488 <prvInsertTimerInActiveList>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d06c      	beq.n	800b6b0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b5d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d8:	6a1b      	ldr	r3, [r3, #32]
 800b5da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b5de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5e4:	f003 0304 	and.w	r3, r3, #4
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d061      	beq.n	800b6b0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f0:	699b      	ldr	r3, [r3, #24]
 800b5f2:	441a      	add	r2, r3
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	9300      	str	r3, [sp, #0]
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	2100      	movs	r1, #0
 800b5fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5fe:	f7ff fe01 	bl	800b204 <xTimerGenericCommand>
 800b602:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b604:	6a3b      	ldr	r3, [r7, #32]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d152      	bne.n	800b6b0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b60a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b60e:	f383 8811 	msr	BASEPRI, r3
 800b612:	f3bf 8f6f 	isb	sy
 800b616:	f3bf 8f4f 	dsb	sy
 800b61a:	61bb      	str	r3, [r7, #24]
}
 800b61c:	bf00      	nop
 800b61e:	bf00      	nop
 800b620:	e7fd      	b.n	800b61e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b624:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b628:	f023 0301 	bic.w	r3, r3, #1
 800b62c:	b2da      	uxtb	r2, r3
 800b62e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b630:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b634:	e03d      	b.n	800b6b2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b638:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b63c:	f043 0301 	orr.w	r3, r3, #1
 800b640:	b2da      	uxtb	r2, r3
 800b642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b644:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b648:	68ba      	ldr	r2, [r7, #8]
 800b64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b64c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b650:	699b      	ldr	r3, [r3, #24]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d10b      	bne.n	800b66e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b65a:	f383 8811 	msr	BASEPRI, r3
 800b65e:	f3bf 8f6f 	isb	sy
 800b662:	f3bf 8f4f 	dsb	sy
 800b666:	617b      	str	r3, [r7, #20]
}
 800b668:	bf00      	nop
 800b66a:	bf00      	nop
 800b66c:	e7fd      	b.n	800b66a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b670:	699a      	ldr	r2, [r3, #24]
 800b672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b674:	18d1      	adds	r1, r2, r3
 800b676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b67a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b67c:	f7ff ff04 	bl	800b488 <prvInsertTimerInActiveList>
					break;
 800b680:	e017      	b.n	800b6b2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b684:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b688:	f003 0302 	and.w	r3, r3, #2
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d103      	bne.n	800b698 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b690:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b692:	f000 fbe9 	bl	800be68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b696:	e00c      	b.n	800b6b2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b69a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b69e:	f023 0301 	bic.w	r3, r3, #1
 800b6a2:	b2da      	uxtb	r2, r3
 800b6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b6aa:	e002      	b.n	800b6b2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b6ac:	bf00      	nop
 800b6ae:	e000      	b.n	800b6b2 <prvProcessReceivedCommands+0x1a6>
					break;
 800b6b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b6b2:	4b08      	ldr	r3, [pc, #32]	@ (800b6d4 <prvProcessReceivedCommands+0x1c8>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	1d39      	adds	r1, r7, #4
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7fe fbd4 	bl	8009e68 <xQueueReceive>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	f47f af26 	bne.w	800b514 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b6c8:	bf00      	nop
 800b6ca:	bf00      	nop
 800b6cc:	3730      	adds	r7, #48	@ 0x30
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
 800b6d2:	bf00      	nop
 800b6d4:	200092a4 	.word	0x200092a4

0800b6d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b088      	sub	sp, #32
 800b6dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b6de:	e049      	b.n	800b774 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b6e0:	4b2e      	ldr	r3, [pc, #184]	@ (800b79c <prvSwitchTimerLists+0xc4>)
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6ea:	4b2c      	ldr	r3, [pc, #176]	@ (800b79c <prvSwitchTimerLists+0xc4>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	68db      	ldr	r3, [r3, #12]
 800b6f0:	68db      	ldr	r3, [r3, #12]
 800b6f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	3304      	adds	r3, #4
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	f7fe f8e1 	bl	80098c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	6a1b      	ldr	r3, [r3, #32]
 800b702:	68f8      	ldr	r0, [r7, #12]
 800b704:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b70c:	f003 0304 	and.w	r3, r3, #4
 800b710:	2b00      	cmp	r3, #0
 800b712:	d02f      	beq.n	800b774 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	699b      	ldr	r3, [r3, #24]
 800b718:	693a      	ldr	r2, [r7, #16]
 800b71a:	4413      	add	r3, r2
 800b71c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b71e:	68ba      	ldr	r2, [r7, #8]
 800b720:	693b      	ldr	r3, [r7, #16]
 800b722:	429a      	cmp	r2, r3
 800b724:	d90e      	bls.n	800b744 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	68ba      	ldr	r2, [r7, #8]
 800b72a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	68fa      	ldr	r2, [r7, #12]
 800b730:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b732:	4b1a      	ldr	r3, [pc, #104]	@ (800b79c <prvSwitchTimerLists+0xc4>)
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	3304      	adds	r3, #4
 800b73a:	4619      	mov	r1, r3
 800b73c:	4610      	mov	r0, r2
 800b73e:	f7fe f886 	bl	800984e <vListInsert>
 800b742:	e017      	b.n	800b774 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b744:	2300      	movs	r3, #0
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	2300      	movs	r3, #0
 800b74a:	693a      	ldr	r2, [r7, #16]
 800b74c:	2100      	movs	r1, #0
 800b74e:	68f8      	ldr	r0, [r7, #12]
 800b750:	f7ff fd58 	bl	800b204 <xTimerGenericCommand>
 800b754:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d10b      	bne.n	800b774 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b75c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b760:	f383 8811 	msr	BASEPRI, r3
 800b764:	f3bf 8f6f 	isb	sy
 800b768:	f3bf 8f4f 	dsb	sy
 800b76c:	603b      	str	r3, [r7, #0]
}
 800b76e:	bf00      	nop
 800b770:	bf00      	nop
 800b772:	e7fd      	b.n	800b770 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b774:	4b09      	ldr	r3, [pc, #36]	@ (800b79c <prvSwitchTimerLists+0xc4>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d1b0      	bne.n	800b6e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b77e:	4b07      	ldr	r3, [pc, #28]	@ (800b79c <prvSwitchTimerLists+0xc4>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b784:	4b06      	ldr	r3, [pc, #24]	@ (800b7a0 <prvSwitchTimerLists+0xc8>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4a04      	ldr	r2, [pc, #16]	@ (800b79c <prvSwitchTimerLists+0xc4>)
 800b78a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b78c:	4a04      	ldr	r2, [pc, #16]	@ (800b7a0 <prvSwitchTimerLists+0xc8>)
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	6013      	str	r3, [r2, #0]
}
 800b792:	bf00      	nop
 800b794:	3718      	adds	r7, #24
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
 800b79a:	bf00      	nop
 800b79c:	2000929c 	.word	0x2000929c
 800b7a0:	200092a0 	.word	0x200092a0

0800b7a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b082      	sub	sp, #8
 800b7a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b7aa:	f000 f96d 	bl	800ba88 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b7ae:	4b15      	ldr	r3, [pc, #84]	@ (800b804 <prvCheckForValidListAndQueue+0x60>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d120      	bne.n	800b7f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b7b6:	4814      	ldr	r0, [pc, #80]	@ (800b808 <prvCheckForValidListAndQueue+0x64>)
 800b7b8:	f7fd fff8 	bl	80097ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b7bc:	4813      	ldr	r0, [pc, #76]	@ (800b80c <prvCheckForValidListAndQueue+0x68>)
 800b7be:	f7fd fff5 	bl	80097ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b7c2:	4b13      	ldr	r3, [pc, #76]	@ (800b810 <prvCheckForValidListAndQueue+0x6c>)
 800b7c4:	4a10      	ldr	r2, [pc, #64]	@ (800b808 <prvCheckForValidListAndQueue+0x64>)
 800b7c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b7c8:	4b12      	ldr	r3, [pc, #72]	@ (800b814 <prvCheckForValidListAndQueue+0x70>)
 800b7ca:	4a10      	ldr	r2, [pc, #64]	@ (800b80c <prvCheckForValidListAndQueue+0x68>)
 800b7cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	4b11      	ldr	r3, [pc, #68]	@ (800b818 <prvCheckForValidListAndQueue+0x74>)
 800b7d4:	4a11      	ldr	r2, [pc, #68]	@ (800b81c <prvCheckForValidListAndQueue+0x78>)
 800b7d6:	2110      	movs	r1, #16
 800b7d8:	200a      	movs	r0, #10
 800b7da:	f7fe f905 	bl	80099e8 <xQueueGenericCreateStatic>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	4a08      	ldr	r2, [pc, #32]	@ (800b804 <prvCheckForValidListAndQueue+0x60>)
 800b7e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b7e4:	4b07      	ldr	r3, [pc, #28]	@ (800b804 <prvCheckForValidListAndQueue+0x60>)
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d005      	beq.n	800b7f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b7ec:	4b05      	ldr	r3, [pc, #20]	@ (800b804 <prvCheckForValidListAndQueue+0x60>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	490b      	ldr	r1, [pc, #44]	@ (800b820 <prvCheckForValidListAndQueue+0x7c>)
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	f7fe fd2a 	bl	800a24c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b7f8:	f000 f978 	bl	800baec <vPortExitCritical>
}
 800b7fc:	bf00      	nop
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}
 800b802:	bf00      	nop
 800b804:	200092a4 	.word	0x200092a4
 800b808:	20009274 	.word	0x20009274
 800b80c:	20009288 	.word	0x20009288
 800b810:	2000929c 	.word	0x2000929c
 800b814:	200092a0 	.word	0x200092a0
 800b818:	20009350 	.word	0x20009350
 800b81c:	200092b0 	.word	0x200092b0
 800b820:	0801cddc 	.word	0x0801cddc

0800b824 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b824:	b480      	push	{r7}
 800b826:	b085      	sub	sp, #20
 800b828:	af00      	add	r7, sp, #0
 800b82a:	60f8      	str	r0, [r7, #12]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	3b04      	subs	r3, #4
 800b834:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b83c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	3b04      	subs	r3, #4
 800b842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b844:	68bb      	ldr	r3, [r7, #8]
 800b846:	f023 0201 	bic.w	r2, r3, #1
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3b04      	subs	r3, #4
 800b852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b854:	4a0c      	ldr	r2, [pc, #48]	@ (800b888 <pxPortInitialiseStack+0x64>)
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	3b14      	subs	r3, #20
 800b85e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b860:	687a      	ldr	r2, [r7, #4]
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	3b04      	subs	r3, #4
 800b86a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f06f 0202 	mvn.w	r2, #2
 800b872:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	3b20      	subs	r3, #32
 800b878:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b87a:	68fb      	ldr	r3, [r7, #12]
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3714      	adds	r7, #20
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr
 800b888:	0800b88d 	.word	0x0800b88d

0800b88c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b88c:	b480      	push	{r7}
 800b88e:	b085      	sub	sp, #20
 800b890:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b892:	2300      	movs	r3, #0
 800b894:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b896:	4b13      	ldr	r3, [pc, #76]	@ (800b8e4 <prvTaskExitError+0x58>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b89e:	d00b      	beq.n	800b8b8 <prvTaskExitError+0x2c>
	__asm volatile
 800b8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a4:	f383 8811 	msr	BASEPRI, r3
 800b8a8:	f3bf 8f6f 	isb	sy
 800b8ac:	f3bf 8f4f 	dsb	sy
 800b8b0:	60fb      	str	r3, [r7, #12]
}
 800b8b2:	bf00      	nop
 800b8b4:	bf00      	nop
 800b8b6:	e7fd      	b.n	800b8b4 <prvTaskExitError+0x28>
	__asm volatile
 800b8b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8bc:	f383 8811 	msr	BASEPRI, r3
 800b8c0:	f3bf 8f6f 	isb	sy
 800b8c4:	f3bf 8f4f 	dsb	sy
 800b8c8:	60bb      	str	r3, [r7, #8]
}
 800b8ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b8cc:	bf00      	nop
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d0fc      	beq.n	800b8ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b8d4:	bf00      	nop
 800b8d6:	bf00      	nop
 800b8d8:	3714      	adds	r7, #20
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	20000010 	.word	0x20000010
	...

0800b8f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b8f0:	4b07      	ldr	r3, [pc, #28]	@ (800b910 <pxCurrentTCBConst2>)
 800b8f2:	6819      	ldr	r1, [r3, #0]
 800b8f4:	6808      	ldr	r0, [r1, #0]
 800b8f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8fa:	f380 8809 	msr	PSP, r0
 800b8fe:	f3bf 8f6f 	isb	sy
 800b902:	f04f 0000 	mov.w	r0, #0
 800b906:	f380 8811 	msr	BASEPRI, r0
 800b90a:	4770      	bx	lr
 800b90c:	f3af 8000 	nop.w

0800b910 <pxCurrentTCBConst2>:
 800b910:	20008d74 	.word	0x20008d74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b914:	bf00      	nop
 800b916:	bf00      	nop

0800b918 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b918:	4808      	ldr	r0, [pc, #32]	@ (800b93c <prvPortStartFirstTask+0x24>)
 800b91a:	6800      	ldr	r0, [r0, #0]
 800b91c:	6800      	ldr	r0, [r0, #0]
 800b91e:	f380 8808 	msr	MSP, r0
 800b922:	f04f 0000 	mov.w	r0, #0
 800b926:	f380 8814 	msr	CONTROL, r0
 800b92a:	b662      	cpsie	i
 800b92c:	b661      	cpsie	f
 800b92e:	f3bf 8f4f 	dsb	sy
 800b932:	f3bf 8f6f 	isb	sy
 800b936:	df00      	svc	0
 800b938:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b93a:	bf00      	nop
 800b93c:	e000ed08 	.word	0xe000ed08

0800b940 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b086      	sub	sp, #24
 800b944:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b946:	4b47      	ldr	r3, [pc, #284]	@ (800ba64 <xPortStartScheduler+0x124>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	4a47      	ldr	r2, [pc, #284]	@ (800ba68 <xPortStartScheduler+0x128>)
 800b94c:	4293      	cmp	r3, r2
 800b94e:	d10b      	bne.n	800b968 <xPortStartScheduler+0x28>
	__asm volatile
 800b950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b954:	f383 8811 	msr	BASEPRI, r3
 800b958:	f3bf 8f6f 	isb	sy
 800b95c:	f3bf 8f4f 	dsb	sy
 800b960:	60fb      	str	r3, [r7, #12]
}
 800b962:	bf00      	nop
 800b964:	bf00      	nop
 800b966:	e7fd      	b.n	800b964 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b968:	4b3e      	ldr	r3, [pc, #248]	@ (800ba64 <xPortStartScheduler+0x124>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a3f      	ldr	r2, [pc, #252]	@ (800ba6c <xPortStartScheduler+0x12c>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d10b      	bne.n	800b98a <xPortStartScheduler+0x4a>
	__asm volatile
 800b972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b976:	f383 8811 	msr	BASEPRI, r3
 800b97a:	f3bf 8f6f 	isb	sy
 800b97e:	f3bf 8f4f 	dsb	sy
 800b982:	613b      	str	r3, [r7, #16]
}
 800b984:	bf00      	nop
 800b986:	bf00      	nop
 800b988:	e7fd      	b.n	800b986 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b98a:	4b39      	ldr	r3, [pc, #228]	@ (800ba70 <xPortStartScheduler+0x130>)
 800b98c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b98e:	697b      	ldr	r3, [r7, #20]
 800b990:	781b      	ldrb	r3, [r3, #0]
 800b992:	b2db      	uxtb	r3, r3
 800b994:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b996:	697b      	ldr	r3, [r7, #20]
 800b998:	22ff      	movs	r2, #255	@ 0xff
 800b99a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	b2db      	uxtb	r3, r3
 800b9a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b9a4:	78fb      	ldrb	r3, [r7, #3]
 800b9a6:	b2db      	uxtb	r3, r3
 800b9a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b9ac:	b2da      	uxtb	r2, r3
 800b9ae:	4b31      	ldr	r3, [pc, #196]	@ (800ba74 <xPortStartScheduler+0x134>)
 800b9b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b9b2:	4b31      	ldr	r3, [pc, #196]	@ (800ba78 <xPortStartScheduler+0x138>)
 800b9b4:	2207      	movs	r2, #7
 800b9b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9b8:	e009      	b.n	800b9ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b9ba:	4b2f      	ldr	r3, [pc, #188]	@ (800ba78 <xPortStartScheduler+0x138>)
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	3b01      	subs	r3, #1
 800b9c0:	4a2d      	ldr	r2, [pc, #180]	@ (800ba78 <xPortStartScheduler+0x138>)
 800b9c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b9c4:	78fb      	ldrb	r3, [r7, #3]
 800b9c6:	b2db      	uxtb	r3, r3
 800b9c8:	005b      	lsls	r3, r3, #1
 800b9ca:	b2db      	uxtb	r3, r3
 800b9cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9ce:	78fb      	ldrb	r3, [r7, #3]
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9d6:	2b80      	cmp	r3, #128	@ 0x80
 800b9d8:	d0ef      	beq.n	800b9ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b9da:	4b27      	ldr	r3, [pc, #156]	@ (800ba78 <xPortStartScheduler+0x138>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	f1c3 0307 	rsb	r3, r3, #7
 800b9e2:	2b04      	cmp	r3, #4
 800b9e4:	d00b      	beq.n	800b9fe <xPortStartScheduler+0xbe>
	__asm volatile
 800b9e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ea:	f383 8811 	msr	BASEPRI, r3
 800b9ee:	f3bf 8f6f 	isb	sy
 800b9f2:	f3bf 8f4f 	dsb	sy
 800b9f6:	60bb      	str	r3, [r7, #8]
}
 800b9f8:	bf00      	nop
 800b9fa:	bf00      	nop
 800b9fc:	e7fd      	b.n	800b9fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b9fe:	4b1e      	ldr	r3, [pc, #120]	@ (800ba78 <xPortStartScheduler+0x138>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	021b      	lsls	r3, r3, #8
 800ba04:	4a1c      	ldr	r2, [pc, #112]	@ (800ba78 <xPortStartScheduler+0x138>)
 800ba06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ba08:	4b1b      	ldr	r3, [pc, #108]	@ (800ba78 <xPortStartScheduler+0x138>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ba10:	4a19      	ldr	r2, [pc, #100]	@ (800ba78 <xPortStartScheduler+0x138>)
 800ba12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	b2da      	uxtb	r2, r3
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ba1c:	4b17      	ldr	r3, [pc, #92]	@ (800ba7c <xPortStartScheduler+0x13c>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4a16      	ldr	r2, [pc, #88]	@ (800ba7c <xPortStartScheduler+0x13c>)
 800ba22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ba26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ba28:	4b14      	ldr	r3, [pc, #80]	@ (800ba7c <xPortStartScheduler+0x13c>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4a13      	ldr	r2, [pc, #76]	@ (800ba7c <xPortStartScheduler+0x13c>)
 800ba2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ba32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ba34:	f000 f8da 	bl	800bbec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ba38:	4b11      	ldr	r3, [pc, #68]	@ (800ba80 <xPortStartScheduler+0x140>)
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ba3e:	f000 f8f9 	bl	800bc34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ba42:	4b10      	ldr	r3, [pc, #64]	@ (800ba84 <xPortStartScheduler+0x144>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	4a0f      	ldr	r2, [pc, #60]	@ (800ba84 <xPortStartScheduler+0x144>)
 800ba48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ba4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ba4e:	f7ff ff63 	bl	800b918 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ba52:	f7ff f813 	bl	800aa7c <vTaskSwitchContext>
	prvTaskExitError();
 800ba56:	f7ff ff19 	bl	800b88c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ba5a:	2300      	movs	r3, #0
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3718      	adds	r7, #24
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}
 800ba64:	e000ed00 	.word	0xe000ed00
 800ba68:	410fc271 	.word	0x410fc271
 800ba6c:	410fc270 	.word	0x410fc270
 800ba70:	e000e400 	.word	0xe000e400
 800ba74:	200093a0 	.word	0x200093a0
 800ba78:	200093a4 	.word	0x200093a4
 800ba7c:	e000ed20 	.word	0xe000ed20
 800ba80:	20000010 	.word	0x20000010
 800ba84:	e000ef34 	.word	0xe000ef34

0800ba88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b083      	sub	sp, #12
 800ba8c:	af00      	add	r7, sp, #0
	__asm volatile
 800ba8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba92:	f383 8811 	msr	BASEPRI, r3
 800ba96:	f3bf 8f6f 	isb	sy
 800ba9a:	f3bf 8f4f 	dsb	sy
 800ba9e:	607b      	str	r3, [r7, #4]
}
 800baa0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800baa2:	4b10      	ldr	r3, [pc, #64]	@ (800bae4 <vPortEnterCritical+0x5c>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	3301      	adds	r3, #1
 800baa8:	4a0e      	ldr	r2, [pc, #56]	@ (800bae4 <vPortEnterCritical+0x5c>)
 800baaa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800baac:	4b0d      	ldr	r3, [pc, #52]	@ (800bae4 <vPortEnterCritical+0x5c>)
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	2b01      	cmp	r3, #1
 800bab2:	d110      	bne.n	800bad6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bab4:	4b0c      	ldr	r3, [pc, #48]	@ (800bae8 <vPortEnterCritical+0x60>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	b2db      	uxtb	r3, r3
 800baba:	2b00      	cmp	r3, #0
 800babc:	d00b      	beq.n	800bad6 <vPortEnterCritical+0x4e>
	__asm volatile
 800babe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bac2:	f383 8811 	msr	BASEPRI, r3
 800bac6:	f3bf 8f6f 	isb	sy
 800baca:	f3bf 8f4f 	dsb	sy
 800bace:	603b      	str	r3, [r7, #0]
}
 800bad0:	bf00      	nop
 800bad2:	bf00      	nop
 800bad4:	e7fd      	b.n	800bad2 <vPortEnterCritical+0x4a>
	}
}
 800bad6:	bf00      	nop
 800bad8:	370c      	adds	r7, #12
 800bada:	46bd      	mov	sp, r7
 800badc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae0:	4770      	bx	lr
 800bae2:	bf00      	nop
 800bae4:	20000010 	.word	0x20000010
 800bae8:	e000ed04 	.word	0xe000ed04

0800baec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800baec:	b480      	push	{r7}
 800baee:	b083      	sub	sp, #12
 800baf0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800baf2:	4b12      	ldr	r3, [pc, #72]	@ (800bb3c <vPortExitCritical+0x50>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d10b      	bne.n	800bb12 <vPortExitCritical+0x26>
	__asm volatile
 800bafa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bafe:	f383 8811 	msr	BASEPRI, r3
 800bb02:	f3bf 8f6f 	isb	sy
 800bb06:	f3bf 8f4f 	dsb	sy
 800bb0a:	607b      	str	r3, [r7, #4]
}
 800bb0c:	bf00      	nop
 800bb0e:	bf00      	nop
 800bb10:	e7fd      	b.n	800bb0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bb12:	4b0a      	ldr	r3, [pc, #40]	@ (800bb3c <vPortExitCritical+0x50>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	3b01      	subs	r3, #1
 800bb18:	4a08      	ldr	r2, [pc, #32]	@ (800bb3c <vPortExitCritical+0x50>)
 800bb1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bb1c:	4b07      	ldr	r3, [pc, #28]	@ (800bb3c <vPortExitCritical+0x50>)
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d105      	bne.n	800bb30 <vPortExitCritical+0x44>
 800bb24:	2300      	movs	r3, #0
 800bb26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	f383 8811 	msr	BASEPRI, r3
}
 800bb2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bb30:	bf00      	nop
 800bb32:	370c      	adds	r7, #12
 800bb34:	46bd      	mov	sp, r7
 800bb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3a:	4770      	bx	lr
 800bb3c:	20000010 	.word	0x20000010

0800bb40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bb40:	f3ef 8009 	mrs	r0, PSP
 800bb44:	f3bf 8f6f 	isb	sy
 800bb48:	4b15      	ldr	r3, [pc, #84]	@ (800bba0 <pxCurrentTCBConst>)
 800bb4a:	681a      	ldr	r2, [r3, #0]
 800bb4c:	f01e 0f10 	tst.w	lr, #16
 800bb50:	bf08      	it	eq
 800bb52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bb56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb5a:	6010      	str	r0, [r2, #0]
 800bb5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bb60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bb64:	f380 8811 	msr	BASEPRI, r0
 800bb68:	f3bf 8f4f 	dsb	sy
 800bb6c:	f3bf 8f6f 	isb	sy
 800bb70:	f7fe ff84 	bl	800aa7c <vTaskSwitchContext>
 800bb74:	f04f 0000 	mov.w	r0, #0
 800bb78:	f380 8811 	msr	BASEPRI, r0
 800bb7c:	bc09      	pop	{r0, r3}
 800bb7e:	6819      	ldr	r1, [r3, #0]
 800bb80:	6808      	ldr	r0, [r1, #0]
 800bb82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb86:	f01e 0f10 	tst.w	lr, #16
 800bb8a:	bf08      	it	eq
 800bb8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bb90:	f380 8809 	msr	PSP, r0
 800bb94:	f3bf 8f6f 	isb	sy
 800bb98:	4770      	bx	lr
 800bb9a:	bf00      	nop
 800bb9c:	f3af 8000 	nop.w

0800bba0 <pxCurrentTCBConst>:
 800bba0:	20008d74 	.word	0x20008d74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bba4:	bf00      	nop
 800bba6:	bf00      	nop

0800bba8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
	__asm volatile
 800bbae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbb2:	f383 8811 	msr	BASEPRI, r3
 800bbb6:	f3bf 8f6f 	isb	sy
 800bbba:	f3bf 8f4f 	dsb	sy
 800bbbe:	607b      	str	r3, [r7, #4]
}
 800bbc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bbc2:	f7fe fea1 	bl	800a908 <xTaskIncrementTick>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d003      	beq.n	800bbd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bbcc:	4b06      	ldr	r3, [pc, #24]	@ (800bbe8 <xPortSysTickHandler+0x40>)
 800bbce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbd2:	601a      	str	r2, [r3, #0]
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	f383 8811 	msr	BASEPRI, r3
}
 800bbde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bbe0:	bf00      	nop
 800bbe2:	3708      	adds	r7, #8
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}
 800bbe8:	e000ed04 	.word	0xe000ed04

0800bbec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bbec:	b480      	push	{r7}
 800bbee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bbf0:	4b0b      	ldr	r3, [pc, #44]	@ (800bc20 <vPortSetupTimerInterrupt+0x34>)
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bbf6:	4b0b      	ldr	r3, [pc, #44]	@ (800bc24 <vPortSetupTimerInterrupt+0x38>)
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bbfc:	4b0a      	ldr	r3, [pc, #40]	@ (800bc28 <vPortSetupTimerInterrupt+0x3c>)
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	4a0a      	ldr	r2, [pc, #40]	@ (800bc2c <vPortSetupTimerInterrupt+0x40>)
 800bc02:	fba2 2303 	umull	r2, r3, r2, r3
 800bc06:	099b      	lsrs	r3, r3, #6
 800bc08:	4a09      	ldr	r2, [pc, #36]	@ (800bc30 <vPortSetupTimerInterrupt+0x44>)
 800bc0a:	3b01      	subs	r3, #1
 800bc0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bc0e:	4b04      	ldr	r3, [pc, #16]	@ (800bc20 <vPortSetupTimerInterrupt+0x34>)
 800bc10:	2207      	movs	r2, #7
 800bc12:	601a      	str	r2, [r3, #0]
}
 800bc14:	bf00      	nop
 800bc16:	46bd      	mov	sp, r7
 800bc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1c:	4770      	bx	lr
 800bc1e:	bf00      	nop
 800bc20:	e000e010 	.word	0xe000e010
 800bc24:	e000e018 	.word	0xe000e018
 800bc28:	20000004 	.word	0x20000004
 800bc2c:	10624dd3 	.word	0x10624dd3
 800bc30:	e000e014 	.word	0xe000e014

0800bc34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bc34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bc44 <vPortEnableVFP+0x10>
 800bc38:	6801      	ldr	r1, [r0, #0]
 800bc3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bc3e:	6001      	str	r1, [r0, #0]
 800bc40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bc42:	bf00      	nop
 800bc44:	e000ed88 	.word	0xe000ed88

0800bc48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bc48:	b480      	push	{r7}
 800bc4a:	b085      	sub	sp, #20
 800bc4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bc4e:	f3ef 8305 	mrs	r3, IPSR
 800bc52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	2b0f      	cmp	r3, #15
 800bc58:	d915      	bls.n	800bc86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bc5a:	4a18      	ldr	r2, [pc, #96]	@ (800bcbc <vPortValidateInterruptPriority+0x74>)
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	4413      	add	r3, r2
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bc64:	4b16      	ldr	r3, [pc, #88]	@ (800bcc0 <vPortValidateInterruptPriority+0x78>)
 800bc66:	781b      	ldrb	r3, [r3, #0]
 800bc68:	7afa      	ldrb	r2, [r7, #11]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d20b      	bcs.n	800bc86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc72:	f383 8811 	msr	BASEPRI, r3
 800bc76:	f3bf 8f6f 	isb	sy
 800bc7a:	f3bf 8f4f 	dsb	sy
 800bc7e:	607b      	str	r3, [r7, #4]
}
 800bc80:	bf00      	nop
 800bc82:	bf00      	nop
 800bc84:	e7fd      	b.n	800bc82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bc86:	4b0f      	ldr	r3, [pc, #60]	@ (800bcc4 <vPortValidateInterruptPriority+0x7c>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bc8e:	4b0e      	ldr	r3, [pc, #56]	@ (800bcc8 <vPortValidateInterruptPriority+0x80>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	429a      	cmp	r2, r3
 800bc94:	d90b      	bls.n	800bcae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bc96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc9a:	f383 8811 	msr	BASEPRI, r3
 800bc9e:	f3bf 8f6f 	isb	sy
 800bca2:	f3bf 8f4f 	dsb	sy
 800bca6:	603b      	str	r3, [r7, #0]
}
 800bca8:	bf00      	nop
 800bcaa:	bf00      	nop
 800bcac:	e7fd      	b.n	800bcaa <vPortValidateInterruptPriority+0x62>
	}
 800bcae:	bf00      	nop
 800bcb0:	3714      	adds	r7, #20
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb8:	4770      	bx	lr
 800bcba:	bf00      	nop
 800bcbc:	e000e3f0 	.word	0xe000e3f0
 800bcc0:	200093a0 	.word	0x200093a0
 800bcc4:	e000ed0c 	.word	0xe000ed0c
 800bcc8:	200093a4 	.word	0x200093a4

0800bccc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b08a      	sub	sp, #40	@ 0x28
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bcd8:	f7fe fd5a 	bl	800a790 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bcdc:	4b5c      	ldr	r3, [pc, #368]	@ (800be50 <pvPortMalloc+0x184>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d101      	bne.n	800bce8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bce4:	f000 f924 	bl	800bf30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bce8:	4b5a      	ldr	r3, [pc, #360]	@ (800be54 <pvPortMalloc+0x188>)
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	4013      	ands	r3, r2
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	f040 8095 	bne.w	800be20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d01e      	beq.n	800bd3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bcfc:	2208      	movs	r2, #8
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	4413      	add	r3, r2
 800bd02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f003 0307 	and.w	r3, r3, #7
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d015      	beq.n	800bd3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f023 0307 	bic.w	r3, r3, #7
 800bd14:	3308      	adds	r3, #8
 800bd16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f003 0307 	and.w	r3, r3, #7
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d00b      	beq.n	800bd3a <pvPortMalloc+0x6e>
	__asm volatile
 800bd22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd26:	f383 8811 	msr	BASEPRI, r3
 800bd2a:	f3bf 8f6f 	isb	sy
 800bd2e:	f3bf 8f4f 	dsb	sy
 800bd32:	617b      	str	r3, [r7, #20]
}
 800bd34:	bf00      	nop
 800bd36:	bf00      	nop
 800bd38:	e7fd      	b.n	800bd36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d06f      	beq.n	800be20 <pvPortMalloc+0x154>
 800bd40:	4b45      	ldr	r3, [pc, #276]	@ (800be58 <pvPortMalloc+0x18c>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	687a      	ldr	r2, [r7, #4]
 800bd46:	429a      	cmp	r2, r3
 800bd48:	d86a      	bhi.n	800be20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bd4a:	4b44      	ldr	r3, [pc, #272]	@ (800be5c <pvPortMalloc+0x190>)
 800bd4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bd4e:	4b43      	ldr	r3, [pc, #268]	@ (800be5c <pvPortMalloc+0x190>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd54:	e004      	b.n	800bd60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bd56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bd5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd62:	685b      	ldr	r3, [r3, #4]
 800bd64:	687a      	ldr	r2, [r7, #4]
 800bd66:	429a      	cmp	r2, r3
 800bd68:	d903      	bls.n	800bd72 <pvPortMalloc+0xa6>
 800bd6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d1f1      	bne.n	800bd56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bd72:	4b37      	ldr	r3, [pc, #220]	@ (800be50 <pvPortMalloc+0x184>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d051      	beq.n	800be20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bd7c:	6a3b      	ldr	r3, [r7, #32]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2208      	movs	r2, #8
 800bd82:	4413      	add	r3, r2
 800bd84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd88:	681a      	ldr	r2, [r3, #0]
 800bd8a:	6a3b      	ldr	r3, [r7, #32]
 800bd8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bd8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd90:	685a      	ldr	r2, [r3, #4]
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	1ad2      	subs	r2, r2, r3
 800bd96:	2308      	movs	r3, #8
 800bd98:	005b      	lsls	r3, r3, #1
 800bd9a:	429a      	cmp	r2, r3
 800bd9c:	d920      	bls.n	800bde0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bd9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	4413      	add	r3, r2
 800bda4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bda6:	69bb      	ldr	r3, [r7, #24]
 800bda8:	f003 0307 	and.w	r3, r3, #7
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d00b      	beq.n	800bdc8 <pvPortMalloc+0xfc>
	__asm volatile
 800bdb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb4:	f383 8811 	msr	BASEPRI, r3
 800bdb8:	f3bf 8f6f 	isb	sy
 800bdbc:	f3bf 8f4f 	dsb	sy
 800bdc0:	613b      	str	r3, [r7, #16]
}
 800bdc2:	bf00      	nop
 800bdc4:	bf00      	nop
 800bdc6:	e7fd      	b.n	800bdc4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bdc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdca:	685a      	ldr	r2, [r3, #4]
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	1ad2      	subs	r2, r2, r3
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bdd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd6:	687a      	ldr	r2, [r7, #4]
 800bdd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bdda:	69b8      	ldr	r0, [r7, #24]
 800bddc:	f000 f90a 	bl	800bff4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bde0:	4b1d      	ldr	r3, [pc, #116]	@ (800be58 <pvPortMalloc+0x18c>)
 800bde2:	681a      	ldr	r2, [r3, #0]
 800bde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	1ad3      	subs	r3, r2, r3
 800bdea:	4a1b      	ldr	r2, [pc, #108]	@ (800be58 <pvPortMalloc+0x18c>)
 800bdec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bdee:	4b1a      	ldr	r3, [pc, #104]	@ (800be58 <pvPortMalloc+0x18c>)
 800bdf0:	681a      	ldr	r2, [r3, #0]
 800bdf2:	4b1b      	ldr	r3, [pc, #108]	@ (800be60 <pvPortMalloc+0x194>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	429a      	cmp	r2, r3
 800bdf8:	d203      	bcs.n	800be02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bdfa:	4b17      	ldr	r3, [pc, #92]	@ (800be58 <pvPortMalloc+0x18c>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	4a18      	ldr	r2, [pc, #96]	@ (800be60 <pvPortMalloc+0x194>)
 800be00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800be02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be04:	685a      	ldr	r2, [r3, #4]
 800be06:	4b13      	ldr	r3, [pc, #76]	@ (800be54 <pvPortMalloc+0x188>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	431a      	orrs	r2, r3
 800be0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800be10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be12:	2200      	movs	r2, #0
 800be14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800be16:	4b13      	ldr	r3, [pc, #76]	@ (800be64 <pvPortMalloc+0x198>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	3301      	adds	r3, #1
 800be1c:	4a11      	ldr	r2, [pc, #68]	@ (800be64 <pvPortMalloc+0x198>)
 800be1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800be20:	f7fe fcc4 	bl	800a7ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800be24:	69fb      	ldr	r3, [r7, #28]
 800be26:	f003 0307 	and.w	r3, r3, #7
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d00b      	beq.n	800be46 <pvPortMalloc+0x17a>
	__asm volatile
 800be2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be32:	f383 8811 	msr	BASEPRI, r3
 800be36:	f3bf 8f6f 	isb	sy
 800be3a:	f3bf 8f4f 	dsb	sy
 800be3e:	60fb      	str	r3, [r7, #12]
}
 800be40:	bf00      	nop
 800be42:	bf00      	nop
 800be44:	e7fd      	b.n	800be42 <pvPortMalloc+0x176>
	return pvReturn;
 800be46:	69fb      	ldr	r3, [r7, #28]
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3728      	adds	r7, #40	@ 0x28
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	2000cfb0 	.word	0x2000cfb0
 800be54:	2000cfc4 	.word	0x2000cfc4
 800be58:	2000cfb4 	.word	0x2000cfb4
 800be5c:	2000cfa8 	.word	0x2000cfa8
 800be60:	2000cfb8 	.word	0x2000cfb8
 800be64:	2000cfbc 	.word	0x2000cfbc

0800be68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b086      	sub	sp, #24
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d04f      	beq.n	800bf1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800be7a:	2308      	movs	r3, #8
 800be7c:	425b      	negs	r3, r3
 800be7e:	697a      	ldr	r2, [r7, #20]
 800be80:	4413      	add	r3, r2
 800be82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800be84:	697b      	ldr	r3, [r7, #20]
 800be86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	685a      	ldr	r2, [r3, #4]
 800be8c:	4b25      	ldr	r3, [pc, #148]	@ (800bf24 <vPortFree+0xbc>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	4013      	ands	r3, r2
 800be92:	2b00      	cmp	r3, #0
 800be94:	d10b      	bne.n	800beae <vPortFree+0x46>
	__asm volatile
 800be96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be9a:	f383 8811 	msr	BASEPRI, r3
 800be9e:	f3bf 8f6f 	isb	sy
 800bea2:	f3bf 8f4f 	dsb	sy
 800bea6:	60fb      	str	r3, [r7, #12]
}
 800bea8:	bf00      	nop
 800beaa:	bf00      	nop
 800beac:	e7fd      	b.n	800beaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d00b      	beq.n	800bece <vPortFree+0x66>
	__asm volatile
 800beb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beba:	f383 8811 	msr	BASEPRI, r3
 800bebe:	f3bf 8f6f 	isb	sy
 800bec2:	f3bf 8f4f 	dsb	sy
 800bec6:	60bb      	str	r3, [r7, #8]
}
 800bec8:	bf00      	nop
 800beca:	bf00      	nop
 800becc:	e7fd      	b.n	800beca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	685a      	ldr	r2, [r3, #4]
 800bed2:	4b14      	ldr	r3, [pc, #80]	@ (800bf24 <vPortFree+0xbc>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	4013      	ands	r3, r2
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d01e      	beq.n	800bf1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bedc:	693b      	ldr	r3, [r7, #16]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d11a      	bne.n	800bf1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bee4:	693b      	ldr	r3, [r7, #16]
 800bee6:	685a      	ldr	r2, [r3, #4]
 800bee8:	4b0e      	ldr	r3, [pc, #56]	@ (800bf24 <vPortFree+0xbc>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	43db      	mvns	r3, r3
 800beee:	401a      	ands	r2, r3
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bef4:	f7fe fc4c 	bl	800a790 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	685a      	ldr	r2, [r3, #4]
 800befc:	4b0a      	ldr	r3, [pc, #40]	@ (800bf28 <vPortFree+0xc0>)
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	4413      	add	r3, r2
 800bf02:	4a09      	ldr	r2, [pc, #36]	@ (800bf28 <vPortFree+0xc0>)
 800bf04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bf06:	6938      	ldr	r0, [r7, #16]
 800bf08:	f000 f874 	bl	800bff4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bf0c:	4b07      	ldr	r3, [pc, #28]	@ (800bf2c <vPortFree+0xc4>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	3301      	adds	r3, #1
 800bf12:	4a06      	ldr	r2, [pc, #24]	@ (800bf2c <vPortFree+0xc4>)
 800bf14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bf16:	f7fe fc49 	bl	800a7ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bf1a:	bf00      	nop
 800bf1c:	3718      	adds	r7, #24
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	bf00      	nop
 800bf24:	2000cfc4 	.word	0x2000cfc4
 800bf28:	2000cfb4 	.word	0x2000cfb4
 800bf2c:	2000cfc0 	.word	0x2000cfc0

0800bf30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bf30:	b480      	push	{r7}
 800bf32:	b085      	sub	sp, #20
 800bf34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bf36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800bf3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bf3c:	4b27      	ldr	r3, [pc, #156]	@ (800bfdc <prvHeapInit+0xac>)
 800bf3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	f003 0307 	and.w	r3, r3, #7
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d00c      	beq.n	800bf64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	3307      	adds	r3, #7
 800bf4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	f023 0307 	bic.w	r3, r3, #7
 800bf56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bf58:	68ba      	ldr	r2, [r7, #8]
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	1ad3      	subs	r3, r2, r3
 800bf5e:	4a1f      	ldr	r2, [pc, #124]	@ (800bfdc <prvHeapInit+0xac>)
 800bf60:	4413      	add	r3, r2
 800bf62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bf68:	4a1d      	ldr	r2, [pc, #116]	@ (800bfe0 <prvHeapInit+0xb0>)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bf6e:	4b1c      	ldr	r3, [pc, #112]	@ (800bfe0 <prvHeapInit+0xb0>)
 800bf70:	2200      	movs	r2, #0
 800bf72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	68ba      	ldr	r2, [r7, #8]
 800bf78:	4413      	add	r3, r2
 800bf7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bf7c:	2208      	movs	r2, #8
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	1a9b      	subs	r3, r3, r2
 800bf82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	f023 0307 	bic.w	r3, r3, #7
 800bf8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	4a15      	ldr	r2, [pc, #84]	@ (800bfe4 <prvHeapInit+0xb4>)
 800bf90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bf92:	4b14      	ldr	r3, [pc, #80]	@ (800bfe4 <prvHeapInit+0xb4>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	2200      	movs	r2, #0
 800bf98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bf9a:	4b12      	ldr	r3, [pc, #72]	@ (800bfe4 <prvHeapInit+0xb4>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	68fa      	ldr	r2, [r7, #12]
 800bfaa:	1ad2      	subs	r2, r2, r3
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bfb0:	4b0c      	ldr	r3, [pc, #48]	@ (800bfe4 <prvHeapInit+0xb4>)
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	4a0a      	ldr	r2, [pc, #40]	@ (800bfe8 <prvHeapInit+0xb8>)
 800bfbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	685b      	ldr	r3, [r3, #4]
 800bfc4:	4a09      	ldr	r2, [pc, #36]	@ (800bfec <prvHeapInit+0xbc>)
 800bfc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bfc8:	4b09      	ldr	r3, [pc, #36]	@ (800bff0 <prvHeapInit+0xc0>)
 800bfca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bfce:	601a      	str	r2, [r3, #0]
}
 800bfd0:	bf00      	nop
 800bfd2:	3714      	adds	r7, #20
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfda:	4770      	bx	lr
 800bfdc:	200093a8 	.word	0x200093a8
 800bfe0:	2000cfa8 	.word	0x2000cfa8
 800bfe4:	2000cfb0 	.word	0x2000cfb0
 800bfe8:	2000cfb8 	.word	0x2000cfb8
 800bfec:	2000cfb4 	.word	0x2000cfb4
 800bff0:	2000cfc4 	.word	0x2000cfc4

0800bff4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bff4:	b480      	push	{r7}
 800bff6:	b085      	sub	sp, #20
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bffc:	4b28      	ldr	r3, [pc, #160]	@ (800c0a0 <prvInsertBlockIntoFreeList+0xac>)
 800bffe:	60fb      	str	r3, [r7, #12]
 800c000:	e002      	b.n	800c008 <prvInsertBlockIntoFreeList+0x14>
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	60fb      	str	r3, [r7, #12]
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	687a      	ldr	r2, [r7, #4]
 800c00e:	429a      	cmp	r2, r3
 800c010:	d8f7      	bhi.n	800c002 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	685b      	ldr	r3, [r3, #4]
 800c01a:	68ba      	ldr	r2, [r7, #8]
 800c01c:	4413      	add	r3, r2
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	429a      	cmp	r2, r3
 800c022:	d108      	bne.n	800c036 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	685a      	ldr	r2, [r3, #4]
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	685b      	ldr	r3, [r3, #4]
 800c02c:	441a      	add	r2, r3
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	685b      	ldr	r3, [r3, #4]
 800c03e:	68ba      	ldr	r2, [r7, #8]
 800c040:	441a      	add	r2, r3
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	429a      	cmp	r2, r3
 800c048:	d118      	bne.n	800c07c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	681a      	ldr	r2, [r3, #0]
 800c04e:	4b15      	ldr	r3, [pc, #84]	@ (800c0a4 <prvInsertBlockIntoFreeList+0xb0>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	429a      	cmp	r2, r3
 800c054:	d00d      	beq.n	800c072 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	685a      	ldr	r2, [r3, #4]
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	685b      	ldr	r3, [r3, #4]
 800c060:	441a      	add	r2, r3
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	681a      	ldr	r2, [r3, #0]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	601a      	str	r2, [r3, #0]
 800c070:	e008      	b.n	800c084 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c072:	4b0c      	ldr	r3, [pc, #48]	@ (800c0a4 <prvInsertBlockIntoFreeList+0xb0>)
 800c074:	681a      	ldr	r2, [r3, #0]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	601a      	str	r2, [r3, #0]
 800c07a:	e003      	b.n	800c084 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c084:	68fa      	ldr	r2, [r7, #12]
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	429a      	cmp	r2, r3
 800c08a:	d002      	beq.n	800c092 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	687a      	ldr	r2, [r7, #4]
 800c090:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c092:	bf00      	nop
 800c094:	3714      	adds	r7, #20
 800c096:	46bd      	mov	sp, r7
 800c098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09c:	4770      	bx	lr
 800c09e:	bf00      	nop
 800c0a0:	2000cfa8 	.word	0x2000cfa8
 800c0a4:	2000cfb0 	.word	0x2000cfb0

0800c0a8 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c0a8:	4b04      	ldr	r3, [pc, #16]	@ (800c0bc <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c0aa:	681a      	ldr	r2, [r3, #0]
 800c0ac:	b10a      	cbz	r2, 800c0b2 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800c0ae:	4803      	ldr	r0, [pc, #12]	@ (800c0bc <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c0b0:	4770      	bx	lr
 800c0b2:	4a03      	ldr	r2, [pc, #12]	@ (800c0c0 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800c0b4:	4801      	ldr	r0, [pc, #4]	@ (800c0bc <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c0b6:	6812      	ldr	r2, [r2, #0]
 800c0b8:	601a      	str	r2, [r3, #0]
 800c0ba:	4770      	bx	lr
 800c0bc:	2000001c 	.word	0x2000001c
 800c0c0:	20000308 	.word	0x20000308

0800c0c4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c0c4:	4a02      	ldr	r2, [pc, #8]	@ (800c0d0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800c0c6:	4b03      	ldr	r3, [pc, #12]	@ (800c0d4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800c0c8:	6812      	ldr	r2, [r2, #0]
 800c0ca:	601a      	str	r2, [r3, #0]
 800c0cc:	4770      	bx	lr
 800c0ce:	bf00      	nop
 800c0d0:	20000308 	.word	0x20000308
 800c0d4:	2000001c 	.word	0x2000001c

0800c0d8 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800c0d8:	f005 bf3c 	b.w	8011f54 <geometry_msgs__msg__Twist__init>

0800c0dc <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800c0dc:	f005 bf5e 	b.w	8011f9c <geometry_msgs__msg__Twist__fini>

0800c0e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c0e0:	b510      	push	{r4, lr}
 800c0e2:	f000 f819 	bl	800c118 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c0e6:	4c07      	ldr	r4, [pc, #28]	@ (800c104 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800c0e8:	60e0      	str	r0, [r4, #12]
 800c0ea:	f000 f815 	bl	800c118 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c0ee:	4b06      	ldr	r3, [pc, #24]	@ (800c108 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c0f0:	64a0      	str	r0, [r4, #72]	@ 0x48
 800c0f2:	681a      	ldr	r2, [r3, #0]
 800c0f4:	b10a      	cbz	r2, 800c0fa <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800c0f6:	4804      	ldr	r0, [pc, #16]	@ (800c108 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c0f8:	bd10      	pop	{r4, pc}
 800c0fa:	4a04      	ldr	r2, [pc, #16]	@ (800c10c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800c0fc:	4802      	ldr	r0, [pc, #8]	@ (800c108 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c0fe:	6812      	ldr	r2, [r2, #0]
 800c100:	601a      	str	r2, [r3, #0]
 800c102:	bd10      	pop	{r4, pc}
 800c104:	20000028 	.word	0x20000028
 800c108:	200000a0 	.word	0x200000a0
 800c10c:	2000030c 	.word	0x2000030c

0800c110 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800c110:	f005 bf50 	b.w	8011fb4 <geometry_msgs__msg__Vector3__init>

0800c114 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800c114:	f005 bf52 	b.w	8011fbc <geometry_msgs__msg__Vector3__fini>

0800c118 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c118:	4b04      	ldr	r3, [pc, #16]	@ (800c12c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c11a:	681a      	ldr	r2, [r3, #0]
 800c11c:	b10a      	cbz	r2, 800c122 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800c11e:	4803      	ldr	r0, [pc, #12]	@ (800c12c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c120:	4770      	bx	lr
 800c122:	4a03      	ldr	r2, [pc, #12]	@ (800c130 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800c124:	4801      	ldr	r0, [pc, #4]	@ (800c12c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c126:	6812      	ldr	r2, [r2, #0]
 800c128:	601a      	str	r2, [r3, #0]
 800c12a:	4770      	bx	lr
 800c12c:	20000160 	.word	0x20000160
 800c130:	2000030c 	.word	0x2000030c

0800c134 <get_serialized_size_geometry_msgs__msg__Twist>:
 800c134:	b570      	push	{r4, r5, r6, lr}
 800c136:	4604      	mov	r4, r0
 800c138:	b148      	cbz	r0, 800c14e <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800c13a:	460d      	mov	r5, r1
 800c13c:	f000 f86e 	bl	800c21c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c140:	4606      	mov	r6, r0
 800c142:	1829      	adds	r1, r5, r0
 800c144:	f104 0018 	add.w	r0, r4, #24
 800c148:	f000 f868 	bl	800c21c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c14c:	4430      	add	r0, r6
 800c14e:	bd70      	pop	{r4, r5, r6, pc}

0800c150 <_Twist__cdr_deserialize>:
 800c150:	b570      	push	{r4, r5, r6, lr}
 800c152:	460c      	mov	r4, r1
 800c154:	b189      	cbz	r1, 800c17a <_Twist__cdr_deserialize+0x2a>
 800c156:	4605      	mov	r5, r0
 800c158:	f000 f8ec 	bl	800c334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c15c:	6843      	ldr	r3, [r0, #4]
 800c15e:	4621      	mov	r1, r4
 800c160:	68db      	ldr	r3, [r3, #12]
 800c162:	4628      	mov	r0, r5
 800c164:	4798      	blx	r3
 800c166:	f000 f8e5 	bl	800c334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c16a:	6843      	ldr	r3, [r0, #4]
 800c16c:	f104 0118 	add.w	r1, r4, #24
 800c170:	4628      	mov	r0, r5
 800c172:	68db      	ldr	r3, [r3, #12]
 800c174:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c178:	4718      	bx	r3
 800c17a:	4608      	mov	r0, r1
 800c17c:	bd70      	pop	{r4, r5, r6, pc}
 800c17e:	bf00      	nop

0800c180 <_Twist__cdr_serialize>:
 800c180:	b510      	push	{r4, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	9101      	str	r1, [sp, #4]
 800c186:	b190      	cbz	r0, 800c1ae <_Twist__cdr_serialize+0x2e>
 800c188:	4604      	mov	r4, r0
 800c18a:	f000 f8d3 	bl	800c334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c18e:	6843      	ldr	r3, [r0, #4]
 800c190:	9901      	ldr	r1, [sp, #4]
 800c192:	689b      	ldr	r3, [r3, #8]
 800c194:	4620      	mov	r0, r4
 800c196:	4798      	blx	r3
 800c198:	f000 f8cc 	bl	800c334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c19c:	6843      	ldr	r3, [r0, #4]
 800c19e:	9901      	ldr	r1, [sp, #4]
 800c1a0:	689b      	ldr	r3, [r3, #8]
 800c1a2:	f104 0018 	add.w	r0, r4, #24
 800c1a6:	b002      	add	sp, #8
 800c1a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1ac:	4718      	bx	r3
 800c1ae:	b002      	add	sp, #8
 800c1b0:	bd10      	pop	{r4, pc}
 800c1b2:	bf00      	nop

0800c1b4 <_Twist__get_serialized_size>:
 800c1b4:	b538      	push	{r3, r4, r5, lr}
 800c1b6:	4604      	mov	r4, r0
 800c1b8:	b148      	cbz	r0, 800c1ce <_Twist__get_serialized_size+0x1a>
 800c1ba:	2100      	movs	r1, #0
 800c1bc:	f000 f82e 	bl	800c21c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c1c0:	4605      	mov	r5, r0
 800c1c2:	4601      	mov	r1, r0
 800c1c4:	f104 0018 	add.w	r0, r4, #24
 800c1c8:	f000 f828 	bl	800c21c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c1cc:	4428      	add	r0, r5
 800c1ce:	bd38      	pop	{r3, r4, r5, pc}

0800c1d0 <_Twist__max_serialized_size>:
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	b082      	sub	sp, #8
 800c1d4:	2301      	movs	r3, #1
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	f10d 0007 	add.w	r0, sp, #7
 800c1dc:	f88d 3007 	strb.w	r3, [sp, #7]
 800c1e0:	f000 f88c 	bl	800c2fc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c1e4:	4604      	mov	r4, r0
 800c1e6:	4601      	mov	r1, r0
 800c1e8:	f10d 0007 	add.w	r0, sp, #7
 800c1ec:	f000 f886 	bl	800c2fc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c1f0:	4420      	add	r0, r4
 800c1f2:	b002      	add	sp, #8
 800c1f4:	bd10      	pop	{r4, pc}
 800c1f6:	bf00      	nop

0800c1f8 <max_serialized_size_geometry_msgs__msg__Twist>:
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	b570      	push	{r4, r5, r6, lr}
 800c1fc:	7003      	strb	r3, [r0, #0]
 800c1fe:	4605      	mov	r5, r0
 800c200:	460e      	mov	r6, r1
 800c202:	f000 f87b 	bl	800c2fc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c206:	4604      	mov	r4, r0
 800c208:	1831      	adds	r1, r6, r0
 800c20a:	4628      	mov	r0, r5
 800c20c:	f000 f876 	bl	800c2fc <max_serialized_size_geometry_msgs__msg__Vector3>
 800c210:	4420      	add	r0, r4
 800c212:	bd70      	pop	{r4, r5, r6, pc}

0800c214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c214:	4800      	ldr	r0, [pc, #0]	@ (800c218 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800c216:	4770      	bx	lr
 800c218:	2000016c 	.word	0x2000016c

0800c21c <get_serialized_size_geometry_msgs__msg__Vector3>:
 800c21c:	b1b8      	cbz	r0, 800c24e <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800c21e:	b538      	push	{r3, r4, r5, lr}
 800c220:	460d      	mov	r5, r1
 800c222:	4628      	mov	r0, r5
 800c224:	2108      	movs	r1, #8
 800c226:	f001 fb9d 	bl	800d964 <ucdr_alignment>
 800c22a:	f105 0308 	add.w	r3, r5, #8
 800c22e:	181c      	adds	r4, r3, r0
 800c230:	2108      	movs	r1, #8
 800c232:	4620      	mov	r0, r4
 800c234:	f001 fb96 	bl	800d964 <ucdr_alignment>
 800c238:	3008      	adds	r0, #8
 800c23a:	4404      	add	r4, r0
 800c23c:	2108      	movs	r1, #8
 800c23e:	4620      	mov	r0, r4
 800c240:	f001 fb90 	bl	800d964 <ucdr_alignment>
 800c244:	f1c5 0508 	rsb	r5, r5, #8
 800c248:	4428      	add	r0, r5
 800c24a:	4420      	add	r0, r4
 800c24c:	bd38      	pop	{r3, r4, r5, pc}
 800c24e:	4770      	bx	lr

0800c250 <_Vector3__cdr_deserialize>:
 800c250:	b538      	push	{r3, r4, r5, lr}
 800c252:	460c      	mov	r4, r1
 800c254:	b171      	cbz	r1, 800c274 <_Vector3__cdr_deserialize+0x24>
 800c256:	4605      	mov	r5, r0
 800c258:	f001 f998 	bl	800d58c <ucdr_deserialize_double>
 800c25c:	f104 0108 	add.w	r1, r4, #8
 800c260:	4628      	mov	r0, r5
 800c262:	f001 f993 	bl	800d58c <ucdr_deserialize_double>
 800c266:	f104 0110 	add.w	r1, r4, #16
 800c26a:	4628      	mov	r0, r5
 800c26c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c270:	f001 b98c 	b.w	800d58c <ucdr_deserialize_double>
 800c274:	4608      	mov	r0, r1
 800c276:	bd38      	pop	{r3, r4, r5, pc}

0800c278 <_Vector3__cdr_serialize>:
 800c278:	b198      	cbz	r0, 800c2a2 <_Vector3__cdr_serialize+0x2a>
 800c27a:	b538      	push	{r3, r4, r5, lr}
 800c27c:	ed90 0b00 	vldr	d0, [r0]
 800c280:	460d      	mov	r5, r1
 800c282:	4604      	mov	r4, r0
 800c284:	4608      	mov	r0, r1
 800c286:	f000 ffdf 	bl	800d248 <ucdr_serialize_double>
 800c28a:	ed94 0b02 	vldr	d0, [r4, #8]
 800c28e:	4628      	mov	r0, r5
 800c290:	f000 ffda 	bl	800d248 <ucdr_serialize_double>
 800c294:	ed94 0b04 	vldr	d0, [r4, #16]
 800c298:	4628      	mov	r0, r5
 800c29a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c29e:	f000 bfd3 	b.w	800d248 <ucdr_serialize_double>
 800c2a2:	4770      	bx	lr

0800c2a4 <_Vector3__get_serialized_size>:
 800c2a4:	b198      	cbz	r0, 800c2ce <_Vector3__get_serialized_size+0x2a>
 800c2a6:	b510      	push	{r4, lr}
 800c2a8:	2108      	movs	r1, #8
 800c2aa:	2000      	movs	r0, #0
 800c2ac:	f001 fb5a 	bl	800d964 <ucdr_alignment>
 800c2b0:	f100 0408 	add.w	r4, r0, #8
 800c2b4:	2108      	movs	r1, #8
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f001 fb54 	bl	800d964 <ucdr_alignment>
 800c2bc:	3008      	adds	r0, #8
 800c2be:	4404      	add	r4, r0
 800c2c0:	2108      	movs	r1, #8
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	f001 fb4e 	bl	800d964 <ucdr_alignment>
 800c2c8:	3008      	adds	r0, #8
 800c2ca:	4420      	add	r0, r4
 800c2cc:	bd10      	pop	{r4, pc}
 800c2ce:	4770      	bx	lr

0800c2d0 <_Vector3__max_serialized_size>:
 800c2d0:	b538      	push	{r3, r4, r5, lr}
 800c2d2:	2108      	movs	r1, #8
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	f001 fb45 	bl	800d964 <ucdr_alignment>
 800c2da:	f100 0508 	add.w	r5, r0, #8
 800c2de:	2108      	movs	r1, #8
 800c2e0:	4628      	mov	r0, r5
 800c2e2:	f001 fb3f 	bl	800d964 <ucdr_alignment>
 800c2e6:	f100 0408 	add.w	r4, r0, #8
 800c2ea:	442c      	add	r4, r5
 800c2ec:	2108      	movs	r1, #8
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	f001 fb38 	bl	800d964 <ucdr_alignment>
 800c2f4:	3008      	adds	r0, #8
 800c2f6:	4420      	add	r0, r4
 800c2f8:	bd38      	pop	{r3, r4, r5, pc}
 800c2fa:	bf00      	nop

0800c2fc <max_serialized_size_geometry_msgs__msg__Vector3>:
 800c2fc:	b570      	push	{r4, r5, r6, lr}
 800c2fe:	2301      	movs	r3, #1
 800c300:	460c      	mov	r4, r1
 800c302:	7003      	strb	r3, [r0, #0]
 800c304:	2108      	movs	r1, #8
 800c306:	4620      	mov	r0, r4
 800c308:	f001 fb2c 	bl	800d964 <ucdr_alignment>
 800c30c:	f104 0508 	add.w	r5, r4, #8
 800c310:	1946      	adds	r6, r0, r5
 800c312:	2108      	movs	r1, #8
 800c314:	4630      	mov	r0, r6
 800c316:	f001 fb25 	bl	800d964 <ucdr_alignment>
 800c31a:	f100 0508 	add.w	r5, r0, #8
 800c31e:	4435      	add	r5, r6
 800c320:	2108      	movs	r1, #8
 800c322:	4628      	mov	r0, r5
 800c324:	f001 fb1e 	bl	800d964 <ucdr_alignment>
 800c328:	f1c4 0408 	rsb	r4, r4, #8
 800c32c:	4420      	add	r0, r4
 800c32e:	4428      	add	r0, r5
 800c330:	bd70      	pop	{r4, r5, r6, pc}
 800c332:	bf00      	nop

0800c334 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c334:	4800      	ldr	r0, [pc, #0]	@ (800c338 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800c336:	4770      	bx	lr
 800c338:	20000194 	.word	0x20000194

0800c33c <ucdr_serialize_bool>:
 800c33c:	b538      	push	{r3, r4, r5, lr}
 800c33e:	460d      	mov	r5, r1
 800c340:	2101      	movs	r1, #1
 800c342:	4604      	mov	r4, r0
 800c344:	f001 fac2 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c348:	b148      	cbz	r0, 800c35e <ucdr_serialize_bool+0x22>
 800c34a:	68a3      	ldr	r3, [r4, #8]
 800c34c:	701d      	strb	r5, [r3, #0]
 800c34e:	68a2      	ldr	r2, [r4, #8]
 800c350:	6923      	ldr	r3, [r4, #16]
 800c352:	2101      	movs	r1, #1
 800c354:	440a      	add	r2, r1
 800c356:	440b      	add	r3, r1
 800c358:	60a2      	str	r2, [r4, #8]
 800c35a:	6123      	str	r3, [r4, #16]
 800c35c:	7561      	strb	r1, [r4, #21]
 800c35e:	7da0      	ldrb	r0, [r4, #22]
 800c360:	f080 0001 	eor.w	r0, r0, #1
 800c364:	bd38      	pop	{r3, r4, r5, pc}
 800c366:	bf00      	nop

0800c368 <ucdr_deserialize_bool>:
 800c368:	b538      	push	{r3, r4, r5, lr}
 800c36a:	460d      	mov	r5, r1
 800c36c:	2101      	movs	r1, #1
 800c36e:	4604      	mov	r4, r0
 800c370:	f001 faac 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c374:	b160      	cbz	r0, 800c390 <ucdr_deserialize_bool+0x28>
 800c376:	68a2      	ldr	r2, [r4, #8]
 800c378:	6923      	ldr	r3, [r4, #16]
 800c37a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800c37e:	3900      	subs	r1, #0
 800c380:	bf18      	it	ne
 800c382:	2101      	movne	r1, #1
 800c384:	7029      	strb	r1, [r5, #0]
 800c386:	3301      	adds	r3, #1
 800c388:	2101      	movs	r1, #1
 800c38a:	60a2      	str	r2, [r4, #8]
 800c38c:	6123      	str	r3, [r4, #16]
 800c38e:	7561      	strb	r1, [r4, #21]
 800c390:	7da0      	ldrb	r0, [r4, #22]
 800c392:	f080 0001 	eor.w	r0, r0, #1
 800c396:	bd38      	pop	{r3, r4, r5, pc}

0800c398 <ucdr_serialize_uint8_t>:
 800c398:	b538      	push	{r3, r4, r5, lr}
 800c39a:	460d      	mov	r5, r1
 800c39c:	2101      	movs	r1, #1
 800c39e:	4604      	mov	r4, r0
 800c3a0:	f001 fa94 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c3a4:	b148      	cbz	r0, 800c3ba <ucdr_serialize_uint8_t+0x22>
 800c3a6:	68a3      	ldr	r3, [r4, #8]
 800c3a8:	701d      	strb	r5, [r3, #0]
 800c3aa:	68a2      	ldr	r2, [r4, #8]
 800c3ac:	6923      	ldr	r3, [r4, #16]
 800c3ae:	2101      	movs	r1, #1
 800c3b0:	440a      	add	r2, r1
 800c3b2:	440b      	add	r3, r1
 800c3b4:	60a2      	str	r2, [r4, #8]
 800c3b6:	6123      	str	r3, [r4, #16]
 800c3b8:	7561      	strb	r1, [r4, #21]
 800c3ba:	7da0      	ldrb	r0, [r4, #22]
 800c3bc:	f080 0001 	eor.w	r0, r0, #1
 800c3c0:	bd38      	pop	{r3, r4, r5, pc}
 800c3c2:	bf00      	nop

0800c3c4 <ucdr_deserialize_uint8_t>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	460d      	mov	r5, r1
 800c3c8:	2101      	movs	r1, #1
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	f001 fa7e 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c3d0:	b150      	cbz	r0, 800c3e8 <ucdr_deserialize_uint8_t+0x24>
 800c3d2:	68a3      	ldr	r3, [r4, #8]
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	702b      	strb	r3, [r5, #0]
 800c3d8:	68a2      	ldr	r2, [r4, #8]
 800c3da:	6923      	ldr	r3, [r4, #16]
 800c3dc:	2101      	movs	r1, #1
 800c3de:	440a      	add	r2, r1
 800c3e0:	440b      	add	r3, r1
 800c3e2:	60a2      	str	r2, [r4, #8]
 800c3e4:	6123      	str	r3, [r4, #16]
 800c3e6:	7561      	strb	r1, [r4, #21]
 800c3e8:	7da0      	ldrb	r0, [r4, #22]
 800c3ea:	f080 0001 	eor.w	r0, r0, #1
 800c3ee:	bd38      	pop	{r3, r4, r5, pc}

0800c3f0 <ucdr_serialize_uint16_t>:
 800c3f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3f4:	b082      	sub	sp, #8
 800c3f6:	460b      	mov	r3, r1
 800c3f8:	2102      	movs	r1, #2
 800c3fa:	4604      	mov	r4, r0
 800c3fc:	f8ad 3006 	strh.w	r3, [sp, #6]
 800c400:	f001 fab8 	bl	800d974 <ucdr_buffer_alignment>
 800c404:	4601      	mov	r1, r0
 800c406:	4620      	mov	r0, r4
 800c408:	7d67      	ldrb	r7, [r4, #21]
 800c40a:	f001 faf7 	bl	800d9fc <ucdr_advance_buffer>
 800c40e:	2102      	movs	r1, #2
 800c410:	4620      	mov	r0, r4
 800c412:	f001 fa4f 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800c416:	bb78      	cbnz	r0, 800c478 <ucdr_serialize_uint16_t+0x88>
 800c418:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c41c:	42ab      	cmp	r3, r5
 800c41e:	d926      	bls.n	800c46e <ucdr_serialize_uint16_t+0x7e>
 800c420:	1b5e      	subs	r6, r3, r5
 800c422:	60a3      	str	r3, [r4, #8]
 800c424:	6923      	ldr	r3, [r4, #16]
 800c426:	f1c6 0802 	rsb	r8, r6, #2
 800c42a:	4433      	add	r3, r6
 800c42c:	6123      	str	r3, [r4, #16]
 800c42e:	4641      	mov	r1, r8
 800c430:	4620      	mov	r0, r4
 800c432:	f001 fa4b 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c436:	2800      	cmp	r0, #0
 800c438:	d03b      	beq.n	800c4b2 <ucdr_serialize_uint16_t+0xc2>
 800c43a:	7d23      	ldrb	r3, [r4, #20]
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d04a      	beq.n	800c4d6 <ucdr_serialize_uint16_t+0xe6>
 800c440:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c444:	702b      	strb	r3, [r5, #0]
 800c446:	2e00      	cmp	r6, #0
 800c448:	d040      	beq.n	800c4cc <ucdr_serialize_uint16_t+0xdc>
 800c44a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c44e:	706b      	strb	r3, [r5, #1]
 800c450:	6923      	ldr	r3, [r4, #16]
 800c452:	68a2      	ldr	r2, [r4, #8]
 800c454:	7da0      	ldrb	r0, [r4, #22]
 800c456:	3302      	adds	r3, #2
 800c458:	1b9e      	subs	r6, r3, r6
 800c45a:	4442      	add	r2, r8
 800c45c:	2302      	movs	r3, #2
 800c45e:	f080 0001 	eor.w	r0, r0, #1
 800c462:	60a2      	str	r2, [r4, #8]
 800c464:	6126      	str	r6, [r4, #16]
 800c466:	7563      	strb	r3, [r4, #21]
 800c468:	b002      	add	sp, #8
 800c46a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c46e:	2102      	movs	r1, #2
 800c470:	4620      	mov	r0, r4
 800c472:	f001 fa2b 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c476:	b190      	cbz	r0, 800c49e <ucdr_serialize_uint16_t+0xae>
 800c478:	7d23      	ldrb	r3, [r4, #20]
 800c47a:	2b01      	cmp	r3, #1
 800c47c:	68a3      	ldr	r3, [r4, #8]
 800c47e:	d014      	beq.n	800c4aa <ucdr_serialize_uint16_t+0xba>
 800c480:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c484:	701a      	strb	r2, [r3, #0]
 800c486:	68a3      	ldr	r3, [r4, #8]
 800c488:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c48c:	705a      	strb	r2, [r3, #1]
 800c48e:	68a2      	ldr	r2, [r4, #8]
 800c490:	6923      	ldr	r3, [r4, #16]
 800c492:	3202      	adds	r2, #2
 800c494:	3302      	adds	r3, #2
 800c496:	2102      	movs	r1, #2
 800c498:	60a2      	str	r2, [r4, #8]
 800c49a:	6123      	str	r3, [r4, #16]
 800c49c:	7561      	strb	r1, [r4, #21]
 800c49e:	7da0      	ldrb	r0, [r4, #22]
 800c4a0:	f080 0001 	eor.w	r0, r0, #1
 800c4a4:	b002      	add	sp, #8
 800c4a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4aa:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c4ae:	801a      	strh	r2, [r3, #0]
 800c4b0:	e7ed      	b.n	800c48e <ucdr_serialize_uint16_t+0x9e>
 800c4b2:	68a2      	ldr	r2, [r4, #8]
 800c4b4:	6923      	ldr	r3, [r4, #16]
 800c4b6:	7da0      	ldrb	r0, [r4, #22]
 800c4b8:	7567      	strb	r7, [r4, #21]
 800c4ba:	1b92      	subs	r2, r2, r6
 800c4bc:	1b9b      	subs	r3, r3, r6
 800c4be:	f080 0001 	eor.w	r0, r0, #1
 800c4c2:	60a2      	str	r2, [r4, #8]
 800c4c4:	6123      	str	r3, [r4, #16]
 800c4c6:	b002      	add	sp, #8
 800c4c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4cc:	68a3      	ldr	r3, [r4, #8]
 800c4ce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c4d2:	701a      	strb	r2, [r3, #0]
 800c4d4:	e7bc      	b.n	800c450 <ucdr_serialize_uint16_t+0x60>
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	f10d 0506 	add.w	r5, sp, #6
 800c4dc:	4629      	mov	r1, r5
 800c4de:	4632      	mov	r2, r6
 800c4e0:	f00f fde5 	bl	801c0ae <memcpy>
 800c4e4:	68a0      	ldr	r0, [r4, #8]
 800c4e6:	4642      	mov	r2, r8
 800c4e8:	19a9      	adds	r1, r5, r6
 800c4ea:	f00f fde0 	bl	801c0ae <memcpy>
 800c4ee:	e7af      	b.n	800c450 <ucdr_serialize_uint16_t+0x60>

0800c4f0 <ucdr_serialize_endian_uint16_t>:
 800c4f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c4f4:	b083      	sub	sp, #12
 800c4f6:	460d      	mov	r5, r1
 800c4f8:	2102      	movs	r1, #2
 800c4fa:	4604      	mov	r4, r0
 800c4fc:	f8ad 2006 	strh.w	r2, [sp, #6]
 800c500:	f001 fa38 	bl	800d974 <ucdr_buffer_alignment>
 800c504:	4601      	mov	r1, r0
 800c506:	4620      	mov	r0, r4
 800c508:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c50c:	f001 fa76 	bl	800d9fc <ucdr_advance_buffer>
 800c510:	2102      	movs	r1, #2
 800c512:	4620      	mov	r0, r4
 800c514:	f001 f9ce 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800c518:	bb70      	cbnz	r0, 800c578 <ucdr_serialize_endian_uint16_t+0x88>
 800c51a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c51e:	42be      	cmp	r6, r7
 800c520:	d925      	bls.n	800c56e <ucdr_serialize_endian_uint16_t+0x7e>
 800c522:	6923      	ldr	r3, [r4, #16]
 800c524:	60a6      	str	r6, [r4, #8]
 800c526:	1bf6      	subs	r6, r6, r7
 800c528:	4433      	add	r3, r6
 800c52a:	f1c6 0902 	rsb	r9, r6, #2
 800c52e:	6123      	str	r3, [r4, #16]
 800c530:	4649      	mov	r1, r9
 800c532:	4620      	mov	r0, r4
 800c534:	f001 f9ca 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c538:	2800      	cmp	r0, #0
 800c53a:	d039      	beq.n	800c5b0 <ucdr_serialize_endian_uint16_t+0xc0>
 800c53c:	2d01      	cmp	r5, #1
 800c53e:	d04a      	beq.n	800c5d6 <ucdr_serialize_endian_uint16_t+0xe6>
 800c540:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c544:	703b      	strb	r3, [r7, #0]
 800c546:	2e00      	cmp	r6, #0
 800c548:	d040      	beq.n	800c5cc <ucdr_serialize_endian_uint16_t+0xdc>
 800c54a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c54e:	707b      	strb	r3, [r7, #1]
 800c550:	6923      	ldr	r3, [r4, #16]
 800c552:	68a2      	ldr	r2, [r4, #8]
 800c554:	7da0      	ldrb	r0, [r4, #22]
 800c556:	3302      	adds	r3, #2
 800c558:	444a      	add	r2, r9
 800c55a:	1b9b      	subs	r3, r3, r6
 800c55c:	2102      	movs	r1, #2
 800c55e:	f080 0001 	eor.w	r0, r0, #1
 800c562:	60a2      	str	r2, [r4, #8]
 800c564:	6123      	str	r3, [r4, #16]
 800c566:	7561      	strb	r1, [r4, #21]
 800c568:	b003      	add	sp, #12
 800c56a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c56e:	2102      	movs	r1, #2
 800c570:	4620      	mov	r0, r4
 800c572:	f001 f9ab 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c576:	b188      	cbz	r0, 800c59c <ucdr_serialize_endian_uint16_t+0xac>
 800c578:	2d01      	cmp	r5, #1
 800c57a:	68a3      	ldr	r3, [r4, #8]
 800c57c:	d014      	beq.n	800c5a8 <ucdr_serialize_endian_uint16_t+0xb8>
 800c57e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c582:	701a      	strb	r2, [r3, #0]
 800c584:	68a3      	ldr	r3, [r4, #8]
 800c586:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c58a:	705a      	strb	r2, [r3, #1]
 800c58c:	68a2      	ldr	r2, [r4, #8]
 800c58e:	6923      	ldr	r3, [r4, #16]
 800c590:	3202      	adds	r2, #2
 800c592:	3302      	adds	r3, #2
 800c594:	2102      	movs	r1, #2
 800c596:	60a2      	str	r2, [r4, #8]
 800c598:	6123      	str	r3, [r4, #16]
 800c59a:	7561      	strb	r1, [r4, #21]
 800c59c:	7da0      	ldrb	r0, [r4, #22]
 800c59e:	f080 0001 	eor.w	r0, r0, #1
 800c5a2:	b003      	add	sp, #12
 800c5a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5a8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c5ac:	801a      	strh	r2, [r3, #0]
 800c5ae:	e7ed      	b.n	800c58c <ucdr_serialize_endian_uint16_t+0x9c>
 800c5b0:	68a2      	ldr	r2, [r4, #8]
 800c5b2:	6923      	ldr	r3, [r4, #16]
 800c5b4:	7da0      	ldrb	r0, [r4, #22]
 800c5b6:	f884 8015 	strb.w	r8, [r4, #21]
 800c5ba:	1b92      	subs	r2, r2, r6
 800c5bc:	1b9b      	subs	r3, r3, r6
 800c5be:	f080 0001 	eor.w	r0, r0, #1
 800c5c2:	60a2      	str	r2, [r4, #8]
 800c5c4:	6123      	str	r3, [r4, #16]
 800c5c6:	b003      	add	sp, #12
 800c5c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5cc:	68a3      	ldr	r3, [r4, #8]
 800c5ce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c5d2:	701a      	strb	r2, [r3, #0]
 800c5d4:	e7bc      	b.n	800c550 <ucdr_serialize_endian_uint16_t+0x60>
 800c5d6:	f10d 0506 	add.w	r5, sp, #6
 800c5da:	4629      	mov	r1, r5
 800c5dc:	4632      	mov	r2, r6
 800c5de:	4638      	mov	r0, r7
 800c5e0:	f00f fd65 	bl	801c0ae <memcpy>
 800c5e4:	68a0      	ldr	r0, [r4, #8]
 800c5e6:	464a      	mov	r2, r9
 800c5e8:	19a9      	adds	r1, r5, r6
 800c5ea:	f00f fd60 	bl	801c0ae <memcpy>
 800c5ee:	e7af      	b.n	800c550 <ucdr_serialize_endian_uint16_t+0x60>

0800c5f0 <ucdr_deserialize_uint16_t>:
 800c5f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5f4:	460d      	mov	r5, r1
 800c5f6:	2102      	movs	r1, #2
 800c5f8:	4604      	mov	r4, r0
 800c5fa:	f001 f9bb 	bl	800d974 <ucdr_buffer_alignment>
 800c5fe:	4601      	mov	r1, r0
 800c600:	4620      	mov	r0, r4
 800c602:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c606:	f001 f9f9 	bl	800d9fc <ucdr_advance_buffer>
 800c60a:	2102      	movs	r1, #2
 800c60c:	4620      	mov	r0, r4
 800c60e:	f001 f951 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800c612:	bb60      	cbnz	r0, 800c66e <ucdr_deserialize_uint16_t+0x7e>
 800c614:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c618:	42be      	cmp	r6, r7
 800c61a:	d923      	bls.n	800c664 <ucdr_deserialize_uint16_t+0x74>
 800c61c:	6923      	ldr	r3, [r4, #16]
 800c61e:	60a6      	str	r6, [r4, #8]
 800c620:	1bf6      	subs	r6, r6, r7
 800c622:	4433      	add	r3, r6
 800c624:	f1c6 0902 	rsb	r9, r6, #2
 800c628:	6123      	str	r3, [r4, #16]
 800c62a:	4649      	mov	r1, r9
 800c62c:	4620      	mov	r0, r4
 800c62e:	f001 f94d 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c632:	2800      	cmp	r0, #0
 800c634:	d034      	beq.n	800c6a0 <ucdr_deserialize_uint16_t+0xb0>
 800c636:	7d23      	ldrb	r3, [r4, #20]
 800c638:	2b01      	cmp	r3, #1
 800c63a:	d042      	beq.n	800c6c2 <ucdr_deserialize_uint16_t+0xd2>
 800c63c:	787b      	ldrb	r3, [r7, #1]
 800c63e:	702b      	strb	r3, [r5, #0]
 800c640:	2e00      	cmp	r6, #0
 800c642:	d03a      	beq.n	800c6ba <ucdr_deserialize_uint16_t+0xca>
 800c644:	783b      	ldrb	r3, [r7, #0]
 800c646:	706b      	strb	r3, [r5, #1]
 800c648:	6923      	ldr	r3, [r4, #16]
 800c64a:	68a2      	ldr	r2, [r4, #8]
 800c64c:	7da0      	ldrb	r0, [r4, #22]
 800c64e:	2102      	movs	r1, #2
 800c650:	3302      	adds	r3, #2
 800c652:	444a      	add	r2, r9
 800c654:	1b9b      	subs	r3, r3, r6
 800c656:	7561      	strb	r1, [r4, #21]
 800c658:	60a2      	str	r2, [r4, #8]
 800c65a:	6123      	str	r3, [r4, #16]
 800c65c:	f080 0001 	eor.w	r0, r0, #1
 800c660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c664:	2102      	movs	r1, #2
 800c666:	4620      	mov	r0, r4
 800c668:	f001 f930 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c66c:	b180      	cbz	r0, 800c690 <ucdr_deserialize_uint16_t+0xa0>
 800c66e:	7d23      	ldrb	r3, [r4, #20]
 800c670:	2b01      	cmp	r3, #1
 800c672:	68a3      	ldr	r3, [r4, #8]
 800c674:	d011      	beq.n	800c69a <ucdr_deserialize_uint16_t+0xaa>
 800c676:	785b      	ldrb	r3, [r3, #1]
 800c678:	702b      	strb	r3, [r5, #0]
 800c67a:	68a3      	ldr	r3, [r4, #8]
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	706b      	strb	r3, [r5, #1]
 800c680:	68a2      	ldr	r2, [r4, #8]
 800c682:	6923      	ldr	r3, [r4, #16]
 800c684:	3202      	adds	r2, #2
 800c686:	3302      	adds	r3, #2
 800c688:	2102      	movs	r1, #2
 800c68a:	60a2      	str	r2, [r4, #8]
 800c68c:	6123      	str	r3, [r4, #16]
 800c68e:	7561      	strb	r1, [r4, #21]
 800c690:	7da0      	ldrb	r0, [r4, #22]
 800c692:	f080 0001 	eor.w	r0, r0, #1
 800c696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c69a:	881b      	ldrh	r3, [r3, #0]
 800c69c:	802b      	strh	r3, [r5, #0]
 800c69e:	e7ef      	b.n	800c680 <ucdr_deserialize_uint16_t+0x90>
 800c6a0:	68a2      	ldr	r2, [r4, #8]
 800c6a2:	6923      	ldr	r3, [r4, #16]
 800c6a4:	7da0      	ldrb	r0, [r4, #22]
 800c6a6:	f884 8015 	strb.w	r8, [r4, #21]
 800c6aa:	1b92      	subs	r2, r2, r6
 800c6ac:	1b9b      	subs	r3, r3, r6
 800c6ae:	60a2      	str	r2, [r4, #8]
 800c6b0:	6123      	str	r3, [r4, #16]
 800c6b2:	f080 0001 	eor.w	r0, r0, #1
 800c6b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6ba:	68a3      	ldr	r3, [r4, #8]
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	706b      	strb	r3, [r5, #1]
 800c6c0:	e7c2      	b.n	800c648 <ucdr_deserialize_uint16_t+0x58>
 800c6c2:	4639      	mov	r1, r7
 800c6c4:	4632      	mov	r2, r6
 800c6c6:	4628      	mov	r0, r5
 800c6c8:	f00f fcf1 	bl	801c0ae <memcpy>
 800c6cc:	68a1      	ldr	r1, [r4, #8]
 800c6ce:	464a      	mov	r2, r9
 800c6d0:	19a8      	adds	r0, r5, r6
 800c6d2:	f00f fcec 	bl	801c0ae <memcpy>
 800c6d6:	e7b7      	b.n	800c648 <ucdr_deserialize_uint16_t+0x58>

0800c6d8 <ucdr_deserialize_endian_uint16_t>:
 800c6d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6dc:	460e      	mov	r6, r1
 800c6de:	2102      	movs	r1, #2
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	4615      	mov	r5, r2
 800c6e4:	f001 f946 	bl	800d974 <ucdr_buffer_alignment>
 800c6e8:	4601      	mov	r1, r0
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	f894 9015 	ldrb.w	r9, [r4, #21]
 800c6f0:	f001 f984 	bl	800d9fc <ucdr_advance_buffer>
 800c6f4:	2102      	movs	r1, #2
 800c6f6:	4620      	mov	r0, r4
 800c6f8:	f001 f8dc 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800c6fc:	bb70      	cbnz	r0, 800c75c <ucdr_deserialize_endian_uint16_t+0x84>
 800c6fe:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800c702:	4547      	cmp	r7, r8
 800c704:	d925      	bls.n	800c752 <ucdr_deserialize_endian_uint16_t+0x7a>
 800c706:	6923      	ldr	r3, [r4, #16]
 800c708:	60a7      	str	r7, [r4, #8]
 800c70a:	eba7 0708 	sub.w	r7, r7, r8
 800c70e:	443b      	add	r3, r7
 800c710:	f1c7 0a02 	rsb	sl, r7, #2
 800c714:	6123      	str	r3, [r4, #16]
 800c716:	4651      	mov	r1, sl
 800c718:	4620      	mov	r0, r4
 800c71a:	f001 f8d7 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c71e:	2800      	cmp	r0, #0
 800c720:	d034      	beq.n	800c78c <ucdr_deserialize_endian_uint16_t+0xb4>
 800c722:	2e01      	cmp	r6, #1
 800c724:	d043      	beq.n	800c7ae <ucdr_deserialize_endian_uint16_t+0xd6>
 800c726:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c72a:	702b      	strb	r3, [r5, #0]
 800c72c:	2f00      	cmp	r7, #0
 800c72e:	d03a      	beq.n	800c7a6 <ucdr_deserialize_endian_uint16_t+0xce>
 800c730:	f898 3000 	ldrb.w	r3, [r8]
 800c734:	706b      	strb	r3, [r5, #1]
 800c736:	6923      	ldr	r3, [r4, #16]
 800c738:	68a2      	ldr	r2, [r4, #8]
 800c73a:	7da0      	ldrb	r0, [r4, #22]
 800c73c:	2102      	movs	r1, #2
 800c73e:	3302      	adds	r3, #2
 800c740:	4452      	add	r2, sl
 800c742:	1bdb      	subs	r3, r3, r7
 800c744:	7561      	strb	r1, [r4, #21]
 800c746:	60a2      	str	r2, [r4, #8]
 800c748:	6123      	str	r3, [r4, #16]
 800c74a:	f080 0001 	eor.w	r0, r0, #1
 800c74e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c752:	2102      	movs	r1, #2
 800c754:	4620      	mov	r0, r4
 800c756:	f001 f8b9 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c75a:	b178      	cbz	r0, 800c77c <ucdr_deserialize_endian_uint16_t+0xa4>
 800c75c:	2e01      	cmp	r6, #1
 800c75e:	68a3      	ldr	r3, [r4, #8]
 800c760:	d011      	beq.n	800c786 <ucdr_deserialize_endian_uint16_t+0xae>
 800c762:	785b      	ldrb	r3, [r3, #1]
 800c764:	702b      	strb	r3, [r5, #0]
 800c766:	68a3      	ldr	r3, [r4, #8]
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	706b      	strb	r3, [r5, #1]
 800c76c:	68a2      	ldr	r2, [r4, #8]
 800c76e:	6923      	ldr	r3, [r4, #16]
 800c770:	3202      	adds	r2, #2
 800c772:	3302      	adds	r3, #2
 800c774:	2102      	movs	r1, #2
 800c776:	60a2      	str	r2, [r4, #8]
 800c778:	6123      	str	r3, [r4, #16]
 800c77a:	7561      	strb	r1, [r4, #21]
 800c77c:	7da0      	ldrb	r0, [r4, #22]
 800c77e:	f080 0001 	eor.w	r0, r0, #1
 800c782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c786:	881b      	ldrh	r3, [r3, #0]
 800c788:	802b      	strh	r3, [r5, #0]
 800c78a:	e7ef      	b.n	800c76c <ucdr_deserialize_endian_uint16_t+0x94>
 800c78c:	68a2      	ldr	r2, [r4, #8]
 800c78e:	6923      	ldr	r3, [r4, #16]
 800c790:	7da0      	ldrb	r0, [r4, #22]
 800c792:	f884 9015 	strb.w	r9, [r4, #21]
 800c796:	1bd2      	subs	r2, r2, r7
 800c798:	1bdb      	subs	r3, r3, r7
 800c79a:	60a2      	str	r2, [r4, #8]
 800c79c:	6123      	str	r3, [r4, #16]
 800c79e:	f080 0001 	eor.w	r0, r0, #1
 800c7a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7a6:	68a3      	ldr	r3, [r4, #8]
 800c7a8:	781b      	ldrb	r3, [r3, #0]
 800c7aa:	706b      	strb	r3, [r5, #1]
 800c7ac:	e7c3      	b.n	800c736 <ucdr_deserialize_endian_uint16_t+0x5e>
 800c7ae:	4641      	mov	r1, r8
 800c7b0:	463a      	mov	r2, r7
 800c7b2:	4628      	mov	r0, r5
 800c7b4:	f00f fc7b 	bl	801c0ae <memcpy>
 800c7b8:	68a1      	ldr	r1, [r4, #8]
 800c7ba:	4652      	mov	r2, sl
 800c7bc:	19e8      	adds	r0, r5, r7
 800c7be:	f00f fc76 	bl	801c0ae <memcpy>
 800c7c2:	e7b8      	b.n	800c736 <ucdr_deserialize_endian_uint16_t+0x5e>

0800c7c4 <ucdr_serialize_uint32_t>:
 800c7c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7c8:	b082      	sub	sp, #8
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	9101      	str	r1, [sp, #4]
 800c7ce:	2104      	movs	r1, #4
 800c7d0:	f001 f8d0 	bl	800d974 <ucdr_buffer_alignment>
 800c7d4:	4601      	mov	r1, r0
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	7d67      	ldrb	r7, [r4, #21]
 800c7da:	f001 f90f 	bl	800d9fc <ucdr_advance_buffer>
 800c7de:	2104      	movs	r1, #4
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	f001 f867 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800c7e6:	2800      	cmp	r0, #0
 800c7e8:	d139      	bne.n	800c85e <ucdr_serialize_uint32_t+0x9a>
 800c7ea:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c7ee:	42ab      	cmp	r3, r5
 800c7f0:	d930      	bls.n	800c854 <ucdr_serialize_uint32_t+0x90>
 800c7f2:	1b5e      	subs	r6, r3, r5
 800c7f4:	60a3      	str	r3, [r4, #8]
 800c7f6:	6923      	ldr	r3, [r4, #16]
 800c7f8:	f1c6 0804 	rsb	r8, r6, #4
 800c7fc:	4433      	add	r3, r6
 800c7fe:	6123      	str	r3, [r4, #16]
 800c800:	4641      	mov	r1, r8
 800c802:	4620      	mov	r0, r4
 800c804:	f001 f862 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c808:	2800      	cmp	r0, #0
 800c80a:	d04c      	beq.n	800c8a6 <ucdr_serialize_uint32_t+0xe2>
 800c80c:	7d23      	ldrb	r3, [r4, #20]
 800c80e:	2b01      	cmp	r3, #1
 800c810:	d063      	beq.n	800c8da <ucdr_serialize_uint32_t+0x116>
 800c812:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c816:	702b      	strb	r3, [r5, #0]
 800c818:	2e00      	cmp	r6, #0
 800c81a:	d051      	beq.n	800c8c0 <ucdr_serialize_uint32_t+0xfc>
 800c81c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c820:	706b      	strb	r3, [r5, #1]
 800c822:	2e01      	cmp	r6, #1
 800c824:	d050      	beq.n	800c8c8 <ucdr_serialize_uint32_t+0x104>
 800c826:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c82a:	70ab      	strb	r3, [r5, #2]
 800c82c:	2e02      	cmp	r6, #2
 800c82e:	d04f      	beq.n	800c8d0 <ucdr_serialize_uint32_t+0x10c>
 800c830:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c834:	70eb      	strb	r3, [r5, #3]
 800c836:	6923      	ldr	r3, [r4, #16]
 800c838:	68a2      	ldr	r2, [r4, #8]
 800c83a:	7da0      	ldrb	r0, [r4, #22]
 800c83c:	3304      	adds	r3, #4
 800c83e:	1b9e      	subs	r6, r3, r6
 800c840:	4442      	add	r2, r8
 800c842:	2304      	movs	r3, #4
 800c844:	f080 0001 	eor.w	r0, r0, #1
 800c848:	60a2      	str	r2, [r4, #8]
 800c84a:	6126      	str	r6, [r4, #16]
 800c84c:	7563      	strb	r3, [r4, #21]
 800c84e:	b002      	add	sp, #8
 800c850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c854:	2104      	movs	r1, #4
 800c856:	4620      	mov	r0, r4
 800c858:	f001 f838 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c85c:	b1d0      	cbz	r0, 800c894 <ucdr_serialize_uint32_t+0xd0>
 800c85e:	7d23      	ldrb	r3, [r4, #20]
 800c860:	2b01      	cmp	r3, #1
 800c862:	68a3      	ldr	r3, [r4, #8]
 800c864:	d01c      	beq.n	800c8a0 <ucdr_serialize_uint32_t+0xdc>
 800c866:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c86a:	701a      	strb	r2, [r3, #0]
 800c86c:	68a3      	ldr	r3, [r4, #8]
 800c86e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c872:	705a      	strb	r2, [r3, #1]
 800c874:	68a3      	ldr	r3, [r4, #8]
 800c876:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c87a:	709a      	strb	r2, [r3, #2]
 800c87c:	68a3      	ldr	r3, [r4, #8]
 800c87e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c882:	70da      	strb	r2, [r3, #3]
 800c884:	68a2      	ldr	r2, [r4, #8]
 800c886:	6923      	ldr	r3, [r4, #16]
 800c888:	3204      	adds	r2, #4
 800c88a:	3304      	adds	r3, #4
 800c88c:	2104      	movs	r1, #4
 800c88e:	60a2      	str	r2, [r4, #8]
 800c890:	6123      	str	r3, [r4, #16]
 800c892:	7561      	strb	r1, [r4, #21]
 800c894:	7da0      	ldrb	r0, [r4, #22]
 800c896:	f080 0001 	eor.w	r0, r0, #1
 800c89a:	b002      	add	sp, #8
 800c89c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8a0:	9a01      	ldr	r2, [sp, #4]
 800c8a2:	601a      	str	r2, [r3, #0]
 800c8a4:	e7ee      	b.n	800c884 <ucdr_serialize_uint32_t+0xc0>
 800c8a6:	68a2      	ldr	r2, [r4, #8]
 800c8a8:	6923      	ldr	r3, [r4, #16]
 800c8aa:	7da0      	ldrb	r0, [r4, #22]
 800c8ac:	7567      	strb	r7, [r4, #21]
 800c8ae:	1b92      	subs	r2, r2, r6
 800c8b0:	1b9b      	subs	r3, r3, r6
 800c8b2:	f080 0001 	eor.w	r0, r0, #1
 800c8b6:	60a2      	str	r2, [r4, #8]
 800c8b8:	6123      	str	r3, [r4, #16]
 800c8ba:	b002      	add	sp, #8
 800c8bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8c0:	68a3      	ldr	r3, [r4, #8]
 800c8c2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c8c6:	701a      	strb	r2, [r3, #0]
 800c8c8:	68a3      	ldr	r3, [r4, #8]
 800c8ca:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c8ce:	701a      	strb	r2, [r3, #0]
 800c8d0:	68a3      	ldr	r3, [r4, #8]
 800c8d2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c8d6:	701a      	strb	r2, [r3, #0]
 800c8d8:	e7ad      	b.n	800c836 <ucdr_serialize_uint32_t+0x72>
 800c8da:	4628      	mov	r0, r5
 800c8dc:	ad01      	add	r5, sp, #4
 800c8de:	4629      	mov	r1, r5
 800c8e0:	4632      	mov	r2, r6
 800c8e2:	f00f fbe4 	bl	801c0ae <memcpy>
 800c8e6:	68a0      	ldr	r0, [r4, #8]
 800c8e8:	4642      	mov	r2, r8
 800c8ea:	19a9      	adds	r1, r5, r6
 800c8ec:	f00f fbdf 	bl	801c0ae <memcpy>
 800c8f0:	e7a1      	b.n	800c836 <ucdr_serialize_uint32_t+0x72>
 800c8f2:	bf00      	nop

0800c8f4 <ucdr_serialize_endian_uint32_t>:
 800c8f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c8f8:	b083      	sub	sp, #12
 800c8fa:	460d      	mov	r5, r1
 800c8fc:	2104      	movs	r1, #4
 800c8fe:	4604      	mov	r4, r0
 800c900:	9201      	str	r2, [sp, #4]
 800c902:	f001 f837 	bl	800d974 <ucdr_buffer_alignment>
 800c906:	4601      	mov	r1, r0
 800c908:	4620      	mov	r0, r4
 800c90a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c90e:	f001 f875 	bl	800d9fc <ucdr_advance_buffer>
 800c912:	2104      	movs	r1, #4
 800c914:	4620      	mov	r0, r4
 800c916:	f000 ffcd 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d138      	bne.n	800c990 <ucdr_serialize_endian_uint32_t+0x9c>
 800c91e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c922:	42b7      	cmp	r7, r6
 800c924:	d92f      	bls.n	800c986 <ucdr_serialize_endian_uint32_t+0x92>
 800c926:	6923      	ldr	r3, [r4, #16]
 800c928:	60a7      	str	r7, [r4, #8]
 800c92a:	1bbf      	subs	r7, r7, r6
 800c92c:	443b      	add	r3, r7
 800c92e:	f1c7 0904 	rsb	r9, r7, #4
 800c932:	6123      	str	r3, [r4, #16]
 800c934:	4649      	mov	r1, r9
 800c936:	4620      	mov	r0, r4
 800c938:	f000 ffc8 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c93c:	2800      	cmp	r0, #0
 800c93e:	d04a      	beq.n	800c9d6 <ucdr_serialize_endian_uint32_t+0xe2>
 800c940:	2d01      	cmp	r5, #1
 800c942:	d063      	beq.n	800ca0c <ucdr_serialize_endian_uint32_t+0x118>
 800c944:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c948:	7033      	strb	r3, [r6, #0]
 800c94a:	2f00      	cmp	r7, #0
 800c94c:	d051      	beq.n	800c9f2 <ucdr_serialize_endian_uint32_t+0xfe>
 800c94e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c952:	7073      	strb	r3, [r6, #1]
 800c954:	2f01      	cmp	r7, #1
 800c956:	d050      	beq.n	800c9fa <ucdr_serialize_endian_uint32_t+0x106>
 800c958:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c95c:	70b3      	strb	r3, [r6, #2]
 800c95e:	2f02      	cmp	r7, #2
 800c960:	d04f      	beq.n	800ca02 <ucdr_serialize_endian_uint32_t+0x10e>
 800c962:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c966:	70f3      	strb	r3, [r6, #3]
 800c968:	6923      	ldr	r3, [r4, #16]
 800c96a:	68a2      	ldr	r2, [r4, #8]
 800c96c:	7da0      	ldrb	r0, [r4, #22]
 800c96e:	3304      	adds	r3, #4
 800c970:	444a      	add	r2, r9
 800c972:	1bdb      	subs	r3, r3, r7
 800c974:	2104      	movs	r1, #4
 800c976:	f080 0001 	eor.w	r0, r0, #1
 800c97a:	60a2      	str	r2, [r4, #8]
 800c97c:	6123      	str	r3, [r4, #16]
 800c97e:	7561      	strb	r1, [r4, #21]
 800c980:	b003      	add	sp, #12
 800c982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c986:	2104      	movs	r1, #4
 800c988:	4620      	mov	r0, r4
 800c98a:	f000 ff9f 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800c98e:	b1c8      	cbz	r0, 800c9c4 <ucdr_serialize_endian_uint32_t+0xd0>
 800c990:	2d01      	cmp	r5, #1
 800c992:	68a3      	ldr	r3, [r4, #8]
 800c994:	d01c      	beq.n	800c9d0 <ucdr_serialize_endian_uint32_t+0xdc>
 800c996:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c99a:	701a      	strb	r2, [r3, #0]
 800c99c:	68a3      	ldr	r3, [r4, #8]
 800c99e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c9a2:	705a      	strb	r2, [r3, #1]
 800c9a4:	68a3      	ldr	r3, [r4, #8]
 800c9a6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c9aa:	709a      	strb	r2, [r3, #2]
 800c9ac:	68a3      	ldr	r3, [r4, #8]
 800c9ae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c9b2:	70da      	strb	r2, [r3, #3]
 800c9b4:	68a2      	ldr	r2, [r4, #8]
 800c9b6:	6923      	ldr	r3, [r4, #16]
 800c9b8:	3204      	adds	r2, #4
 800c9ba:	3304      	adds	r3, #4
 800c9bc:	2104      	movs	r1, #4
 800c9be:	60a2      	str	r2, [r4, #8]
 800c9c0:	6123      	str	r3, [r4, #16]
 800c9c2:	7561      	strb	r1, [r4, #21]
 800c9c4:	7da0      	ldrb	r0, [r4, #22]
 800c9c6:	f080 0001 	eor.w	r0, r0, #1
 800c9ca:	b003      	add	sp, #12
 800c9cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9d0:	9a01      	ldr	r2, [sp, #4]
 800c9d2:	601a      	str	r2, [r3, #0]
 800c9d4:	e7ee      	b.n	800c9b4 <ucdr_serialize_endian_uint32_t+0xc0>
 800c9d6:	68a2      	ldr	r2, [r4, #8]
 800c9d8:	6923      	ldr	r3, [r4, #16]
 800c9da:	7da0      	ldrb	r0, [r4, #22]
 800c9dc:	f884 8015 	strb.w	r8, [r4, #21]
 800c9e0:	1bd2      	subs	r2, r2, r7
 800c9e2:	1bdb      	subs	r3, r3, r7
 800c9e4:	f080 0001 	eor.w	r0, r0, #1
 800c9e8:	60a2      	str	r2, [r4, #8]
 800c9ea:	6123      	str	r3, [r4, #16]
 800c9ec:	b003      	add	sp, #12
 800c9ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9f2:	68a3      	ldr	r3, [r4, #8]
 800c9f4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c9f8:	701a      	strb	r2, [r3, #0]
 800c9fa:	68a3      	ldr	r3, [r4, #8]
 800c9fc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ca00:	701a      	strb	r2, [r3, #0]
 800ca02:	68a3      	ldr	r3, [r4, #8]
 800ca04:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ca08:	701a      	strb	r2, [r3, #0]
 800ca0a:	e7ad      	b.n	800c968 <ucdr_serialize_endian_uint32_t+0x74>
 800ca0c:	ad01      	add	r5, sp, #4
 800ca0e:	4629      	mov	r1, r5
 800ca10:	463a      	mov	r2, r7
 800ca12:	4630      	mov	r0, r6
 800ca14:	f00f fb4b 	bl	801c0ae <memcpy>
 800ca18:	68a0      	ldr	r0, [r4, #8]
 800ca1a:	464a      	mov	r2, r9
 800ca1c:	19e9      	adds	r1, r5, r7
 800ca1e:	f00f fb46 	bl	801c0ae <memcpy>
 800ca22:	e7a1      	b.n	800c968 <ucdr_serialize_endian_uint32_t+0x74>

0800ca24 <ucdr_deserialize_uint32_t>:
 800ca24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca28:	460d      	mov	r5, r1
 800ca2a:	2104      	movs	r1, #4
 800ca2c:	4604      	mov	r4, r0
 800ca2e:	f000 ffa1 	bl	800d974 <ucdr_buffer_alignment>
 800ca32:	4601      	mov	r1, r0
 800ca34:	4620      	mov	r0, r4
 800ca36:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ca3a:	f000 ffdf 	bl	800d9fc <ucdr_advance_buffer>
 800ca3e:	2104      	movs	r1, #4
 800ca40:	4620      	mov	r0, r4
 800ca42:	f000 ff37 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800ca46:	2800      	cmp	r0, #0
 800ca48:	d138      	bne.n	800cabc <ucdr_deserialize_uint32_t+0x98>
 800ca4a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800ca4e:	42b7      	cmp	r7, r6
 800ca50:	d92f      	bls.n	800cab2 <ucdr_deserialize_uint32_t+0x8e>
 800ca52:	6923      	ldr	r3, [r4, #16]
 800ca54:	60a7      	str	r7, [r4, #8]
 800ca56:	1bbf      	subs	r7, r7, r6
 800ca58:	443b      	add	r3, r7
 800ca5a:	f1c7 0904 	rsb	r9, r7, #4
 800ca5e:	6123      	str	r3, [r4, #16]
 800ca60:	4649      	mov	r1, r9
 800ca62:	4620      	mov	r0, r4
 800ca64:	f000 ff32 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800ca68:	2800      	cmp	r0, #0
 800ca6a:	d046      	beq.n	800cafa <ucdr_deserialize_uint32_t+0xd6>
 800ca6c:	7d23      	ldrb	r3, [r4, #20]
 800ca6e:	2b01      	cmp	r3, #1
 800ca70:	d05c      	beq.n	800cb2c <ucdr_deserialize_uint32_t+0x108>
 800ca72:	78f3      	ldrb	r3, [r6, #3]
 800ca74:	702b      	strb	r3, [r5, #0]
 800ca76:	2f00      	cmp	r7, #0
 800ca78:	d04c      	beq.n	800cb14 <ucdr_deserialize_uint32_t+0xf0>
 800ca7a:	78b3      	ldrb	r3, [r6, #2]
 800ca7c:	706b      	strb	r3, [r5, #1]
 800ca7e:	2f01      	cmp	r7, #1
 800ca80:	f105 0302 	add.w	r3, r5, #2
 800ca84:	d04a      	beq.n	800cb1c <ucdr_deserialize_uint32_t+0xf8>
 800ca86:	7873      	ldrb	r3, [r6, #1]
 800ca88:	70ab      	strb	r3, [r5, #2]
 800ca8a:	2f02      	cmp	r7, #2
 800ca8c:	f105 0303 	add.w	r3, r5, #3
 800ca90:	d048      	beq.n	800cb24 <ucdr_deserialize_uint32_t+0x100>
 800ca92:	7833      	ldrb	r3, [r6, #0]
 800ca94:	70eb      	strb	r3, [r5, #3]
 800ca96:	6923      	ldr	r3, [r4, #16]
 800ca98:	68a2      	ldr	r2, [r4, #8]
 800ca9a:	7da0      	ldrb	r0, [r4, #22]
 800ca9c:	2104      	movs	r1, #4
 800ca9e:	3304      	adds	r3, #4
 800caa0:	444a      	add	r2, r9
 800caa2:	1bdb      	subs	r3, r3, r7
 800caa4:	7561      	strb	r1, [r4, #21]
 800caa6:	60a2      	str	r2, [r4, #8]
 800caa8:	6123      	str	r3, [r4, #16]
 800caaa:	f080 0001 	eor.w	r0, r0, #1
 800caae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cab2:	2104      	movs	r1, #4
 800cab4:	4620      	mov	r0, r4
 800cab6:	f000 ff09 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800caba:	b1b0      	cbz	r0, 800caea <ucdr_deserialize_uint32_t+0xc6>
 800cabc:	7d23      	ldrb	r3, [r4, #20]
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	68a3      	ldr	r3, [r4, #8]
 800cac2:	d017      	beq.n	800caf4 <ucdr_deserialize_uint32_t+0xd0>
 800cac4:	78db      	ldrb	r3, [r3, #3]
 800cac6:	702b      	strb	r3, [r5, #0]
 800cac8:	68a3      	ldr	r3, [r4, #8]
 800caca:	789b      	ldrb	r3, [r3, #2]
 800cacc:	706b      	strb	r3, [r5, #1]
 800cace:	68a3      	ldr	r3, [r4, #8]
 800cad0:	785b      	ldrb	r3, [r3, #1]
 800cad2:	70ab      	strb	r3, [r5, #2]
 800cad4:	68a3      	ldr	r3, [r4, #8]
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	70eb      	strb	r3, [r5, #3]
 800cada:	68a2      	ldr	r2, [r4, #8]
 800cadc:	6923      	ldr	r3, [r4, #16]
 800cade:	3204      	adds	r2, #4
 800cae0:	3304      	adds	r3, #4
 800cae2:	2104      	movs	r1, #4
 800cae4:	60a2      	str	r2, [r4, #8]
 800cae6:	6123      	str	r3, [r4, #16]
 800cae8:	7561      	strb	r1, [r4, #21]
 800caea:	7da0      	ldrb	r0, [r4, #22]
 800caec:	f080 0001 	eor.w	r0, r0, #1
 800caf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	602b      	str	r3, [r5, #0]
 800caf8:	e7ef      	b.n	800cada <ucdr_deserialize_uint32_t+0xb6>
 800cafa:	68a2      	ldr	r2, [r4, #8]
 800cafc:	6923      	ldr	r3, [r4, #16]
 800cafe:	7da0      	ldrb	r0, [r4, #22]
 800cb00:	f884 8015 	strb.w	r8, [r4, #21]
 800cb04:	1bd2      	subs	r2, r2, r7
 800cb06:	1bdb      	subs	r3, r3, r7
 800cb08:	60a2      	str	r2, [r4, #8]
 800cb0a:	6123      	str	r3, [r4, #16]
 800cb0c:	f080 0001 	eor.w	r0, r0, #1
 800cb10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb14:	68a3      	ldr	r3, [r4, #8]
 800cb16:	789b      	ldrb	r3, [r3, #2]
 800cb18:	706b      	strb	r3, [r5, #1]
 800cb1a:	1cab      	adds	r3, r5, #2
 800cb1c:	68a2      	ldr	r2, [r4, #8]
 800cb1e:	7852      	ldrb	r2, [r2, #1]
 800cb20:	f803 2b01 	strb.w	r2, [r3], #1
 800cb24:	68a2      	ldr	r2, [r4, #8]
 800cb26:	7812      	ldrb	r2, [r2, #0]
 800cb28:	701a      	strb	r2, [r3, #0]
 800cb2a:	e7b4      	b.n	800ca96 <ucdr_deserialize_uint32_t+0x72>
 800cb2c:	4631      	mov	r1, r6
 800cb2e:	463a      	mov	r2, r7
 800cb30:	4628      	mov	r0, r5
 800cb32:	f00f fabc 	bl	801c0ae <memcpy>
 800cb36:	68a1      	ldr	r1, [r4, #8]
 800cb38:	464a      	mov	r2, r9
 800cb3a:	19e8      	adds	r0, r5, r7
 800cb3c:	f00f fab7 	bl	801c0ae <memcpy>
 800cb40:	e7a9      	b.n	800ca96 <ucdr_deserialize_uint32_t+0x72>
 800cb42:	bf00      	nop

0800cb44 <ucdr_deserialize_endian_uint32_t>:
 800cb44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb48:	460e      	mov	r6, r1
 800cb4a:	2104      	movs	r1, #4
 800cb4c:	4604      	mov	r4, r0
 800cb4e:	4615      	mov	r5, r2
 800cb50:	f000 ff10 	bl	800d974 <ucdr_buffer_alignment>
 800cb54:	4601      	mov	r1, r0
 800cb56:	4620      	mov	r0, r4
 800cb58:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cb5c:	f000 ff4e 	bl	800d9fc <ucdr_advance_buffer>
 800cb60:	2104      	movs	r1, #4
 800cb62:	4620      	mov	r0, r4
 800cb64:	f000 fea6 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	d13c      	bne.n	800cbe6 <ucdr_deserialize_endian_uint32_t+0xa2>
 800cb6c:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800cb70:	42bb      	cmp	r3, r7
 800cb72:	d933      	bls.n	800cbdc <ucdr_deserialize_endian_uint32_t+0x98>
 800cb74:	eba3 0807 	sub.w	r8, r3, r7
 800cb78:	60a3      	str	r3, [r4, #8]
 800cb7a:	6923      	ldr	r3, [r4, #16]
 800cb7c:	f1c8 0a04 	rsb	sl, r8, #4
 800cb80:	4443      	add	r3, r8
 800cb82:	6123      	str	r3, [r4, #16]
 800cb84:	4651      	mov	r1, sl
 800cb86:	4620      	mov	r0, r4
 800cb88:	f000 fea0 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800cb8c:	2800      	cmp	r0, #0
 800cb8e:	d048      	beq.n	800cc22 <ucdr_deserialize_endian_uint32_t+0xde>
 800cb90:	2e01      	cmp	r6, #1
 800cb92:	d061      	beq.n	800cc58 <ucdr_deserialize_endian_uint32_t+0x114>
 800cb94:	78fb      	ldrb	r3, [r7, #3]
 800cb96:	702b      	strb	r3, [r5, #0]
 800cb98:	f1b8 0f00 	cmp.w	r8, #0
 800cb9c:	d050      	beq.n	800cc40 <ucdr_deserialize_endian_uint32_t+0xfc>
 800cb9e:	78bb      	ldrb	r3, [r7, #2]
 800cba0:	706b      	strb	r3, [r5, #1]
 800cba2:	f1b8 0f01 	cmp.w	r8, #1
 800cba6:	f105 0302 	add.w	r3, r5, #2
 800cbaa:	d04d      	beq.n	800cc48 <ucdr_deserialize_endian_uint32_t+0x104>
 800cbac:	787b      	ldrb	r3, [r7, #1]
 800cbae:	70ab      	strb	r3, [r5, #2]
 800cbb0:	f1b8 0f02 	cmp.w	r8, #2
 800cbb4:	f105 0303 	add.w	r3, r5, #3
 800cbb8:	d04a      	beq.n	800cc50 <ucdr_deserialize_endian_uint32_t+0x10c>
 800cbba:	783b      	ldrb	r3, [r7, #0]
 800cbbc:	70eb      	strb	r3, [r5, #3]
 800cbbe:	6923      	ldr	r3, [r4, #16]
 800cbc0:	68a2      	ldr	r2, [r4, #8]
 800cbc2:	7da0      	ldrb	r0, [r4, #22]
 800cbc4:	2104      	movs	r1, #4
 800cbc6:	3304      	adds	r3, #4
 800cbc8:	4452      	add	r2, sl
 800cbca:	eba3 0308 	sub.w	r3, r3, r8
 800cbce:	7561      	strb	r1, [r4, #21]
 800cbd0:	60a2      	str	r2, [r4, #8]
 800cbd2:	6123      	str	r3, [r4, #16]
 800cbd4:	f080 0001 	eor.w	r0, r0, #1
 800cbd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbdc:	2104      	movs	r1, #4
 800cbde:	4620      	mov	r0, r4
 800cbe0:	f000 fe74 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800cbe4:	b1a8      	cbz	r0, 800cc12 <ucdr_deserialize_endian_uint32_t+0xce>
 800cbe6:	2e01      	cmp	r6, #1
 800cbe8:	68a3      	ldr	r3, [r4, #8]
 800cbea:	d017      	beq.n	800cc1c <ucdr_deserialize_endian_uint32_t+0xd8>
 800cbec:	78db      	ldrb	r3, [r3, #3]
 800cbee:	702b      	strb	r3, [r5, #0]
 800cbf0:	68a3      	ldr	r3, [r4, #8]
 800cbf2:	789b      	ldrb	r3, [r3, #2]
 800cbf4:	706b      	strb	r3, [r5, #1]
 800cbf6:	68a3      	ldr	r3, [r4, #8]
 800cbf8:	785b      	ldrb	r3, [r3, #1]
 800cbfa:	70ab      	strb	r3, [r5, #2]
 800cbfc:	68a3      	ldr	r3, [r4, #8]
 800cbfe:	781b      	ldrb	r3, [r3, #0]
 800cc00:	70eb      	strb	r3, [r5, #3]
 800cc02:	68a2      	ldr	r2, [r4, #8]
 800cc04:	6923      	ldr	r3, [r4, #16]
 800cc06:	3204      	adds	r2, #4
 800cc08:	3304      	adds	r3, #4
 800cc0a:	2104      	movs	r1, #4
 800cc0c:	60a2      	str	r2, [r4, #8]
 800cc0e:	6123      	str	r3, [r4, #16]
 800cc10:	7561      	strb	r1, [r4, #21]
 800cc12:	7da0      	ldrb	r0, [r4, #22]
 800cc14:	f080 0001 	eor.w	r0, r0, #1
 800cc18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	602b      	str	r3, [r5, #0]
 800cc20:	e7ef      	b.n	800cc02 <ucdr_deserialize_endian_uint32_t+0xbe>
 800cc22:	68a2      	ldr	r2, [r4, #8]
 800cc24:	6923      	ldr	r3, [r4, #16]
 800cc26:	7da0      	ldrb	r0, [r4, #22]
 800cc28:	f884 9015 	strb.w	r9, [r4, #21]
 800cc2c:	eba2 0208 	sub.w	r2, r2, r8
 800cc30:	eba3 0308 	sub.w	r3, r3, r8
 800cc34:	60a2      	str	r2, [r4, #8]
 800cc36:	6123      	str	r3, [r4, #16]
 800cc38:	f080 0001 	eor.w	r0, r0, #1
 800cc3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc40:	68a3      	ldr	r3, [r4, #8]
 800cc42:	789b      	ldrb	r3, [r3, #2]
 800cc44:	706b      	strb	r3, [r5, #1]
 800cc46:	1cab      	adds	r3, r5, #2
 800cc48:	68a2      	ldr	r2, [r4, #8]
 800cc4a:	7852      	ldrb	r2, [r2, #1]
 800cc4c:	f803 2b01 	strb.w	r2, [r3], #1
 800cc50:	68a2      	ldr	r2, [r4, #8]
 800cc52:	7812      	ldrb	r2, [r2, #0]
 800cc54:	701a      	strb	r2, [r3, #0]
 800cc56:	e7b2      	b.n	800cbbe <ucdr_deserialize_endian_uint32_t+0x7a>
 800cc58:	4639      	mov	r1, r7
 800cc5a:	4642      	mov	r2, r8
 800cc5c:	4628      	mov	r0, r5
 800cc5e:	f00f fa26 	bl	801c0ae <memcpy>
 800cc62:	68a1      	ldr	r1, [r4, #8]
 800cc64:	4652      	mov	r2, sl
 800cc66:	eb05 0008 	add.w	r0, r5, r8
 800cc6a:	f00f fa20 	bl	801c0ae <memcpy>
 800cc6e:	e7a6      	b.n	800cbbe <ucdr_deserialize_endian_uint32_t+0x7a>

0800cc70 <ucdr_serialize_uint64_t>:
 800cc70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc74:	2108      	movs	r1, #8
 800cc76:	b082      	sub	sp, #8
 800cc78:	4604      	mov	r4, r0
 800cc7a:	e9cd 2300 	strd	r2, r3, [sp]
 800cc7e:	f000 fe79 	bl	800d974 <ucdr_buffer_alignment>
 800cc82:	4601      	mov	r1, r0
 800cc84:	4620      	mov	r0, r4
 800cc86:	7d67      	ldrb	r7, [r4, #21]
 800cc88:	f000 feb8 	bl	800d9fc <ucdr_advance_buffer>
 800cc8c:	2108      	movs	r1, #8
 800cc8e:	4620      	mov	r0, r4
 800cc90:	f000 fe10 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800cc94:	2800      	cmp	r0, #0
 800cc96:	d14e      	bne.n	800cd36 <ucdr_serialize_uint64_t+0xc6>
 800cc98:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cc9c:	42ab      	cmp	r3, r5
 800cc9e:	d945      	bls.n	800cd2c <ucdr_serialize_uint64_t+0xbc>
 800cca0:	1b5e      	subs	r6, r3, r5
 800cca2:	60a3      	str	r3, [r4, #8]
 800cca4:	6923      	ldr	r3, [r4, #16]
 800cca6:	f1c6 0808 	rsb	r8, r6, #8
 800ccaa:	4433      	add	r3, r6
 800ccac:	6123      	str	r3, [r4, #16]
 800ccae:	4641      	mov	r1, r8
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f000 fe0b 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800ccb6:	2800      	cmp	r0, #0
 800ccb8:	d074      	beq.n	800cda4 <ucdr_serialize_uint64_t+0x134>
 800ccba:	7d23      	ldrb	r3, [r4, #20]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	f000 809b 	beq.w	800cdf8 <ucdr_serialize_uint64_t+0x188>
 800ccc2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ccc6:	702b      	strb	r3, [r5, #0]
 800ccc8:	2e00      	cmp	r6, #0
 800ccca:	d078      	beq.n	800cdbe <ucdr_serialize_uint64_t+0x14e>
 800cccc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ccd0:	706b      	strb	r3, [r5, #1]
 800ccd2:	2e01      	cmp	r6, #1
 800ccd4:	d077      	beq.n	800cdc6 <ucdr_serialize_uint64_t+0x156>
 800ccd6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800ccda:	70ab      	strb	r3, [r5, #2]
 800ccdc:	2e02      	cmp	r6, #2
 800ccde:	d076      	beq.n	800cdce <ucdr_serialize_uint64_t+0x15e>
 800cce0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800cce4:	70eb      	strb	r3, [r5, #3]
 800cce6:	2e03      	cmp	r6, #3
 800cce8:	d075      	beq.n	800cdd6 <ucdr_serialize_uint64_t+0x166>
 800ccea:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800ccee:	712b      	strb	r3, [r5, #4]
 800ccf0:	2e04      	cmp	r6, #4
 800ccf2:	d074      	beq.n	800cdde <ucdr_serialize_uint64_t+0x16e>
 800ccf4:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800ccf8:	716b      	strb	r3, [r5, #5]
 800ccfa:	2e05      	cmp	r6, #5
 800ccfc:	d073      	beq.n	800cde6 <ucdr_serialize_uint64_t+0x176>
 800ccfe:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800cd02:	71ab      	strb	r3, [r5, #6]
 800cd04:	2e06      	cmp	r6, #6
 800cd06:	d072      	beq.n	800cdee <ucdr_serialize_uint64_t+0x17e>
 800cd08:	f89d 3000 	ldrb.w	r3, [sp]
 800cd0c:	71eb      	strb	r3, [r5, #7]
 800cd0e:	6923      	ldr	r3, [r4, #16]
 800cd10:	68a2      	ldr	r2, [r4, #8]
 800cd12:	7da0      	ldrb	r0, [r4, #22]
 800cd14:	3308      	adds	r3, #8
 800cd16:	1b9e      	subs	r6, r3, r6
 800cd18:	4442      	add	r2, r8
 800cd1a:	2308      	movs	r3, #8
 800cd1c:	f080 0001 	eor.w	r0, r0, #1
 800cd20:	60a2      	str	r2, [r4, #8]
 800cd22:	6126      	str	r6, [r4, #16]
 800cd24:	7563      	strb	r3, [r4, #21]
 800cd26:	b002      	add	sp, #8
 800cd28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd2c:	2108      	movs	r1, #8
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f000 fdcc 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800cd34:	b350      	cbz	r0, 800cd8c <ucdr_serialize_uint64_t+0x11c>
 800cd36:	7d23      	ldrb	r3, [r4, #20]
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d02d      	beq.n	800cd98 <ucdr_serialize_uint64_t+0x128>
 800cd3c:	68a3      	ldr	r3, [r4, #8]
 800cd3e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cd42:	701a      	strb	r2, [r3, #0]
 800cd44:	68a3      	ldr	r3, [r4, #8]
 800cd46:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cd4a:	705a      	strb	r2, [r3, #1]
 800cd4c:	68a3      	ldr	r3, [r4, #8]
 800cd4e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cd52:	709a      	strb	r2, [r3, #2]
 800cd54:	68a3      	ldr	r3, [r4, #8]
 800cd56:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cd5a:	70da      	strb	r2, [r3, #3]
 800cd5c:	68a3      	ldr	r3, [r4, #8]
 800cd5e:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800cd62:	711a      	strb	r2, [r3, #4]
 800cd64:	68a3      	ldr	r3, [r4, #8]
 800cd66:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800cd6a:	715a      	strb	r2, [r3, #5]
 800cd6c:	68a3      	ldr	r3, [r4, #8]
 800cd6e:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800cd72:	719a      	strb	r2, [r3, #6]
 800cd74:	68a3      	ldr	r3, [r4, #8]
 800cd76:	f89d 2000 	ldrb.w	r2, [sp]
 800cd7a:	71da      	strb	r2, [r3, #7]
 800cd7c:	68a2      	ldr	r2, [r4, #8]
 800cd7e:	6923      	ldr	r3, [r4, #16]
 800cd80:	3208      	adds	r2, #8
 800cd82:	3308      	adds	r3, #8
 800cd84:	2108      	movs	r1, #8
 800cd86:	60a2      	str	r2, [r4, #8]
 800cd88:	6123      	str	r3, [r4, #16]
 800cd8a:	7561      	strb	r1, [r4, #21]
 800cd8c:	7da0      	ldrb	r0, [r4, #22]
 800cd8e:	f080 0001 	eor.w	r0, r0, #1
 800cd92:	b002      	add	sp, #8
 800cd94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd98:	466b      	mov	r3, sp
 800cd9a:	cb03      	ldmia	r3!, {r0, r1}
 800cd9c:	68a3      	ldr	r3, [r4, #8]
 800cd9e:	6018      	str	r0, [r3, #0]
 800cda0:	6059      	str	r1, [r3, #4]
 800cda2:	e7eb      	b.n	800cd7c <ucdr_serialize_uint64_t+0x10c>
 800cda4:	68a2      	ldr	r2, [r4, #8]
 800cda6:	6923      	ldr	r3, [r4, #16]
 800cda8:	7da0      	ldrb	r0, [r4, #22]
 800cdaa:	7567      	strb	r7, [r4, #21]
 800cdac:	1b92      	subs	r2, r2, r6
 800cdae:	1b9b      	subs	r3, r3, r6
 800cdb0:	f080 0001 	eor.w	r0, r0, #1
 800cdb4:	60a2      	str	r2, [r4, #8]
 800cdb6:	6123      	str	r3, [r4, #16]
 800cdb8:	b002      	add	sp, #8
 800cdba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdbe:	68a3      	ldr	r3, [r4, #8]
 800cdc0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cdc4:	701a      	strb	r2, [r3, #0]
 800cdc6:	68a3      	ldr	r3, [r4, #8]
 800cdc8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cdcc:	701a      	strb	r2, [r3, #0]
 800cdce:	68a3      	ldr	r3, [r4, #8]
 800cdd0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cdd4:	701a      	strb	r2, [r3, #0]
 800cdd6:	68a3      	ldr	r3, [r4, #8]
 800cdd8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800cddc:	701a      	strb	r2, [r3, #0]
 800cdde:	68a3      	ldr	r3, [r4, #8]
 800cde0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800cde4:	701a      	strb	r2, [r3, #0]
 800cde6:	68a3      	ldr	r3, [r4, #8]
 800cde8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800cdec:	701a      	strb	r2, [r3, #0]
 800cdee:	68a3      	ldr	r3, [r4, #8]
 800cdf0:	f89d 2000 	ldrb.w	r2, [sp]
 800cdf4:	701a      	strb	r2, [r3, #0]
 800cdf6:	e78a      	b.n	800cd0e <ucdr_serialize_uint64_t+0x9e>
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	466d      	mov	r5, sp
 800cdfc:	4629      	mov	r1, r5
 800cdfe:	4632      	mov	r2, r6
 800ce00:	f00f f955 	bl	801c0ae <memcpy>
 800ce04:	68a0      	ldr	r0, [r4, #8]
 800ce06:	4642      	mov	r2, r8
 800ce08:	19a9      	adds	r1, r5, r6
 800ce0a:	f00f f950 	bl	801c0ae <memcpy>
 800ce0e:	e77e      	b.n	800cd0e <ucdr_serialize_uint64_t+0x9e>

0800ce10 <ucdr_serialize_int16_t>:
 800ce10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce14:	b082      	sub	sp, #8
 800ce16:	460b      	mov	r3, r1
 800ce18:	2102      	movs	r1, #2
 800ce1a:	4604      	mov	r4, r0
 800ce1c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800ce20:	f000 fda8 	bl	800d974 <ucdr_buffer_alignment>
 800ce24:	4601      	mov	r1, r0
 800ce26:	4620      	mov	r0, r4
 800ce28:	7d67      	ldrb	r7, [r4, #21]
 800ce2a:	f000 fde7 	bl	800d9fc <ucdr_advance_buffer>
 800ce2e:	2102      	movs	r1, #2
 800ce30:	4620      	mov	r0, r4
 800ce32:	f000 fd3f 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800ce36:	bb78      	cbnz	r0, 800ce98 <ucdr_serialize_int16_t+0x88>
 800ce38:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800ce3c:	42ab      	cmp	r3, r5
 800ce3e:	d926      	bls.n	800ce8e <ucdr_serialize_int16_t+0x7e>
 800ce40:	1b5e      	subs	r6, r3, r5
 800ce42:	60a3      	str	r3, [r4, #8]
 800ce44:	6923      	ldr	r3, [r4, #16]
 800ce46:	f1c6 0802 	rsb	r8, r6, #2
 800ce4a:	4433      	add	r3, r6
 800ce4c:	6123      	str	r3, [r4, #16]
 800ce4e:	4641      	mov	r1, r8
 800ce50:	4620      	mov	r0, r4
 800ce52:	f000 fd3b 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	d03b      	beq.n	800ced2 <ucdr_serialize_int16_t+0xc2>
 800ce5a:	7d23      	ldrb	r3, [r4, #20]
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d04a      	beq.n	800cef6 <ucdr_serialize_int16_t+0xe6>
 800ce60:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ce64:	702b      	strb	r3, [r5, #0]
 800ce66:	2e00      	cmp	r6, #0
 800ce68:	d040      	beq.n	800ceec <ucdr_serialize_int16_t+0xdc>
 800ce6a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ce6e:	706b      	strb	r3, [r5, #1]
 800ce70:	6923      	ldr	r3, [r4, #16]
 800ce72:	68a2      	ldr	r2, [r4, #8]
 800ce74:	7da0      	ldrb	r0, [r4, #22]
 800ce76:	3302      	adds	r3, #2
 800ce78:	1b9e      	subs	r6, r3, r6
 800ce7a:	4442      	add	r2, r8
 800ce7c:	2302      	movs	r3, #2
 800ce7e:	f080 0001 	eor.w	r0, r0, #1
 800ce82:	60a2      	str	r2, [r4, #8]
 800ce84:	6126      	str	r6, [r4, #16]
 800ce86:	7563      	strb	r3, [r4, #21]
 800ce88:	b002      	add	sp, #8
 800ce8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce8e:	2102      	movs	r1, #2
 800ce90:	4620      	mov	r0, r4
 800ce92:	f000 fd1b 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800ce96:	b190      	cbz	r0, 800cebe <ucdr_serialize_int16_t+0xae>
 800ce98:	7d23      	ldrb	r3, [r4, #20]
 800ce9a:	2b01      	cmp	r3, #1
 800ce9c:	68a3      	ldr	r3, [r4, #8]
 800ce9e:	d014      	beq.n	800ceca <ucdr_serialize_int16_t+0xba>
 800cea0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cea4:	701a      	strb	r2, [r3, #0]
 800cea6:	68a3      	ldr	r3, [r4, #8]
 800cea8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ceac:	705a      	strb	r2, [r3, #1]
 800ceae:	68a2      	ldr	r2, [r4, #8]
 800ceb0:	6923      	ldr	r3, [r4, #16]
 800ceb2:	3202      	adds	r2, #2
 800ceb4:	3302      	adds	r3, #2
 800ceb6:	2102      	movs	r1, #2
 800ceb8:	60a2      	str	r2, [r4, #8]
 800ceba:	6123      	str	r3, [r4, #16]
 800cebc:	7561      	strb	r1, [r4, #21]
 800cebe:	7da0      	ldrb	r0, [r4, #22]
 800cec0:	f080 0001 	eor.w	r0, r0, #1
 800cec4:	b002      	add	sp, #8
 800cec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceca:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cece:	801a      	strh	r2, [r3, #0]
 800ced0:	e7ed      	b.n	800ceae <ucdr_serialize_int16_t+0x9e>
 800ced2:	68a2      	ldr	r2, [r4, #8]
 800ced4:	6923      	ldr	r3, [r4, #16]
 800ced6:	7da0      	ldrb	r0, [r4, #22]
 800ced8:	7567      	strb	r7, [r4, #21]
 800ceda:	1b92      	subs	r2, r2, r6
 800cedc:	1b9b      	subs	r3, r3, r6
 800cede:	f080 0001 	eor.w	r0, r0, #1
 800cee2:	60a2      	str	r2, [r4, #8]
 800cee4:	6123      	str	r3, [r4, #16]
 800cee6:	b002      	add	sp, #8
 800cee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceec:	68a3      	ldr	r3, [r4, #8]
 800ceee:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cef2:	701a      	strb	r2, [r3, #0]
 800cef4:	e7bc      	b.n	800ce70 <ucdr_serialize_int16_t+0x60>
 800cef6:	4628      	mov	r0, r5
 800cef8:	f10d 0506 	add.w	r5, sp, #6
 800cefc:	4629      	mov	r1, r5
 800cefe:	4632      	mov	r2, r6
 800cf00:	f00f f8d5 	bl	801c0ae <memcpy>
 800cf04:	68a0      	ldr	r0, [r4, #8]
 800cf06:	4642      	mov	r2, r8
 800cf08:	19a9      	adds	r1, r5, r6
 800cf0a:	f00f f8d0 	bl	801c0ae <memcpy>
 800cf0e:	e7af      	b.n	800ce70 <ucdr_serialize_int16_t+0x60>

0800cf10 <ucdr_deserialize_int16_t>:
 800cf10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf14:	460d      	mov	r5, r1
 800cf16:	2102      	movs	r1, #2
 800cf18:	4604      	mov	r4, r0
 800cf1a:	f000 fd2b 	bl	800d974 <ucdr_buffer_alignment>
 800cf1e:	4601      	mov	r1, r0
 800cf20:	4620      	mov	r0, r4
 800cf22:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cf26:	f000 fd69 	bl	800d9fc <ucdr_advance_buffer>
 800cf2a:	2102      	movs	r1, #2
 800cf2c:	4620      	mov	r0, r4
 800cf2e:	f000 fcc1 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800cf32:	bb60      	cbnz	r0, 800cf8e <ucdr_deserialize_int16_t+0x7e>
 800cf34:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cf38:	42be      	cmp	r6, r7
 800cf3a:	d923      	bls.n	800cf84 <ucdr_deserialize_int16_t+0x74>
 800cf3c:	6923      	ldr	r3, [r4, #16]
 800cf3e:	60a6      	str	r6, [r4, #8]
 800cf40:	1bf6      	subs	r6, r6, r7
 800cf42:	4433      	add	r3, r6
 800cf44:	f1c6 0902 	rsb	r9, r6, #2
 800cf48:	6123      	str	r3, [r4, #16]
 800cf4a:	4649      	mov	r1, r9
 800cf4c:	4620      	mov	r0, r4
 800cf4e:	f000 fcbd 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800cf52:	2800      	cmp	r0, #0
 800cf54:	d034      	beq.n	800cfc0 <ucdr_deserialize_int16_t+0xb0>
 800cf56:	7d23      	ldrb	r3, [r4, #20]
 800cf58:	2b01      	cmp	r3, #1
 800cf5a:	d042      	beq.n	800cfe2 <ucdr_deserialize_int16_t+0xd2>
 800cf5c:	787b      	ldrb	r3, [r7, #1]
 800cf5e:	702b      	strb	r3, [r5, #0]
 800cf60:	2e00      	cmp	r6, #0
 800cf62:	d03a      	beq.n	800cfda <ucdr_deserialize_int16_t+0xca>
 800cf64:	783b      	ldrb	r3, [r7, #0]
 800cf66:	706b      	strb	r3, [r5, #1]
 800cf68:	6923      	ldr	r3, [r4, #16]
 800cf6a:	68a2      	ldr	r2, [r4, #8]
 800cf6c:	7da0      	ldrb	r0, [r4, #22]
 800cf6e:	2102      	movs	r1, #2
 800cf70:	3302      	adds	r3, #2
 800cf72:	444a      	add	r2, r9
 800cf74:	1b9b      	subs	r3, r3, r6
 800cf76:	7561      	strb	r1, [r4, #21]
 800cf78:	60a2      	str	r2, [r4, #8]
 800cf7a:	6123      	str	r3, [r4, #16]
 800cf7c:	f080 0001 	eor.w	r0, r0, #1
 800cf80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf84:	2102      	movs	r1, #2
 800cf86:	4620      	mov	r0, r4
 800cf88:	f000 fca0 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800cf8c:	b180      	cbz	r0, 800cfb0 <ucdr_deserialize_int16_t+0xa0>
 800cf8e:	7d23      	ldrb	r3, [r4, #20]
 800cf90:	2b01      	cmp	r3, #1
 800cf92:	68a3      	ldr	r3, [r4, #8]
 800cf94:	d011      	beq.n	800cfba <ucdr_deserialize_int16_t+0xaa>
 800cf96:	785b      	ldrb	r3, [r3, #1]
 800cf98:	702b      	strb	r3, [r5, #0]
 800cf9a:	68a3      	ldr	r3, [r4, #8]
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	706b      	strb	r3, [r5, #1]
 800cfa0:	68a2      	ldr	r2, [r4, #8]
 800cfa2:	6923      	ldr	r3, [r4, #16]
 800cfa4:	3202      	adds	r2, #2
 800cfa6:	3302      	adds	r3, #2
 800cfa8:	2102      	movs	r1, #2
 800cfaa:	60a2      	str	r2, [r4, #8]
 800cfac:	6123      	str	r3, [r4, #16]
 800cfae:	7561      	strb	r1, [r4, #21]
 800cfb0:	7da0      	ldrb	r0, [r4, #22]
 800cfb2:	f080 0001 	eor.w	r0, r0, #1
 800cfb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfba:	881b      	ldrh	r3, [r3, #0]
 800cfbc:	802b      	strh	r3, [r5, #0]
 800cfbe:	e7ef      	b.n	800cfa0 <ucdr_deserialize_int16_t+0x90>
 800cfc0:	68a2      	ldr	r2, [r4, #8]
 800cfc2:	6923      	ldr	r3, [r4, #16]
 800cfc4:	7da0      	ldrb	r0, [r4, #22]
 800cfc6:	f884 8015 	strb.w	r8, [r4, #21]
 800cfca:	1b92      	subs	r2, r2, r6
 800cfcc:	1b9b      	subs	r3, r3, r6
 800cfce:	60a2      	str	r2, [r4, #8]
 800cfd0:	6123      	str	r3, [r4, #16]
 800cfd2:	f080 0001 	eor.w	r0, r0, #1
 800cfd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfda:	68a3      	ldr	r3, [r4, #8]
 800cfdc:	781b      	ldrb	r3, [r3, #0]
 800cfde:	706b      	strb	r3, [r5, #1]
 800cfe0:	e7c2      	b.n	800cf68 <ucdr_deserialize_int16_t+0x58>
 800cfe2:	4639      	mov	r1, r7
 800cfe4:	4632      	mov	r2, r6
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	f00f f861 	bl	801c0ae <memcpy>
 800cfec:	68a1      	ldr	r1, [r4, #8]
 800cfee:	464a      	mov	r2, r9
 800cff0:	19a8      	adds	r0, r5, r6
 800cff2:	f00f f85c 	bl	801c0ae <memcpy>
 800cff6:	e7b7      	b.n	800cf68 <ucdr_deserialize_int16_t+0x58>

0800cff8 <ucdr_serialize_int32_t>:
 800cff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cffc:	b082      	sub	sp, #8
 800cffe:	4604      	mov	r4, r0
 800d000:	9101      	str	r1, [sp, #4]
 800d002:	2104      	movs	r1, #4
 800d004:	f000 fcb6 	bl	800d974 <ucdr_buffer_alignment>
 800d008:	4601      	mov	r1, r0
 800d00a:	4620      	mov	r0, r4
 800d00c:	7d67      	ldrb	r7, [r4, #21]
 800d00e:	f000 fcf5 	bl	800d9fc <ucdr_advance_buffer>
 800d012:	2104      	movs	r1, #4
 800d014:	4620      	mov	r0, r4
 800d016:	f000 fc4d 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800d01a:	2800      	cmp	r0, #0
 800d01c:	d139      	bne.n	800d092 <ucdr_serialize_int32_t+0x9a>
 800d01e:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d022:	42ab      	cmp	r3, r5
 800d024:	d930      	bls.n	800d088 <ucdr_serialize_int32_t+0x90>
 800d026:	1b5e      	subs	r6, r3, r5
 800d028:	60a3      	str	r3, [r4, #8]
 800d02a:	6923      	ldr	r3, [r4, #16]
 800d02c:	f1c6 0804 	rsb	r8, r6, #4
 800d030:	4433      	add	r3, r6
 800d032:	6123      	str	r3, [r4, #16]
 800d034:	4641      	mov	r1, r8
 800d036:	4620      	mov	r0, r4
 800d038:	f000 fc48 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d03c:	2800      	cmp	r0, #0
 800d03e:	d04c      	beq.n	800d0da <ucdr_serialize_int32_t+0xe2>
 800d040:	7d23      	ldrb	r3, [r4, #20]
 800d042:	2b01      	cmp	r3, #1
 800d044:	d063      	beq.n	800d10e <ucdr_serialize_int32_t+0x116>
 800d046:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d04a:	702b      	strb	r3, [r5, #0]
 800d04c:	2e00      	cmp	r6, #0
 800d04e:	d051      	beq.n	800d0f4 <ucdr_serialize_int32_t+0xfc>
 800d050:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d054:	706b      	strb	r3, [r5, #1]
 800d056:	2e01      	cmp	r6, #1
 800d058:	d050      	beq.n	800d0fc <ucdr_serialize_int32_t+0x104>
 800d05a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d05e:	70ab      	strb	r3, [r5, #2]
 800d060:	2e02      	cmp	r6, #2
 800d062:	d04f      	beq.n	800d104 <ucdr_serialize_int32_t+0x10c>
 800d064:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d068:	70eb      	strb	r3, [r5, #3]
 800d06a:	6923      	ldr	r3, [r4, #16]
 800d06c:	68a2      	ldr	r2, [r4, #8]
 800d06e:	7da0      	ldrb	r0, [r4, #22]
 800d070:	3304      	adds	r3, #4
 800d072:	1b9e      	subs	r6, r3, r6
 800d074:	4442      	add	r2, r8
 800d076:	2304      	movs	r3, #4
 800d078:	f080 0001 	eor.w	r0, r0, #1
 800d07c:	60a2      	str	r2, [r4, #8]
 800d07e:	6126      	str	r6, [r4, #16]
 800d080:	7563      	strb	r3, [r4, #21]
 800d082:	b002      	add	sp, #8
 800d084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d088:	2104      	movs	r1, #4
 800d08a:	4620      	mov	r0, r4
 800d08c:	f000 fc1e 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d090:	b1d0      	cbz	r0, 800d0c8 <ucdr_serialize_int32_t+0xd0>
 800d092:	7d23      	ldrb	r3, [r4, #20]
 800d094:	2b01      	cmp	r3, #1
 800d096:	68a3      	ldr	r3, [r4, #8]
 800d098:	d01c      	beq.n	800d0d4 <ucdr_serialize_int32_t+0xdc>
 800d09a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d09e:	701a      	strb	r2, [r3, #0]
 800d0a0:	68a3      	ldr	r3, [r4, #8]
 800d0a2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d0a6:	705a      	strb	r2, [r3, #1]
 800d0a8:	68a3      	ldr	r3, [r4, #8]
 800d0aa:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d0ae:	709a      	strb	r2, [r3, #2]
 800d0b0:	68a3      	ldr	r3, [r4, #8]
 800d0b2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d0b6:	70da      	strb	r2, [r3, #3]
 800d0b8:	68a2      	ldr	r2, [r4, #8]
 800d0ba:	6923      	ldr	r3, [r4, #16]
 800d0bc:	3204      	adds	r2, #4
 800d0be:	3304      	adds	r3, #4
 800d0c0:	2104      	movs	r1, #4
 800d0c2:	60a2      	str	r2, [r4, #8]
 800d0c4:	6123      	str	r3, [r4, #16]
 800d0c6:	7561      	strb	r1, [r4, #21]
 800d0c8:	7da0      	ldrb	r0, [r4, #22]
 800d0ca:	f080 0001 	eor.w	r0, r0, #1
 800d0ce:	b002      	add	sp, #8
 800d0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0d4:	9a01      	ldr	r2, [sp, #4]
 800d0d6:	601a      	str	r2, [r3, #0]
 800d0d8:	e7ee      	b.n	800d0b8 <ucdr_serialize_int32_t+0xc0>
 800d0da:	68a2      	ldr	r2, [r4, #8]
 800d0dc:	6923      	ldr	r3, [r4, #16]
 800d0de:	7da0      	ldrb	r0, [r4, #22]
 800d0e0:	7567      	strb	r7, [r4, #21]
 800d0e2:	1b92      	subs	r2, r2, r6
 800d0e4:	1b9b      	subs	r3, r3, r6
 800d0e6:	f080 0001 	eor.w	r0, r0, #1
 800d0ea:	60a2      	str	r2, [r4, #8]
 800d0ec:	6123      	str	r3, [r4, #16]
 800d0ee:	b002      	add	sp, #8
 800d0f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0f4:	68a3      	ldr	r3, [r4, #8]
 800d0f6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d0fa:	701a      	strb	r2, [r3, #0]
 800d0fc:	68a3      	ldr	r3, [r4, #8]
 800d0fe:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d102:	701a      	strb	r2, [r3, #0]
 800d104:	68a3      	ldr	r3, [r4, #8]
 800d106:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d10a:	701a      	strb	r2, [r3, #0]
 800d10c:	e7ad      	b.n	800d06a <ucdr_serialize_int32_t+0x72>
 800d10e:	4628      	mov	r0, r5
 800d110:	ad01      	add	r5, sp, #4
 800d112:	4629      	mov	r1, r5
 800d114:	4632      	mov	r2, r6
 800d116:	f00e ffca 	bl	801c0ae <memcpy>
 800d11a:	68a0      	ldr	r0, [r4, #8]
 800d11c:	4642      	mov	r2, r8
 800d11e:	19a9      	adds	r1, r5, r6
 800d120:	f00e ffc5 	bl	801c0ae <memcpy>
 800d124:	e7a1      	b.n	800d06a <ucdr_serialize_int32_t+0x72>
 800d126:	bf00      	nop

0800d128 <ucdr_deserialize_int32_t>:
 800d128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d12c:	460d      	mov	r5, r1
 800d12e:	2104      	movs	r1, #4
 800d130:	4604      	mov	r4, r0
 800d132:	f000 fc1f 	bl	800d974 <ucdr_buffer_alignment>
 800d136:	4601      	mov	r1, r0
 800d138:	4620      	mov	r0, r4
 800d13a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d13e:	f000 fc5d 	bl	800d9fc <ucdr_advance_buffer>
 800d142:	2104      	movs	r1, #4
 800d144:	4620      	mov	r0, r4
 800d146:	f000 fbb5 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800d14a:	2800      	cmp	r0, #0
 800d14c:	d138      	bne.n	800d1c0 <ucdr_deserialize_int32_t+0x98>
 800d14e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d152:	42b7      	cmp	r7, r6
 800d154:	d92f      	bls.n	800d1b6 <ucdr_deserialize_int32_t+0x8e>
 800d156:	6923      	ldr	r3, [r4, #16]
 800d158:	60a7      	str	r7, [r4, #8]
 800d15a:	1bbf      	subs	r7, r7, r6
 800d15c:	443b      	add	r3, r7
 800d15e:	f1c7 0904 	rsb	r9, r7, #4
 800d162:	6123      	str	r3, [r4, #16]
 800d164:	4649      	mov	r1, r9
 800d166:	4620      	mov	r0, r4
 800d168:	f000 fbb0 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	d046      	beq.n	800d1fe <ucdr_deserialize_int32_t+0xd6>
 800d170:	7d23      	ldrb	r3, [r4, #20]
 800d172:	2b01      	cmp	r3, #1
 800d174:	d05c      	beq.n	800d230 <ucdr_deserialize_int32_t+0x108>
 800d176:	78f3      	ldrb	r3, [r6, #3]
 800d178:	702b      	strb	r3, [r5, #0]
 800d17a:	2f00      	cmp	r7, #0
 800d17c:	d04c      	beq.n	800d218 <ucdr_deserialize_int32_t+0xf0>
 800d17e:	78b3      	ldrb	r3, [r6, #2]
 800d180:	706b      	strb	r3, [r5, #1]
 800d182:	2f01      	cmp	r7, #1
 800d184:	f105 0302 	add.w	r3, r5, #2
 800d188:	d04a      	beq.n	800d220 <ucdr_deserialize_int32_t+0xf8>
 800d18a:	7873      	ldrb	r3, [r6, #1]
 800d18c:	70ab      	strb	r3, [r5, #2]
 800d18e:	2f02      	cmp	r7, #2
 800d190:	f105 0303 	add.w	r3, r5, #3
 800d194:	d048      	beq.n	800d228 <ucdr_deserialize_int32_t+0x100>
 800d196:	7833      	ldrb	r3, [r6, #0]
 800d198:	70eb      	strb	r3, [r5, #3]
 800d19a:	6923      	ldr	r3, [r4, #16]
 800d19c:	68a2      	ldr	r2, [r4, #8]
 800d19e:	7da0      	ldrb	r0, [r4, #22]
 800d1a0:	2104      	movs	r1, #4
 800d1a2:	3304      	adds	r3, #4
 800d1a4:	444a      	add	r2, r9
 800d1a6:	1bdb      	subs	r3, r3, r7
 800d1a8:	7561      	strb	r1, [r4, #21]
 800d1aa:	60a2      	str	r2, [r4, #8]
 800d1ac:	6123      	str	r3, [r4, #16]
 800d1ae:	f080 0001 	eor.w	r0, r0, #1
 800d1b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1b6:	2104      	movs	r1, #4
 800d1b8:	4620      	mov	r0, r4
 800d1ba:	f000 fb87 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d1be:	b1b0      	cbz	r0, 800d1ee <ucdr_deserialize_int32_t+0xc6>
 800d1c0:	7d23      	ldrb	r3, [r4, #20]
 800d1c2:	2b01      	cmp	r3, #1
 800d1c4:	68a3      	ldr	r3, [r4, #8]
 800d1c6:	d017      	beq.n	800d1f8 <ucdr_deserialize_int32_t+0xd0>
 800d1c8:	78db      	ldrb	r3, [r3, #3]
 800d1ca:	702b      	strb	r3, [r5, #0]
 800d1cc:	68a3      	ldr	r3, [r4, #8]
 800d1ce:	789b      	ldrb	r3, [r3, #2]
 800d1d0:	706b      	strb	r3, [r5, #1]
 800d1d2:	68a3      	ldr	r3, [r4, #8]
 800d1d4:	785b      	ldrb	r3, [r3, #1]
 800d1d6:	70ab      	strb	r3, [r5, #2]
 800d1d8:	68a3      	ldr	r3, [r4, #8]
 800d1da:	781b      	ldrb	r3, [r3, #0]
 800d1dc:	70eb      	strb	r3, [r5, #3]
 800d1de:	68a2      	ldr	r2, [r4, #8]
 800d1e0:	6923      	ldr	r3, [r4, #16]
 800d1e2:	3204      	adds	r2, #4
 800d1e4:	3304      	adds	r3, #4
 800d1e6:	2104      	movs	r1, #4
 800d1e8:	60a2      	str	r2, [r4, #8]
 800d1ea:	6123      	str	r3, [r4, #16]
 800d1ec:	7561      	strb	r1, [r4, #21]
 800d1ee:	7da0      	ldrb	r0, [r4, #22]
 800d1f0:	f080 0001 	eor.w	r0, r0, #1
 800d1f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	602b      	str	r3, [r5, #0]
 800d1fc:	e7ef      	b.n	800d1de <ucdr_deserialize_int32_t+0xb6>
 800d1fe:	68a2      	ldr	r2, [r4, #8]
 800d200:	6923      	ldr	r3, [r4, #16]
 800d202:	7da0      	ldrb	r0, [r4, #22]
 800d204:	f884 8015 	strb.w	r8, [r4, #21]
 800d208:	1bd2      	subs	r2, r2, r7
 800d20a:	1bdb      	subs	r3, r3, r7
 800d20c:	60a2      	str	r2, [r4, #8]
 800d20e:	6123      	str	r3, [r4, #16]
 800d210:	f080 0001 	eor.w	r0, r0, #1
 800d214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d218:	68a3      	ldr	r3, [r4, #8]
 800d21a:	789b      	ldrb	r3, [r3, #2]
 800d21c:	706b      	strb	r3, [r5, #1]
 800d21e:	1cab      	adds	r3, r5, #2
 800d220:	68a2      	ldr	r2, [r4, #8]
 800d222:	7852      	ldrb	r2, [r2, #1]
 800d224:	f803 2b01 	strb.w	r2, [r3], #1
 800d228:	68a2      	ldr	r2, [r4, #8]
 800d22a:	7812      	ldrb	r2, [r2, #0]
 800d22c:	701a      	strb	r2, [r3, #0]
 800d22e:	e7b4      	b.n	800d19a <ucdr_deserialize_int32_t+0x72>
 800d230:	4631      	mov	r1, r6
 800d232:	463a      	mov	r2, r7
 800d234:	4628      	mov	r0, r5
 800d236:	f00e ff3a 	bl	801c0ae <memcpy>
 800d23a:	68a1      	ldr	r1, [r4, #8]
 800d23c:	464a      	mov	r2, r9
 800d23e:	19e8      	adds	r0, r5, r7
 800d240:	f00e ff35 	bl	801c0ae <memcpy>
 800d244:	e7a9      	b.n	800d19a <ucdr_deserialize_int32_t+0x72>
 800d246:	bf00      	nop

0800d248 <ucdr_serialize_double>:
 800d248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24c:	2108      	movs	r1, #8
 800d24e:	b082      	sub	sp, #8
 800d250:	4604      	mov	r4, r0
 800d252:	ed8d 0b00 	vstr	d0, [sp]
 800d256:	f000 fb8d 	bl	800d974 <ucdr_buffer_alignment>
 800d25a:	4601      	mov	r1, r0
 800d25c:	4620      	mov	r0, r4
 800d25e:	7d67      	ldrb	r7, [r4, #21]
 800d260:	f000 fbcc 	bl	800d9fc <ucdr_advance_buffer>
 800d264:	2108      	movs	r1, #8
 800d266:	4620      	mov	r0, r4
 800d268:	f000 fb24 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800d26c:	2800      	cmp	r0, #0
 800d26e:	d14e      	bne.n	800d30e <ucdr_serialize_double+0xc6>
 800d270:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d274:	42ab      	cmp	r3, r5
 800d276:	d945      	bls.n	800d304 <ucdr_serialize_double+0xbc>
 800d278:	1b5e      	subs	r6, r3, r5
 800d27a:	60a3      	str	r3, [r4, #8]
 800d27c:	6923      	ldr	r3, [r4, #16]
 800d27e:	f1c6 0808 	rsb	r8, r6, #8
 800d282:	4433      	add	r3, r6
 800d284:	6123      	str	r3, [r4, #16]
 800d286:	4641      	mov	r1, r8
 800d288:	4620      	mov	r0, r4
 800d28a:	f000 fb1f 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d28e:	2800      	cmp	r0, #0
 800d290:	d074      	beq.n	800d37c <ucdr_serialize_double+0x134>
 800d292:	7d23      	ldrb	r3, [r4, #20]
 800d294:	2b01      	cmp	r3, #1
 800d296:	f000 809b 	beq.w	800d3d0 <ucdr_serialize_double+0x188>
 800d29a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d29e:	702b      	strb	r3, [r5, #0]
 800d2a0:	2e00      	cmp	r6, #0
 800d2a2:	d078      	beq.n	800d396 <ucdr_serialize_double+0x14e>
 800d2a4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d2a8:	706b      	strb	r3, [r5, #1]
 800d2aa:	2e01      	cmp	r6, #1
 800d2ac:	d077      	beq.n	800d39e <ucdr_serialize_double+0x156>
 800d2ae:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d2b2:	70ab      	strb	r3, [r5, #2]
 800d2b4:	2e02      	cmp	r6, #2
 800d2b6:	d076      	beq.n	800d3a6 <ucdr_serialize_double+0x15e>
 800d2b8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d2bc:	70eb      	strb	r3, [r5, #3]
 800d2be:	2e03      	cmp	r6, #3
 800d2c0:	d075      	beq.n	800d3ae <ucdr_serialize_double+0x166>
 800d2c2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d2c6:	712b      	strb	r3, [r5, #4]
 800d2c8:	2e04      	cmp	r6, #4
 800d2ca:	d074      	beq.n	800d3b6 <ucdr_serialize_double+0x16e>
 800d2cc:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d2d0:	716b      	strb	r3, [r5, #5]
 800d2d2:	2e05      	cmp	r6, #5
 800d2d4:	d073      	beq.n	800d3be <ucdr_serialize_double+0x176>
 800d2d6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d2da:	71ab      	strb	r3, [r5, #6]
 800d2dc:	2e06      	cmp	r6, #6
 800d2de:	d072      	beq.n	800d3c6 <ucdr_serialize_double+0x17e>
 800d2e0:	f89d 3000 	ldrb.w	r3, [sp]
 800d2e4:	71eb      	strb	r3, [r5, #7]
 800d2e6:	6923      	ldr	r3, [r4, #16]
 800d2e8:	68a2      	ldr	r2, [r4, #8]
 800d2ea:	7da0      	ldrb	r0, [r4, #22]
 800d2ec:	3308      	adds	r3, #8
 800d2ee:	1b9e      	subs	r6, r3, r6
 800d2f0:	4442      	add	r2, r8
 800d2f2:	2308      	movs	r3, #8
 800d2f4:	f080 0001 	eor.w	r0, r0, #1
 800d2f8:	60a2      	str	r2, [r4, #8]
 800d2fa:	6126      	str	r6, [r4, #16]
 800d2fc:	7563      	strb	r3, [r4, #21]
 800d2fe:	b002      	add	sp, #8
 800d300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d304:	2108      	movs	r1, #8
 800d306:	4620      	mov	r0, r4
 800d308:	f000 fae0 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d30c:	b350      	cbz	r0, 800d364 <ucdr_serialize_double+0x11c>
 800d30e:	7d23      	ldrb	r3, [r4, #20]
 800d310:	2b01      	cmp	r3, #1
 800d312:	d02d      	beq.n	800d370 <ucdr_serialize_double+0x128>
 800d314:	68a3      	ldr	r3, [r4, #8]
 800d316:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d31a:	701a      	strb	r2, [r3, #0]
 800d31c:	68a3      	ldr	r3, [r4, #8]
 800d31e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d322:	705a      	strb	r2, [r3, #1]
 800d324:	68a3      	ldr	r3, [r4, #8]
 800d326:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d32a:	709a      	strb	r2, [r3, #2]
 800d32c:	68a3      	ldr	r3, [r4, #8]
 800d32e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d332:	70da      	strb	r2, [r3, #3]
 800d334:	68a3      	ldr	r3, [r4, #8]
 800d336:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d33a:	711a      	strb	r2, [r3, #4]
 800d33c:	68a3      	ldr	r3, [r4, #8]
 800d33e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d342:	715a      	strb	r2, [r3, #5]
 800d344:	68a3      	ldr	r3, [r4, #8]
 800d346:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d34a:	719a      	strb	r2, [r3, #6]
 800d34c:	68a3      	ldr	r3, [r4, #8]
 800d34e:	f89d 2000 	ldrb.w	r2, [sp]
 800d352:	71da      	strb	r2, [r3, #7]
 800d354:	68a2      	ldr	r2, [r4, #8]
 800d356:	6923      	ldr	r3, [r4, #16]
 800d358:	3208      	adds	r2, #8
 800d35a:	3308      	adds	r3, #8
 800d35c:	2108      	movs	r1, #8
 800d35e:	60a2      	str	r2, [r4, #8]
 800d360:	6123      	str	r3, [r4, #16]
 800d362:	7561      	strb	r1, [r4, #21]
 800d364:	7da0      	ldrb	r0, [r4, #22]
 800d366:	f080 0001 	eor.w	r0, r0, #1
 800d36a:	b002      	add	sp, #8
 800d36c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d370:	466b      	mov	r3, sp
 800d372:	cb03      	ldmia	r3!, {r0, r1}
 800d374:	68a3      	ldr	r3, [r4, #8]
 800d376:	6018      	str	r0, [r3, #0]
 800d378:	6059      	str	r1, [r3, #4]
 800d37a:	e7eb      	b.n	800d354 <ucdr_serialize_double+0x10c>
 800d37c:	68a2      	ldr	r2, [r4, #8]
 800d37e:	6923      	ldr	r3, [r4, #16]
 800d380:	7da0      	ldrb	r0, [r4, #22]
 800d382:	7567      	strb	r7, [r4, #21]
 800d384:	1b92      	subs	r2, r2, r6
 800d386:	1b9b      	subs	r3, r3, r6
 800d388:	f080 0001 	eor.w	r0, r0, #1
 800d38c:	60a2      	str	r2, [r4, #8]
 800d38e:	6123      	str	r3, [r4, #16]
 800d390:	b002      	add	sp, #8
 800d392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d396:	68a3      	ldr	r3, [r4, #8]
 800d398:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d39c:	701a      	strb	r2, [r3, #0]
 800d39e:	68a3      	ldr	r3, [r4, #8]
 800d3a0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d3a4:	701a      	strb	r2, [r3, #0]
 800d3a6:	68a3      	ldr	r3, [r4, #8]
 800d3a8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d3ac:	701a      	strb	r2, [r3, #0]
 800d3ae:	68a3      	ldr	r3, [r4, #8]
 800d3b0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d3b4:	701a      	strb	r2, [r3, #0]
 800d3b6:	68a3      	ldr	r3, [r4, #8]
 800d3b8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d3bc:	701a      	strb	r2, [r3, #0]
 800d3be:	68a3      	ldr	r3, [r4, #8]
 800d3c0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d3c4:	701a      	strb	r2, [r3, #0]
 800d3c6:	68a3      	ldr	r3, [r4, #8]
 800d3c8:	f89d 2000 	ldrb.w	r2, [sp]
 800d3cc:	701a      	strb	r2, [r3, #0]
 800d3ce:	e78a      	b.n	800d2e6 <ucdr_serialize_double+0x9e>
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	466d      	mov	r5, sp
 800d3d4:	4629      	mov	r1, r5
 800d3d6:	4632      	mov	r2, r6
 800d3d8:	f00e fe69 	bl	801c0ae <memcpy>
 800d3dc:	68a0      	ldr	r0, [r4, #8]
 800d3de:	4642      	mov	r2, r8
 800d3e0:	19a9      	adds	r1, r5, r6
 800d3e2:	f00e fe64 	bl	801c0ae <memcpy>
 800d3e6:	e77e      	b.n	800d2e6 <ucdr_serialize_double+0x9e>

0800d3e8 <ucdr_serialize_endian_double>:
 800d3e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3ec:	460e      	mov	r6, r1
 800d3ee:	b083      	sub	sp, #12
 800d3f0:	2108      	movs	r1, #8
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	ed8d 0b00 	vstr	d0, [sp]
 800d3f8:	f000 fabc 	bl	800d974 <ucdr_buffer_alignment>
 800d3fc:	4601      	mov	r1, r0
 800d3fe:	4620      	mov	r0, r4
 800d400:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d404:	f000 fafa 	bl	800d9fc <ucdr_advance_buffer>
 800d408:	2108      	movs	r1, #8
 800d40a:	4620      	mov	r0, r4
 800d40c:	f000 fa52 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800d410:	2800      	cmp	r0, #0
 800d412:	d14d      	bne.n	800d4b0 <ucdr_serialize_endian_double+0xc8>
 800d414:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800d418:	42bd      	cmp	r5, r7
 800d41a:	d944      	bls.n	800d4a6 <ucdr_serialize_endian_double+0xbe>
 800d41c:	6923      	ldr	r3, [r4, #16]
 800d41e:	60a5      	str	r5, [r4, #8]
 800d420:	1bed      	subs	r5, r5, r7
 800d422:	442b      	add	r3, r5
 800d424:	f1c5 0908 	rsb	r9, r5, #8
 800d428:	6123      	str	r3, [r4, #16]
 800d42a:	4649      	mov	r1, r9
 800d42c:	4620      	mov	r0, r4
 800d42e:	f000 fa4d 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d432:	2800      	cmp	r0, #0
 800d434:	d072      	beq.n	800d51c <ucdr_serialize_endian_double+0x134>
 800d436:	2e01      	cmp	r6, #1
 800d438:	f000 809b 	beq.w	800d572 <ucdr_serialize_endian_double+0x18a>
 800d43c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d440:	703b      	strb	r3, [r7, #0]
 800d442:	2d00      	cmp	r5, #0
 800d444:	d078      	beq.n	800d538 <ucdr_serialize_endian_double+0x150>
 800d446:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d44a:	707b      	strb	r3, [r7, #1]
 800d44c:	2d01      	cmp	r5, #1
 800d44e:	d077      	beq.n	800d540 <ucdr_serialize_endian_double+0x158>
 800d450:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d454:	70bb      	strb	r3, [r7, #2]
 800d456:	2d02      	cmp	r5, #2
 800d458:	d076      	beq.n	800d548 <ucdr_serialize_endian_double+0x160>
 800d45a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d45e:	70fb      	strb	r3, [r7, #3]
 800d460:	2d03      	cmp	r5, #3
 800d462:	d075      	beq.n	800d550 <ucdr_serialize_endian_double+0x168>
 800d464:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d468:	713b      	strb	r3, [r7, #4]
 800d46a:	2d04      	cmp	r5, #4
 800d46c:	d074      	beq.n	800d558 <ucdr_serialize_endian_double+0x170>
 800d46e:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d472:	717b      	strb	r3, [r7, #5]
 800d474:	2d05      	cmp	r5, #5
 800d476:	d073      	beq.n	800d560 <ucdr_serialize_endian_double+0x178>
 800d478:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d47c:	71bb      	strb	r3, [r7, #6]
 800d47e:	2d06      	cmp	r5, #6
 800d480:	d072      	beq.n	800d568 <ucdr_serialize_endian_double+0x180>
 800d482:	f89d 3000 	ldrb.w	r3, [sp]
 800d486:	71fb      	strb	r3, [r7, #7]
 800d488:	6923      	ldr	r3, [r4, #16]
 800d48a:	68a2      	ldr	r2, [r4, #8]
 800d48c:	7da0      	ldrb	r0, [r4, #22]
 800d48e:	3308      	adds	r3, #8
 800d490:	1b5d      	subs	r5, r3, r5
 800d492:	444a      	add	r2, r9
 800d494:	2308      	movs	r3, #8
 800d496:	f080 0001 	eor.w	r0, r0, #1
 800d49a:	60a2      	str	r2, [r4, #8]
 800d49c:	6125      	str	r5, [r4, #16]
 800d49e:	7563      	strb	r3, [r4, #21]
 800d4a0:	b003      	add	sp, #12
 800d4a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4a6:	2108      	movs	r1, #8
 800d4a8:	4620      	mov	r0, r4
 800d4aa:	f000 fa0f 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d4ae:	b348      	cbz	r0, 800d504 <ucdr_serialize_endian_double+0x11c>
 800d4b0:	2e01      	cmp	r6, #1
 800d4b2:	d02d      	beq.n	800d510 <ucdr_serialize_endian_double+0x128>
 800d4b4:	68a3      	ldr	r3, [r4, #8]
 800d4b6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d4ba:	701a      	strb	r2, [r3, #0]
 800d4bc:	68a3      	ldr	r3, [r4, #8]
 800d4be:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d4c2:	705a      	strb	r2, [r3, #1]
 800d4c4:	68a3      	ldr	r3, [r4, #8]
 800d4c6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d4ca:	709a      	strb	r2, [r3, #2]
 800d4cc:	68a3      	ldr	r3, [r4, #8]
 800d4ce:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d4d2:	70da      	strb	r2, [r3, #3]
 800d4d4:	68a3      	ldr	r3, [r4, #8]
 800d4d6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d4da:	711a      	strb	r2, [r3, #4]
 800d4dc:	68a3      	ldr	r3, [r4, #8]
 800d4de:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d4e2:	715a      	strb	r2, [r3, #5]
 800d4e4:	68a3      	ldr	r3, [r4, #8]
 800d4e6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d4ea:	719a      	strb	r2, [r3, #6]
 800d4ec:	68a3      	ldr	r3, [r4, #8]
 800d4ee:	f89d 2000 	ldrb.w	r2, [sp]
 800d4f2:	71da      	strb	r2, [r3, #7]
 800d4f4:	68a2      	ldr	r2, [r4, #8]
 800d4f6:	6923      	ldr	r3, [r4, #16]
 800d4f8:	3208      	adds	r2, #8
 800d4fa:	3308      	adds	r3, #8
 800d4fc:	2108      	movs	r1, #8
 800d4fe:	60a2      	str	r2, [r4, #8]
 800d500:	6123      	str	r3, [r4, #16]
 800d502:	7561      	strb	r1, [r4, #21]
 800d504:	7da0      	ldrb	r0, [r4, #22]
 800d506:	f080 0001 	eor.w	r0, r0, #1
 800d50a:	b003      	add	sp, #12
 800d50c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d510:	466b      	mov	r3, sp
 800d512:	cb03      	ldmia	r3!, {r0, r1}
 800d514:	68a3      	ldr	r3, [r4, #8]
 800d516:	6018      	str	r0, [r3, #0]
 800d518:	6059      	str	r1, [r3, #4]
 800d51a:	e7eb      	b.n	800d4f4 <ucdr_serialize_endian_double+0x10c>
 800d51c:	68a2      	ldr	r2, [r4, #8]
 800d51e:	6923      	ldr	r3, [r4, #16]
 800d520:	7da0      	ldrb	r0, [r4, #22]
 800d522:	f884 8015 	strb.w	r8, [r4, #21]
 800d526:	1b52      	subs	r2, r2, r5
 800d528:	1b5b      	subs	r3, r3, r5
 800d52a:	f080 0001 	eor.w	r0, r0, #1
 800d52e:	60a2      	str	r2, [r4, #8]
 800d530:	6123      	str	r3, [r4, #16]
 800d532:	b003      	add	sp, #12
 800d534:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d538:	68a3      	ldr	r3, [r4, #8]
 800d53a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d53e:	701a      	strb	r2, [r3, #0]
 800d540:	68a3      	ldr	r3, [r4, #8]
 800d542:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d546:	701a      	strb	r2, [r3, #0]
 800d548:	68a3      	ldr	r3, [r4, #8]
 800d54a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d54e:	701a      	strb	r2, [r3, #0]
 800d550:	68a3      	ldr	r3, [r4, #8]
 800d552:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d556:	701a      	strb	r2, [r3, #0]
 800d558:	68a3      	ldr	r3, [r4, #8]
 800d55a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d55e:	701a      	strb	r2, [r3, #0]
 800d560:	68a3      	ldr	r3, [r4, #8]
 800d562:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d566:	701a      	strb	r2, [r3, #0]
 800d568:	68a3      	ldr	r3, [r4, #8]
 800d56a:	f89d 2000 	ldrb.w	r2, [sp]
 800d56e:	701a      	strb	r2, [r3, #0]
 800d570:	e78a      	b.n	800d488 <ucdr_serialize_endian_double+0xa0>
 800d572:	466e      	mov	r6, sp
 800d574:	4631      	mov	r1, r6
 800d576:	462a      	mov	r2, r5
 800d578:	4638      	mov	r0, r7
 800d57a:	f00e fd98 	bl	801c0ae <memcpy>
 800d57e:	68a0      	ldr	r0, [r4, #8]
 800d580:	464a      	mov	r2, r9
 800d582:	1971      	adds	r1, r6, r5
 800d584:	f00e fd93 	bl	801c0ae <memcpy>
 800d588:	e77e      	b.n	800d488 <ucdr_serialize_endian_double+0xa0>
 800d58a:	bf00      	nop

0800d58c <ucdr_deserialize_double>:
 800d58c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d590:	460d      	mov	r5, r1
 800d592:	2108      	movs	r1, #8
 800d594:	4604      	mov	r4, r0
 800d596:	f000 f9ed 	bl	800d974 <ucdr_buffer_alignment>
 800d59a:	4601      	mov	r1, r0
 800d59c:	4620      	mov	r0, r4
 800d59e:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d5a2:	f000 fa2b 	bl	800d9fc <ucdr_advance_buffer>
 800d5a6:	2108      	movs	r1, #8
 800d5a8:	4620      	mov	r0, r4
 800d5aa:	f000 f983 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800d5ae:	2800      	cmp	r0, #0
 800d5b0:	d151      	bne.n	800d656 <ucdr_deserialize_double+0xca>
 800d5b2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d5b6:	42be      	cmp	r6, r7
 800d5b8:	d948      	bls.n	800d64c <ucdr_deserialize_double+0xc0>
 800d5ba:	6923      	ldr	r3, [r4, #16]
 800d5bc:	60a6      	str	r6, [r4, #8]
 800d5be:	1bf6      	subs	r6, r6, r7
 800d5c0:	4433      	add	r3, r6
 800d5c2:	f1c6 0808 	rsb	r8, r6, #8
 800d5c6:	6123      	str	r3, [r4, #16]
 800d5c8:	4641      	mov	r1, r8
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	f000 f97e 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d5d0:	2800      	cmp	r0, #0
 800d5d2:	d06d      	beq.n	800d6b0 <ucdr_deserialize_double+0x124>
 800d5d4:	7d23      	ldrb	r3, [r4, #20]
 800d5d6:	2b01      	cmp	r3, #1
 800d5d8:	f000 8093 	beq.w	800d702 <ucdr_deserialize_double+0x176>
 800d5dc:	79fb      	ldrb	r3, [r7, #7]
 800d5de:	702b      	strb	r3, [r5, #0]
 800d5e0:	2e00      	cmp	r6, #0
 800d5e2:	d072      	beq.n	800d6ca <ucdr_deserialize_double+0x13e>
 800d5e4:	79bb      	ldrb	r3, [r7, #6]
 800d5e6:	706b      	strb	r3, [r5, #1]
 800d5e8:	2e01      	cmp	r6, #1
 800d5ea:	f105 0302 	add.w	r3, r5, #2
 800d5ee:	d070      	beq.n	800d6d2 <ucdr_deserialize_double+0x146>
 800d5f0:	797b      	ldrb	r3, [r7, #5]
 800d5f2:	70ab      	strb	r3, [r5, #2]
 800d5f4:	2e02      	cmp	r6, #2
 800d5f6:	f105 0303 	add.w	r3, r5, #3
 800d5fa:	d06e      	beq.n	800d6da <ucdr_deserialize_double+0x14e>
 800d5fc:	793b      	ldrb	r3, [r7, #4]
 800d5fe:	70eb      	strb	r3, [r5, #3]
 800d600:	2e03      	cmp	r6, #3
 800d602:	f105 0304 	add.w	r3, r5, #4
 800d606:	d06c      	beq.n	800d6e2 <ucdr_deserialize_double+0x156>
 800d608:	78fb      	ldrb	r3, [r7, #3]
 800d60a:	712b      	strb	r3, [r5, #4]
 800d60c:	2e04      	cmp	r6, #4
 800d60e:	f105 0305 	add.w	r3, r5, #5
 800d612:	d06a      	beq.n	800d6ea <ucdr_deserialize_double+0x15e>
 800d614:	78bb      	ldrb	r3, [r7, #2]
 800d616:	716b      	strb	r3, [r5, #5]
 800d618:	2e05      	cmp	r6, #5
 800d61a:	f105 0306 	add.w	r3, r5, #6
 800d61e:	d068      	beq.n	800d6f2 <ucdr_deserialize_double+0x166>
 800d620:	787b      	ldrb	r3, [r7, #1]
 800d622:	71ab      	strb	r3, [r5, #6]
 800d624:	2e06      	cmp	r6, #6
 800d626:	f105 0307 	add.w	r3, r5, #7
 800d62a:	d066      	beq.n	800d6fa <ucdr_deserialize_double+0x16e>
 800d62c:	783b      	ldrb	r3, [r7, #0]
 800d62e:	71eb      	strb	r3, [r5, #7]
 800d630:	6923      	ldr	r3, [r4, #16]
 800d632:	68a2      	ldr	r2, [r4, #8]
 800d634:	7da0      	ldrb	r0, [r4, #22]
 800d636:	3308      	adds	r3, #8
 800d638:	1b9e      	subs	r6, r3, r6
 800d63a:	2308      	movs	r3, #8
 800d63c:	4442      	add	r2, r8
 800d63e:	7563      	strb	r3, [r4, #21]
 800d640:	60a2      	str	r2, [r4, #8]
 800d642:	6126      	str	r6, [r4, #16]
 800d644:	f080 0001 	eor.w	r0, r0, #1
 800d648:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d64c:	2108      	movs	r1, #8
 800d64e:	4620      	mov	r0, r4
 800d650:	f000 f93c 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d654:	b310      	cbz	r0, 800d69c <ucdr_deserialize_double+0x110>
 800d656:	7d23      	ldrb	r3, [r4, #20]
 800d658:	2b01      	cmp	r3, #1
 800d65a:	68a3      	ldr	r3, [r4, #8]
 800d65c:	d023      	beq.n	800d6a6 <ucdr_deserialize_double+0x11a>
 800d65e:	79db      	ldrb	r3, [r3, #7]
 800d660:	702b      	strb	r3, [r5, #0]
 800d662:	68a3      	ldr	r3, [r4, #8]
 800d664:	799b      	ldrb	r3, [r3, #6]
 800d666:	706b      	strb	r3, [r5, #1]
 800d668:	68a3      	ldr	r3, [r4, #8]
 800d66a:	795b      	ldrb	r3, [r3, #5]
 800d66c:	70ab      	strb	r3, [r5, #2]
 800d66e:	68a3      	ldr	r3, [r4, #8]
 800d670:	791b      	ldrb	r3, [r3, #4]
 800d672:	70eb      	strb	r3, [r5, #3]
 800d674:	68a3      	ldr	r3, [r4, #8]
 800d676:	78db      	ldrb	r3, [r3, #3]
 800d678:	712b      	strb	r3, [r5, #4]
 800d67a:	68a3      	ldr	r3, [r4, #8]
 800d67c:	789b      	ldrb	r3, [r3, #2]
 800d67e:	716b      	strb	r3, [r5, #5]
 800d680:	68a3      	ldr	r3, [r4, #8]
 800d682:	785b      	ldrb	r3, [r3, #1]
 800d684:	71ab      	strb	r3, [r5, #6]
 800d686:	68a3      	ldr	r3, [r4, #8]
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	71eb      	strb	r3, [r5, #7]
 800d68c:	68a2      	ldr	r2, [r4, #8]
 800d68e:	6923      	ldr	r3, [r4, #16]
 800d690:	3208      	adds	r2, #8
 800d692:	3308      	adds	r3, #8
 800d694:	2108      	movs	r1, #8
 800d696:	60a2      	str	r2, [r4, #8]
 800d698:	6123      	str	r3, [r4, #16]
 800d69a:	7561      	strb	r1, [r4, #21]
 800d69c:	7da0      	ldrb	r0, [r4, #22]
 800d69e:	f080 0001 	eor.w	r0, r0, #1
 800d6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6a6:	681a      	ldr	r2, [r3, #0]
 800d6a8:	685b      	ldr	r3, [r3, #4]
 800d6aa:	606b      	str	r3, [r5, #4]
 800d6ac:	602a      	str	r2, [r5, #0]
 800d6ae:	e7ed      	b.n	800d68c <ucdr_deserialize_double+0x100>
 800d6b0:	68a2      	ldr	r2, [r4, #8]
 800d6b2:	6923      	ldr	r3, [r4, #16]
 800d6b4:	7da0      	ldrb	r0, [r4, #22]
 800d6b6:	f884 9015 	strb.w	r9, [r4, #21]
 800d6ba:	1b92      	subs	r2, r2, r6
 800d6bc:	1b9b      	subs	r3, r3, r6
 800d6be:	60a2      	str	r2, [r4, #8]
 800d6c0:	6123      	str	r3, [r4, #16]
 800d6c2:	f080 0001 	eor.w	r0, r0, #1
 800d6c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6ca:	68a3      	ldr	r3, [r4, #8]
 800d6cc:	799b      	ldrb	r3, [r3, #6]
 800d6ce:	706b      	strb	r3, [r5, #1]
 800d6d0:	1cab      	adds	r3, r5, #2
 800d6d2:	68a2      	ldr	r2, [r4, #8]
 800d6d4:	7952      	ldrb	r2, [r2, #5]
 800d6d6:	f803 2b01 	strb.w	r2, [r3], #1
 800d6da:	68a2      	ldr	r2, [r4, #8]
 800d6dc:	7912      	ldrb	r2, [r2, #4]
 800d6de:	f803 2b01 	strb.w	r2, [r3], #1
 800d6e2:	68a2      	ldr	r2, [r4, #8]
 800d6e4:	78d2      	ldrb	r2, [r2, #3]
 800d6e6:	f803 2b01 	strb.w	r2, [r3], #1
 800d6ea:	68a2      	ldr	r2, [r4, #8]
 800d6ec:	7892      	ldrb	r2, [r2, #2]
 800d6ee:	f803 2b01 	strb.w	r2, [r3], #1
 800d6f2:	68a2      	ldr	r2, [r4, #8]
 800d6f4:	7852      	ldrb	r2, [r2, #1]
 800d6f6:	f803 2b01 	strb.w	r2, [r3], #1
 800d6fa:	68a2      	ldr	r2, [r4, #8]
 800d6fc:	7812      	ldrb	r2, [r2, #0]
 800d6fe:	701a      	strb	r2, [r3, #0]
 800d700:	e796      	b.n	800d630 <ucdr_deserialize_double+0xa4>
 800d702:	4639      	mov	r1, r7
 800d704:	4632      	mov	r2, r6
 800d706:	4628      	mov	r0, r5
 800d708:	f00e fcd1 	bl	801c0ae <memcpy>
 800d70c:	68a1      	ldr	r1, [r4, #8]
 800d70e:	4642      	mov	r2, r8
 800d710:	19a8      	adds	r0, r5, r6
 800d712:	f00e fccc 	bl	801c0ae <memcpy>
 800d716:	e78b      	b.n	800d630 <ucdr_deserialize_double+0xa4>

0800d718 <ucdr_deserialize_endian_double>:
 800d718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d71c:	460f      	mov	r7, r1
 800d71e:	2108      	movs	r1, #8
 800d720:	4604      	mov	r4, r0
 800d722:	4615      	mov	r5, r2
 800d724:	f000 f926 	bl	800d974 <ucdr_buffer_alignment>
 800d728:	4601      	mov	r1, r0
 800d72a:	4620      	mov	r0, r4
 800d72c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d730:	f000 f964 	bl	800d9fc <ucdr_advance_buffer>
 800d734:	2108      	movs	r1, #8
 800d736:	4620      	mov	r0, r4
 800d738:	f000 f8bc 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800d73c:	2800      	cmp	r0, #0
 800d73e:	d159      	bne.n	800d7f4 <ucdr_deserialize_endian_double+0xdc>
 800d740:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800d744:	4546      	cmp	r6, r8
 800d746:	d950      	bls.n	800d7ea <ucdr_deserialize_endian_double+0xd2>
 800d748:	6923      	ldr	r3, [r4, #16]
 800d74a:	60a6      	str	r6, [r4, #8]
 800d74c:	eba6 0608 	sub.w	r6, r6, r8
 800d750:	4433      	add	r3, r6
 800d752:	f1c6 0a08 	rsb	sl, r6, #8
 800d756:	6123      	str	r3, [r4, #16]
 800d758:	4651      	mov	r1, sl
 800d75a:	4620      	mov	r0, r4
 800d75c:	f000 f8b6 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d760:	2800      	cmp	r0, #0
 800d762:	d073      	beq.n	800d84c <ucdr_deserialize_endian_double+0x134>
 800d764:	2f01      	cmp	r7, #1
 800d766:	f000 809a 	beq.w	800d89e <ucdr_deserialize_endian_double+0x186>
 800d76a:	f898 3007 	ldrb.w	r3, [r8, #7]
 800d76e:	702b      	strb	r3, [r5, #0]
 800d770:	2e00      	cmp	r6, #0
 800d772:	d078      	beq.n	800d866 <ucdr_deserialize_endian_double+0x14e>
 800d774:	f898 3006 	ldrb.w	r3, [r8, #6]
 800d778:	706b      	strb	r3, [r5, #1]
 800d77a:	2e01      	cmp	r6, #1
 800d77c:	f105 0302 	add.w	r3, r5, #2
 800d780:	d075      	beq.n	800d86e <ucdr_deserialize_endian_double+0x156>
 800d782:	f898 3005 	ldrb.w	r3, [r8, #5]
 800d786:	70ab      	strb	r3, [r5, #2]
 800d788:	2e02      	cmp	r6, #2
 800d78a:	f105 0303 	add.w	r3, r5, #3
 800d78e:	d072      	beq.n	800d876 <ucdr_deserialize_endian_double+0x15e>
 800d790:	f898 3004 	ldrb.w	r3, [r8, #4]
 800d794:	70eb      	strb	r3, [r5, #3]
 800d796:	2e03      	cmp	r6, #3
 800d798:	f105 0304 	add.w	r3, r5, #4
 800d79c:	d06f      	beq.n	800d87e <ucdr_deserialize_endian_double+0x166>
 800d79e:	f898 3003 	ldrb.w	r3, [r8, #3]
 800d7a2:	712b      	strb	r3, [r5, #4]
 800d7a4:	2e04      	cmp	r6, #4
 800d7a6:	f105 0305 	add.w	r3, r5, #5
 800d7aa:	d06c      	beq.n	800d886 <ucdr_deserialize_endian_double+0x16e>
 800d7ac:	f898 3002 	ldrb.w	r3, [r8, #2]
 800d7b0:	716b      	strb	r3, [r5, #5]
 800d7b2:	2e05      	cmp	r6, #5
 800d7b4:	f105 0306 	add.w	r3, r5, #6
 800d7b8:	d069      	beq.n	800d88e <ucdr_deserialize_endian_double+0x176>
 800d7ba:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d7be:	71ab      	strb	r3, [r5, #6]
 800d7c0:	2e06      	cmp	r6, #6
 800d7c2:	f105 0307 	add.w	r3, r5, #7
 800d7c6:	d066      	beq.n	800d896 <ucdr_deserialize_endian_double+0x17e>
 800d7c8:	f898 3000 	ldrb.w	r3, [r8]
 800d7cc:	71eb      	strb	r3, [r5, #7]
 800d7ce:	6923      	ldr	r3, [r4, #16]
 800d7d0:	68a2      	ldr	r2, [r4, #8]
 800d7d2:	7da0      	ldrb	r0, [r4, #22]
 800d7d4:	3308      	adds	r3, #8
 800d7d6:	1b9e      	subs	r6, r3, r6
 800d7d8:	2308      	movs	r3, #8
 800d7da:	4452      	add	r2, sl
 800d7dc:	7563      	strb	r3, [r4, #21]
 800d7de:	60a2      	str	r2, [r4, #8]
 800d7e0:	6126      	str	r6, [r4, #16]
 800d7e2:	f080 0001 	eor.w	r0, r0, #1
 800d7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ea:	2108      	movs	r1, #8
 800d7ec:	4620      	mov	r0, r4
 800d7ee:	f000 f86d 	bl	800d8cc <ucdr_check_final_buffer_behavior>
 800d7f2:	b308      	cbz	r0, 800d838 <ucdr_deserialize_endian_double+0x120>
 800d7f4:	2f01      	cmp	r7, #1
 800d7f6:	68a3      	ldr	r3, [r4, #8]
 800d7f8:	d023      	beq.n	800d842 <ucdr_deserialize_endian_double+0x12a>
 800d7fa:	79db      	ldrb	r3, [r3, #7]
 800d7fc:	702b      	strb	r3, [r5, #0]
 800d7fe:	68a3      	ldr	r3, [r4, #8]
 800d800:	799b      	ldrb	r3, [r3, #6]
 800d802:	706b      	strb	r3, [r5, #1]
 800d804:	68a3      	ldr	r3, [r4, #8]
 800d806:	795b      	ldrb	r3, [r3, #5]
 800d808:	70ab      	strb	r3, [r5, #2]
 800d80a:	68a3      	ldr	r3, [r4, #8]
 800d80c:	791b      	ldrb	r3, [r3, #4]
 800d80e:	70eb      	strb	r3, [r5, #3]
 800d810:	68a3      	ldr	r3, [r4, #8]
 800d812:	78db      	ldrb	r3, [r3, #3]
 800d814:	712b      	strb	r3, [r5, #4]
 800d816:	68a3      	ldr	r3, [r4, #8]
 800d818:	789b      	ldrb	r3, [r3, #2]
 800d81a:	716b      	strb	r3, [r5, #5]
 800d81c:	68a3      	ldr	r3, [r4, #8]
 800d81e:	785b      	ldrb	r3, [r3, #1]
 800d820:	71ab      	strb	r3, [r5, #6]
 800d822:	68a3      	ldr	r3, [r4, #8]
 800d824:	781b      	ldrb	r3, [r3, #0]
 800d826:	71eb      	strb	r3, [r5, #7]
 800d828:	68a2      	ldr	r2, [r4, #8]
 800d82a:	6923      	ldr	r3, [r4, #16]
 800d82c:	3208      	adds	r2, #8
 800d82e:	3308      	adds	r3, #8
 800d830:	2108      	movs	r1, #8
 800d832:	60a2      	str	r2, [r4, #8]
 800d834:	6123      	str	r3, [r4, #16]
 800d836:	7561      	strb	r1, [r4, #21]
 800d838:	7da0      	ldrb	r0, [r4, #22]
 800d83a:	f080 0001 	eor.w	r0, r0, #1
 800d83e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d842:	681a      	ldr	r2, [r3, #0]
 800d844:	685b      	ldr	r3, [r3, #4]
 800d846:	606b      	str	r3, [r5, #4]
 800d848:	602a      	str	r2, [r5, #0]
 800d84a:	e7ed      	b.n	800d828 <ucdr_deserialize_endian_double+0x110>
 800d84c:	68a2      	ldr	r2, [r4, #8]
 800d84e:	6923      	ldr	r3, [r4, #16]
 800d850:	7da0      	ldrb	r0, [r4, #22]
 800d852:	f884 9015 	strb.w	r9, [r4, #21]
 800d856:	1b92      	subs	r2, r2, r6
 800d858:	1b9b      	subs	r3, r3, r6
 800d85a:	60a2      	str	r2, [r4, #8]
 800d85c:	6123      	str	r3, [r4, #16]
 800d85e:	f080 0001 	eor.w	r0, r0, #1
 800d862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d866:	68a3      	ldr	r3, [r4, #8]
 800d868:	799b      	ldrb	r3, [r3, #6]
 800d86a:	706b      	strb	r3, [r5, #1]
 800d86c:	1cab      	adds	r3, r5, #2
 800d86e:	68a2      	ldr	r2, [r4, #8]
 800d870:	7952      	ldrb	r2, [r2, #5]
 800d872:	f803 2b01 	strb.w	r2, [r3], #1
 800d876:	68a2      	ldr	r2, [r4, #8]
 800d878:	7912      	ldrb	r2, [r2, #4]
 800d87a:	f803 2b01 	strb.w	r2, [r3], #1
 800d87e:	68a2      	ldr	r2, [r4, #8]
 800d880:	78d2      	ldrb	r2, [r2, #3]
 800d882:	f803 2b01 	strb.w	r2, [r3], #1
 800d886:	68a2      	ldr	r2, [r4, #8]
 800d888:	7892      	ldrb	r2, [r2, #2]
 800d88a:	f803 2b01 	strb.w	r2, [r3], #1
 800d88e:	68a2      	ldr	r2, [r4, #8]
 800d890:	7852      	ldrb	r2, [r2, #1]
 800d892:	f803 2b01 	strb.w	r2, [r3], #1
 800d896:	68a2      	ldr	r2, [r4, #8]
 800d898:	7812      	ldrb	r2, [r2, #0]
 800d89a:	701a      	strb	r2, [r3, #0]
 800d89c:	e797      	b.n	800d7ce <ucdr_deserialize_endian_double+0xb6>
 800d89e:	4641      	mov	r1, r8
 800d8a0:	4632      	mov	r2, r6
 800d8a2:	4628      	mov	r0, r5
 800d8a4:	f00e fc03 	bl	801c0ae <memcpy>
 800d8a8:	68a1      	ldr	r1, [r4, #8]
 800d8aa:	4652      	mov	r2, sl
 800d8ac:	19a8      	adds	r0, r5, r6
 800d8ae:	f00e fbfe 	bl	801c0ae <memcpy>
 800d8b2:	e78c      	b.n	800d7ce <ucdr_deserialize_endian_double+0xb6>

0800d8b4 <ucdr_check_buffer_available_for>:
 800d8b4:	7d83      	ldrb	r3, [r0, #22]
 800d8b6:	b93b      	cbnz	r3, 800d8c8 <ucdr_check_buffer_available_for+0x14>
 800d8b8:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800d8bc:	4419      	add	r1, r3
 800d8be:	4288      	cmp	r0, r1
 800d8c0:	bf34      	ite	cc
 800d8c2:	2000      	movcc	r0, #0
 800d8c4:	2001      	movcs	r0, #1
 800d8c6:	4770      	bx	lr
 800d8c8:	2000      	movs	r0, #0
 800d8ca:	4770      	bx	lr

0800d8cc <ucdr_check_final_buffer_behavior>:
 800d8cc:	7d83      	ldrb	r3, [r0, #22]
 800d8ce:	b943      	cbnz	r3, 800d8e2 <ucdr_check_final_buffer_behavior+0x16>
 800d8d0:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800d8d4:	4291      	cmp	r1, r2
 800d8d6:	b510      	push	{r4, lr}
 800d8d8:	4604      	mov	r4, r0
 800d8da:	d205      	bcs.n	800d8e8 <ucdr_check_final_buffer_behavior+0x1c>
 800d8dc:	2301      	movs	r3, #1
 800d8de:	4618      	mov	r0, r3
 800d8e0:	bd10      	pop	{r4, pc}
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	4770      	bx	lr
 800d8e8:	6982      	ldr	r2, [r0, #24]
 800d8ea:	b13a      	cbz	r2, 800d8fc <ucdr_check_final_buffer_behavior+0x30>
 800d8ec:	69c1      	ldr	r1, [r0, #28]
 800d8ee:	4790      	blx	r2
 800d8f0:	f080 0301 	eor.w	r3, r0, #1
 800d8f4:	b2db      	uxtb	r3, r3
 800d8f6:	75a0      	strb	r0, [r4, #22]
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	bd10      	pop	{r4, pc}
 800d8fc:	2001      	movs	r0, #1
 800d8fe:	75a0      	strb	r0, [r4, #22]
 800d900:	e7fa      	b.n	800d8f8 <ucdr_check_final_buffer_behavior+0x2c>
 800d902:	bf00      	nop

0800d904 <ucdr_set_on_full_buffer_callback>:
 800d904:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800d908:	4770      	bx	lr
 800d90a:	bf00      	nop

0800d90c <ucdr_init_buffer_origin_offset_endian>:
 800d90c:	b410      	push	{r4}
 800d90e:	9c01      	ldr	r4, [sp, #4]
 800d910:	6001      	str	r1, [r0, #0]
 800d912:	440a      	add	r2, r1
 800d914:	6042      	str	r2, [r0, #4]
 800d916:	190a      	adds	r2, r1, r4
 800d918:	441c      	add	r4, r3
 800d91a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800d91e:	6082      	str	r2, [r0, #8]
 800d920:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800d924:	7503      	strb	r3, [r0, #20]
 800d926:	2200      	movs	r2, #0
 800d928:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800d92c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d930:	7542      	strb	r2, [r0, #21]
 800d932:	7582      	strb	r2, [r0, #22]
 800d934:	4770      	bx	lr
 800d936:	bf00      	nop

0800d938 <ucdr_init_buffer_origin_offset>:
 800d938:	b510      	push	{r4, lr}
 800d93a:	b082      	sub	sp, #8
 800d93c:	9c04      	ldr	r4, [sp, #16]
 800d93e:	9400      	str	r4, [sp, #0]
 800d940:	2401      	movs	r4, #1
 800d942:	9401      	str	r4, [sp, #4]
 800d944:	f7ff ffe2 	bl	800d90c <ucdr_init_buffer_origin_offset_endian>
 800d948:	b002      	add	sp, #8
 800d94a:	bd10      	pop	{r4, pc}

0800d94c <ucdr_init_buffer_origin>:
 800d94c:	b510      	push	{r4, lr}
 800d94e:	b082      	sub	sp, #8
 800d950:	2400      	movs	r4, #0
 800d952:	9400      	str	r4, [sp, #0]
 800d954:	f7ff fff0 	bl	800d938 <ucdr_init_buffer_origin_offset>
 800d958:	b002      	add	sp, #8
 800d95a:	bd10      	pop	{r4, pc}

0800d95c <ucdr_init_buffer>:
 800d95c:	2300      	movs	r3, #0
 800d95e:	f7ff bff5 	b.w	800d94c <ucdr_init_buffer_origin>
 800d962:	bf00      	nop

0800d964 <ucdr_alignment>:
 800d964:	fbb0 f3f1 	udiv	r3, r0, r1
 800d968:	fb03 0011 	mls	r0, r3, r1, r0
 800d96c:	1a08      	subs	r0, r1, r0
 800d96e:	3901      	subs	r1, #1
 800d970:	4008      	ands	r0, r1
 800d972:	4770      	bx	lr

0800d974 <ucdr_buffer_alignment>:
 800d974:	7d43      	ldrb	r3, [r0, #21]
 800d976:	428b      	cmp	r3, r1
 800d978:	d208      	bcs.n	800d98c <ucdr_buffer_alignment+0x18>
 800d97a:	6900      	ldr	r0, [r0, #16]
 800d97c:	fbb0 f3f1 	udiv	r3, r0, r1
 800d980:	fb01 0013 	mls	r0, r1, r3, r0
 800d984:	1a08      	subs	r0, r1, r0
 800d986:	3901      	subs	r1, #1
 800d988:	4008      	ands	r0, r1
 800d98a:	4770      	bx	lr
 800d98c:	2000      	movs	r0, #0
 800d98e:	4770      	bx	lr

0800d990 <ucdr_align_to>:
 800d990:	b538      	push	{r3, r4, r5, lr}
 800d992:	4604      	mov	r4, r0
 800d994:	460d      	mov	r5, r1
 800d996:	f7ff ffed 	bl	800d974 <ucdr_buffer_alignment>
 800d99a:	68a3      	ldr	r3, [r4, #8]
 800d99c:	6921      	ldr	r1, [r4, #16]
 800d99e:	7565      	strb	r5, [r4, #21]
 800d9a0:	181a      	adds	r2, r3, r0
 800d9a2:	6863      	ldr	r3, [r4, #4]
 800d9a4:	4293      	cmp	r3, r2
 800d9a6:	4408      	add	r0, r1
 800d9a8:	bf28      	it	cs
 800d9aa:	4613      	movcs	r3, r2
 800d9ac:	6120      	str	r0, [r4, #16]
 800d9ae:	60a3      	str	r3, [r4, #8]
 800d9b0:	bd38      	pop	{r3, r4, r5, pc}
 800d9b2:	bf00      	nop

0800d9b4 <ucdr_buffer_length>:
 800d9b4:	6882      	ldr	r2, [r0, #8]
 800d9b6:	6800      	ldr	r0, [r0, #0]
 800d9b8:	1a10      	subs	r0, r2, r0
 800d9ba:	4770      	bx	lr

0800d9bc <ucdr_buffer_remaining>:
 800d9bc:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800d9c0:	1a10      	subs	r0, r2, r0
 800d9c2:	4770      	bx	lr

0800d9c4 <ucdr_check_final_buffer_behavior_array>:
 800d9c4:	b538      	push	{r3, r4, r5, lr}
 800d9c6:	7d83      	ldrb	r3, [r0, #22]
 800d9c8:	b963      	cbnz	r3, 800d9e4 <ucdr_check_final_buffer_behavior_array+0x20>
 800d9ca:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800d9ce:	429a      	cmp	r2, r3
 800d9d0:	4604      	mov	r4, r0
 800d9d2:	460d      	mov	r5, r1
 800d9d4:	d308      	bcc.n	800d9e8 <ucdr_check_final_buffer_behavior_array+0x24>
 800d9d6:	b139      	cbz	r1, 800d9e8 <ucdr_check_final_buffer_behavior_array+0x24>
 800d9d8:	6983      	ldr	r3, [r0, #24]
 800d9da:	b163      	cbz	r3, 800d9f6 <ucdr_check_final_buffer_behavior_array+0x32>
 800d9dc:	69c1      	ldr	r1, [r0, #28]
 800d9de:	4798      	blx	r3
 800d9e0:	75a0      	strb	r0, [r4, #22]
 800d9e2:	b108      	cbz	r0, 800d9e8 <ucdr_check_final_buffer_behavior_array+0x24>
 800d9e4:	2000      	movs	r0, #0
 800d9e6:	bd38      	pop	{r3, r4, r5, pc}
 800d9e8:	4620      	mov	r0, r4
 800d9ea:	f7ff ffe7 	bl	800d9bc <ucdr_buffer_remaining>
 800d9ee:	42a8      	cmp	r0, r5
 800d9f0:	bf28      	it	cs
 800d9f2:	4628      	movcs	r0, r5
 800d9f4:	bd38      	pop	{r3, r4, r5, pc}
 800d9f6:	2301      	movs	r3, #1
 800d9f8:	7583      	strb	r3, [r0, #22]
 800d9fa:	e7f3      	b.n	800d9e4 <ucdr_check_final_buffer_behavior_array+0x20>

0800d9fc <ucdr_advance_buffer>:
 800d9fc:	b538      	push	{r3, r4, r5, lr}
 800d9fe:	4604      	mov	r4, r0
 800da00:	460d      	mov	r5, r1
 800da02:	f7ff ff57 	bl	800d8b4 <ucdr_check_buffer_available_for>
 800da06:	b178      	cbz	r0, 800da28 <ucdr_advance_buffer+0x2c>
 800da08:	6923      	ldr	r3, [r4, #16]
 800da0a:	68a2      	ldr	r2, [r4, #8]
 800da0c:	442b      	add	r3, r5
 800da0e:	6123      	str	r3, [r4, #16]
 800da10:	2301      	movs	r3, #1
 800da12:	442a      	add	r2, r5
 800da14:	7563      	strb	r3, [r4, #21]
 800da16:	60a2      	str	r2, [r4, #8]
 800da18:	bd38      	pop	{r3, r4, r5, pc}
 800da1a:	68a2      	ldr	r2, [r4, #8]
 800da1c:	6923      	ldr	r3, [r4, #16]
 800da1e:	4402      	add	r2, r0
 800da20:	4403      	add	r3, r0
 800da22:	1a2d      	subs	r5, r5, r0
 800da24:	60a2      	str	r2, [r4, #8]
 800da26:	6123      	str	r3, [r4, #16]
 800da28:	4629      	mov	r1, r5
 800da2a:	2201      	movs	r2, #1
 800da2c:	4620      	mov	r0, r4
 800da2e:	f7ff ffc9 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 800da32:	2800      	cmp	r0, #0
 800da34:	d1f1      	bne.n	800da1a <ucdr_advance_buffer+0x1e>
 800da36:	2301      	movs	r3, #1
 800da38:	7563      	strb	r3, [r4, #21]
 800da3a:	bd38      	pop	{r3, r4, r5, pc}

0800da3c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800da3c:	4b04      	ldr	r3, [pc, #16]	@ (800da50 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	b10a      	cbz	r2, 800da46 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800da42:	4803      	ldr	r0, [pc, #12]	@ (800da50 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800da44:	4770      	bx	lr
 800da46:	4a03      	ldr	r2, [pc, #12]	@ (800da54 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800da48:	4801      	ldr	r0, [pc, #4]	@ (800da50 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800da4a:	6812      	ldr	r2, [r2, #0]
 800da4c:	601a      	str	r2, [r3, #0]
 800da4e:	4770      	bx	lr
 800da50:	200001c4 	.word	0x200001c4
 800da54:	20000308 	.word	0x20000308

0800da58 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800da58:	4a02      	ldr	r2, [pc, #8]	@ (800da64 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800da5a:	4b03      	ldr	r3, [pc, #12]	@ (800da68 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800da5c:	6812      	ldr	r2, [r2, #0]
 800da5e:	601a      	str	r2, [r3, #0]
 800da60:	4770      	bx	lr
 800da62:	bf00      	nop
 800da64:	20000308 	.word	0x20000308
 800da68:	200001c4 	.word	0x200001c4

0800da6c <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800da6c:	f008 bc68 	b.w	8016340 <nav_msgs__msg__Odometry__init>

0800da70 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800da70:	f008 bcbc 	b.w	80163ec <nav_msgs__msg__Odometry__fini>

0800da74 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800da74:	b510      	push	{r4, lr}
 800da76:	f004 f909 	bl	8011c8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800da7a:	4c0a      	ldr	r4, [pc, #40]	@ (800daa4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800da7c:	60e0      	str	r0, [r4, #12]
 800da7e:	f004 fabd 	bl	8011ffc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800da82:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800da86:	f004 faed 	bl	8012064 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800da8a:	4b07      	ldr	r3, [pc, #28]	@ (800daa8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800da8c:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800da90:	681a      	ldr	r2, [r3, #0]
 800da92:	b10a      	cbz	r2, 800da98 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800da94:	4804      	ldr	r0, [pc, #16]	@ (800daa8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800da96:	bd10      	pop	{r4, pc}
 800da98:	4a04      	ldr	r2, [pc, #16]	@ (800daac <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800da9a:	4803      	ldr	r0, [pc, #12]	@ (800daa8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800da9c:	6812      	ldr	r2, [r2, #0]
 800da9e:	601a      	str	r2, [r3, #0]
 800daa0:	bd10      	pop	{r4, pc}
 800daa2:	bf00      	nop
 800daa4:	200001d0 	.word	0x200001d0
 800daa8:	200002c0 	.word	0x200002c0
 800daac:	2000030c 	.word	0x2000030c

0800dab0 <get_serialized_size_nav_msgs__msg__Odometry>:
 800dab0:	b5d0      	push	{r4, r6, r7, lr}
 800dab2:	4604      	mov	r4, r0
 800dab4:	b1c0      	cbz	r0, 800dae8 <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800dab6:	460f      	mov	r7, r1
 800dab8:	f004 f91e 	bl	8011cf8 <get_serialized_size_std_msgs__msg__Header>
 800dabc:	183e      	adds	r6, r7, r0
 800dabe:	2104      	movs	r1, #4
 800dac0:	4630      	mov	r0, r6
 800dac2:	f7ff ff4f 	bl	800d964 <ucdr_alignment>
 800dac6:	69a3      	ldr	r3, [r4, #24]
 800dac8:	3305      	adds	r3, #5
 800daca:	4403      	add	r3, r0
 800dacc:	441e      	add	r6, r3
 800dace:	4631      	mov	r1, r6
 800dad0:	f104 0020 	add.w	r0, r4, #32
 800dad4:	f004 fadc 	bl	8012090 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800dad8:	4406      	add	r6, r0
 800dada:	4631      	mov	r1, r6
 800dadc:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800dae0:	f004 fb46 	bl	8012170 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dae4:	1bc0      	subs	r0, r0, r7
 800dae6:	4430      	add	r0, r6
 800dae8:	bdd0      	pop	{r4, r6, r7, pc}
 800daea:	bf00      	nop

0800daec <_Odometry__cdr_deserialize>:
 800daec:	b570      	push	{r4, r5, r6, lr}
 800daee:	460c      	mov	r4, r1
 800daf0:	b082      	sub	sp, #8
 800daf2:	b351      	cbz	r1, 800db4a <_Odometry__cdr_deserialize+0x5e>
 800daf4:	4605      	mov	r5, r0
 800daf6:	f004 f981 	bl	8011dfc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800dafa:	6843      	ldr	r3, [r0, #4]
 800dafc:	4621      	mov	r1, r4
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	4628      	mov	r0, r5
 800db02:	4798      	blx	r3
 800db04:	69e6      	ldr	r6, [r4, #28]
 800db06:	6961      	ldr	r1, [r4, #20]
 800db08:	ab01      	add	r3, sp, #4
 800db0a:	4632      	mov	r2, r6
 800db0c:	4628      	mov	r0, r5
 800db0e:	f004 fd87 	bl	8012620 <ucdr_deserialize_sequence_char>
 800db12:	b9a8      	cbnz	r0, 800db40 <_Odometry__cdr_deserialize+0x54>
 800db14:	9a01      	ldr	r2, [sp, #4]
 800db16:	4296      	cmp	r6, r2
 800db18:	d31a      	bcc.n	800db50 <_Odometry__cdr_deserialize+0x64>
 800db1a:	f004 fb25 	bl	8012168 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800db1e:	6843      	ldr	r3, [r0, #4]
 800db20:	f104 0120 	add.w	r1, r4, #32
 800db24:	68db      	ldr	r3, [r3, #12]
 800db26:	4628      	mov	r0, r5
 800db28:	4798      	blx	r3
 800db2a:	f004 fb8d 	bl	8012248 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800db2e:	6843      	ldr	r3, [r0, #4]
 800db30:	68db      	ldr	r3, [r3, #12]
 800db32:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800db36:	4628      	mov	r0, r5
 800db38:	b002      	add	sp, #8
 800db3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800db3e:	4718      	bx	r3
 800db40:	9b01      	ldr	r3, [sp, #4]
 800db42:	b103      	cbz	r3, 800db46 <_Odometry__cdr_deserialize+0x5a>
 800db44:	3b01      	subs	r3, #1
 800db46:	61a3      	str	r3, [r4, #24]
 800db48:	e7e7      	b.n	800db1a <_Odometry__cdr_deserialize+0x2e>
 800db4a:	4608      	mov	r0, r1
 800db4c:	b002      	add	sp, #8
 800db4e:	bd70      	pop	{r4, r5, r6, pc}
 800db50:	2101      	movs	r1, #1
 800db52:	75a8      	strb	r0, [r5, #22]
 800db54:	7569      	strb	r1, [r5, #21]
 800db56:	61a0      	str	r0, [r4, #24]
 800db58:	4628      	mov	r0, r5
 800db5a:	f7ff ff19 	bl	800d990 <ucdr_align_to>
 800db5e:	9901      	ldr	r1, [sp, #4]
 800db60:	4628      	mov	r0, r5
 800db62:	f7ff ff4b 	bl	800d9fc <ucdr_advance_buffer>
 800db66:	e7d8      	b.n	800db1a <_Odometry__cdr_deserialize+0x2e>

0800db68 <_Odometry__cdr_serialize>:
 800db68:	b348      	cbz	r0, 800dbbe <_Odometry__cdr_serialize+0x56>
 800db6a:	b570      	push	{r4, r5, r6, lr}
 800db6c:	4604      	mov	r4, r0
 800db6e:	460e      	mov	r6, r1
 800db70:	f004 f944 	bl	8011dfc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800db74:	6843      	ldr	r3, [r0, #4]
 800db76:	4631      	mov	r1, r6
 800db78:	689b      	ldr	r3, [r3, #8]
 800db7a:	4620      	mov	r0, r4
 800db7c:	4798      	blx	r3
 800db7e:	6965      	ldr	r5, [r4, #20]
 800db80:	b1d5      	cbz	r5, 800dbb8 <_Odometry__cdr_serialize+0x50>
 800db82:	4628      	mov	r0, r5
 800db84:	f7f2 fb4e 	bl	8000224 <strlen>
 800db88:	1c42      	adds	r2, r0, #1
 800db8a:	4629      	mov	r1, r5
 800db8c:	61a0      	str	r0, [r4, #24]
 800db8e:	4630      	mov	r0, r6
 800db90:	f004 fd34 	bl	80125fc <ucdr_serialize_sequence_char>
 800db94:	f004 fae8 	bl	8012168 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800db98:	6843      	ldr	r3, [r0, #4]
 800db9a:	4631      	mov	r1, r6
 800db9c:	689b      	ldr	r3, [r3, #8]
 800db9e:	f104 0020 	add.w	r0, r4, #32
 800dba2:	4798      	blx	r3
 800dba4:	f004 fb50 	bl	8012248 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800dba8:	6843      	ldr	r3, [r0, #4]
 800dbaa:	4631      	mov	r1, r6
 800dbac:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800dbb0:	689b      	ldr	r3, [r3, #8]
 800dbb2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dbb6:	4718      	bx	r3
 800dbb8:	462a      	mov	r2, r5
 800dbba:	4628      	mov	r0, r5
 800dbbc:	e7e5      	b.n	800db8a <_Odometry__cdr_serialize+0x22>
 800dbbe:	4770      	bx	lr

0800dbc0 <_Odometry__max_serialized_size>:
 800dbc0:	b510      	push	{r4, lr}
 800dbc2:	b082      	sub	sp, #8
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	2100      	movs	r1, #0
 800dbc8:	f10d 0007 	add.w	r0, sp, #7
 800dbcc:	f88d 3007 	strb.w	r3, [sp, #7]
 800dbd0:	f004 f90a 	bl	8011de8 <max_serialized_size_std_msgs__msg__Header>
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	4601      	mov	r1, r0
 800dbd8:	4604      	mov	r4, r0
 800dbda:	f10d 0007 	add.w	r0, sp, #7
 800dbde:	f88d 3007 	strb.w	r3, [sp, #7]
 800dbe2:	f004 fab1 	bl	8012148 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800dbe6:	4404      	add	r4, r0
 800dbe8:	4621      	mov	r1, r4
 800dbea:	f10d 0007 	add.w	r0, sp, #7
 800dbee:	f004 fb1b 	bl	8012228 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dbf2:	4420      	add	r0, r4
 800dbf4:	b002      	add	sp, #8
 800dbf6:	bd10      	pop	{r4, pc}

0800dbf8 <_Odometry__get_serialized_size>:
 800dbf8:	b5d0      	push	{r4, r6, r7, lr}
 800dbfa:	4604      	mov	r4, r0
 800dbfc:	b1b8      	cbz	r0, 800dc2e <_Odometry__get_serialized_size+0x36>
 800dbfe:	2100      	movs	r1, #0
 800dc00:	f004 f87a 	bl	8011cf8 <get_serialized_size_std_msgs__msg__Header>
 800dc04:	2104      	movs	r1, #4
 800dc06:	4607      	mov	r7, r0
 800dc08:	f7ff feac 	bl	800d964 <ucdr_alignment>
 800dc0c:	69a3      	ldr	r3, [r4, #24]
 800dc0e:	1d5a      	adds	r2, r3, #5
 800dc10:	19d3      	adds	r3, r2, r7
 800dc12:	4606      	mov	r6, r0
 800dc14:	441e      	add	r6, r3
 800dc16:	4631      	mov	r1, r6
 800dc18:	f104 0020 	add.w	r0, r4, #32
 800dc1c:	f004 fa38 	bl	8012090 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800dc20:	4406      	add	r6, r0
 800dc22:	4631      	mov	r1, r6
 800dc24:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800dc28:	f004 faa2 	bl	8012170 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800dc2c:	4430      	add	r0, r6
 800dc2e:	bdd0      	pop	{r4, r6, r7, pc}

0800dc30 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800dc30:	4800      	ldr	r0, [pc, #0]	@ (800dc34 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800dc32:	4770      	bx	lr
 800dc34:	200002cc 	.word	0x200002cc

0800dc38 <rcl_get_zero_initialized_context>:
 800dc38:	4a03      	ldr	r2, [pc, #12]	@ (800dc48 <rcl_get_zero_initialized_context+0x10>)
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dc40:	e883 0003 	stmia.w	r3, {r0, r1}
 800dc44:	4618      	mov	r0, r3
 800dc46:	4770      	bx	lr
 800dc48:	0801d7d4 	.word	0x0801d7d4

0800dc4c <rcl_context_is_valid>:
 800dc4c:	b118      	cbz	r0, 800dc56 <rcl_context_is_valid+0xa>
 800dc4e:	6840      	ldr	r0, [r0, #4]
 800dc50:	3800      	subs	r0, #0
 800dc52:	bf18      	it	ne
 800dc54:	2001      	movne	r0, #1
 800dc56:	4770      	bx	lr

0800dc58 <rcl_context_get_rmw_context>:
 800dc58:	b110      	cbz	r0, 800dc60 <rcl_context_get_rmw_context+0x8>
 800dc5a:	6800      	ldr	r0, [r0, #0]
 800dc5c:	b100      	cbz	r0, 800dc60 <rcl_context_get_rmw_context+0x8>
 800dc5e:	3028      	adds	r0, #40	@ 0x28
 800dc60:	4770      	bx	lr
 800dc62:	bf00      	nop

0800dc64 <__cleanup_context>:
 800dc64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc68:	4606      	mov	r6, r0
 800dc6a:	6800      	ldr	r0, [r0, #0]
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	6073      	str	r3, [r6, #4]
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d049      	beq.n	800dd08 <__cleanup_context+0xa4>
 800dc74:	6947      	ldr	r7, [r0, #20]
 800dc76:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800dc7a:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800dc7e:	b137      	cbz	r7, 800dc8e <__cleanup_context+0x2a>
 800dc80:	3014      	adds	r0, #20
 800dc82:	f000 f8cb 	bl	800de1c <rcl_init_options_fini>
 800dc86:	4607      	mov	r7, r0
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	d144      	bne.n	800dd16 <__cleanup_context+0xb2>
 800dc8c:	6830      	ldr	r0, [r6, #0]
 800dc8e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800dc90:	b143      	cbz	r3, 800dca4 <__cleanup_context+0x40>
 800dc92:	3028      	adds	r0, #40	@ 0x28
 800dc94:	f002 ff3a 	bl	8010b0c <rmw_context_fini>
 800dc98:	b118      	cbz	r0, 800dca2 <__cleanup_context+0x3e>
 800dc9a:	2f00      	cmp	r7, #0
 800dc9c:	d03e      	beq.n	800dd1c <__cleanup_context+0xb8>
 800dc9e:	f002 f94b 	bl	800ff38 <rcutils_reset_error>
 800dca2:	6830      	ldr	r0, [r6, #0]
 800dca4:	6a03      	ldr	r3, [r0, #32]
 800dca6:	b1db      	cbz	r3, 800dce0 <__cleanup_context+0x7c>
 800dca8:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800dcac:	2a01      	cmp	r2, #1
 800dcae:	f17c 0100 	sbcs.w	r1, ip, #0
 800dcb2:	db11      	blt.n	800dcd8 <__cleanup_context+0x74>
 800dcb4:	2400      	movs	r4, #0
 800dcb6:	4625      	mov	r5, r4
 800dcb8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800dcbc:	4649      	mov	r1, r9
 800dcbe:	b1b8      	cbz	r0, 800dcf0 <__cleanup_context+0x8c>
 800dcc0:	47c0      	blx	r8
 800dcc2:	6833      	ldr	r3, [r6, #0]
 800dcc4:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800dcc8:	3401      	adds	r4, #1
 800dcca:	f145 0500 	adc.w	r5, r5, #0
 800dcce:	4294      	cmp	r4, r2
 800dcd0:	eb75 010c 	sbcs.w	r1, r5, ip
 800dcd4:	6a1b      	ldr	r3, [r3, #32]
 800dcd6:	dbef      	blt.n	800dcb8 <__cleanup_context+0x54>
 800dcd8:	4618      	mov	r0, r3
 800dcda:	4649      	mov	r1, r9
 800dcdc:	47c0      	blx	r8
 800dcde:	6830      	ldr	r0, [r6, #0]
 800dce0:	4649      	mov	r1, r9
 800dce2:	47c0      	blx	r8
 800dce4:	2300      	movs	r3, #0
 800dce6:	e9c6 3300 	strd	r3, r3, [r6]
 800dcea:	4638      	mov	r0, r7
 800dcec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcf0:	3401      	adds	r4, #1
 800dcf2:	f145 0500 	adc.w	r5, r5, #0
 800dcf6:	4294      	cmp	r4, r2
 800dcf8:	eb75 010c 	sbcs.w	r1, r5, ip
 800dcfc:	dbdc      	blt.n	800dcb8 <__cleanup_context+0x54>
 800dcfe:	4618      	mov	r0, r3
 800dd00:	4649      	mov	r1, r9
 800dd02:	47c0      	blx	r8
 800dd04:	6830      	ldr	r0, [r6, #0]
 800dd06:	e7eb      	b.n	800dce0 <__cleanup_context+0x7c>
 800dd08:	4607      	mov	r7, r0
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	e9c6 3300 	strd	r3, r3, [r6]
 800dd10:	4638      	mov	r0, r7
 800dd12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd16:	f002 f90f 	bl	800ff38 <rcutils_reset_error>
 800dd1a:	e7b7      	b.n	800dc8c <__cleanup_context+0x28>
 800dd1c:	f008 fc0a 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 800dd20:	4607      	mov	r7, r0
 800dd22:	e7bc      	b.n	800dc9e <__cleanup_context+0x3a>

0800dd24 <rcl_context_fini>:
 800dd24:	b178      	cbz	r0, 800dd46 <rcl_context_fini+0x22>
 800dd26:	b510      	push	{r4, lr}
 800dd28:	4604      	mov	r4, r0
 800dd2a:	6800      	ldr	r0, [r0, #0]
 800dd2c:	b150      	cbz	r0, 800dd44 <rcl_context_fini+0x20>
 800dd2e:	6863      	ldr	r3, [r4, #4]
 800dd30:	b93b      	cbnz	r3, 800dd42 <rcl_context_fini+0x1e>
 800dd32:	f002 f821 	bl	800fd78 <rcutils_allocator_is_valid>
 800dd36:	b120      	cbz	r0, 800dd42 <rcl_context_fini+0x1e>
 800dd38:	4620      	mov	r0, r4
 800dd3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd3e:	f7ff bf91 	b.w	800dc64 <__cleanup_context>
 800dd42:	200b      	movs	r0, #11
 800dd44:	bd10      	pop	{r4, pc}
 800dd46:	200b      	movs	r0, #11
 800dd48:	4770      	bx	lr
 800dd4a:	bf00      	nop

0800dd4c <rcl_get_zero_initialized_init_options>:
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	4770      	bx	lr

0800dd50 <rcl_init_options_init>:
 800dd50:	b084      	sub	sp, #16
 800dd52:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd54:	b097      	sub	sp, #92	@ 0x5c
 800dd56:	ae1d      	add	r6, sp, #116	@ 0x74
 800dd58:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800dd5c:	2800      	cmp	r0, #0
 800dd5e:	d058      	beq.n	800de12 <rcl_init_options_init+0xc2>
 800dd60:	6803      	ldr	r3, [r0, #0]
 800dd62:	4605      	mov	r5, r0
 800dd64:	b133      	cbz	r3, 800dd74 <rcl_init_options_init+0x24>
 800dd66:	2464      	movs	r4, #100	@ 0x64
 800dd68:	4620      	mov	r0, r4
 800dd6a:	b017      	add	sp, #92	@ 0x5c
 800dd6c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800dd70:	b004      	add	sp, #16
 800dd72:	4770      	bx	lr
 800dd74:	4630      	mov	r0, r6
 800dd76:	f001 ffff 	bl	800fd78 <rcutils_allocator_is_valid>
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	d049      	beq.n	800de12 <rcl_init_options_init+0xc2>
 800dd7e:	46b4      	mov	ip, r6
 800dd80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dd84:	ac11      	add	r4, sp, #68	@ 0x44
 800dd86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd88:	f8dc 3000 	ldr.w	r3, [ip]
 800dd8c:	6023      	str	r3, [r4, #0]
 800dd8e:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800dd90:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dd92:	2050      	movs	r0, #80	@ 0x50
 800dd94:	4798      	blx	r3
 800dd96:	4604      	mov	r4, r0
 800dd98:	6028      	str	r0, [r5, #0]
 800dd9a:	2800      	cmp	r0, #0
 800dd9c:	d03b      	beq.n	800de16 <rcl_init_options_init+0xc6>
 800dd9e:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800dda2:	4686      	mov	lr, r0
 800dda4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dda8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ddac:	f8dc 3000 	ldr.w	r3, [ip]
 800ddb0:	f8ce 3000 	str.w	r3, [lr]
 800ddb4:	a802      	add	r0, sp, #8
 800ddb6:	f002 fa83 	bl	80102c0 <rmw_get_zero_initialized_init_options>
 800ddba:	f10d 0e08 	add.w	lr, sp, #8
 800ddbe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ddc2:	f104 0c18 	add.w	ip, r4, #24
 800ddc6:	682f      	ldr	r7, [r5, #0]
 800ddc8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ddcc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ddd0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ddd4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ddd8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800dddc:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800dde0:	ac20      	add	r4, sp, #128	@ 0x80
 800dde2:	e88c 0003 	stmia.w	ip, {r0, r1}
 800dde6:	e894 0003 	ldmia.w	r4, {r0, r1}
 800ddea:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ddee:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800ddf2:	f107 0018 	add.w	r0, r7, #24
 800ddf6:	f002 fbcd 	bl	8010594 <rmw_init_options_init>
 800ddfa:	4604      	mov	r4, r0
 800ddfc:	2800      	cmp	r0, #0
 800ddfe:	d0b3      	beq.n	800dd68 <rcl_init_options_init+0x18>
 800de00:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800de02:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800de04:	6828      	ldr	r0, [r5, #0]
 800de06:	4798      	blx	r3
 800de08:	4620      	mov	r0, r4
 800de0a:	f008 fb93 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 800de0e:	4604      	mov	r4, r0
 800de10:	e7aa      	b.n	800dd68 <rcl_init_options_init+0x18>
 800de12:	240b      	movs	r4, #11
 800de14:	e7a8      	b.n	800dd68 <rcl_init_options_init+0x18>
 800de16:	240a      	movs	r4, #10
 800de18:	e7a6      	b.n	800dd68 <rcl_init_options_init+0x18>
 800de1a:	bf00      	nop

0800de1c <rcl_init_options_fini>:
 800de1c:	b530      	push	{r4, r5, lr}
 800de1e:	b087      	sub	sp, #28
 800de20:	b1f0      	cbz	r0, 800de60 <rcl_init_options_fini+0x44>
 800de22:	6803      	ldr	r3, [r0, #0]
 800de24:	4604      	mov	r4, r0
 800de26:	b1db      	cbz	r3, 800de60 <rcl_init_options_fini+0x44>
 800de28:	469c      	mov	ip, r3
 800de2a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800de2e:	f10d 0e04 	add.w	lr, sp, #4
 800de32:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800de36:	f8dc 3000 	ldr.w	r3, [ip]
 800de3a:	f8ce 3000 	str.w	r3, [lr]
 800de3e:	a801      	add	r0, sp, #4
 800de40:	f001 ff9a 	bl	800fd78 <rcutils_allocator_is_valid>
 800de44:	b160      	cbz	r0, 800de60 <rcl_init_options_fini+0x44>
 800de46:	6820      	ldr	r0, [r4, #0]
 800de48:	3018      	adds	r0, #24
 800de4a:	f002 fc79 	bl	8010740 <rmw_init_options_fini>
 800de4e:	4605      	mov	r5, r0
 800de50:	b950      	cbnz	r0, 800de68 <rcl_init_options_fini+0x4c>
 800de52:	6820      	ldr	r0, [r4, #0]
 800de54:	9b02      	ldr	r3, [sp, #8]
 800de56:	9905      	ldr	r1, [sp, #20]
 800de58:	4798      	blx	r3
 800de5a:	4628      	mov	r0, r5
 800de5c:	b007      	add	sp, #28
 800de5e:	bd30      	pop	{r4, r5, pc}
 800de60:	250b      	movs	r5, #11
 800de62:	4628      	mov	r0, r5
 800de64:	b007      	add	sp, #28
 800de66:	bd30      	pop	{r4, r5, pc}
 800de68:	f008 fb64 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 800de6c:	4605      	mov	r5, r0
 800de6e:	e7f8      	b.n	800de62 <rcl_init_options_fini+0x46>

0800de70 <rcl_init_options_copy>:
 800de70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de74:	b094      	sub	sp, #80	@ 0x50
 800de76:	2800      	cmp	r0, #0
 800de78:	d058      	beq.n	800df2c <rcl_init_options_copy+0xbc>
 800de7a:	4604      	mov	r4, r0
 800de7c:	6800      	ldr	r0, [r0, #0]
 800de7e:	2800      	cmp	r0, #0
 800de80:	d054      	beq.n	800df2c <rcl_init_options_copy+0xbc>
 800de82:	460e      	mov	r6, r1
 800de84:	f001 ff78 	bl	800fd78 <rcutils_allocator_is_valid>
 800de88:	2800      	cmp	r0, #0
 800de8a:	d04f      	beq.n	800df2c <rcl_init_options_copy+0xbc>
 800de8c:	2e00      	cmp	r6, #0
 800de8e:	d04d      	beq.n	800df2c <rcl_init_options_copy+0xbc>
 800de90:	6833      	ldr	r3, [r6, #0]
 800de92:	b123      	cbz	r3, 800de9e <rcl_init_options_copy+0x2e>
 800de94:	2464      	movs	r4, #100	@ 0x64
 800de96:	4620      	mov	r0, r4
 800de98:	b014      	add	sp, #80	@ 0x50
 800de9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de9e:	6827      	ldr	r7, [r4, #0]
 800dea0:	46bc      	mov	ip, r7
 800dea2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dea6:	ad0f      	add	r5, sp, #60	@ 0x3c
 800dea8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800deaa:	f8dc 3000 	ldr.w	r3, [ip]
 800deae:	f8d7 8000 	ldr.w	r8, [r7]
 800deb2:	602b      	str	r3, [r5, #0]
 800deb4:	4619      	mov	r1, r3
 800deb6:	2050      	movs	r0, #80	@ 0x50
 800deb8:	47c0      	blx	r8
 800deba:	4605      	mov	r5, r0
 800debc:	6030      	str	r0, [r6, #0]
 800debe:	b3d0      	cbz	r0, 800df36 <rcl_init_options_copy+0xc6>
 800dec0:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800dec4:	4686      	mov	lr, r0
 800dec6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800deca:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800dece:	f8dc 3000 	ldr.w	r3, [ip]
 800ded2:	f8ce 3000 	str.w	r3, [lr]
 800ded6:	4668      	mov	r0, sp
 800ded8:	f002 f9f2 	bl	80102c0 <rmw_get_zero_initialized_init_options>
 800dedc:	46ee      	mov	lr, sp
 800dede:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800dee2:	f105 0c18 	add.w	ip, r5, #24
 800dee6:	6824      	ldr	r4, [r4, #0]
 800dee8:	6835      	ldr	r5, [r6, #0]
 800deea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800deee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800def2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800def6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800defa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800defe:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800df02:	e88c 0003 	stmia.w	ip, {r0, r1}
 800df06:	f104 0018 	add.w	r0, r4, #24
 800df0a:	f105 0118 	add.w	r1, r5, #24
 800df0e:	f002 fba3 	bl	8010658 <rmw_init_options_copy>
 800df12:	4604      	mov	r4, r0
 800df14:	2800      	cmp	r0, #0
 800df16:	d0be      	beq.n	800de96 <rcl_init_options_copy+0x26>
 800df18:	f001 fff8 	bl	800ff0c <rcutils_get_error_string>
 800df1c:	f002 f80c 	bl	800ff38 <rcutils_reset_error>
 800df20:	4630      	mov	r0, r6
 800df22:	f7ff ff7b 	bl	800de1c <rcl_init_options_fini>
 800df26:	b140      	cbz	r0, 800df3a <rcl_init_options_copy+0xca>
 800df28:	4604      	mov	r4, r0
 800df2a:	e7b4      	b.n	800de96 <rcl_init_options_copy+0x26>
 800df2c:	240b      	movs	r4, #11
 800df2e:	4620      	mov	r0, r4
 800df30:	b014      	add	sp, #80	@ 0x50
 800df32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df36:	240a      	movs	r4, #10
 800df38:	e7ad      	b.n	800de96 <rcl_init_options_copy+0x26>
 800df3a:	4620      	mov	r0, r4
 800df3c:	b014      	add	sp, #80	@ 0x50
 800df3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df42:	f008 baf7 	b.w	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 800df46:	bf00      	nop

0800df48 <rcl_init_options_set_domain_id>:
 800df48:	b120      	cbz	r0, 800df54 <rcl_init_options_set_domain_id+0xc>
 800df4a:	6803      	ldr	r3, [r0, #0]
 800df4c:	b113      	cbz	r3, 800df54 <rcl_init_options_set_domain_id+0xc>
 800df4e:	6259      	str	r1, [r3, #36]	@ 0x24
 800df50:	2000      	movs	r0, #0
 800df52:	4770      	bx	lr
 800df54:	200b      	movs	r0, #11
 800df56:	4770      	bx	lr

0800df58 <rcl_get_zero_initialized_node>:
 800df58:	4a03      	ldr	r2, [pc, #12]	@ (800df68 <rcl_get_zero_initialized_node+0x10>)
 800df5a:	4603      	mov	r3, r0
 800df5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800df60:	e883 0003 	stmia.w	r3, {r0, r1}
 800df64:	4618      	mov	r0, r3
 800df66:	4770      	bx	lr
 800df68:	0801d7dc 	.word	0x0801d7dc

0800df6c <rcl_node_init>:
 800df6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df70:	b0a9      	sub	sp, #164	@ 0xa4
 800df72:	4604      	mov	r4, r0
 800df74:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800df78:	a823      	add	r0, sp, #140	@ 0x8c
 800df7a:	460e      	mov	r6, r1
 800df7c:	4615      	mov	r5, r2
 800df7e:	461f      	mov	r7, r3
 800df80:	f008 fbc8 	bl	8016714 <rcl_guard_condition_get_default_options>
 800df84:	f1b8 0f00 	cmp.w	r8, #0
 800df88:	f000 80e6 	beq.w	800e158 <rcl_node_init+0x1ec>
 800df8c:	4640      	mov	r0, r8
 800df8e:	f001 fef3 	bl	800fd78 <rcutils_allocator_is_valid>
 800df92:	2800      	cmp	r0, #0
 800df94:	f000 80e0 	beq.w	800e158 <rcl_node_init+0x1ec>
 800df98:	2e00      	cmp	r6, #0
 800df9a:	f000 80dd 	beq.w	800e158 <rcl_node_init+0x1ec>
 800df9e:	2d00      	cmp	r5, #0
 800dfa0:	f000 80da 	beq.w	800e158 <rcl_node_init+0x1ec>
 800dfa4:	2c00      	cmp	r4, #0
 800dfa6:	f000 80d7 	beq.w	800e158 <rcl_node_init+0x1ec>
 800dfaa:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800dfae:	f1b9 0f00 	cmp.w	r9, #0
 800dfb2:	f040 80fd 	bne.w	800e1b0 <rcl_node_init+0x244>
 800dfb6:	2f00      	cmp	r7, #0
 800dfb8:	f000 80ce 	beq.w	800e158 <rcl_node_init+0x1ec>
 800dfbc:	4638      	mov	r0, r7
 800dfbe:	f7ff fe45 	bl	800dc4c <rcl_context_is_valid>
 800dfc2:	4682      	mov	sl, r0
 800dfc4:	2800      	cmp	r0, #0
 800dfc6:	f000 80cd 	beq.w	800e164 <rcl_node_init+0x1f8>
 800dfca:	464a      	mov	r2, r9
 800dfcc:	a922      	add	r1, sp, #136	@ 0x88
 800dfce:	4630      	mov	r0, r6
 800dfd0:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 800dfd4:	f002 fa20 	bl	8010418 <rmw_validate_node_name>
 800dfd8:	4681      	mov	r9, r0
 800dfda:	2800      	cmp	r0, #0
 800dfdc:	f040 80be 	bne.w	800e15c <rcl_node_init+0x1f0>
 800dfe0:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800dfe2:	2800      	cmp	r0, #0
 800dfe4:	f040 80f0 	bne.w	800e1c8 <rcl_node_init+0x25c>
 800dfe8:	4628      	mov	r0, r5
 800dfea:	f7f2 f91b 	bl	8000224 <strlen>
 800dfee:	2800      	cmp	r0, #0
 800dff0:	f040 80bb 	bne.w	800e16a <rcl_node_init+0x1fe>
 800dff4:	4d7c      	ldr	r5, [pc, #496]	@ (800e1e8 <rcl_node_init+0x27c>)
 800dff6:	a922      	add	r1, sp, #136	@ 0x88
 800dff8:	2200      	movs	r2, #0
 800dffa:	4628      	mov	r0, r5
 800dffc:	f002 f9ee 	bl	80103dc <rmw_validate_namespace>
 800e000:	4681      	mov	r9, r0
 800e002:	2800      	cmp	r0, #0
 800e004:	f040 80aa 	bne.w	800e15c <rcl_node_init+0x1f0>
 800e008:	4682      	mov	sl, r0
 800e00a:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800e00c:	2800      	cmp	r0, #0
 800e00e:	f040 80e0 	bne.w	800e1d2 <rcl_node_init+0x266>
 800e012:	f8d8 3000 	ldr.w	r3, [r8]
 800e016:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e01a:	2078      	movs	r0, #120	@ 0x78
 800e01c:	4798      	blx	r3
 800e01e:	4681      	mov	r9, r0
 800e020:	6060      	str	r0, [r4, #4]
 800e022:	2800      	cmp	r0, #0
 800e024:	f000 80ca 	beq.w	800e1bc <rcl_node_init+0x250>
 800e028:	2200      	movs	r2, #0
 800e02a:	2300      	movs	r3, #0
 800e02c:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 800e030:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 800e034:	a808      	add	r0, sp, #32
 800e036:	f000 f939 	bl	800e2ac <rcl_node_get_default_options>
 800e03a:	a908      	add	r1, sp, #32
 800e03c:	4648      	mov	r0, r9
 800e03e:	2268      	movs	r2, #104	@ 0x68
 800e040:	f00e f835 	bl	801c0ae <memcpy>
 800e044:	6861      	ldr	r1, [r4, #4]
 800e046:	6027      	str	r7, [r4, #0]
 800e048:	4640      	mov	r0, r8
 800e04a:	f000 f93d 	bl	800e2c8 <rcl_node_options_copy>
 800e04e:	2800      	cmp	r0, #0
 800e050:	d158      	bne.n	800e104 <rcl_node_init+0x198>
 800e052:	4628      	mov	r0, r5
 800e054:	f7f2 f8e6 	bl	8000224 <strlen>
 800e058:	4428      	add	r0, r5
 800e05a:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800e05e:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800e062:	2b2f      	cmp	r3, #47	@ 0x2f
 800e064:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800e068:	9300      	str	r3, [sp, #0]
 800e06a:	bf0c      	ite	eq
 800e06c:	4b5f      	ldreq	r3, [pc, #380]	@ (800e1ec <rcl_node_init+0x280>)
 800e06e:	4b60      	ldrne	r3, [pc, #384]	@ (800e1f0 <rcl_node_init+0x284>)
 800e070:	9302      	str	r3, [sp, #8]
 800e072:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e076:	9301      	str	r3, [sp, #4]
 800e078:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800e07c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e080:	f001 ff76 	bl	800ff70 <rcutils_format_string_limit>
 800e084:	6823      	ldr	r3, [r4, #0]
 800e086:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800e08a:	6818      	ldr	r0, [r3, #0]
 800e08c:	4631      	mov	r1, r6
 800e08e:	3028      	adds	r0, #40	@ 0x28
 800e090:	462a      	mov	r2, r5
 800e092:	6866      	ldr	r6, [r4, #4]
 800e094:	f002 fde6 	bl	8010c64 <rmw_create_node>
 800e098:	6863      	ldr	r3, [r4, #4]
 800e09a:	66b0      	str	r0, [r6, #104]	@ 0x68
 800e09c:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800e09e:	2800      	cmp	r0, #0
 800e0a0:	d032      	beq.n	800e108 <rcl_node_init+0x19c>
 800e0a2:	f002 fe73 	bl	8010d8c <rmw_node_get_graph_guard_condition>
 800e0a6:	4681      	mov	r9, r0
 800e0a8:	b360      	cbz	r0, 800e104 <rcl_node_init+0x198>
 800e0aa:	f8d8 3000 	ldr.w	r3, [r8]
 800e0ae:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e0b2:	6866      	ldr	r6, [r4, #4]
 800e0b4:	2008      	movs	r0, #8
 800e0b6:	4798      	blx	r3
 800e0b8:	6863      	ldr	r3, [r4, #4]
 800e0ba:	66f0      	str	r0, [r6, #108]	@ 0x6c
 800e0bc:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 800e0c0:	f1bb 0f00 	cmp.w	fp, #0
 800e0c4:	d020      	beq.n	800e108 <rcl_node_init+0x19c>
 800e0c6:	a806      	add	r0, sp, #24
 800e0c8:	f008 fa48 	bl	801655c <rcl_get_zero_initialized_guard_condition>
 800e0cc:	a806      	add	r0, sp, #24
 800e0ce:	c803      	ldmia	r0, {r0, r1}
 800e0d0:	6863      	ldr	r3, [r4, #4]
 800e0d2:	46c4      	mov	ip, r8
 800e0d4:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 800e0d8:	e88b 0003 	stmia.w	fp, {r0, r1}
 800e0dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e0e0:	ae23      	add	r6, sp, #140	@ 0x8c
 800e0e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e0e4:	f8dc 3000 	ldr.w	r3, [ip]
 800e0e8:	6033      	str	r3, [r6, #0]
 800e0ea:	ab28      	add	r3, sp, #160	@ 0xa0
 800e0ec:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800e0f0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e0f4:	4649      	mov	r1, r9
 800e0f6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e0f8:	463a      	mov	r2, r7
 800e0fa:	4670      	mov	r0, lr
 800e0fc:	f008 fa84 	bl	8016608 <rcl_guard_condition_init_from_rmw>
 800e100:	4681      	mov	r9, r0
 800e102:	b328      	cbz	r0, 800e150 <rcl_node_init+0x1e4>
 800e104:	6863      	ldr	r3, [r4, #4]
 800e106:	b1f3      	cbz	r3, 800e146 <rcl_node_init+0x1da>
 800e108:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800e10a:	b128      	cbz	r0, 800e118 <rcl_node_init+0x1ac>
 800e10c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e110:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e114:	4798      	blx	r3
 800e116:	6863      	ldr	r3, [r4, #4]
 800e118:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800e11a:	b110      	cbz	r0, 800e122 <rcl_node_init+0x1b6>
 800e11c:	f002 fdba 	bl	8010c94 <rmw_destroy_node>
 800e120:	6863      	ldr	r3, [r4, #4]
 800e122:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800e124:	b148      	cbz	r0, 800e13a <rcl_node_init+0x1ce>
 800e126:	f008 facf 	bl	80166c8 <rcl_guard_condition_fini>
 800e12a:	6863      	ldr	r3, [r4, #4]
 800e12c:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e130:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800e132:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e136:	4798      	blx	r3
 800e138:	6863      	ldr	r3, [r4, #4]
 800e13a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e13e:	4618      	mov	r0, r3
 800e140:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e144:	4798      	blx	r3
 800e146:	2300      	movs	r3, #0
 800e148:	e9c4 3300 	strd	r3, r3, [r4]
 800e14c:	f04f 0901 	mov.w	r9, #1
 800e150:	f1ba 0f00 	cmp.w	sl, #0
 800e154:	d125      	bne.n	800e1a2 <rcl_node_init+0x236>
 800e156:	e001      	b.n	800e15c <rcl_node_init+0x1f0>
 800e158:	f04f 090b 	mov.w	r9, #11
 800e15c:	4648      	mov	r0, r9
 800e15e:	b029      	add	sp, #164	@ 0xa4
 800e160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e164:	f04f 0965 	mov.w	r9, #101	@ 0x65
 800e168:	e7f8      	b.n	800e15c <rcl_node_init+0x1f0>
 800e16a:	782b      	ldrb	r3, [r5, #0]
 800e16c:	2b2f      	cmp	r3, #47	@ 0x2f
 800e16e:	f43f af42 	beq.w	800dff6 <rcl_node_init+0x8a>
 800e172:	9503      	str	r5, [sp, #12]
 800e174:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800e178:	9300      	str	r3, [sp, #0]
 800e17a:	4b1e      	ldr	r3, [pc, #120]	@ (800e1f4 <rcl_node_init+0x288>)
 800e17c:	9302      	str	r3, [sp, #8]
 800e17e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e182:	9301      	str	r3, [sp, #4]
 800e184:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800e188:	f001 fef2 	bl	800ff70 <rcutils_format_string_limit>
 800e18c:	4605      	mov	r5, r0
 800e18e:	b340      	cbz	r0, 800e1e2 <rcl_node_init+0x276>
 800e190:	2200      	movs	r2, #0
 800e192:	a922      	add	r1, sp, #136	@ 0x88
 800e194:	9222      	str	r2, [sp, #136]	@ 0x88
 800e196:	f002 f921 	bl	80103dc <rmw_validate_namespace>
 800e19a:	4681      	mov	r9, r0
 800e19c:	2800      	cmp	r0, #0
 800e19e:	f43f af34 	beq.w	800e00a <rcl_node_init+0x9e>
 800e1a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e1a6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e1aa:	4628      	mov	r0, r5
 800e1ac:	4798      	blx	r3
 800e1ae:	e7d5      	b.n	800e15c <rcl_node_init+0x1f0>
 800e1b0:	f04f 0964 	mov.w	r9, #100	@ 0x64
 800e1b4:	4648      	mov	r0, r9
 800e1b6:	b029      	add	sp, #164	@ 0xa4
 800e1b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1bc:	f04f 090a 	mov.w	r9, #10
 800e1c0:	f1ba 0f00 	cmp.w	sl, #0
 800e1c4:	d1ed      	bne.n	800e1a2 <rcl_node_init+0x236>
 800e1c6:	e7c9      	b.n	800e15c <rcl_node_init+0x1f0>
 800e1c8:	f002 f978 	bl	80104bc <rmw_node_name_validation_result_string>
 800e1cc:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 800e1d0:	e7c4      	b.n	800e15c <rcl_node_init+0x1f0>
 800e1d2:	f002 f915 	bl	8010400 <rmw_namespace_validation_result_string>
 800e1d6:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 800e1da:	f1ba 0f00 	cmp.w	sl, #0
 800e1de:	d1e0      	bne.n	800e1a2 <rcl_node_init+0x236>
 800e1e0:	e7bc      	b.n	800e15c <rcl_node_init+0x1f0>
 800e1e2:	f04f 090a 	mov.w	r9, #10
 800e1e6:	e7b9      	b.n	800e15c <rcl_node_init+0x1f0>
 800e1e8:	0801d0c4 	.word	0x0801d0c4
 800e1ec:	0801d0cc 	.word	0x0801d0cc
 800e1f0:	0801d0d4 	.word	0x0801d0d4
 800e1f4:	0801d0c8 	.word	0x0801d0c8

0800e1f8 <rcl_node_fini>:
 800e1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1fa:	b320      	cbz	r0, 800e246 <rcl_node_fini+0x4e>
 800e1fc:	6845      	ldr	r5, [r0, #4]
 800e1fe:	4604      	mov	r4, r0
 800e200:	b1fd      	cbz	r5, 800e242 <rcl_node_fini+0x4a>
 800e202:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 800e204:	686f      	ldr	r7, [r5, #4]
 800e206:	692e      	ldr	r6, [r5, #16]
 800e208:	f002 fd44 	bl	8010c94 <rmw_destroy_node>
 800e20c:	6863      	ldr	r3, [r4, #4]
 800e20e:	4605      	mov	r5, r0
 800e210:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800e212:	f008 fa59 	bl	80166c8 <rcl_guard_condition_fini>
 800e216:	ea55 0300 	orrs.w	r3, r5, r0
 800e21a:	6863      	ldr	r3, [r4, #4]
 800e21c:	4631      	mov	r1, r6
 800e21e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800e220:	bf14      	ite	ne
 800e222:	2501      	movne	r5, #1
 800e224:	2500      	moveq	r5, #0
 800e226:	47b8      	blx	r7
 800e228:	6863      	ldr	r3, [r4, #4]
 800e22a:	4631      	mov	r1, r6
 800e22c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800e22e:	47b8      	blx	r7
 800e230:	6863      	ldr	r3, [r4, #4]
 800e232:	4631      	mov	r1, r6
 800e234:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800e236:	47b8      	blx	r7
 800e238:	6860      	ldr	r0, [r4, #4]
 800e23a:	4631      	mov	r1, r6
 800e23c:	47b8      	blx	r7
 800e23e:	2300      	movs	r3, #0
 800e240:	6063      	str	r3, [r4, #4]
 800e242:	4628      	mov	r0, r5
 800e244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e246:	25c8      	movs	r5, #200	@ 0xc8
 800e248:	4628      	mov	r0, r5
 800e24a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e24c <rcl_node_is_valid_except_context>:
 800e24c:	b128      	cbz	r0, 800e25a <rcl_node_is_valid_except_context+0xe>
 800e24e:	6840      	ldr	r0, [r0, #4]
 800e250:	b118      	cbz	r0, 800e25a <rcl_node_is_valid_except_context+0xe>
 800e252:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800e254:	3800      	subs	r0, #0
 800e256:	bf18      	it	ne
 800e258:	2001      	movne	r0, #1
 800e25a:	4770      	bx	lr

0800e25c <rcl_node_is_valid>:
 800e25c:	b130      	cbz	r0, 800e26c <rcl_node_is_valid+0x10>
 800e25e:	6843      	ldr	r3, [r0, #4]
 800e260:	b123      	cbz	r3, 800e26c <rcl_node_is_valid+0x10>
 800e262:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e264:	b113      	cbz	r3, 800e26c <rcl_node_is_valid+0x10>
 800e266:	6800      	ldr	r0, [r0, #0]
 800e268:	f7ff bcf0 	b.w	800dc4c <rcl_context_is_valid>
 800e26c:	2000      	movs	r0, #0
 800e26e:	4770      	bx	lr

0800e270 <rcl_node_get_name>:
 800e270:	b120      	cbz	r0, 800e27c <rcl_node_get_name+0xc>
 800e272:	6840      	ldr	r0, [r0, #4]
 800e274:	b110      	cbz	r0, 800e27c <rcl_node_get_name+0xc>
 800e276:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800e278:	b100      	cbz	r0, 800e27c <rcl_node_get_name+0xc>
 800e27a:	6880      	ldr	r0, [r0, #8]
 800e27c:	4770      	bx	lr
 800e27e:	bf00      	nop

0800e280 <rcl_node_get_namespace>:
 800e280:	b120      	cbz	r0, 800e28c <rcl_node_get_namespace+0xc>
 800e282:	6840      	ldr	r0, [r0, #4]
 800e284:	b110      	cbz	r0, 800e28c <rcl_node_get_namespace+0xc>
 800e286:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800e288:	b100      	cbz	r0, 800e28c <rcl_node_get_namespace+0xc>
 800e28a:	68c0      	ldr	r0, [r0, #12]
 800e28c:	4770      	bx	lr
 800e28e:	bf00      	nop

0800e290 <rcl_node_get_options>:
 800e290:	b128      	cbz	r0, 800e29e <rcl_node_get_options+0xe>
 800e292:	6840      	ldr	r0, [r0, #4]
 800e294:	b118      	cbz	r0, 800e29e <rcl_node_get_options+0xe>
 800e296:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800e298:	2b00      	cmp	r3, #0
 800e29a:	bf08      	it	eq
 800e29c:	2000      	moveq	r0, #0
 800e29e:	4770      	bx	lr

0800e2a0 <rcl_node_get_rmw_handle>:
 800e2a0:	b110      	cbz	r0, 800e2a8 <rcl_node_get_rmw_handle+0x8>
 800e2a2:	6840      	ldr	r0, [r0, #4]
 800e2a4:	b100      	cbz	r0, 800e2a8 <rcl_node_get_rmw_handle+0x8>
 800e2a6:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800e2a8:	4770      	bx	lr
 800e2aa:	bf00      	nop

0800e2ac <rcl_node_get_default_options>:
 800e2ac:	b510      	push	{r4, lr}
 800e2ae:	2268      	movs	r2, #104	@ 0x68
 800e2b0:	4604      	mov	r4, r0
 800e2b2:	2100      	movs	r1, #0
 800e2b4:	f00d fe32 	bl	801bf1c <memset>
 800e2b8:	4620      	mov	r0, r4
 800e2ba:	f001 fd4f 	bl	800fd5c <rcutils_get_default_allocator>
 800e2be:	2301      	movs	r3, #1
 800e2c0:	7523      	strb	r3, [r4, #20]
 800e2c2:	4620      	mov	r0, r4
 800e2c4:	bd10      	pop	{r4, pc}
 800e2c6:	bf00      	nop

0800e2c8 <rcl_node_options_copy>:
 800e2c8:	b1d0      	cbz	r0, 800e300 <rcl_node_options_copy+0x38>
 800e2ca:	b570      	push	{r4, r5, r6, lr}
 800e2cc:	460c      	mov	r4, r1
 800e2ce:	b1a9      	cbz	r1, 800e2fc <rcl_node_options_copy+0x34>
 800e2d0:	4288      	cmp	r0, r1
 800e2d2:	4684      	mov	ip, r0
 800e2d4:	d012      	beq.n	800e2fc <rcl_node_options_copy+0x34>
 800e2d6:	4605      	mov	r5, r0
 800e2d8:	8a86      	ldrh	r6, [r0, #20]
 800e2da:	468e      	mov	lr, r1
 800e2dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e2de:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e2e2:	682b      	ldr	r3, [r5, #0]
 800e2e4:	f8ce 3000 	str.w	r3, [lr]
 800e2e8:	f10c 0118 	add.w	r1, ip, #24
 800e2ec:	2250      	movs	r2, #80	@ 0x50
 800e2ee:	82a6      	strh	r6, [r4, #20]
 800e2f0:	f104 0018 	add.w	r0, r4, #24
 800e2f4:	f00d fedb 	bl	801c0ae <memcpy>
 800e2f8:	2000      	movs	r0, #0
 800e2fa:	bd70      	pop	{r4, r5, r6, pc}
 800e2fc:	200b      	movs	r0, #11
 800e2fe:	bd70      	pop	{r4, r5, r6, pc}
 800e300:	200b      	movs	r0, #11
 800e302:	4770      	bx	lr

0800e304 <rcl_get_zero_initialized_publisher>:
 800e304:	4b01      	ldr	r3, [pc, #4]	@ (800e30c <rcl_get_zero_initialized_publisher+0x8>)
 800e306:	6818      	ldr	r0, [r3, #0]
 800e308:	4770      	bx	lr
 800e30a:	bf00      	nop
 800e30c:	0801d7e4 	.word	0x0801d7e4

0800e310 <rcl_publisher_init>:
 800e310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e314:	b088      	sub	sp, #32
 800e316:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e318:	2d00      	cmp	r5, #0
 800e31a:	d069      	beq.n	800e3f0 <rcl_publisher_init+0xe0>
 800e31c:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800e320:	4604      	mov	r4, r0
 800e322:	4648      	mov	r0, r9
 800e324:	460e      	mov	r6, r1
 800e326:	4690      	mov	r8, r2
 800e328:	461f      	mov	r7, r3
 800e32a:	f001 fd25 	bl	800fd78 <rcutils_allocator_is_valid>
 800e32e:	2800      	cmp	r0, #0
 800e330:	d05e      	beq.n	800e3f0 <rcl_publisher_init+0xe0>
 800e332:	2c00      	cmp	r4, #0
 800e334:	d05c      	beq.n	800e3f0 <rcl_publisher_init+0xe0>
 800e336:	f8d4 a000 	ldr.w	sl, [r4]
 800e33a:	f1ba 0f00 	cmp.w	sl, #0
 800e33e:	d004      	beq.n	800e34a <rcl_publisher_init+0x3a>
 800e340:	2764      	movs	r7, #100	@ 0x64
 800e342:	4638      	mov	r0, r7
 800e344:	b008      	add	sp, #32
 800e346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e34a:	4630      	mov	r0, r6
 800e34c:	f7ff ff86 	bl	800e25c <rcl_node_is_valid>
 800e350:	2800      	cmp	r0, #0
 800e352:	d052      	beq.n	800e3fa <rcl_publisher_init+0xea>
 800e354:	f1b8 0f00 	cmp.w	r8, #0
 800e358:	d04a      	beq.n	800e3f0 <rcl_publisher_init+0xe0>
 800e35a:	2f00      	cmp	r7, #0
 800e35c:	d048      	beq.n	800e3f0 <rcl_publisher_init+0xe0>
 800e35e:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800e362:	aa07      	add	r2, sp, #28
 800e364:	9205      	str	r2, [sp, #20]
 800e366:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800e36a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e36e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e372:	f8cd a01c 	str.w	sl, [sp, #28]
 800e376:	4639      	mov	r1, r7
 800e378:	e899 000c 	ldmia.w	r9, {r2, r3}
 800e37c:	4630      	mov	r0, r6
 800e37e:	f008 fb29 	bl	80169d4 <rcl_node_resolve_name>
 800e382:	4607      	mov	r7, r0
 800e384:	2800      	cmp	r0, #0
 800e386:	d14f      	bne.n	800e428 <rcl_publisher_init+0x118>
 800e388:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800e38a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e38c:	20c8      	movs	r0, #200	@ 0xc8
 800e38e:	4798      	blx	r3
 800e390:	6020      	str	r0, [r4, #0]
 800e392:	2800      	cmp	r0, #0
 800e394:	d04e      	beq.n	800e434 <rcl_publisher_init+0x124>
 800e396:	4630      	mov	r0, r6
 800e398:	f7ff ff82 	bl	800e2a0 <rcl_node_get_rmw_handle>
 800e39c:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800e3a0:	9300      	str	r3, [sp, #0]
 800e3a2:	9a07      	ldr	r2, [sp, #28]
 800e3a4:	6827      	ldr	r7, [r4, #0]
 800e3a6:	462b      	mov	r3, r5
 800e3a8:	4641      	mov	r1, r8
 800e3aa:	f002 fd59 	bl	8010e60 <rmw_create_publisher>
 800e3ae:	6823      	ldr	r3, [r4, #0]
 800e3b0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800e3b4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e3b8:	b370      	cbz	r0, 800e418 <rcl_publisher_init+0x108>
 800e3ba:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800e3be:	f002 fe2d 	bl	801101c <rmw_publisher_get_actual_qos>
 800e3c2:	6823      	ldr	r3, [r4, #0]
 800e3c4:	4607      	mov	r7, r0
 800e3c6:	b9d0      	cbnz	r0, 800e3fe <rcl_publisher_init+0xee>
 800e3c8:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800e3cc:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800e3d0:	4629      	mov	r1, r5
 800e3d2:	2270      	movs	r2, #112	@ 0x70
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f00d fe6a 	bl	801c0ae <memcpy>
 800e3da:	6832      	ldr	r2, [r6, #0]
 800e3dc:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800e3e0:	9807      	ldr	r0, [sp, #28]
 800e3e2:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800e3e4:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e3e6:	4798      	blx	r3
 800e3e8:	4638      	mov	r0, r7
 800e3ea:	b008      	add	sp, #32
 800e3ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3f0:	270b      	movs	r7, #11
 800e3f2:	4638      	mov	r0, r7
 800e3f4:	b008      	add	sp, #32
 800e3f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3fa:	27c8      	movs	r7, #200	@ 0xc8
 800e3fc:	e7a1      	b.n	800e342 <rcl_publisher_init+0x32>
 800e3fe:	b18b      	cbz	r3, 800e424 <rcl_publisher_init+0x114>
 800e400:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e404:	b142      	cbz	r2, 800e418 <rcl_publisher_init+0x108>
 800e406:	4630      	mov	r0, r6
 800e408:	f7ff ff4a 	bl	800e2a0 <rcl_node_get_rmw_handle>
 800e40c:	6823      	ldr	r3, [r4, #0]
 800e40e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800e412:	f002 fe13 	bl	801103c <rmw_destroy_publisher>
 800e416:	6823      	ldr	r3, [r4, #0]
 800e418:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800e41a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e41c:	4618      	mov	r0, r3
 800e41e:	4790      	blx	r2
 800e420:	2300      	movs	r3, #0
 800e422:	6023      	str	r3, [r4, #0]
 800e424:	2701      	movs	r7, #1
 800e426:	e7db      	b.n	800e3e0 <rcl_publisher_init+0xd0>
 800e428:	2867      	cmp	r0, #103	@ 0x67
 800e42a:	d0d9      	beq.n	800e3e0 <rcl_publisher_init+0xd0>
 800e42c:	2869      	cmp	r0, #105	@ 0x69
 800e42e:	d003      	beq.n	800e438 <rcl_publisher_init+0x128>
 800e430:	280a      	cmp	r0, #10
 800e432:	d1f7      	bne.n	800e424 <rcl_publisher_init+0x114>
 800e434:	270a      	movs	r7, #10
 800e436:	e7d3      	b.n	800e3e0 <rcl_publisher_init+0xd0>
 800e438:	2767      	movs	r7, #103	@ 0x67
 800e43a:	e7d1      	b.n	800e3e0 <rcl_publisher_init+0xd0>

0800e43c <rcl_publisher_fini>:
 800e43c:	b570      	push	{r4, r5, r6, lr}
 800e43e:	b300      	cbz	r0, 800e482 <rcl_publisher_fini+0x46>
 800e440:	4604      	mov	r4, r0
 800e442:	4608      	mov	r0, r1
 800e444:	460d      	mov	r5, r1
 800e446:	f7ff ff01 	bl	800e24c <rcl_node_is_valid_except_context>
 800e44a:	b1f0      	cbz	r0, 800e48a <rcl_publisher_fini+0x4e>
 800e44c:	6823      	ldr	r3, [r4, #0]
 800e44e:	b1ab      	cbz	r3, 800e47c <rcl_publisher_fini+0x40>
 800e450:	4628      	mov	r0, r5
 800e452:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 800e454:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 800e456:	f7ff ff23 	bl	800e2a0 <rcl_node_get_rmw_handle>
 800e45a:	b1c8      	cbz	r0, 800e490 <rcl_publisher_fini+0x54>
 800e45c:	6823      	ldr	r3, [r4, #0]
 800e45e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800e462:	f002 fdeb 	bl	801103c <rmw_destroy_publisher>
 800e466:	4603      	mov	r3, r0
 800e468:	4629      	mov	r1, r5
 800e46a:	6820      	ldr	r0, [r4, #0]
 800e46c:	1e1d      	subs	r5, r3, #0
 800e46e:	bf18      	it	ne
 800e470:	2501      	movne	r5, #1
 800e472:	47b0      	blx	r6
 800e474:	2300      	movs	r3, #0
 800e476:	6023      	str	r3, [r4, #0]
 800e478:	4628      	mov	r0, r5
 800e47a:	bd70      	pop	{r4, r5, r6, pc}
 800e47c:	461d      	mov	r5, r3
 800e47e:	4628      	mov	r0, r5
 800e480:	bd70      	pop	{r4, r5, r6, pc}
 800e482:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 800e486:	4628      	mov	r0, r5
 800e488:	bd70      	pop	{r4, r5, r6, pc}
 800e48a:	25c8      	movs	r5, #200	@ 0xc8
 800e48c:	4628      	mov	r0, r5
 800e48e:	bd70      	pop	{r4, r5, r6, pc}
 800e490:	250b      	movs	r5, #11
 800e492:	e7f1      	b.n	800e478 <rcl_publisher_fini+0x3c>

0800e494 <rcl_publisher_get_default_options>:
 800e494:	b570      	push	{r4, r5, r6, lr}
 800e496:	4d14      	ldr	r5, [pc, #80]	@ (800e4e8 <rcl_publisher_get_default_options+0x54>)
 800e498:	4914      	ldr	r1, [pc, #80]	@ (800e4ec <rcl_publisher_get_default_options+0x58>)
 800e49a:	b088      	sub	sp, #32
 800e49c:	4604      	mov	r4, r0
 800e49e:	2250      	movs	r2, #80	@ 0x50
 800e4a0:	4628      	mov	r0, r5
 800e4a2:	f00d fe04 	bl	801c0ae <memcpy>
 800e4a6:	a802      	add	r0, sp, #8
 800e4a8:	f001 fc58 	bl	800fd5c <rcutils_get_default_allocator>
 800e4ac:	f10d 0c08 	add.w	ip, sp, #8
 800e4b0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e4b4:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800e4b8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e4bc:	466e      	mov	r6, sp
 800e4be:	f8dc 3000 	ldr.w	r3, [ip]
 800e4c2:	f8ce 3000 	str.w	r3, [lr]
 800e4c6:	4630      	mov	r0, r6
 800e4c8:	f001 ff0a 	bl	80102e0 <rmw_get_default_publisher_options>
 800e4cc:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e4d0:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800e4d4:	e883 0003 	stmia.w	r3, {r0, r1}
 800e4d8:	2270      	movs	r2, #112	@ 0x70
 800e4da:	4629      	mov	r1, r5
 800e4dc:	4620      	mov	r0, r4
 800e4de:	f00d fde6 	bl	801c0ae <memcpy>
 800e4e2:	4620      	mov	r0, r4
 800e4e4:	b008      	add	sp, #32
 800e4e6:	bd70      	pop	{r4, r5, r6, pc}
 800e4e8:	2000cfc8 	.word	0x2000cfc8
 800e4ec:	0801d7e8 	.word	0x0801d7e8

0800e4f0 <rcl_publish>:
 800e4f0:	b1f8      	cbz	r0, 800e532 <rcl_publish+0x42>
 800e4f2:	6803      	ldr	r3, [r0, #0]
 800e4f4:	b570      	push	{r4, r5, r6, lr}
 800e4f6:	4604      	mov	r4, r0
 800e4f8:	b1b3      	cbz	r3, 800e528 <rcl_publish+0x38>
 800e4fa:	4616      	mov	r6, r2
 800e4fc:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e500:	b192      	cbz	r2, 800e528 <rcl_publish+0x38>
 800e502:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e506:	460d      	mov	r5, r1
 800e508:	f7ff fba0 	bl	800dc4c <rcl_context_is_valid>
 800e50c:	b160      	cbz	r0, 800e528 <rcl_publish+0x38>
 800e50e:	6823      	ldr	r3, [r4, #0]
 800e510:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e514:	b140      	cbz	r0, 800e528 <rcl_publish+0x38>
 800e516:	b155      	cbz	r5, 800e52e <rcl_publish+0x3e>
 800e518:	4632      	mov	r2, r6
 800e51a:	4629      	mov	r1, r5
 800e51c:	f002 fc40 	bl	8010da0 <rmw_publish>
 800e520:	3800      	subs	r0, #0
 800e522:	bf18      	it	ne
 800e524:	2001      	movne	r0, #1
 800e526:	bd70      	pop	{r4, r5, r6, pc}
 800e528:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e52c:	bd70      	pop	{r4, r5, r6, pc}
 800e52e:	200b      	movs	r0, #11
 800e530:	bd70      	pop	{r4, r5, r6, pc}
 800e532:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e536:	4770      	bx	lr

0800e538 <rcl_publisher_get_rmw_handle>:
 800e538:	b118      	cbz	r0, 800e542 <rcl_publisher_get_rmw_handle+0xa>
 800e53a:	6800      	ldr	r0, [r0, #0]
 800e53c:	b108      	cbz	r0, 800e542 <rcl_publisher_get_rmw_handle+0xa>
 800e53e:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800e542:	4770      	bx	lr

0800e544 <rcl_publisher_is_valid>:
 800e544:	b1a0      	cbz	r0, 800e570 <rcl_publisher_is_valid+0x2c>
 800e546:	6803      	ldr	r3, [r0, #0]
 800e548:	b510      	push	{r4, lr}
 800e54a:	4604      	mov	r4, r0
 800e54c:	b173      	cbz	r3, 800e56c <rcl_publisher_is_valid+0x28>
 800e54e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e552:	b15a      	cbz	r2, 800e56c <rcl_publisher_is_valid+0x28>
 800e554:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e558:	f7ff fb78 	bl	800dc4c <rcl_context_is_valid>
 800e55c:	b130      	cbz	r0, 800e56c <rcl_publisher_is_valid+0x28>
 800e55e:	6823      	ldr	r3, [r4, #0]
 800e560:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e564:	3800      	subs	r0, #0
 800e566:	bf18      	it	ne
 800e568:	2001      	movne	r0, #1
 800e56a:	bd10      	pop	{r4, pc}
 800e56c:	2000      	movs	r0, #0
 800e56e:	bd10      	pop	{r4, pc}
 800e570:	2000      	movs	r0, #0
 800e572:	4770      	bx	lr

0800e574 <rcl_publisher_is_valid_except_context>:
 800e574:	b130      	cbz	r0, 800e584 <rcl_publisher_is_valid_except_context+0x10>
 800e576:	6800      	ldr	r0, [r0, #0]
 800e578:	b120      	cbz	r0, 800e584 <rcl_publisher_is_valid_except_context+0x10>
 800e57a:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800e57e:	3800      	subs	r0, #0
 800e580:	bf18      	it	ne
 800e582:	2001      	movne	r0, #1
 800e584:	4770      	bx	lr
 800e586:	bf00      	nop

0800e588 <rcl_get_zero_initialized_subscription>:
 800e588:	4b01      	ldr	r3, [pc, #4]	@ (800e590 <rcl_get_zero_initialized_subscription+0x8>)
 800e58a:	6818      	ldr	r0, [r3, #0]
 800e58c:	4770      	bx	lr
 800e58e:	bf00      	nop
 800e590:	0801d838 	.word	0x0801d838

0800e594 <rcl_subscription_init>:
 800e594:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e598:	b089      	sub	sp, #36	@ 0x24
 800e59a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800e59c:	b1d6      	cbz	r6, 800e5d4 <rcl_subscription_init+0x40>
 800e59e:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800e5a2:	4604      	mov	r4, r0
 800e5a4:	4648      	mov	r0, r9
 800e5a6:	460d      	mov	r5, r1
 800e5a8:	4690      	mov	r8, r2
 800e5aa:	461f      	mov	r7, r3
 800e5ac:	f001 fbe4 	bl	800fd78 <rcutils_allocator_is_valid>
 800e5b0:	b180      	cbz	r0, 800e5d4 <rcl_subscription_init+0x40>
 800e5b2:	b17c      	cbz	r4, 800e5d4 <rcl_subscription_init+0x40>
 800e5b4:	4628      	mov	r0, r5
 800e5b6:	f7ff fe51 	bl	800e25c <rcl_node_is_valid>
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d054      	beq.n	800e668 <rcl_subscription_init+0xd4>
 800e5be:	f1b8 0f00 	cmp.w	r8, #0
 800e5c2:	d007      	beq.n	800e5d4 <rcl_subscription_init+0x40>
 800e5c4:	b137      	cbz	r7, 800e5d4 <rcl_subscription_init+0x40>
 800e5c6:	6823      	ldr	r3, [r4, #0]
 800e5c8:	b14b      	cbz	r3, 800e5de <rcl_subscription_init+0x4a>
 800e5ca:	2764      	movs	r7, #100	@ 0x64
 800e5cc:	4638      	mov	r0, r7
 800e5ce:	b009      	add	sp, #36	@ 0x24
 800e5d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e5d4:	270b      	movs	r7, #11
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	b009      	add	sp, #36	@ 0x24
 800e5da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e5de:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800e5e2:	aa07      	add	r2, sp, #28
 800e5e4:	9205      	str	r2, [sp, #20]
 800e5e6:	9307      	str	r3, [sp, #28]
 800e5e8:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 800e5ec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e5f0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e5f4:	4639      	mov	r1, r7
 800e5f6:	e899 000c 	ldmia.w	r9, {r2, r3}
 800e5fa:	4628      	mov	r0, r5
 800e5fc:	f008 f9ea 	bl	80169d4 <rcl_node_resolve_name>
 800e600:	4607      	mov	r7, r0
 800e602:	2800      	cmp	r0, #0
 800e604:	d15f      	bne.n	800e6c6 <rcl_subscription_init+0x132>
 800e606:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 800e60a:	21c8      	movs	r1, #200	@ 0xc8
 800e60c:	2001      	movs	r0, #1
 800e60e:	4798      	blx	r3
 800e610:	6020      	str	r0, [r4, #0]
 800e612:	2800      	cmp	r0, #0
 800e614:	d05d      	beq.n	800e6d2 <rcl_subscription_init+0x13e>
 800e616:	4628      	mov	r0, r5
 800e618:	f7ff fe42 	bl	800e2a0 <rcl_node_get_rmw_handle>
 800e61c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 800e620:	9300      	str	r3, [sp, #0]
 800e622:	9a07      	ldr	r2, [sp, #28]
 800e624:	6827      	ldr	r7, [r4, #0]
 800e626:	4641      	mov	r1, r8
 800e628:	4633      	mov	r3, r6
 800e62a:	f002 fd9d 	bl	8011168 <rmw_create_subscription>
 800e62e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800e632:	6827      	ldr	r7, [r4, #0]
 800e634:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 800e638:	b348      	cbz	r0, 800e68e <rcl_subscription_init+0xfa>
 800e63a:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800e63e:	f002 fe75 	bl	801132c <rmw_subscription_get_actual_qos>
 800e642:	4607      	mov	r7, r0
 800e644:	b9a8      	cbnz	r0, 800e672 <rcl_subscription_init+0xde>
 800e646:	6820      	ldr	r0, [r4, #0]
 800e648:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800e64c:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 800e650:	2270      	movs	r2, #112	@ 0x70
 800e652:	4631      	mov	r1, r6
 800e654:	f00d fd2b 	bl	801c0ae <memcpy>
 800e658:	9807      	ldr	r0, [sp, #28]
 800e65a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800e65c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800e65e:	4798      	blx	r3
 800e660:	4638      	mov	r0, r7
 800e662:	b009      	add	sp, #36	@ 0x24
 800e664:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e668:	27c8      	movs	r7, #200	@ 0xc8
 800e66a:	4638      	mov	r0, r7
 800e66c:	b009      	add	sp, #36	@ 0x24
 800e66e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e672:	6827      	ldr	r7, [r4, #0]
 800e674:	b32f      	cbz	r7, 800e6c2 <rcl_subscription_init+0x12e>
 800e676:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e67a:	b14b      	cbz	r3, 800e690 <rcl_subscription_init+0xfc>
 800e67c:	4628      	mov	r0, r5
 800e67e:	f7ff fe0f 	bl	800e2a0 <rcl_node_get_rmw_handle>
 800e682:	6823      	ldr	r3, [r4, #0]
 800e684:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800e688:	f002 fe60 	bl	801134c <rmw_destroy_subscription>
 800e68c:	6827      	ldr	r7, [r4, #0]
 800e68e:	b197      	cbz	r7, 800e6b6 <rcl_subscription_init+0x122>
 800e690:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800e694:	4628      	mov	r0, r5
 800e696:	f001 fb6f 	bl	800fd78 <rcutils_allocator_is_valid>
 800e69a:	b158      	cbz	r0, 800e6b4 <rcl_subscription_init+0x120>
 800e69c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e69e:	b148      	cbz	r0, 800e6b4 <rcl_subscription_init+0x120>
 800e6a0:	4629      	mov	r1, r5
 800e6a2:	f001 fe25 	bl	80102f0 <rmw_subscription_content_filter_options_fini>
 800e6a6:	4605      	mov	r5, r0
 800e6a8:	b9b8      	cbnz	r0, 800e6da <rcl_subscription_init+0x146>
 800e6aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6ac:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800e6ae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e6b0:	4798      	blx	r3
 800e6b2:	66fd      	str	r5, [r7, #108]	@ 0x6c
 800e6b4:	6827      	ldr	r7, [r4, #0]
 800e6b6:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800e6b8:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800e6ba:	4638      	mov	r0, r7
 800e6bc:	4798      	blx	r3
 800e6be:	2300      	movs	r3, #0
 800e6c0:	6023      	str	r3, [r4, #0]
 800e6c2:	2701      	movs	r7, #1
 800e6c4:	e7c8      	b.n	800e658 <rcl_subscription_init+0xc4>
 800e6c6:	2867      	cmp	r0, #103	@ 0x67
 800e6c8:	d0c6      	beq.n	800e658 <rcl_subscription_init+0xc4>
 800e6ca:	2869      	cmp	r0, #105	@ 0x69
 800e6cc:	d003      	beq.n	800e6d6 <rcl_subscription_init+0x142>
 800e6ce:	280a      	cmp	r0, #10
 800e6d0:	d1f7      	bne.n	800e6c2 <rcl_subscription_init+0x12e>
 800e6d2:	270a      	movs	r7, #10
 800e6d4:	e7c0      	b.n	800e658 <rcl_subscription_init+0xc4>
 800e6d6:	2767      	movs	r7, #103	@ 0x67
 800e6d8:	e7be      	b.n	800e658 <rcl_subscription_init+0xc4>
 800e6da:	f007 ff2b 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 800e6de:	6827      	ldr	r7, [r4, #0]
 800e6e0:	e7e9      	b.n	800e6b6 <rcl_subscription_init+0x122>
 800e6e2:	bf00      	nop

0800e6e4 <rcl_subscription_fini>:
 800e6e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6e8:	2800      	cmp	r0, #0
 800e6ea:	d039      	beq.n	800e760 <rcl_subscription_fini+0x7c>
 800e6ec:	4604      	mov	r4, r0
 800e6ee:	4608      	mov	r0, r1
 800e6f0:	460d      	mov	r5, r1
 800e6f2:	f7ff fdab 	bl	800e24c <rcl_node_is_valid_except_context>
 800e6f6:	2800      	cmp	r0, #0
 800e6f8:	d037      	beq.n	800e76a <rcl_subscription_fini+0x86>
 800e6fa:	6823      	ldr	r3, [r4, #0]
 800e6fc:	b363      	cbz	r3, 800e758 <rcl_subscription_fini+0x74>
 800e6fe:	4628      	mov	r0, r5
 800e700:	6d5f      	ldr	r7, [r3, #84]	@ 0x54
 800e702:	f8d3 8060 	ldr.w	r8, [r3, #96]	@ 0x60
 800e706:	f7ff fdcb 	bl	800e2a0 <rcl_node_get_rmw_handle>
 800e70a:	b390      	cbz	r0, 800e772 <rcl_subscription_fini+0x8e>
 800e70c:	6823      	ldr	r3, [r4, #0]
 800e70e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800e712:	f002 fe1b 	bl	801134c <rmw_destroy_subscription>
 800e716:	6826      	ldr	r6, [r4, #0]
 800e718:	1e05      	subs	r5, r0, #0
 800e71a:	bf18      	it	ne
 800e71c:	2501      	movne	r5, #1
 800e71e:	b37e      	cbz	r6, 800e780 <rcl_subscription_fini+0x9c>
 800e720:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800e724:	4648      	mov	r0, r9
 800e726:	f001 fb27 	bl	800fd78 <rcutils_allocator_is_valid>
 800e72a:	b358      	cbz	r0, 800e784 <rcl_subscription_fini+0xa0>
 800e72c:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800e72e:	b150      	cbz	r0, 800e746 <rcl_subscription_fini+0x62>
 800e730:	4649      	mov	r1, r9
 800e732:	f001 fddd 	bl	80102f0 <rmw_subscription_content_filter_options_fini>
 800e736:	4681      	mov	r9, r0
 800e738:	b9e8      	cbnz	r0, 800e776 <rcl_subscription_fini+0x92>
 800e73a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800e73c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800e73e:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800e740:	4798      	blx	r3
 800e742:	f8c6 906c 	str.w	r9, [r6, #108]	@ 0x6c
 800e746:	6826      	ldr	r6, [r4, #0]
 800e748:	4630      	mov	r0, r6
 800e74a:	4641      	mov	r1, r8
 800e74c:	47b8      	blx	r7
 800e74e:	2300      	movs	r3, #0
 800e750:	6023      	str	r3, [r4, #0]
 800e752:	4628      	mov	r0, r5
 800e754:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e758:	461d      	mov	r5, r3
 800e75a:	4628      	mov	r0, r5
 800e75c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e760:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800e764:	4628      	mov	r0, r5
 800e766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e76a:	25c8      	movs	r5, #200	@ 0xc8
 800e76c:	4628      	mov	r0, r5
 800e76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e772:	250b      	movs	r5, #11
 800e774:	e7f1      	b.n	800e75a <rcl_subscription_fini+0x76>
 800e776:	f007 fedd 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 800e77a:	6826      	ldr	r6, [r4, #0]
 800e77c:	2800      	cmp	r0, #0
 800e77e:	d0e3      	beq.n	800e748 <rcl_subscription_fini+0x64>
 800e780:	2501      	movs	r5, #1
 800e782:	e7e1      	b.n	800e748 <rcl_subscription_fini+0x64>
 800e784:	6826      	ldr	r6, [r4, #0]
 800e786:	2501      	movs	r5, #1
 800e788:	e7de      	b.n	800e748 <rcl_subscription_fini+0x64>
 800e78a:	bf00      	nop

0800e78c <rcl_subscription_get_default_options>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	4d14      	ldr	r5, [pc, #80]	@ (800e7e0 <rcl_subscription_get_default_options+0x54>)
 800e790:	4914      	ldr	r1, [pc, #80]	@ (800e7e4 <rcl_subscription_get_default_options+0x58>)
 800e792:	b08a      	sub	sp, #40	@ 0x28
 800e794:	4604      	mov	r4, r0
 800e796:	2250      	movs	r2, #80	@ 0x50
 800e798:	4628      	mov	r0, r5
 800e79a:	f00d fc88 	bl	801c0ae <memcpy>
 800e79e:	a804      	add	r0, sp, #16
 800e7a0:	f001 fadc 	bl	800fd5c <rcutils_get_default_allocator>
 800e7a4:	f10d 0c10 	add.w	ip, sp, #16
 800e7a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e7ac:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800e7b0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e7b4:	466e      	mov	r6, sp
 800e7b6:	f8dc 3000 	ldr.w	r3, [ip]
 800e7ba:	f8ce 3000 	str.w	r3, [lr]
 800e7be:	4630      	mov	r0, r6
 800e7c0:	f001 fdb0 	bl	8010324 <rmw_get_default_subscription_options>
 800e7c4:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800e7c8:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800e7cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e7d0:	2270      	movs	r2, #112	@ 0x70
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	4620      	mov	r0, r4
 800e7d6:	f00d fc6a 	bl	801c0ae <memcpy>
 800e7da:	4620      	mov	r0, r4
 800e7dc:	b00a      	add	sp, #40	@ 0x28
 800e7de:	bd70      	pop	{r4, r5, r6, pc}
 800e7e0:	2000d038 	.word	0x2000d038
 800e7e4:	0801d840 	.word	0x0801d840

0800e7e8 <rcl_take>:
 800e7e8:	2800      	cmp	r0, #0
 800e7ea:	d04a      	beq.n	800e882 <rcl_take+0x9a>
 800e7ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f0:	4604      	mov	r4, r0
 800e7f2:	6800      	ldr	r0, [r0, #0]
 800e7f4:	b0a4      	sub	sp, #144	@ 0x90
 800e7f6:	2800      	cmp	r0, #0
 800e7f8:	d03b      	beq.n	800e872 <rcl_take+0x8a>
 800e7fa:	461f      	mov	r7, r3
 800e7fc:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800e800:	2b00      	cmp	r3, #0
 800e802:	d036      	beq.n	800e872 <rcl_take+0x8a>
 800e804:	460e      	mov	r6, r1
 800e806:	2900      	cmp	r1, #0
 800e808:	d039      	beq.n	800e87e <rcl_take+0x96>
 800e80a:	4615      	mov	r5, r2
 800e80c:	2a00      	cmp	r2, #0
 800e80e:	d03c      	beq.n	800e88a <rcl_take+0xa2>
 800e810:	a802      	add	r0, sp, #8
 800e812:	f001 fd8d 	bl	8010330 <rmw_get_zero_initialized_message_info>
 800e816:	f10d 0c08 	add.w	ip, sp, #8
 800e81a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e81e:	46ae      	mov	lr, r5
 800e820:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e824:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e828:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e82c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e830:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e834:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800e838:	f04f 0800 	mov.w	r8, #0
 800e83c:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800e840:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 800e844:	6822      	ldr	r2, [r4, #0]
 800e846:	462b      	mov	r3, r5
 800e848:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 800e84c:	9700      	str	r7, [sp, #0]
 800e84e:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 800e852:	4631      	mov	r1, r6
 800e854:	f002 fdda 	bl	801140c <rmw_take_with_info>
 800e858:	4603      	mov	r3, r0
 800e85a:	b9c0      	cbnz	r0, 800e88e <rcl_take+0xa6>
 800e85c:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 800e860:	f240 1291 	movw	r2, #401	@ 0x191
 800e864:	2900      	cmp	r1, #0
 800e866:	bf08      	it	eq
 800e868:	4613      	moveq	r3, r2
 800e86a:	4618      	mov	r0, r3
 800e86c:	b024      	add	sp, #144	@ 0x90
 800e86e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e872:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e876:	4618      	mov	r0, r3
 800e878:	b024      	add	sp, #144	@ 0x90
 800e87a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e87e:	230b      	movs	r3, #11
 800e880:	e7f3      	b.n	800e86a <rcl_take+0x82>
 800e882:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e886:	4618      	mov	r0, r3
 800e888:	4770      	bx	lr
 800e88a:	ad14      	add	r5, sp, #80	@ 0x50
 800e88c:	e7c0      	b.n	800e810 <rcl_take+0x28>
 800e88e:	f007 fe51 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 800e892:	4603      	mov	r3, r0
 800e894:	e7e9      	b.n	800e86a <rcl_take+0x82>
 800e896:	bf00      	nop

0800e898 <rcl_subscription_get_rmw_handle>:
 800e898:	b118      	cbz	r0, 800e8a2 <rcl_subscription_get_rmw_handle+0xa>
 800e89a:	6800      	ldr	r0, [r0, #0]
 800e89c:	b108      	cbz	r0, 800e8a2 <rcl_subscription_get_rmw_handle+0xa>
 800e89e:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800e8a2:	4770      	bx	lr

0800e8a4 <rcl_subscription_is_valid>:
 800e8a4:	b130      	cbz	r0, 800e8b4 <rcl_subscription_is_valid+0x10>
 800e8a6:	6800      	ldr	r0, [r0, #0]
 800e8a8:	b120      	cbz	r0, 800e8b4 <rcl_subscription_is_valid+0x10>
 800e8aa:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800e8ae:	3800      	subs	r0, #0
 800e8b0:	bf18      	it	ne
 800e8b2:	2001      	movne	r0, #1
 800e8b4:	4770      	bx	lr
 800e8b6:	bf00      	nop

0800e8b8 <_rcl_timer_time_jump>:
 800e8b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8bc:	4605      	mov	r5, r0
 800e8be:	b084      	sub	sp, #16
 800e8c0:	4614      	mov	r4, r2
 800e8c2:	b131      	cbz	r1, 800e8d2 <_rcl_timer_time_jump+0x1a>
 800e8c4:	7803      	ldrb	r3, [r0, #0]
 800e8c6:	3b02      	subs	r3, #2
 800e8c8:	2b01      	cmp	r3, #1
 800e8ca:	d93f      	bls.n	800e94c <_rcl_timer_time_jump+0x94>
 800e8cc:	b004      	add	sp, #16
 800e8ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8d2:	6813      	ldr	r3, [r2, #0]
 800e8d4:	a902      	add	r1, sp, #8
 800e8d6:	6818      	ldr	r0, [r3, #0]
 800e8d8:	f008 fa4e 	bl	8016d78 <rcl_clock_get_now>
 800e8dc:	2800      	cmp	r0, #0
 800e8de:	d1f5      	bne.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e8e0:	6820      	ldr	r0, [r4, #0]
 800e8e2:	2105      	movs	r1, #5
 800e8e4:	3020      	adds	r0, #32
 800e8e6:	f001 fa55 	bl	800fd94 <__atomic_load_8>
 800e8ea:	6823      	ldr	r3, [r4, #0]
 800e8ec:	4681      	mov	r9, r0
 800e8ee:	4688      	mov	r8, r1
 800e8f0:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800e8f4:	2105      	movs	r1, #5
 800e8f6:	f001 fa4d 	bl	800fd94 <__atomic_load_8>
 800e8fa:	4607      	mov	r7, r0
 800e8fc:	6820      	ldr	r0, [r4, #0]
 800e8fe:	460e      	mov	r6, r1
 800e900:	3018      	adds	r0, #24
 800e902:	2105      	movs	r1, #5
 800e904:	f001 fa46 	bl	800fd94 <__atomic_load_8>
 800e908:	782b      	ldrb	r3, [r5, #0]
 800e90a:	9a02      	ldr	r2, [sp, #8]
 800e90c:	3b02      	subs	r3, #2
 800e90e:	2b01      	cmp	r3, #1
 800e910:	460d      	mov	r5, r1
 800e912:	9b03      	ldr	r3, [sp, #12]
 800e914:	4682      	mov	sl, r0
 800e916:	d937      	bls.n	800e988 <_rcl_timer_time_jump+0xd0>
 800e918:	42ba      	cmp	r2, r7
 800e91a:	eb73 0106 	sbcs.w	r1, r3, r6
 800e91e:	da5f      	bge.n	800e9e0 <_rcl_timer_time_jump+0x128>
 800e920:	454a      	cmp	r2, r9
 800e922:	eb73 0108 	sbcs.w	r1, r3, r8
 800e926:	dad1      	bge.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e928:	6820      	ldr	r0, [r4, #0]
 800e92a:	eb1a 0202 	adds.w	r2, sl, r2
 800e92e:	eb43 0305 	adc.w	r3, r3, r5
 800e932:	2505      	movs	r5, #5
 800e934:	3028      	adds	r0, #40	@ 0x28
 800e936:	9500      	str	r5, [sp, #0]
 800e938:	f001 fa62 	bl	800fe00 <__atomic_store_8>
 800e93c:	6820      	ldr	r0, [r4, #0]
 800e93e:	9500      	str	r5, [sp, #0]
 800e940:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e944:	3020      	adds	r0, #32
 800e946:	f001 fa5b 	bl	800fe00 <__atomic_store_8>
 800e94a:	e7bf      	b.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e94c:	6813      	ldr	r3, [r2, #0]
 800e94e:	a902      	add	r1, sp, #8
 800e950:	6818      	ldr	r0, [r3, #0]
 800e952:	f008 fa11 	bl	8016d78 <rcl_clock_get_now>
 800e956:	2800      	cmp	r0, #0
 800e958:	d1b8      	bne.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e95a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e95e:	4313      	orrs	r3, r2
 800e960:	d0b4      	beq.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e962:	6820      	ldr	r0, [r4, #0]
 800e964:	2105      	movs	r1, #5
 800e966:	3028      	adds	r0, #40	@ 0x28
 800e968:	f001 fa14 	bl	800fd94 <__atomic_load_8>
 800e96c:	9d02      	ldr	r5, [sp, #8]
 800e96e:	9b03      	ldr	r3, [sp, #12]
 800e970:	4602      	mov	r2, r0
 800e972:	6820      	ldr	r0, [r4, #0]
 800e974:	1b52      	subs	r2, r2, r5
 800e976:	f04f 0405 	mov.w	r4, #5
 800e97a:	9400      	str	r4, [sp, #0]
 800e97c:	eb61 0303 	sbc.w	r3, r1, r3
 800e980:	3030      	adds	r0, #48	@ 0x30
 800e982:	f001 fa3d 	bl	800fe00 <__atomic_store_8>
 800e986:	e7a1      	b.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e988:	4313      	orrs	r3, r2
 800e98a:	d09f      	beq.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e98c:	6820      	ldr	r0, [r4, #0]
 800e98e:	f04f 0805 	mov.w	r8, #5
 800e992:	2300      	movs	r3, #0
 800e994:	f8cd 8000 	str.w	r8, [sp]
 800e998:	3030      	adds	r0, #48	@ 0x30
 800e99a:	2200      	movs	r2, #0
 800e99c:	f001 fa66 	bl	800fe6c <__atomic_exchange_8>
 800e9a0:	ea51 0300 	orrs.w	r3, r1, r0
 800e9a4:	4606      	mov	r6, r0
 800e9a6:	460f      	mov	r7, r1
 800e9a8:	d090      	beq.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e9aa:	9a02      	ldr	r2, [sp, #8]
 800e9ac:	9b03      	ldr	r3, [sp, #12]
 800e9ae:	f8cd 8000 	str.w	r8, [sp]
 800e9b2:	1a12      	subs	r2, r2, r0
 800e9b4:	6820      	ldr	r0, [r4, #0]
 800e9b6:	eb63 0301 	sbc.w	r3, r3, r1
 800e9ba:	eb12 020a 	adds.w	r2, r2, sl
 800e9be:	eb43 0305 	adc.w	r3, r3, r5
 800e9c2:	3028      	adds	r0, #40	@ 0x28
 800e9c4:	f001 fa1c 	bl	800fe00 <__atomic_store_8>
 800e9c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9cc:	f8cd 8000 	str.w	r8, [sp]
 800e9d0:	6820      	ldr	r0, [r4, #0]
 800e9d2:	1b92      	subs	r2, r2, r6
 800e9d4:	eb63 0307 	sbc.w	r3, r3, r7
 800e9d8:	3020      	adds	r0, #32
 800e9da:	f001 fa11 	bl	800fe00 <__atomic_store_8>
 800e9de:	e775      	b.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e9e0:	6820      	ldr	r0, [r4, #0]
 800e9e2:	3008      	adds	r0, #8
 800e9e4:	f007 feb2 	bl	801674c <rcl_trigger_guard_condition>
 800e9e8:	e770      	b.n	800e8cc <_rcl_timer_time_jump+0x14>
 800e9ea:	bf00      	nop

0800e9ec <rcl_get_zero_initialized_timer>:
 800e9ec:	4b01      	ldr	r3, [pc, #4]	@ (800e9f4 <rcl_get_zero_initialized_timer+0x8>)
 800e9ee:	6818      	ldr	r0, [r3, #0]
 800e9f0:	4770      	bx	lr
 800e9f2:	bf00      	nop
 800e9f4:	0801d890 	.word	0x0801d890

0800e9f8 <rcl_timer_init>:
 800e9f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9fc:	b0aa      	sub	sp, #168	@ 0xa8
 800e9fe:	4604      	mov	r4, r0
 800ea00:	a835      	add	r0, sp, #212	@ 0xd4
 800ea02:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 800ea06:	460d      	mov	r5, r1
 800ea08:	4692      	mov	sl, r2
 800ea0a:	f001 f9b5 	bl	800fd78 <rcutils_allocator_is_valid>
 800ea0e:	2800      	cmp	r0, #0
 800ea10:	d064      	beq.n	800eadc <rcl_timer_init+0xe4>
 800ea12:	2c00      	cmp	r4, #0
 800ea14:	d062      	beq.n	800eadc <rcl_timer_init+0xe4>
 800ea16:	2d00      	cmp	r5, #0
 800ea18:	d060      	beq.n	800eadc <rcl_timer_init+0xe4>
 800ea1a:	2f00      	cmp	r7, #0
 800ea1c:	db5e      	blt.n	800eadc <rcl_timer_init+0xe4>
 800ea1e:	6823      	ldr	r3, [r4, #0]
 800ea20:	b123      	cbz	r3, 800ea2c <rcl_timer_init+0x34>
 800ea22:	2664      	movs	r6, #100	@ 0x64
 800ea24:	4630      	mov	r0, r6
 800ea26:	b02a      	add	sp, #168	@ 0xa8
 800ea28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea2c:	a908      	add	r1, sp, #32
 800ea2e:	4628      	mov	r0, r5
 800ea30:	f008 f9a2 	bl	8016d78 <rcl_clock_get_now>
 800ea34:	4606      	mov	r6, r0
 800ea36:	2800      	cmp	r0, #0
 800ea38:	d1f4      	bne.n	800ea24 <rcl_timer_init+0x2c>
 800ea3a:	ae06      	add	r6, sp, #24
 800ea3c:	4630      	mov	r0, r6
 800ea3e:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 800ea42:	f007 fd8b 	bl	801655c <rcl_get_zero_initialized_guard_condition>
 800ea46:	e896 0003 	ldmia.w	r6, {r0, r1}
 800ea4a:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 800ea4e:	ae0b      	add	r6, sp, #44	@ 0x2c
 800ea50:	e889 0003 	stmia.w	r9, {r0, r1}
 800ea54:	4630      	mov	r0, r6
 800ea56:	f007 fe5d 	bl	8016714 <rcl_guard_condition_get_default_options>
 800ea5a:	ab0d      	add	r3, sp, #52	@ 0x34
 800ea5c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ea60:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800ea64:	4651      	mov	r1, sl
 800ea66:	e896 000c 	ldmia.w	r6, {r2, r3}
 800ea6a:	4648      	mov	r0, r9
 800ea6c:	f007 fd80 	bl	8016570 <rcl_guard_condition_init>
 800ea70:	4606      	mov	r6, r0
 800ea72:	2800      	cmp	r0, #0
 800ea74:	d1d6      	bne.n	800ea24 <rcl_timer_init+0x2c>
 800ea76:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ea78:	781b      	ldrb	r3, [r3, #0]
 800ea7a:	2b01      	cmp	r3, #1
 800ea7c:	d033      	beq.n	800eae6 <rcl_timer_init+0xee>
 800ea7e:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800ea80:	911a      	str	r1, [sp, #104]	@ 0x68
 800ea82:	4642      	mov	r2, r8
 800ea84:	463b      	mov	r3, r7
 800ea86:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 800ea8a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ea8e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800eb40 <rcl_timer_init+0x148>
 800ea92:	eb12 0008 	adds.w	r0, r2, r8
 800ea96:	eb47 0103 	adc.w	r1, r7, r3
 800ea9a:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 800ea9e:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 800eaa2:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 800eaa6:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 800eaaa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800eaae:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 800eab2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800eab6:	f8de 3000 	ldr.w	r3, [lr]
 800eaba:	f8cc 3000 	str.w	r3, [ip]
 800eabe:	f04f 0a00 	mov.w	sl, #0
 800eac2:	4619      	mov	r1, r3
 800eac4:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 800eac8:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800eaca:	2050      	movs	r0, #80	@ 0x50
 800eacc:	4798      	blx	r3
 800eace:	6020      	str	r0, [r4, #0]
 800ead0:	b358      	cbz	r0, 800eb2a <rcl_timer_init+0x132>
 800ead2:	2250      	movs	r2, #80	@ 0x50
 800ead4:	a916      	add	r1, sp, #88	@ 0x58
 800ead6:	f00d faea 	bl	801c0ae <memcpy>
 800eada:	e7a3      	b.n	800ea24 <rcl_timer_init+0x2c>
 800eadc:	260b      	movs	r6, #11
 800eade:	4630      	mov	r0, r6
 800eae0:	b02a      	add	sp, #168	@ 0xa8
 800eae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eae6:	2001      	movs	r0, #1
 800eae8:	2100      	movs	r1, #0
 800eaea:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 800eaee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eaf2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800eaf6:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 800eafa:	4a13      	ldr	r2, [pc, #76]	@ (800eb48 <rcl_timer_init+0x150>)
 800eafc:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800eb00:	9405      	str	r4, [sp, #20]
 800eb02:	9204      	str	r2, [sp, #16]
 800eb04:	ab12      	add	r3, sp, #72	@ 0x48
 800eb06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800eb08:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800eb0c:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 800eb10:	e89c 000c 	ldmia.w	ip, {r2, r3}
 800eb14:	4628      	mov	r0, r5
 800eb16:	f008 f93b 	bl	8016d90 <rcl_clock_add_jump_callback>
 800eb1a:	4682      	mov	sl, r0
 800eb1c:	2800      	cmp	r0, #0
 800eb1e:	d0ae      	beq.n	800ea7e <rcl_timer_init+0x86>
 800eb20:	4648      	mov	r0, r9
 800eb22:	f007 fdd1 	bl	80166c8 <rcl_guard_condition_fini>
 800eb26:	4656      	mov	r6, sl
 800eb28:	e77c      	b.n	800ea24 <rcl_timer_init+0x2c>
 800eb2a:	4648      	mov	r0, r9
 800eb2c:	f007 fdcc 	bl	80166c8 <rcl_guard_condition_fini>
 800eb30:	4905      	ldr	r1, [pc, #20]	@ (800eb48 <rcl_timer_init+0x150>)
 800eb32:	4622      	mov	r2, r4
 800eb34:	4628      	mov	r0, r5
 800eb36:	f008 f98d 	bl	8016e54 <rcl_clock_remove_jump_callback>
 800eb3a:	260a      	movs	r6, #10
 800eb3c:	e772      	b.n	800ea24 <rcl_timer_init+0x2c>
 800eb3e:	bf00      	nop
	...
 800eb48:	0800e8b9 	.word	0x0800e8b9

0800eb4c <rcl_timer_fini>:
 800eb4c:	b310      	cbz	r0, 800eb94 <rcl_timer_fini+0x48>
 800eb4e:	6803      	ldr	r3, [r0, #0]
 800eb50:	b570      	push	{r4, r5, r6, lr}
 800eb52:	4604      	mov	r4, r0
 800eb54:	b1b3      	cbz	r3, 800eb84 <rcl_timer_fini+0x38>
 800eb56:	f3bf 8f5b 	dmb	ish
 800eb5a:	2201      	movs	r2, #1
 800eb5c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800eb60:	f3bf 8f5b 	dmb	ish
 800eb64:	6803      	ldr	r3, [r0, #0]
 800eb66:	6818      	ldr	r0, [r3, #0]
 800eb68:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
 800eb6a:	7802      	ldrb	r2, [r0, #0]
 800eb6c:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800eb6e:	2a01      	cmp	r2, #1
 800eb70:	d00a      	beq.n	800eb88 <rcl_timer_fini+0x3c>
 800eb72:	f103 0008 	add.w	r0, r3, #8
 800eb76:	f007 fda7 	bl	80166c8 <rcl_guard_condition_fini>
 800eb7a:	6820      	ldr	r0, [r4, #0]
 800eb7c:	4631      	mov	r1, r6
 800eb7e:	47a8      	blx	r5
 800eb80:	2300      	movs	r3, #0
 800eb82:	6023      	str	r3, [r4, #0]
 800eb84:	2000      	movs	r0, #0
 800eb86:	bd70      	pop	{r4, r5, r6, pc}
 800eb88:	4903      	ldr	r1, [pc, #12]	@ (800eb98 <rcl_timer_fini+0x4c>)
 800eb8a:	4622      	mov	r2, r4
 800eb8c:	f008 f962 	bl	8016e54 <rcl_clock_remove_jump_callback>
 800eb90:	6823      	ldr	r3, [r4, #0]
 800eb92:	e7ee      	b.n	800eb72 <rcl_timer_fini+0x26>
 800eb94:	2000      	movs	r0, #0
 800eb96:	4770      	bx	lr
 800eb98:	0800e8b9 	.word	0x0800e8b9

0800eb9c <rcl_timer_call>:
 800eb9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eba0:	b087      	sub	sp, #28
 800eba2:	2800      	cmp	r0, #0
 800eba4:	d06d      	beq.n	800ec82 <rcl_timer_call+0xe6>
 800eba6:	6803      	ldr	r3, [r0, #0]
 800eba8:	4604      	mov	r4, r0
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d063      	beq.n	800ec76 <rcl_timer_call+0xda>
 800ebae:	f3bf 8f5b 	dmb	ish
 800ebb2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ebb6:	f3bf 8f5b 	dmb	ish
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d150      	bne.n	800ec60 <rcl_timer_call+0xc4>
 800ebbe:	6803      	ldr	r3, [r0, #0]
 800ebc0:	a904      	add	r1, sp, #16
 800ebc2:	6818      	ldr	r0, [r3, #0]
 800ebc4:	f008 f8d8 	bl	8016d78 <rcl_clock_get_now>
 800ebc8:	4605      	mov	r5, r0
 800ebca:	2800      	cmp	r0, #0
 800ebcc:	d14a      	bne.n	800ec64 <rcl_timer_call+0xc8>
 800ebce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	db4a      	blt.n	800ec6c <rcl_timer_call+0xd0>
 800ebd6:	6820      	ldr	r0, [r4, #0]
 800ebd8:	f04f 0a05 	mov.w	sl, #5
 800ebdc:	f8cd a000 	str.w	sl, [sp]
 800ebe0:	3020      	adds	r0, #32
 800ebe2:	f001 f943 	bl	800fe6c <__atomic_exchange_8>
 800ebe6:	6823      	ldr	r3, [r4, #0]
 800ebe8:	f3bf 8f5b 	dmb	ish
 800ebec:	4680      	mov	r8, r0
 800ebee:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800ebf2:	f3bf 8f5b 	dmb	ish
 800ebf6:	6820      	ldr	r0, [r4, #0]
 800ebf8:	4689      	mov	r9, r1
 800ebfa:	3028      	adds	r0, #40	@ 0x28
 800ebfc:	4651      	mov	r1, sl
 800ebfe:	f001 f8c9 	bl	800fd94 <__atomic_load_8>
 800ec02:	4606      	mov	r6, r0
 800ec04:	6820      	ldr	r0, [r4, #0]
 800ec06:	460f      	mov	r7, r1
 800ec08:	3018      	adds	r0, #24
 800ec0a:	4651      	mov	r1, sl
 800ec0c:	f001 f8c2 	bl	800fd94 <__atomic_load_8>
 800ec10:	1836      	adds	r6, r6, r0
 800ec12:	4602      	mov	r2, r0
 800ec14:	4682      	mov	sl, r0
 800ec16:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 800ec1a:	eb47 0701 	adc.w	r7, r7, r1
 800ec1e:	4286      	cmp	r6, r0
 800ec20:	460b      	mov	r3, r1
 800ec22:	eb77 010c 	sbcs.w	r1, r7, ip
 800ec26:	da04      	bge.n	800ec32 <rcl_timer_call+0x96>
 800ec28:	ea53 0102 	orrs.w	r1, r3, r2
 800ec2c:	d12e      	bne.n	800ec8c <rcl_timer_call+0xf0>
 800ec2e:	4606      	mov	r6, r0
 800ec30:	4667      	mov	r7, ip
 800ec32:	6820      	ldr	r0, [r4, #0]
 800ec34:	2105      	movs	r1, #5
 800ec36:	4632      	mov	r2, r6
 800ec38:	463b      	mov	r3, r7
 800ec3a:	3028      	adds	r0, #40	@ 0x28
 800ec3c:	9100      	str	r1, [sp, #0]
 800ec3e:	f001 f8df 	bl	800fe00 <__atomic_store_8>
 800ec42:	f1bb 0f00 	cmp.w	fp, #0
 800ec46:	d00d      	beq.n	800ec64 <rcl_timer_call+0xc8>
 800ec48:	9a04      	ldr	r2, [sp, #16]
 800ec4a:	9b05      	ldr	r3, [sp, #20]
 800ec4c:	ebb2 0208 	subs.w	r2, r2, r8
 800ec50:	4620      	mov	r0, r4
 800ec52:	eb63 0309 	sbc.w	r3, r3, r9
 800ec56:	47d8      	blx	fp
 800ec58:	4628      	mov	r0, r5
 800ec5a:	b007      	add	sp, #28
 800ec5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec60:	f240 3521 	movw	r5, #801	@ 0x321
 800ec64:	4628      	mov	r0, r5
 800ec66:	b007      	add	sp, #28
 800ec68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec6c:	2501      	movs	r5, #1
 800ec6e:	4628      	mov	r0, r5
 800ec70:	b007      	add	sp, #28
 800ec72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec76:	f44f 7548 	mov.w	r5, #800	@ 0x320
 800ec7a:	4628      	mov	r0, r5
 800ec7c:	b007      	add	sp, #28
 800ec7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec82:	250b      	movs	r5, #11
 800ec84:	4628      	mov	r0, r5
 800ec86:	b007      	add	sp, #28
 800ec88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec8c:	1b80      	subs	r0, r0, r6
 800ec8e:	eb6c 0107 	sbc.w	r1, ip, r7
 800ec92:	3801      	subs	r0, #1
 800ec94:	f161 0100 	sbc.w	r1, r1, #0
 800ec98:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ec9c:	f7f1 ff3e 	bl	8000b1c <__aeabi_ldivmod>
 800eca0:	9b02      	ldr	r3, [sp, #8]
 800eca2:	3001      	adds	r0, #1
 800eca4:	f141 0100 	adc.w	r1, r1, #0
 800eca8:	fb00 f303 	mul.w	r3, r0, r3
 800ecac:	fb01 330a 	mla	r3, r1, sl, r3
 800ecb0:	fba0 0a0a 	umull	r0, sl, r0, sl
 800ecb4:	1986      	adds	r6, r0, r6
 800ecb6:	4453      	add	r3, sl
 800ecb8:	eb43 0707 	adc.w	r7, r3, r7
 800ecbc:	e7b9      	b.n	800ec32 <rcl_timer_call+0x96>
 800ecbe:	bf00      	nop

0800ecc0 <rcl_timer_is_ready>:
 800ecc0:	b570      	push	{r4, r5, r6, lr}
 800ecc2:	b082      	sub	sp, #8
 800ecc4:	b378      	cbz	r0, 800ed26 <rcl_timer_is_ready+0x66>
 800ecc6:	6803      	ldr	r3, [r0, #0]
 800ecc8:	4604      	mov	r4, r0
 800ecca:	b383      	cbz	r3, 800ed2e <rcl_timer_is_ready+0x6e>
 800eccc:	460d      	mov	r5, r1
 800ecce:	b351      	cbz	r1, 800ed26 <rcl_timer_is_ready+0x66>
 800ecd0:	f3bf 8f5b 	dmb	ish
 800ecd4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ecd8:	f3bf 8f5b 	dmb	ish
 800ecdc:	b953      	cbnz	r3, 800ecf4 <rcl_timer_is_ready+0x34>
 800ecde:	6803      	ldr	r3, [r0, #0]
 800ece0:	4669      	mov	r1, sp
 800ece2:	6818      	ldr	r0, [r3, #0]
 800ece4:	f008 f848 	bl	8016d78 <rcl_clock_get_now>
 800ece8:	4606      	mov	r6, r0
 800ecea:	b140      	cbz	r0, 800ecfe <rcl_timer_is_ready+0x3e>
 800ecec:	f240 3321 	movw	r3, #801	@ 0x321
 800ecf0:	4298      	cmp	r0, r3
 800ecf2:	d101      	bne.n	800ecf8 <rcl_timer_is_ready+0x38>
 800ecf4:	2600      	movs	r6, #0
 800ecf6:	702e      	strb	r6, [r5, #0]
 800ecf8:	4630      	mov	r0, r6
 800ecfa:	b002      	add	sp, #8
 800ecfc:	bd70      	pop	{r4, r5, r6, pc}
 800ecfe:	6820      	ldr	r0, [r4, #0]
 800ed00:	2105      	movs	r1, #5
 800ed02:	3028      	adds	r0, #40	@ 0x28
 800ed04:	f001 f846 	bl	800fd94 <__atomic_load_8>
 800ed08:	9b00      	ldr	r3, [sp, #0]
 800ed0a:	1ac0      	subs	r0, r0, r3
 800ed0c:	9b01      	ldr	r3, [sp, #4]
 800ed0e:	eb61 0103 	sbc.w	r1, r1, r3
 800ed12:	2801      	cmp	r0, #1
 800ed14:	f171 0300 	sbcs.w	r3, r1, #0
 800ed18:	bfb4      	ite	lt
 800ed1a:	2301      	movlt	r3, #1
 800ed1c:	2300      	movge	r3, #0
 800ed1e:	4630      	mov	r0, r6
 800ed20:	702b      	strb	r3, [r5, #0]
 800ed22:	b002      	add	sp, #8
 800ed24:	bd70      	pop	{r4, r5, r6, pc}
 800ed26:	260b      	movs	r6, #11
 800ed28:	4630      	mov	r0, r6
 800ed2a:	b002      	add	sp, #8
 800ed2c:	bd70      	pop	{r4, r5, r6, pc}
 800ed2e:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800ed32:	e7e1      	b.n	800ecf8 <rcl_timer_is_ready+0x38>

0800ed34 <rcl_timer_get_time_until_next_call>:
 800ed34:	b570      	push	{r4, r5, r6, lr}
 800ed36:	b082      	sub	sp, #8
 800ed38:	b330      	cbz	r0, 800ed88 <rcl_timer_get_time_until_next_call+0x54>
 800ed3a:	6803      	ldr	r3, [r0, #0]
 800ed3c:	4604      	mov	r4, r0
 800ed3e:	b33b      	cbz	r3, 800ed90 <rcl_timer_get_time_until_next_call+0x5c>
 800ed40:	460d      	mov	r5, r1
 800ed42:	b309      	cbz	r1, 800ed88 <rcl_timer_get_time_until_next_call+0x54>
 800ed44:	f3bf 8f5b 	dmb	ish
 800ed48:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ed4c:	f3bf 8f5b 	dmb	ish
 800ed50:	b9ab      	cbnz	r3, 800ed7e <rcl_timer_get_time_until_next_call+0x4a>
 800ed52:	6803      	ldr	r3, [r0, #0]
 800ed54:	4669      	mov	r1, sp
 800ed56:	6818      	ldr	r0, [r3, #0]
 800ed58:	f008 f80e 	bl	8016d78 <rcl_clock_get_now>
 800ed5c:	4606      	mov	r6, r0
 800ed5e:	b958      	cbnz	r0, 800ed78 <rcl_timer_get_time_until_next_call+0x44>
 800ed60:	6820      	ldr	r0, [r4, #0]
 800ed62:	2105      	movs	r1, #5
 800ed64:	3028      	adds	r0, #40	@ 0x28
 800ed66:	f001 f815 	bl	800fd94 <__atomic_load_8>
 800ed6a:	9b00      	ldr	r3, [sp, #0]
 800ed6c:	1ac0      	subs	r0, r0, r3
 800ed6e:	9b01      	ldr	r3, [sp, #4]
 800ed70:	6028      	str	r0, [r5, #0]
 800ed72:	eb61 0103 	sbc.w	r1, r1, r3
 800ed76:	6069      	str	r1, [r5, #4]
 800ed78:	4630      	mov	r0, r6
 800ed7a:	b002      	add	sp, #8
 800ed7c:	bd70      	pop	{r4, r5, r6, pc}
 800ed7e:	f240 3621 	movw	r6, #801	@ 0x321
 800ed82:	4630      	mov	r0, r6
 800ed84:	b002      	add	sp, #8
 800ed86:	bd70      	pop	{r4, r5, r6, pc}
 800ed88:	260b      	movs	r6, #11
 800ed8a:	4630      	mov	r0, r6
 800ed8c:	b002      	add	sp, #8
 800ed8e:	bd70      	pop	{r4, r5, r6, pc}
 800ed90:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800ed94:	e7f0      	b.n	800ed78 <rcl_timer_get_time_until_next_call+0x44>
 800ed96:	bf00      	nop

0800ed98 <rcl_timer_get_guard_condition>:
 800ed98:	b130      	cbz	r0, 800eda8 <rcl_timer_get_guard_condition+0x10>
 800ed9a:	6800      	ldr	r0, [r0, #0]
 800ed9c:	b120      	cbz	r0, 800eda8 <rcl_timer_get_guard_condition+0x10>
 800ed9e:	68c3      	ldr	r3, [r0, #12]
 800eda0:	b10b      	cbz	r3, 800eda6 <rcl_timer_get_guard_condition+0xe>
 800eda2:	3008      	adds	r0, #8
 800eda4:	4770      	bx	lr
 800eda6:	4618      	mov	r0, r3
 800eda8:	4770      	bx	lr
 800edaa:	bf00      	nop

0800edac <_rclc_check_for_new_data>:
 800edac:	2800      	cmp	r0, #0
 800edae:	d046      	beq.n	800ee3e <_rclc_check_for_new_data+0x92>
 800edb0:	b510      	push	{r4, lr}
 800edb2:	7802      	ldrb	r2, [r0, #0]
 800edb4:	b084      	sub	sp, #16
 800edb6:	4603      	mov	r3, r0
 800edb8:	2a0a      	cmp	r2, #10
 800edba:	d842      	bhi.n	800ee42 <_rclc_check_for_new_data+0x96>
 800edbc:	e8df f002 	tbb	[pc, r2]
 800edc0:	14181212 	.word	0x14181212
 800edc4:	06060614 	.word	0x06060614
 800edc8:	2e1a      	.short	0x2e1a
 800edca:	16          	.byte	0x16
 800edcb:	00          	.byte	0x00
 800edcc:	6a0a      	ldr	r2, [r1, #32]
 800edce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800edd0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800edd4:	2000      	movs	r0, #0
 800edd6:	1a12      	subs	r2, r2, r0
 800edd8:	bf18      	it	ne
 800edda:	2201      	movne	r2, #1
 800eddc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800ede0:	b004      	add	sp, #16
 800ede2:	bd10      	pop	{r4, pc}
 800ede4:	680a      	ldr	r2, [r1, #0]
 800ede6:	e7f2      	b.n	800edce <_rclc_check_for_new_data+0x22>
 800ede8:	698a      	ldr	r2, [r1, #24]
 800edea:	e7f0      	b.n	800edce <_rclc_check_for_new_data+0x22>
 800edec:	688a      	ldr	r2, [r1, #8]
 800edee:	e7ee      	b.n	800edce <_rclc_check_for_new_data+0x22>
 800edf0:	690a      	ldr	r2, [r1, #16]
 800edf2:	e7ec      	b.n	800edce <_rclc_check_for_new_data+0x22>
 800edf4:	685c      	ldr	r4, [r3, #4]
 800edf6:	4608      	mov	r0, r1
 800edf8:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800edfc:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800ee00:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800ee04:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800ee08:	9300      	str	r3, [sp, #0]
 800ee0a:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800ee0e:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800ee12:	f104 0110 	add.w	r1, r4, #16
 800ee16:	f008 ffeb 	bl	8017df0 <rcl_action_client_wait_set_get_entities_ready>
 800ee1a:	e7e1      	b.n	800ede0 <_rclc_check_for_new_data+0x34>
 800ee1c:	685c      	ldr	r4, [r3, #4]
 800ee1e:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800ee22:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800ee26:	e9cd 3200 	strd	r3, r2, [sp]
 800ee2a:	4608      	mov	r0, r1
 800ee2c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800ee30:	f104 0220 	add.w	r2, r4, #32
 800ee34:	f104 0110 	add.w	r1, r4, #16
 800ee38:	f009 f9f2 	bl	8018220 <rcl_action_server_wait_set_get_entities_ready>
 800ee3c:	e7d0      	b.n	800ede0 <_rclc_check_for_new_data+0x34>
 800ee3e:	200b      	movs	r0, #11
 800ee40:	4770      	bx	lr
 800ee42:	2001      	movs	r0, #1
 800ee44:	e7cc      	b.n	800ede0 <_rclc_check_for_new_data+0x34>
 800ee46:	bf00      	nop

0800ee48 <_rclc_take_new_data>:
 800ee48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee4a:	b09b      	sub	sp, #108	@ 0x6c
 800ee4c:	2800      	cmp	r0, #0
 800ee4e:	f000 8088 	beq.w	800ef62 <_rclc_take_new_data+0x11a>
 800ee52:	7803      	ldrb	r3, [r0, #0]
 800ee54:	4604      	mov	r4, r0
 800ee56:	2b0a      	cmp	r3, #10
 800ee58:	f200 8167 	bhi.w	800f12a <_rclc_take_new_data+0x2e2>
 800ee5c:	e8df f003 	tbb	[pc, r3]
 800ee60:	44152d2d 	.word	0x44152d2d
 800ee64:	19191944 	.word	0x19191944
 800ee68:	065a      	.short	0x065a
 800ee6a:	15          	.byte	0x15
 800ee6b:	00          	.byte	0x00
 800ee6c:	6840      	ldr	r0, [r0, #4]
 800ee6e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	f040 80b2 	bne.w	800efdc <_rclc_take_new_data+0x194>
 800ee78:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	f040 80e4 	bne.w	800f04a <_rclc_take_new_data+0x202>
 800ee82:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d16f      	bne.n	800ef6a <_rclc_take_new_data+0x122>
 800ee8a:	2500      	movs	r5, #0
 800ee8c:	4628      	mov	r0, r5
 800ee8e:	b01b      	add	sp, #108	@ 0x6c
 800ee90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee92:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800ee94:	6a0b      	ldr	r3, [r1, #32]
 800ee96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d0f5      	beq.n	800ee8a <_rclc_take_new_data+0x42>
 800ee9e:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800eea2:	f104 0110 	add.w	r1, r4, #16
 800eea6:	f007 fe43 	bl	8016b30 <rcl_take_request>
 800eeaa:	4605      	mov	r5, r0
 800eeac:	2800      	cmp	r0, #0
 800eeae:	d0ec      	beq.n	800ee8a <_rclc_take_new_data+0x42>
 800eeb0:	f240 2359 	movw	r3, #601	@ 0x259
 800eeb4:	4298      	cmp	r0, r3
 800eeb6:	d013      	beq.n	800eee0 <_rclc_take_new_data+0x98>
 800eeb8:	e029      	b.n	800ef0e <_rclc_take_new_data+0xc6>
 800eeba:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800eebc:	680b      	ldr	r3, [r1, #0]
 800eebe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d0e1      	beq.n	800ee8a <_rclc_take_new_data+0x42>
 800eec6:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800eeca:	2300      	movs	r3, #0
 800eecc:	aa0a      	add	r2, sp, #40	@ 0x28
 800eece:	f7ff fc8b 	bl	800e7e8 <rcl_take>
 800eed2:	4605      	mov	r5, r0
 800eed4:	2800      	cmp	r0, #0
 800eed6:	d0d9      	beq.n	800ee8c <_rclc_take_new_data+0x44>
 800eed8:	f240 1391 	movw	r3, #401	@ 0x191
 800eedc:	4298      	cmp	r0, r3
 800eede:	d116      	bne.n	800ef0e <_rclc_take_new_data+0xc6>
 800eee0:	2300      	movs	r3, #0
 800eee2:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800eee6:	e7d1      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800eee8:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800eeea:	698b      	ldr	r3, [r1, #24]
 800eeec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d0ca      	beq.n	800ee8a <_rclc_take_new_data+0x42>
 800eef4:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800eef8:	f104 0110 	add.w	r1, r4, #16
 800eefc:	f007 fac8 	bl	8016490 <rcl_take_response>
 800ef00:	4605      	mov	r5, r0
 800ef02:	2800      	cmp	r0, #0
 800ef04:	d0c1      	beq.n	800ee8a <_rclc_take_new_data+0x42>
 800ef06:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800ef0a:	4298      	cmp	r0, r3
 800ef0c:	d0be      	beq.n	800ee8c <_rclc_take_new_data+0x44>
 800ef0e:	f001 f813 	bl	800ff38 <rcutils_reset_error>
 800ef12:	e7bb      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800ef14:	6840      	ldr	r0, [r0, #4]
 800ef16:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d17d      	bne.n	800f01a <_rclc_take_new_data+0x1d2>
 800ef1e:	69c3      	ldr	r3, [r0, #28]
 800ef20:	b11b      	cbz	r3, 800ef2a <_rclc_take_new_data+0xe2>
 800ef22:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d144      	bne.n	800efb4 <_rclc_take_new_data+0x16c>
 800ef2a:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	f040 80ac 	bne.w	800f08c <_rclc_take_new_data+0x244>
 800ef34:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d0a6      	beq.n	800ee8a <_rclc_take_new_data+0x42>
 800ef3c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800ef3e:	a90a      	add	r1, sp, #40	@ 0x28
 800ef40:	3010      	adds	r0, #16
 800ef42:	f008 fe2d 	bl	8017ba0 <rcl_action_take_result_response>
 800ef46:	4605      	mov	r5, r0
 800ef48:	2800      	cmp	r0, #0
 800ef4a:	d1e0      	bne.n	800ef0e <_rclc_take_new_data+0xc6>
 800ef4c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ef50:	6860      	ldr	r0, [r4, #4]
 800ef52:	f009 fa89 	bl	8018468 <rclc_action_find_handle_by_result_request_sequence_number>
 800ef56:	2800      	cmp	r0, #0
 800ef58:	d098      	beq.n	800ee8c <_rclc_take_new_data+0x44>
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800ef60:	e794      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800ef62:	250b      	movs	r5, #11
 800ef64:	4628      	mov	r0, r5
 800ef66:	b01b      	add	sp, #108	@ 0x6c
 800ef68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef6a:	ae04      	add	r6, sp, #16
 800ef6c:	aa0a      	add	r2, sp, #40	@ 0x28
 800ef6e:	3010      	adds	r0, #16
 800ef70:	4631      	mov	r1, r6
 800ef72:	f009 f889 	bl	8018088 <rcl_action_take_cancel_request>
 800ef76:	4605      	mov	r5, r0
 800ef78:	2800      	cmp	r0, #0
 800ef7a:	d1c8      	bne.n	800ef0e <_rclc_take_new_data+0xc6>
 800ef7c:	6860      	ldr	r0, [r4, #4]
 800ef7e:	a90a      	add	r1, sp, #40	@ 0x28
 800ef80:	f009 fa30 	bl	80183e4 <rclc_action_find_goal_handle_by_uuid>
 800ef84:	4607      	mov	r7, r0
 800ef86:	2800      	cmp	r0, #0
 800ef88:	f000 80bb 	beq.w	800f102 <_rclc_take_new_data+0x2ba>
 800ef8c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800ef90:	2101      	movs	r1, #1
 800ef92:	f009 f9b1 	bl	80182f8 <rcl_action_transition_goal_state>
 800ef96:	2803      	cmp	r0, #3
 800ef98:	4684      	mov	ip, r0
 800ef9a:	f040 80a7 	bne.w	800f0ec <_rclc_take_new_data+0x2a4>
 800ef9e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800efa0:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800efa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800efa6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800efaa:	e884 0003 	stmia.w	r4, {r0, r1}
 800efae:	f887 c008 	strb.w	ip, [r7, #8]
 800efb2:	e76b      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800efb4:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800efb6:	3010      	adds	r0, #16
 800efb8:	f008 fe72 	bl	8017ca0 <rcl_action_take_feedback>
 800efbc:	4605      	mov	r5, r0
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d1a5      	bne.n	800ef0e <_rclc_take_new_data+0xc6>
 800efc2:	6860      	ldr	r0, [r4, #4]
 800efc4:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800efc6:	f009 fa0d 	bl	80183e4 <rclc_action_find_goal_handle_by_uuid>
 800efca:	4603      	mov	r3, r0
 800efcc:	2800      	cmp	r0, #0
 800efce:	f000 80a3 	beq.w	800f118 <_rclc_take_new_data+0x2d0>
 800efd2:	2201      	movs	r2, #1
 800efd4:	6860      	ldr	r0, [r4, #4]
 800efd6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800efda:	e7a6      	b.n	800ef2a <_rclc_take_new_data+0xe2>
 800efdc:	f009 f9dc 	bl	8018398 <rclc_action_take_goal_handle>
 800efe0:	4606      	mov	r6, r0
 800efe2:	6860      	ldr	r0, [r4, #4]
 800efe4:	2e00      	cmp	r6, #0
 800efe6:	f43f af47 	beq.w	800ee78 <_rclc_take_new_data+0x30>
 800efea:	6070      	str	r0, [r6, #4]
 800efec:	69f2      	ldr	r2, [r6, #28]
 800efee:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800eff2:	3010      	adds	r0, #16
 800eff4:	f008 ff90 	bl	8017f18 <rcl_action_take_goal_request>
 800eff8:	4605      	mov	r5, r0
 800effa:	2800      	cmp	r0, #0
 800effc:	f040 808e 	bne.w	800f11c <_rclc_take_new_data+0x2d4>
 800f000:	69f7      	ldr	r7, [r6, #28]
 800f002:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800f004:	7235      	strb	r5, [r6, #8]
 800f006:	f8c6 0009 	str.w	r0, [r6, #9]
 800f00a:	f8c6 100d 	str.w	r1, [r6, #13]
 800f00e:	6860      	ldr	r0, [r4, #4]
 800f010:	f8c6 2011 	str.w	r2, [r6, #17]
 800f014:	f8c6 3015 	str.w	r3, [r6, #21]
 800f018:	e72e      	b.n	800ee78 <_rclc_take_new_data+0x30>
 800f01a:	aa04      	add	r2, sp, #16
 800f01c:	a90a      	add	r1, sp, #40	@ 0x28
 800f01e:	3010      	adds	r0, #16
 800f020:	f008 fd46 	bl	8017ab0 <rcl_action_take_goal_response>
 800f024:	4605      	mov	r5, r0
 800f026:	2800      	cmp	r0, #0
 800f028:	f47f af71 	bne.w	800ef0e <_rclc_take_new_data+0xc6>
 800f02c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f030:	6860      	ldr	r0, [r4, #4]
 800f032:	f009 fa07 	bl	8018444 <rclc_action_find_handle_by_goal_request_sequence_number>
 800f036:	b130      	cbz	r0, 800f046 <_rclc_take_new_data+0x1fe>
 800f038:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800f03c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800f040:	2201      	movs	r2, #1
 800f042:	f880 2020 	strb.w	r2, [r0, #32]
 800f046:	6860      	ldr	r0, [r4, #4]
 800f048:	e769      	b.n	800ef1e <_rclc_take_new_data+0xd6>
 800f04a:	aa04      	add	r2, sp, #16
 800f04c:	3010      	adds	r0, #16
 800f04e:	a90a      	add	r1, sp, #40	@ 0x28
 800f050:	f008 ffda 	bl	8018008 <rcl_action_take_result_request>
 800f054:	4605      	mov	r5, r0
 800f056:	2800      	cmp	r0, #0
 800f058:	f47f af59 	bne.w	800ef0e <_rclc_take_new_data+0xc6>
 800f05c:	6860      	ldr	r0, [r4, #4]
 800f05e:	a904      	add	r1, sp, #16
 800f060:	f009 f9c0 	bl	80183e4 <rclc_action_find_goal_handle_by_uuid>
 800f064:	4607      	mov	r7, r0
 800f066:	b160      	cbz	r0, 800f082 <_rclc_take_new_data+0x23a>
 800f068:	ad0a      	add	r5, sp, #40	@ 0x28
 800f06a:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800f06e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f070:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800f072:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f076:	f04f 0c02 	mov.w	ip, #2
 800f07a:	e886 0003 	stmia.w	r6, {r0, r1}
 800f07e:	f887 c008 	strb.w	ip, [r7, #8]
 800f082:	6860      	ldr	r0, [r4, #4]
 800f084:	2300      	movs	r3, #0
 800f086:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800f08a:	e6fa      	b.n	800ee82 <_rclc_take_new_data+0x3a>
 800f08c:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800f090:	a90a      	add	r1, sp, #40	@ 0x28
 800f092:	3010      	adds	r0, #16
 800f094:	f008 fdc4 	bl	8017c20 <rcl_action_take_cancel_response>
 800f098:	4605      	mov	r5, r0
 800f09a:	2800      	cmp	r0, #0
 800f09c:	f47f af37 	bne.w	800ef0e <_rclc_take_new_data+0xc6>
 800f0a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f0a4:	6860      	ldr	r0, [r4, #4]
 800f0a6:	f009 f9f1 	bl	801848c <rclc_action_find_handle_by_cancel_request_sequence_number>
 800f0aa:	4606      	mov	r6, r0
 800f0ac:	6860      	ldr	r0, [r4, #4]
 800f0ae:	2e00      	cmp	r6, #0
 800f0b0:	f43f af40 	beq.w	800ef34 <_rclc_take_new_data+0xec>
 800f0b4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800f0b6:	2701      	movs	r7, #1
 800f0b8:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	f43f af3a 	beq.w	800ef34 <_rclc_take_new_data+0xec>
 800f0c0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800f0c2:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800f0c6:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800f0ca:	f009 f98b 	bl	80183e4 <rclc_action_find_goal_handle_by_uuid>
 800f0ce:	b138      	cbz	r0, 800f0e0 <_rclc_take_new_data+0x298>
 800f0d0:	6860      	ldr	r0, [r4, #4]
 800f0d2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800f0d4:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800f0d8:	3501      	adds	r5, #1
 800f0da:	42ab      	cmp	r3, r5
 800f0dc:	d8f0      	bhi.n	800f0c0 <_rclc_take_new_data+0x278>
 800f0de:	e729      	b.n	800ef34 <_rclc_take_new_data+0xec>
 800f0e0:	6860      	ldr	r0, [r4, #4]
 800f0e2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800f0e4:	3501      	adds	r5, #1
 800f0e6:	42ab      	cmp	r3, r5
 800f0e8:	d8ea      	bhi.n	800f0c0 <_rclc_take_new_data+0x278>
 800f0ea:	e723      	b.n	800ef34 <_rclc_take_new_data+0xec>
 800f0ec:	ab06      	add	r3, sp, #24
 800f0ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f0f0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f0f4:	2103      	movs	r1, #3
 800f0f6:	e896 000c 	ldmia.w	r6, {r2, r3}
 800f0fa:	6860      	ldr	r0, [r4, #4]
 800f0fc:	f009 fa3c 	bl	8018578 <rclc_action_server_goal_cancel_reject>
 800f100:	e6c4      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800f102:	ab06      	add	r3, sp, #24
 800f104:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f106:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f10a:	2102      	movs	r1, #2
 800f10c:	e896 000c 	ldmia.w	r6, {r2, r3}
 800f110:	6860      	ldr	r0, [r4, #4]
 800f112:	f009 fa31 	bl	8018578 <rclc_action_server_goal_cancel_reject>
 800f116:	e6b9      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800f118:	6860      	ldr	r0, [r4, #4]
 800f11a:	e706      	b.n	800ef2a <_rclc_take_new_data+0xe2>
 800f11c:	6860      	ldr	r0, [r4, #4]
 800f11e:	4631      	mov	r1, r6
 800f120:	f009 f94a 	bl	80183b8 <rclc_action_remove_used_goal_handle>
 800f124:	f000 ff08 	bl	800ff38 <rcutils_reset_error>
 800f128:	e6b0      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800f12a:	2501      	movs	r5, #1
 800f12c:	e6ae      	b.n	800ee8c <_rclc_take_new_data+0x44>
 800f12e:	bf00      	nop

0800f130 <_rclc_execute.part.0>:
 800f130:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f132:	7803      	ldrb	r3, [r0, #0]
 800f134:	b087      	sub	sp, #28
 800f136:	4604      	mov	r4, r0
 800f138:	2b0a      	cmp	r3, #10
 800f13a:	f200 8136 	bhi.w	800f3aa <_rclc_execute.part.0+0x27a>
 800f13e:	e8df f003 	tbb	[pc, r3]
 800f142:	435e      	.short	0x435e
 800f144:	06a1664f 	.word	0x06a1664f
 800f148:	6c1e0606 	.word	0x6c1e0606
 800f14c:	59          	.byte	0x59
 800f14d:	00          	.byte	0x00
 800f14e:	2b06      	cmp	r3, #6
 800f150:	f000 8122 	beq.w	800f398 <_rclc_execute.part.0+0x268>
 800f154:	2b07      	cmp	r3, #7
 800f156:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800f158:	f040 8118 	bne.w	800f38c <_rclc_execute.part.0+0x25c>
 800f15c:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800f160:	6880      	ldr	r0, [r0, #8]
 800f162:	4798      	blx	r3
 800f164:	f104 0110 	add.w	r1, r4, #16
 800f168:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800f16a:	6860      	ldr	r0, [r4, #4]
 800f16c:	f007 fd20 	bl	8016bb0 <rcl_send_response>
 800f170:	2800      	cmp	r0, #0
 800f172:	d033      	beq.n	800f1dc <_rclc_execute.part.0+0xac>
 800f174:	9005      	str	r0, [sp, #20]
 800f176:	f000 fedf 	bl	800ff38 <rcutils_reset_error>
 800f17a:	9805      	ldr	r0, [sp, #20]
 800f17c:	e02e      	b.n	800f1dc <_rclc_execute.part.0+0xac>
 800f17e:	6840      	ldr	r0, [r0, #4]
 800f180:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800f184:	2b00      	cmp	r3, #0
 800f186:	f000 8086 	beq.w	800f296 <_rclc_execute.part.0+0x166>
 800f18a:	2600      	movs	r6, #0
 800f18c:	2701      	movs	r7, #1
 800f18e:	e004      	b.n	800f19a <_rclc_execute.part.0+0x6a>
 800f190:	f009 f8dc 	bl	801834c <rclc_action_send_result_request>
 800f194:	b998      	cbnz	r0, 800f1be <_rclc_execute.part.0+0x8e>
 800f196:	722f      	strb	r7, [r5, #8]
 800f198:	6860      	ldr	r0, [r4, #4]
 800f19a:	f009 f989 	bl	80184b0 <rclc_action_find_first_handle_with_goal_response>
 800f19e:	4605      	mov	r5, r0
 800f1a0:	2800      	cmp	r0, #0
 800f1a2:	d077      	beq.n	800f294 <_rclc_execute.part.0+0x164>
 800f1a4:	6863      	ldr	r3, [r4, #4]
 800f1a6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800f1a8:	699b      	ldr	r3, [r3, #24]
 800f1aa:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800f1ae:	f885 6020 	strb.w	r6, [r5, #32]
 800f1b2:	4798      	blx	r3
 800f1b4:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800f1b8:	4628      	mov	r0, r5
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d1e8      	bne.n	800f190 <_rclc_execute.part.0+0x60>
 800f1be:	6860      	ldr	r0, [r4, #4]
 800f1c0:	4629      	mov	r1, r5
 800f1c2:	f009 f8f9 	bl	80183b8 <rclc_action_remove_used_goal_handle>
 800f1c6:	e7e7      	b.n	800f198 <_rclc_execute.part.0+0x68>
 800f1c8:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800f1cc:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800f1d0:	2d00      	cmp	r5, #0
 800f1d2:	f000 80c9 	beq.w	800f368 <_rclc_execute.part.0+0x238>
 800f1d6:	6880      	ldr	r0, [r0, #8]
 800f1d8:	4798      	blx	r3
 800f1da:	2000      	movs	r0, #0
 800f1dc:	b007      	add	sp, #28
 800f1de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1e0:	6840      	ldr	r0, [r0, #4]
 800f1e2:	f7ff fcdb 	bl	800eb9c <rcl_timer_call>
 800f1e6:	f240 3321 	movw	r3, #801	@ 0x321
 800f1ea:	4298      	cmp	r0, r3
 800f1ec:	d004      	beq.n	800f1f8 <_rclc_execute.part.0+0xc8>
 800f1ee:	2800      	cmp	r0, #0
 800f1f0:	d0f4      	beq.n	800f1dc <_rclc_execute.part.0+0xac>
 800f1f2:	e7bf      	b.n	800f174 <_rclc_execute.part.0+0x44>
 800f1f4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800f1f6:	4798      	blx	r3
 800f1f8:	2000      	movs	r0, #0
 800f1fa:	b007      	add	sp, #28
 800f1fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1fe:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800f202:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800f204:	b925      	cbnz	r5, 800f210 <_rclc_execute.part.0+0xe0>
 800f206:	4628      	mov	r0, r5
 800f208:	4798      	blx	r3
 800f20a:	4628      	mov	r0, r5
 800f20c:	e7e6      	b.n	800f1dc <_rclc_execute.part.0+0xac>
 800f20e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800f210:	68a0      	ldr	r0, [r4, #8]
 800f212:	4798      	blx	r3
 800f214:	2000      	movs	r0, #0
 800f216:	b007      	add	sp, #28
 800f218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f21a:	6840      	ldr	r0, [r0, #4]
 800f21c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800f220:	bb3b      	cbnz	r3, 800f272 <_rclc_execute.part.0+0x142>
 800f222:	f890 3020 	ldrb.w	r3, [r0, #32]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d07b      	beq.n	800f322 <_rclc_execute.part.0+0x1f2>
 800f22a:	f640 0634 	movw	r6, #2100	@ 0x834
 800f22e:	2701      	movs	r7, #1
 800f230:	e007      	b.n	800f242 <_rclc_execute.part.0+0x112>
 800f232:	4628      	mov	r0, r5
 800f234:	f009 f954 	bl	80184e0 <rclc_action_server_response_goal_request>
 800f238:	6860      	ldr	r0, [r4, #4]
 800f23a:	4629      	mov	r1, r5
 800f23c:	f009 f8bc 	bl	80183b8 <rclc_action_remove_used_goal_handle>
 800f240:	6860      	ldr	r0, [r4, #4]
 800f242:	2100      	movs	r1, #0
 800f244:	f009 f8e6 	bl	8018414 <rclc_action_find_first_handle_by_status>
 800f248:	4605      	mov	r5, r0
 800f24a:	2800      	cmp	r0, #0
 800f24c:	d066      	beq.n	800f31c <_rclc_execute.part.0+0x1ec>
 800f24e:	6863      	ldr	r3, [r4, #4]
 800f250:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f252:	699b      	ldr	r3, [r3, #24]
 800f254:	4798      	blx	r3
 800f256:	42b0      	cmp	r0, r6
 800f258:	f04f 0100 	mov.w	r1, #0
 800f25c:	d1e9      	bne.n	800f232 <_rclc_execute.part.0+0x102>
 800f25e:	2101      	movs	r1, #1
 800f260:	4628      	mov	r0, r5
 800f262:	f009 f93d 	bl	80184e0 <rclc_action_server_response_goal_request>
 800f266:	722f      	strb	r7, [r5, #8]
 800f268:	e7ea      	b.n	800f240 <_rclc_execute.part.0+0x110>
 800f26a:	6848      	ldr	r0, [r1, #4]
 800f26c:	f009 f8a4 	bl	80183b8 <rclc_action_remove_used_goal_handle>
 800f270:	6860      	ldr	r0, [r4, #4]
 800f272:	f009 f8db 	bl	801842c <rclc_action_find_first_terminated_handle>
 800f276:	4601      	mov	r1, r0
 800f278:	2800      	cmp	r0, #0
 800f27a:	d1f6      	bne.n	800f26a <_rclc_execute.part.0+0x13a>
 800f27c:	6860      	ldr	r0, [r4, #4]
 800f27e:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800f282:	e7ce      	b.n	800f222 <_rclc_execute.part.0+0xf2>
 800f284:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800f286:	6880      	ldr	r0, [r0, #8]
 800f288:	f104 0110 	add.w	r1, r4, #16
 800f28c:	4798      	blx	r3
 800f28e:	2000      	movs	r0, #0
 800f290:	b007      	add	sp, #28
 800f292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f294:	6860      	ldr	r0, [r4, #4]
 800f296:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800f29a:	b18b      	cbz	r3, 800f2c0 <_rclc_execute.part.0+0x190>
 800f29c:	68c5      	ldr	r5, [r0, #12]
 800f29e:	b32d      	cbz	r5, 800f2ec <_rclc_execute.part.0+0x1bc>
 800f2a0:	2600      	movs	r6, #0
 800f2a2:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800f2a6:	b143      	cbz	r3, 800f2ba <_rclc_execute.part.0+0x18a>
 800f2a8:	69c3      	ldr	r3, [r0, #28]
 800f2aa:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800f2ae:	b123      	cbz	r3, 800f2ba <_rclc_execute.part.0+0x18a>
 800f2b0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800f2b2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800f2b4:	4628      	mov	r0, r5
 800f2b6:	4798      	blx	r3
 800f2b8:	6860      	ldr	r0, [r4, #4]
 800f2ba:	682d      	ldr	r5, [r5, #0]
 800f2bc:	2d00      	cmp	r5, #0
 800f2be:	d1f0      	bne.n	800f2a2 <_rclc_execute.part.0+0x172>
 800f2c0:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800f2c4:	b193      	cbz	r3, 800f2ec <_rclc_execute.part.0+0x1bc>
 800f2c6:	68c5      	ldr	r5, [r0, #12]
 800f2c8:	b185      	cbz	r5, 800f2ec <_rclc_execute.part.0+0x1bc>
 800f2ca:	2600      	movs	r6, #0
 800f2cc:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800f2d0:	b14b      	cbz	r3, 800f2e6 <_rclc_execute.part.0+0x1b6>
 800f2d2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800f2d4:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800f2d8:	b12b      	cbz	r3, 800f2e6 <_rclc_execute.part.0+0x1b6>
 800f2da:	4628      	mov	r0, r5
 800f2dc:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800f2e0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800f2e2:	4798      	blx	r3
 800f2e4:	6860      	ldr	r0, [r4, #4]
 800f2e6:	682d      	ldr	r5, [r5, #0]
 800f2e8:	2d00      	cmp	r5, #0
 800f2ea:	d1ef      	bne.n	800f2cc <_rclc_execute.part.0+0x19c>
 800f2ec:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d081      	beq.n	800f1f8 <_rclc_execute.part.0+0xc8>
 800f2f4:	2700      	movs	r7, #0
 800f2f6:	e00b      	b.n	800f310 <_rclc_execute.part.0+0x1e0>
 800f2f8:	6863      	ldr	r3, [r4, #4]
 800f2fa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800f2fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800f2fe:	6a1e      	ldr	r6, [r3, #32]
 800f300:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800f304:	47b0      	blx	r6
 800f306:	6860      	ldr	r0, [r4, #4]
 800f308:	4629      	mov	r1, r5
 800f30a:	f009 f855 	bl	80183b8 <rclc_action_remove_used_goal_handle>
 800f30e:	6860      	ldr	r0, [r4, #4]
 800f310:	f009 f8da 	bl	80184c8 <rclc_action_find_first_handle_with_result_response>
 800f314:	4605      	mov	r5, r0
 800f316:	2800      	cmp	r0, #0
 800f318:	d1ee      	bne.n	800f2f8 <_rclc_execute.part.0+0x1c8>
 800f31a:	e76d      	b.n	800f1f8 <_rclc_execute.part.0+0xc8>
 800f31c:	6860      	ldr	r0, [r4, #4]
 800f31e:	f880 5020 	strb.w	r5, [r0, #32]
 800f322:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800f326:	2b00      	cmp	r3, #0
 800f328:	f43f af66 	beq.w	800f1f8 <_rclc_execute.part.0+0xc8>
 800f32c:	68c5      	ldr	r5, [r0, #12]
 800f32e:	b1b5      	cbz	r5, 800f35e <_rclc_execute.part.0+0x22e>
 800f330:	2602      	movs	r6, #2
 800f332:	e001      	b.n	800f338 <_rclc_execute.part.0+0x208>
 800f334:	682d      	ldr	r5, [r5, #0]
 800f336:	b195      	cbz	r5, 800f35e <_rclc_execute.part.0+0x22e>
 800f338:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800f33c:	2b03      	cmp	r3, #3
 800f33e:	d1f9      	bne.n	800f334 <_rclc_execute.part.0+0x204>
 800f340:	69c3      	ldr	r3, [r0, #28]
 800f342:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f344:	4628      	mov	r0, r5
 800f346:	4798      	blx	r3
 800f348:	4603      	mov	r3, r0
 800f34a:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800f34e:	4628      	mov	r0, r5
 800f350:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800f354:	b163      	cbz	r3, 800f370 <_rclc_execute.part.0+0x240>
 800f356:	f009 f8e3 	bl	8018520 <rclc_action_server_goal_cancel_accept>
 800f35a:	6860      	ldr	r0, [r4, #4]
 800f35c:	e7ea      	b.n	800f334 <_rclc_execute.part.0+0x204>
 800f35e:	2300      	movs	r3, #0
 800f360:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800f364:	4618      	mov	r0, r3
 800f366:	e739      	b.n	800f1dc <_rclc_execute.part.0+0xac>
 800f368:	4628      	mov	r0, r5
 800f36a:	4798      	blx	r3
 800f36c:	4628      	mov	r0, r5
 800f36e:	e735      	b.n	800f1dc <_rclc_execute.part.0+0xac>
 800f370:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800f372:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f376:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800f37a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f37e:	6860      	ldr	r0, [r4, #4]
 800f380:	2101      	movs	r1, #1
 800f382:	f009 f8f9 	bl	8018578 <rclc_action_server_goal_cancel_reject>
 800f386:	722e      	strb	r6, [r5, #8]
 800f388:	6860      	ldr	r0, [r4, #4]
 800f38a:	e7d3      	b.n	800f334 <_rclc_execute.part.0+0x204>
 800f38c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800f38e:	6880      	ldr	r0, [r0, #8]
 800f390:	4798      	blx	r3
 800f392:	f104 0110 	add.w	r1, r4, #16
 800f396:	e6e7      	b.n	800f168 <_rclc_execute.part.0+0x38>
 800f398:	f100 0110 	add.w	r1, r0, #16
 800f39c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800f39e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800f3a0:	6880      	ldr	r0, [r0, #8]
 800f3a2:	9105      	str	r1, [sp, #20]
 800f3a4:	4798      	blx	r3
 800f3a6:	9905      	ldr	r1, [sp, #20]
 800f3a8:	e6de      	b.n	800f168 <_rclc_execute.part.0+0x38>
 800f3aa:	2001      	movs	r0, #1
 800f3ac:	e716      	b.n	800f1dc <_rclc_execute.part.0+0xac>
 800f3ae:	bf00      	nop

0800f3b0 <rclc_executor_trigger_any>:
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	d03f      	beq.n	800f434 <rclc_executor_trigger_any+0x84>
 800f3b4:	2900      	cmp	r1, #0
 800f3b6:	d03e      	beq.n	800f436 <rclc_executor_trigger_any+0x86>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800f3be:	2200      	movs	r2, #0
 800f3c0:	2800      	cmp	r0, #0
 800f3c2:	d037      	beq.n	800f434 <rclc_executor_trigger_any+0x84>
 800f3c4:	b430      	push	{r4, r5}
 800f3c6:	f893 c000 	ldrb.w	ip, [r3]
 800f3ca:	f1bc 0f08 	cmp.w	ip, #8
 800f3ce:	d11e      	bne.n	800f40e <rclc_executor_trigger_any+0x5e>
 800f3d0:	685c      	ldr	r4, [r3, #4]
 800f3d2:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800f3d4:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800f3d8:	d105      	bne.n	800f3e6 <rclc_executor_trigger_any+0x36>
 800f3da:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800f3de:	b910      	cbnz	r0, 800f3e6 <rclc_executor_trigger_any+0x36>
 800f3e0:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800f3e4:	b128      	cbz	r0, 800f3f2 <rclc_executor_trigger_any+0x42>
 800f3e6:	bc30      	pop	{r4, r5}
 800f3e8:	4770      	bx	lr
 800f3ea:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800f3ee:	2800      	cmp	r0, #0
 800f3f0:	d1f9      	bne.n	800f3e6 <rclc_executor_trigger_any+0x36>
 800f3f2:	3201      	adds	r2, #1
 800f3f4:	4291      	cmp	r1, r2
 800f3f6:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800f3fa:	d018      	beq.n	800f42e <rclc_executor_trigger_any+0x7e>
 800f3fc:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800f400:	2800      	cmp	r0, #0
 800f402:	d0f0      	beq.n	800f3e6 <rclc_executor_trigger_any+0x36>
 800f404:	f893 c000 	ldrb.w	ip, [r3]
 800f408:	f1bc 0f08 	cmp.w	ip, #8
 800f40c:	d0e0      	beq.n	800f3d0 <rclc_executor_trigger_any+0x20>
 800f40e:	f1bc 0f09 	cmp.w	ip, #9
 800f412:	d1ea      	bne.n	800f3ea <rclc_executor_trigger_any+0x3a>
 800f414:	685c      	ldr	r4, [r3, #4]
 800f416:	6a25      	ldr	r5, [r4, #32]
 800f418:	2d00      	cmp	r5, #0
 800f41a:	d1e4      	bne.n	800f3e6 <rclc_executor_trigger_any+0x36>
 800f41c:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800f420:	2800      	cmp	r0, #0
 800f422:	d1e0      	bne.n	800f3e6 <rclc_executor_trigger_any+0x36>
 800f424:	3201      	adds	r2, #1
 800f426:	4291      	cmp	r1, r2
 800f428:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800f42c:	d1e6      	bne.n	800f3fc <rclc_executor_trigger_any+0x4c>
 800f42e:	2000      	movs	r0, #0
 800f430:	bc30      	pop	{r4, r5}
 800f432:	4770      	bx	lr
 800f434:	4770      	bx	lr
 800f436:	4608      	mov	r0, r1
 800f438:	4770      	bx	lr
 800f43a:	bf00      	nop
 800f43c:	0000      	movs	r0, r0
	...

0800f440 <rclc_executor_init>:
 800f440:	2800      	cmp	r0, #0
 800f442:	d05f      	beq.n	800f504 <rclc_executor_init+0xc4>
 800f444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f448:	460c      	mov	r4, r1
 800f44a:	b0b0      	sub	sp, #192	@ 0xc0
 800f44c:	2900      	cmp	r1, #0
 800f44e:	d051      	beq.n	800f4f4 <rclc_executor_init+0xb4>
 800f450:	4605      	mov	r5, r0
 800f452:	4618      	mov	r0, r3
 800f454:	4616      	mov	r6, r2
 800f456:	461f      	mov	r7, r3
 800f458:	f000 fc8e 	bl	800fd78 <rcutils_allocator_is_valid>
 800f45c:	2800      	cmp	r0, #0
 800f45e:	d049      	beq.n	800f4f4 <rclc_executor_init+0xb4>
 800f460:	2e00      	cmp	r6, #0
 800f462:	d047      	beq.n	800f4f4 <rclc_executor_init+0xb4>
 800f464:	492c      	ldr	r1, [pc, #176]	@ (800f518 <rclc_executor_init+0xd8>)
 800f466:	2288      	movs	r2, #136	@ 0x88
 800f468:	a80e      	add	r0, sp, #56	@ 0x38
 800f46a:	f00c fe20 	bl	801c0ae <memcpy>
 800f46e:	a90e      	add	r1, sp, #56	@ 0x38
 800f470:	2288      	movs	r2, #136	@ 0x88
 800f472:	4628      	mov	r0, r5
 800f474:	f00c fe1b 	bl	801c0ae <memcpy>
 800f478:	602c      	str	r4, [r5, #0]
 800f47a:	4668      	mov	r0, sp
 800f47c:	60ae      	str	r6, [r5, #8]
 800f47e:	466c      	mov	r4, sp
 800f480:	f007 fd46 	bl	8016f10 <rcl_get_zero_initialized_wait_set>
 800f484:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f486:	f105 0c14 	add.w	ip, r5, #20
 800f48a:	f8d7 8000 	ldr.w	r8, [r7]
 800f48e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f492:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f494:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f498:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f49a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f49e:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800f510 <rclc_executor_init+0xd0>
 800f4a2:	6823      	ldr	r3, [r4, #0]
 800f4a4:	f8cc 3000 	str.w	r3, [ip]
 800f4a8:	6939      	ldr	r1, [r7, #16]
 800f4aa:	612f      	str	r7, [r5, #16]
 800f4ac:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800f4b0:	01b0      	lsls	r0, r6, #6
 800f4b2:	47c0      	blx	r8
 800f4b4:	6068      	str	r0, [r5, #4]
 800f4b6:	b338      	cbz	r0, 800f508 <rclc_executor_init+0xc8>
 800f4b8:	2400      	movs	r4, #0
 800f4ba:	e000      	b.n	800f4be <rclc_executor_init+0x7e>
 800f4bc:	6868      	ldr	r0, [r5, #4]
 800f4be:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800f4c2:	4631      	mov	r1, r6
 800f4c4:	3401      	adds	r4, #1
 800f4c6:	f000 facb 	bl	800fa60 <rclc_executor_handle_init>
 800f4ca:	42a6      	cmp	r6, r4
 800f4cc:	d1f6      	bne.n	800f4bc <rclc_executor_init+0x7c>
 800f4ce:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800f4d2:	f000 fab9 	bl	800fa48 <rclc_executor_handle_counters_zero_init>
 800f4d6:	4a11      	ldr	r2, [pc, #68]	@ (800f51c <rclc_executor_init+0xdc>)
 800f4d8:	686b      	ldr	r3, [r5, #4]
 800f4da:	2000      	movs	r0, #0
 800f4dc:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800f4e0:	b163      	cbz	r3, 800f4fc <rclc_executor_init+0xbc>
 800f4e2:	692b      	ldr	r3, [r5, #16]
 800f4e4:	b153      	cbz	r3, 800f4fc <rclc_executor_init+0xbc>
 800f4e6:	68ab      	ldr	r3, [r5, #8]
 800f4e8:	b143      	cbz	r3, 800f4fc <rclc_executor_init+0xbc>
 800f4ea:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800f4ee:	b030      	add	sp, #192	@ 0xc0
 800f4f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4f4:	200b      	movs	r0, #11
 800f4f6:	b030      	add	sp, #192	@ 0xc0
 800f4f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	b030      	add	sp, #192	@ 0xc0
 800f500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f504:	200b      	movs	r0, #11
 800f506:	4770      	bx	lr
 800f508:	200a      	movs	r0, #10
 800f50a:	e7f4      	b.n	800f4f6 <rclc_executor_init+0xb6>
 800f50c:	f3af 8000 	nop.w
 800f510:	3b9aca00 	.word	0x3b9aca00
 800f514:	00000000 	.word	0x00000000
 800f518:	0801d898 	.word	0x0801d898
 800f51c:	0800f3b1 	.word	0x0800f3b1

0800f520 <rclc_executor_fini>:
 800f520:	b308      	cbz	r0, 800f566 <rclc_executor_fini+0x46>
 800f522:	b538      	push	{r3, r4, r5, lr}
 800f524:	4604      	mov	r4, r0
 800f526:	6840      	ldr	r0, [r0, #4]
 800f528:	b1d8      	cbz	r0, 800f562 <rclc_executor_fini+0x42>
 800f52a:	6923      	ldr	r3, [r4, #16]
 800f52c:	b1cb      	cbz	r3, 800f562 <rclc_executor_fini+0x42>
 800f52e:	68a2      	ldr	r2, [r4, #8]
 800f530:	b1ba      	cbz	r2, 800f562 <rclc_executor_fini+0x42>
 800f532:	6919      	ldr	r1, [r3, #16]
 800f534:	685b      	ldr	r3, [r3, #4]
 800f536:	4798      	blx	r3
 800f538:	2300      	movs	r3, #0
 800f53a:	2000      	movs	r0, #0
 800f53c:	2100      	movs	r1, #0
 800f53e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f542:	6063      	str	r3, [r4, #4]
 800f544:	f104 0048 	add.w	r0, r4, #72	@ 0x48
 800f548:	f104 0514 	add.w	r5, r4, #20
 800f54c:	f000 fa7c 	bl	800fa48 <rclc_executor_handle_counters_zero_init>
 800f550:	4628      	mov	r0, r5
 800f552:	f007 fcf1 	bl	8016f38 <rcl_wait_set_is_valid>
 800f556:	b940      	cbnz	r0, 800f56a <rclc_executor_fini+0x4a>
 800f558:	a309      	add	r3, pc, #36	@ (adr r3, 800f580 <rclc_executor_fini+0x60>)
 800f55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f55e:	e9c4 231a 	strd	r2, r3, [r4, #104]	@ 0x68
 800f562:	2000      	movs	r0, #0
 800f564:	bd38      	pop	{r3, r4, r5, pc}
 800f566:	2000      	movs	r0, #0
 800f568:	4770      	bx	lr
 800f56a:	4628      	mov	r0, r5
 800f56c:	f007 fcea 	bl	8016f44 <rcl_wait_set_fini>
 800f570:	2800      	cmp	r0, #0
 800f572:	d0f1      	beq.n	800f558 <rclc_executor_fini+0x38>
 800f574:	f000 fce0 	bl	800ff38 <rcutils_reset_error>
 800f578:	e7ee      	b.n	800f558 <rclc_executor_fini+0x38>
 800f57a:	bf00      	nop
 800f57c:	f3af 8000 	nop.w
 800f580:	3b9aca00 	.word	0x3b9aca00
 800f584:	00000000 	.word	0x00000000

0800f588 <rclc_executor_add_subscription>:
 800f588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f58a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800f58e:	b338      	cbz	r0, 800f5e0 <rclc_executor_add_subscription+0x58>
 800f590:	b331      	cbz	r1, 800f5e0 <rclc_executor_add_subscription+0x58>
 800f592:	b32a      	cbz	r2, 800f5e0 <rclc_executor_add_subscription+0x58>
 800f594:	b323      	cbz	r3, 800f5e0 <rclc_executor_add_subscription+0x58>
 800f596:	4604      	mov	r4, r0
 800f598:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800f59c:	42a8      	cmp	r0, r5
 800f59e:	d301      	bcc.n	800f5a4 <rclc_executor_add_subscription+0x1c>
 800f5a0:	2001      	movs	r0, #1
 800f5a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5a4:	6866      	ldr	r6, [r4, #4]
 800f5a6:	0187      	lsls	r7, r0, #6
 800f5a8:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800f5ac:	2500      	movs	r5, #0
 800f5ae:	55f5      	strb	r5, [r6, r7]
 800f5b0:	3001      	adds	r0, #1
 800f5b2:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800f5b6:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	f104 0514 	add.w	r5, r4, #20
 800f5c0:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800f5c4:	f88c e001 	strb.w	lr, [ip, #1]
 800f5c8:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800f5cc:	60e0      	str	r0, [r4, #12]
 800f5ce:	4628      	mov	r0, r5
 800f5d0:	f007 fcb2 	bl	8016f38 <rcl_wait_set_is_valid>
 800f5d4:	b930      	cbnz	r0, 800f5e4 <rclc_executor_add_subscription+0x5c>
 800f5d6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800f5d8:	3301      	adds	r3, #1
 800f5da:	2000      	movs	r0, #0
 800f5dc:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f5de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5e0:	200b      	movs	r0, #11
 800f5e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5e4:	4628      	mov	r0, r5
 800f5e6:	f007 fcad 	bl	8016f44 <rcl_wait_set_fini>
 800f5ea:	2800      	cmp	r0, #0
 800f5ec:	d0f3      	beq.n	800f5d6 <rclc_executor_add_subscription+0x4e>
 800f5ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f5f0 <rclc_executor_add_timer>:
 800f5f0:	b300      	cbz	r0, 800f634 <rclc_executor_add_timer+0x44>
 800f5f2:	b1f9      	cbz	r1, 800f634 <rclc_executor_add_timer+0x44>
 800f5f4:	b538      	push	{r3, r4, r5, lr}
 800f5f6:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800f5fa:	4293      	cmp	r3, r2
 800f5fc:	4604      	mov	r4, r0
 800f5fe:	d301      	bcc.n	800f604 <rclc_executor_add_timer+0x14>
 800f600:	2001      	movs	r0, #1
 800f602:	bd38      	pop	{r3, r4, r5, pc}
 800f604:	6840      	ldr	r0, [r0, #4]
 800f606:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800f60a:	019d      	lsls	r5, r3, #6
 800f60c:	6051      	str	r1, [r2, #4]
 800f60e:	2102      	movs	r1, #2
 800f610:	5341      	strh	r1, [r0, r5]
 800f612:	3301      	adds	r3, #1
 800f614:	2000      	movs	r0, #0
 800f616:	2101      	movs	r1, #1
 800f618:	f104 0514 	add.w	r5, r4, #20
 800f61c:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800f61e:	8711      	strh	r1, [r2, #56]	@ 0x38
 800f620:	4628      	mov	r0, r5
 800f622:	60e3      	str	r3, [r4, #12]
 800f624:	f007 fc88 	bl	8016f38 <rcl_wait_set_is_valid>
 800f628:	b930      	cbnz	r0, 800f638 <rclc_executor_add_timer+0x48>
 800f62a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800f62c:	3301      	adds	r3, #1
 800f62e:	2000      	movs	r0, #0
 800f630:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800f632:	bd38      	pop	{r3, r4, r5, pc}
 800f634:	200b      	movs	r0, #11
 800f636:	4770      	bx	lr
 800f638:	4628      	mov	r0, r5
 800f63a:	f007 fc83 	bl	8016f44 <rcl_wait_set_fini>
 800f63e:	2800      	cmp	r0, #0
 800f640:	d0f3      	beq.n	800f62a <rclc_executor_add_timer+0x3a>
 800f642:	bd38      	pop	{r3, r4, r5, pc}

0800f644 <rclc_executor_prepare>:
 800f644:	2800      	cmp	r0, #0
 800f646:	d044      	beq.n	800f6d2 <rclc_executor_prepare+0x8e>
 800f648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f64a:	f100 0514 	add.w	r5, r0, #20
 800f64e:	b09b      	sub	sp, #108	@ 0x6c
 800f650:	4604      	mov	r4, r0
 800f652:	4628      	mov	r0, r5
 800f654:	f007 fc70 	bl	8016f38 <rcl_wait_set_is_valid>
 800f658:	b110      	cbz	r0, 800f660 <rclc_executor_prepare+0x1c>
 800f65a:	2000      	movs	r0, #0
 800f65c:	b01b      	add	sp, #108	@ 0x6c
 800f65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f660:	4628      	mov	r0, r5
 800f662:	f007 fc6f 	bl	8016f44 <rcl_wait_set_fini>
 800f666:	2800      	cmp	r0, #0
 800f668:	d130      	bne.n	800f6cc <rclc_executor_prepare+0x88>
 800f66a:	a80c      	add	r0, sp, #48	@ 0x30
 800f66c:	f007 fc50 	bl	8016f10 <rcl_get_zero_initialized_wait_set>
 800f670:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800f674:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f678:	46ae      	mov	lr, r5
 800f67a:	6927      	ldr	r7, [r4, #16]
 800f67c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f680:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f684:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f688:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f68c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f690:	f8dc 3000 	ldr.w	r3, [ip]
 800f694:	f8ce 3000 	str.w	r3, [lr]
 800f698:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800f69a:	ae04      	add	r6, sp, #16
 800f69c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800f69e:	683b      	ldr	r3, [r7, #0]
 800f6a0:	6822      	ldr	r2, [r4, #0]
 800f6a2:	6033      	str	r3, [r6, #0]
 800f6a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f6a6:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800f6a8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800f6ac:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800f6b0:	e9cd 2100 	strd	r2, r1, [sp]
 800f6b4:	4628      	mov	r0, r5
 800f6b6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800f6b8:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f6ba:	f007 ff41 	bl	8017540 <rcl_wait_set_init>
 800f6be:	2800      	cmp	r0, #0
 800f6c0:	d0cc      	beq.n	800f65c <rclc_executor_prepare+0x18>
 800f6c2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f6c4:	f000 fc38 	bl	800ff38 <rcutils_reset_error>
 800f6c8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f6ca:	e7c7      	b.n	800f65c <rclc_executor_prepare+0x18>
 800f6cc:	f000 fc34 	bl	800ff38 <rcutils_reset_error>
 800f6d0:	e7cb      	b.n	800f66a <rclc_executor_prepare+0x26>
 800f6d2:	200b      	movs	r0, #11
 800f6d4:	4770      	bx	lr
 800f6d6:	bf00      	nop

0800f6d8 <rclc_executor_spin_some.part.0>:
 800f6d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6dc:	f100 0614 	add.w	r6, r0, #20
 800f6e0:	b083      	sub	sp, #12
 800f6e2:	4691      	mov	r9, r2
 800f6e4:	4698      	mov	r8, r3
 800f6e6:	4605      	mov	r5, r0
 800f6e8:	f7ff ffac 	bl	800f644 <rclc_executor_prepare>
 800f6ec:	4630      	mov	r0, r6
 800f6ee:	f007 fcf5 	bl	80170dc <rcl_wait_set_clear>
 800f6f2:	4607      	mov	r7, r0
 800f6f4:	2800      	cmp	r0, #0
 800f6f6:	f040 80ed 	bne.w	800f8d4 <rclc_executor_spin_some.part.0+0x1fc>
 800f6fa:	68ab      	ldr	r3, [r5, #8]
 800f6fc:	4604      	mov	r4, r0
 800f6fe:	b303      	cbz	r3, 800f742 <rclc_executor_spin_some.part.0+0x6a>
 800f700:	6869      	ldr	r1, [r5, #4]
 800f702:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800f706:	01a2      	lsls	r2, r4, #6
 800f708:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800f70c:	b1cb      	cbz	r3, 800f742 <rclc_executor_spin_some.part.0+0x6a>
 800f70e:	5c8b      	ldrb	r3, [r1, r2]
 800f710:	2b0a      	cmp	r3, #10
 800f712:	f200 80d8 	bhi.w	800f8c6 <rclc_executor_spin_some.part.0+0x1ee>
 800f716:	e8df f003 	tbb	[pc, r3]
 800f71a:	9c9c      	.short	0x9c9c
 800f71c:	068c8ca7 	.word	0x068c8ca7
 800f720:	bdc90606 	.word	0xbdc90606
 800f724:	b2          	.byte	0xb2
 800f725:	00          	.byte	0x00
 800f726:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f72a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f72e:	4630      	mov	r0, r6
 800f730:	f008 f81c 	bl	801776c <rcl_wait_set_add_service>
 800f734:	2800      	cmp	r0, #0
 800f736:	f040 8086 	bne.w	800f846 <rclc_executor_spin_some.part.0+0x16e>
 800f73a:	68ab      	ldr	r3, [r5, #8]
 800f73c:	3401      	adds	r4, #1
 800f73e:	429c      	cmp	r4, r3
 800f740:	d3de      	bcc.n	800f700 <rclc_executor_spin_some.part.0+0x28>
 800f742:	4643      	mov	r3, r8
 800f744:	464a      	mov	r2, r9
 800f746:	4630      	mov	r0, r6
 800f748:	f008 f83e 	bl	80177c8 <rcl_wait>
 800f74c:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800f750:	2b00      	cmp	r3, #0
 800f752:	f000 80c7 	beq.w	800f8e4 <rclc_executor_spin_some.part.0+0x20c>
 800f756:	2b01      	cmp	r3, #1
 800f758:	f040 80b5 	bne.w	800f8c6 <rclc_executor_spin_some.part.0+0x1ee>
 800f75c:	68ab      	ldr	r3, [r5, #8]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	f000 8159 	beq.w	800fa16 <rclc_executor_spin_some.part.0+0x33e>
 800f764:	2400      	movs	r4, #0
 800f766:	46a0      	mov	r8, r4
 800f768:	f240 1991 	movw	r9, #401	@ 0x191
 800f76c:	e00a      	b.n	800f784 <rclc_executor_spin_some.part.0+0xac>
 800f76e:	f7ff fb1d 	bl	800edac <_rclc_check_for_new_data>
 800f772:	4604      	mov	r4, r0
 800f774:	b110      	cbz	r0, 800f77c <rclc_executor_spin_some.part.0+0xa4>
 800f776:	4548      	cmp	r0, r9
 800f778:	f040 80b2 	bne.w	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f77c:	68ab      	ldr	r3, [r5, #8]
 800f77e:	4598      	cmp	r8, r3
 800f780:	f080 8126 	bcs.w	800f9d0 <rclc_executor_spin_some.part.0+0x2f8>
 800f784:	686a      	ldr	r2, [r5, #4]
 800f786:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800f78a:	4631      	mov	r1, r6
 800f78c:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800f790:	f108 0801 	add.w	r8, r8, #1
 800f794:	f1bc 0f00 	cmp.w	ip, #0
 800f798:	d1e9      	bne.n	800f76e <rclc_executor_spin_some.part.0+0x96>
 800f79a:	4619      	mov	r1, r3
 800f79c:	4610      	mov	r0, r2
 800f79e:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800f7a2:	4798      	blx	r3
 800f7a4:	2800      	cmp	r0, #0
 800f7a6:	f000 809b 	beq.w	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f7aa:	68ab      	ldr	r3, [r5, #8]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	f000 8097 	beq.w	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f7b2:	f04f 0800 	mov.w	r8, #0
 800f7b6:	f240 1991 	movw	r9, #401	@ 0x191
 800f7ba:	e009      	b.n	800f7d0 <rclc_executor_spin_some.part.0+0xf8>
 800f7bc:	f7ff fb44 	bl	800ee48 <_rclc_take_new_data>
 800f7c0:	4604      	mov	r4, r0
 800f7c2:	b110      	cbz	r0, 800f7ca <rclc_executor_spin_some.part.0+0xf2>
 800f7c4:	4548      	cmp	r0, r9
 800f7c6:	f040 808b 	bne.w	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f7ca:	68ab      	ldr	r3, [r5, #8]
 800f7cc:	4598      	cmp	r8, r3
 800f7ce:	d209      	bcs.n	800f7e4 <rclc_executor_spin_some.part.0+0x10c>
 800f7d0:	6868      	ldr	r0, [r5, #4]
 800f7d2:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800f7d6:	4631      	mov	r1, r6
 800f7d8:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800f7dc:	f108 0801 	add.w	r8, r8, #1
 800f7e0:	2a00      	cmp	r2, #0
 800f7e2:	d1eb      	bne.n	800f7bc <rclc_executor_spin_some.part.0+0xe4>
 800f7e4:	2600      	movs	r6, #0
 800f7e6:	b97b      	cbnz	r3, 800f808 <rclc_executor_spin_some.part.0+0x130>
 800f7e8:	e07a      	b.n	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f7ea:	f812 200c 	ldrb.w	r2, [r2, ip]
 800f7ee:	2a08      	cmp	r2, #8
 800f7f0:	f000 80fd 	beq.w	800f9ee <rclc_executor_spin_some.part.0+0x316>
 800f7f4:	2a09      	cmp	r2, #9
 800f7f6:	f000 80ef 	beq.w	800f9d8 <rclc_executor_spin_some.part.0+0x300>
 800f7fa:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800f7fe:	b98a      	cbnz	r2, 800f824 <rclc_executor_spin_some.part.0+0x14c>
 800f800:	3601      	adds	r6, #1
 800f802:	429e      	cmp	r6, r3
 800f804:	d262      	bcs.n	800f8cc <rclc_executor_spin_some.part.0+0x1f4>
 800f806:	2400      	movs	r4, #0
 800f808:	686a      	ldr	r2, [r5, #4]
 800f80a:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800f80e:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800f812:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800f816:	2900      	cmp	r1, #0
 800f818:	d062      	beq.n	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f81a:	7841      	ldrb	r1, [r0, #1]
 800f81c:	2900      	cmp	r1, #0
 800f81e:	d0e4      	beq.n	800f7ea <rclc_executor_spin_some.part.0+0x112>
 800f820:	2901      	cmp	r1, #1
 800f822:	d1ed      	bne.n	800f800 <rclc_executor_spin_some.part.0+0x128>
 800f824:	f7ff fc84 	bl	800f130 <_rclc_execute.part.0>
 800f828:	2800      	cmp	r0, #0
 800f82a:	f040 80b6 	bne.w	800f99a <rclc_executor_spin_some.part.0+0x2c2>
 800f82e:	68ab      	ldr	r3, [r5, #8]
 800f830:	e7e6      	b.n	800f800 <rclc_executor_spin_some.part.0+0x128>
 800f832:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f836:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f83a:	4630      	mov	r0, r6
 800f83c:	f007 ff6a 	bl	8017714 <rcl_wait_set_add_client>
 800f840:	2800      	cmp	r0, #0
 800f842:	f43f af7a 	beq.w	800f73a <rclc_executor_spin_some.part.0+0x62>
 800f846:	9001      	str	r0, [sp, #4]
 800f848:	f000 fb76 	bl	800ff38 <rcutils_reset_error>
 800f84c:	9801      	ldr	r0, [sp, #4]
 800f84e:	4607      	mov	r7, r0
 800f850:	e03c      	b.n	800f8cc <rclc_executor_spin_some.part.0+0x1f4>
 800f852:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f856:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f85a:	4630      	mov	r0, r6
 800f85c:	f007 fc12 	bl	8017084 <rcl_wait_set_add_subscription>
 800f860:	2800      	cmp	r0, #0
 800f862:	f43f af6a 	beq.w	800f73a <rclc_executor_spin_some.part.0+0x62>
 800f866:	e7ee      	b.n	800f846 <rclc_executor_spin_some.part.0+0x16e>
 800f868:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f86c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f870:	4630      	mov	r0, r6
 800f872:	f007 ff1f 	bl	80176b4 <rcl_wait_set_add_timer>
 800f876:	2800      	cmp	r0, #0
 800f878:	f43f af5f 	beq.w	800f73a <rclc_executor_spin_some.part.0+0x62>
 800f87c:	e7e3      	b.n	800f846 <rclc_executor_spin_some.part.0+0x16e>
 800f87e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f882:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f886:	4630      	mov	r0, r6
 800f888:	f007 fee8 	bl	801765c <rcl_wait_set_add_guard_condition>
 800f88c:	2800      	cmp	r0, #0
 800f88e:	f43f af54 	beq.w	800f73a <rclc_executor_spin_some.part.0+0x62>
 800f892:	e7d8      	b.n	800f846 <rclc_executor_spin_some.part.0+0x16e>
 800f894:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f898:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f89c:	3110      	adds	r1, #16
 800f89e:	4630      	mov	r0, r6
 800f8a0:	f008 fc6a 	bl	8018178 <rcl_action_wait_set_add_action_server>
 800f8a4:	2800      	cmp	r0, #0
 800f8a6:	f43f af48 	beq.w	800f73a <rclc_executor_spin_some.part.0+0x62>
 800f8aa:	e7cc      	b.n	800f846 <rclc_executor_spin_some.part.0+0x16e>
 800f8ac:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f8b0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f8b4:	3110      	adds	r1, #16
 800f8b6:	2300      	movs	r3, #0
 800f8b8:	4630      	mov	r0, r6
 800f8ba:	f008 fa35 	bl	8017d28 <rcl_action_wait_set_add_action_client>
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	f43f af3b 	beq.w	800f73a <rclc_executor_spin_some.part.0+0x62>
 800f8c4:	e7bf      	b.n	800f846 <rclc_executor_spin_some.part.0+0x16e>
 800f8c6:	f000 fb37 	bl	800ff38 <rcutils_reset_error>
 800f8ca:	2701      	movs	r7, #1
 800f8cc:	4638      	mov	r0, r7
 800f8ce:	b003      	add	sp, #12
 800f8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8d4:	f000 fb30 	bl	800ff38 <rcutils_reset_error>
 800f8d8:	4638      	mov	r0, r7
 800f8da:	b003      	add	sp, #12
 800f8dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8e0:	4627      	mov	r7, r4
 800f8e2:	e7f3      	b.n	800f8cc <rclc_executor_spin_some.part.0+0x1f4>
 800f8e4:	68ab      	ldr	r3, [r5, #8]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	f000 8092 	beq.w	800fa10 <rclc_executor_spin_some.part.0+0x338>
 800f8ec:	2400      	movs	r4, #0
 800f8ee:	46a0      	mov	r8, r4
 800f8f0:	f240 1991 	movw	r9, #401	@ 0x191
 800f8f4:	e008      	b.n	800f908 <rclc_executor_spin_some.part.0+0x230>
 800f8f6:	f7ff fa59 	bl	800edac <_rclc_check_for_new_data>
 800f8fa:	4604      	mov	r4, r0
 800f8fc:	b108      	cbz	r0, 800f902 <rclc_executor_spin_some.part.0+0x22a>
 800f8fe:	4548      	cmp	r0, r9
 800f900:	d1ee      	bne.n	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f902:	68ab      	ldr	r3, [r5, #8]
 800f904:	4598      	cmp	r8, r3
 800f906:	d265      	bcs.n	800f9d4 <rclc_executor_spin_some.part.0+0x2fc>
 800f908:	686a      	ldr	r2, [r5, #4]
 800f90a:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800f90e:	4631      	mov	r1, r6
 800f910:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800f914:	f108 0801 	add.w	r8, r8, #1
 800f918:	f1bc 0f00 	cmp.w	ip, #0
 800f91c:	d1eb      	bne.n	800f8f6 <rclc_executor_spin_some.part.0+0x21e>
 800f91e:	4619      	mov	r1, r3
 800f920:	4610      	mov	r0, r2
 800f922:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800f926:	4798      	blx	r3
 800f928:	2800      	cmp	r0, #0
 800f92a:	d0d9      	beq.n	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f92c:	68ab      	ldr	r3, [r5, #8]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d0d6      	beq.n	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f932:	f04f 0800 	mov.w	r8, #0
 800f936:	f240 1991 	movw	r9, #401	@ 0x191
 800f93a:	f240 2a59 	movw	sl, #601	@ 0x259
 800f93e:	e00e      	b.n	800f95e <rclc_executor_spin_some.part.0+0x286>
 800f940:	f813 300b 	ldrb.w	r3, [r3, fp]
 800f944:	2b08      	cmp	r3, #8
 800f946:	d033      	beq.n	800f9b0 <rclc_executor_spin_some.part.0+0x2d8>
 800f948:	2b09      	cmp	r3, #9
 800f94a:	d028      	beq.n	800f99e <rclc_executor_spin_some.part.0+0x2c6>
 800f94c:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800f950:	b9fb      	cbnz	r3, 800f992 <rclc_executor_spin_some.part.0+0x2ba>
 800f952:	68ab      	ldr	r3, [r5, #8]
 800f954:	f108 0801 	add.w	r8, r8, #1
 800f958:	4598      	cmp	r8, r3
 800f95a:	d2b7      	bcs.n	800f8cc <rclc_executor_spin_some.part.0+0x1f4>
 800f95c:	2400      	movs	r4, #0
 800f95e:	6868      	ldr	r0, [r5, #4]
 800f960:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800f964:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800f968:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d0b7      	beq.n	800f8e0 <rclc_executor_spin_some.part.0+0x208>
 800f970:	4631      	mov	r1, r6
 800f972:	f7ff fa69 	bl	800ee48 <_rclc_take_new_data>
 800f976:	b118      	cbz	r0, 800f980 <rclc_executor_spin_some.part.0+0x2a8>
 800f978:	4548      	cmp	r0, r9
 800f97a:	d001      	beq.n	800f980 <rclc_executor_spin_some.part.0+0x2a8>
 800f97c:	4550      	cmp	r0, sl
 800f97e:	d10c      	bne.n	800f99a <rclc_executor_spin_some.part.0+0x2c2>
 800f980:	686b      	ldr	r3, [r5, #4]
 800f982:	eb13 000b 	adds.w	r0, r3, fp
 800f986:	d021      	beq.n	800f9cc <rclc_executor_spin_some.part.0+0x2f4>
 800f988:	7842      	ldrb	r2, [r0, #1]
 800f98a:	2a00      	cmp	r2, #0
 800f98c:	d0d8      	beq.n	800f940 <rclc_executor_spin_some.part.0+0x268>
 800f98e:	2a01      	cmp	r2, #1
 800f990:	d1df      	bne.n	800f952 <rclc_executor_spin_some.part.0+0x27a>
 800f992:	f7ff fbcd 	bl	800f130 <_rclc_execute.part.0>
 800f996:	2800      	cmp	r0, #0
 800f998:	d0db      	beq.n	800f952 <rclc_executor_spin_some.part.0+0x27a>
 800f99a:	4607      	mov	r7, r0
 800f99c:	e796      	b.n	800f8cc <rclc_executor_spin_some.part.0+0x1f4>
 800f99e:	6843      	ldr	r3, [r0, #4]
 800f9a0:	6a1a      	ldr	r2, [r3, #32]
 800f9a2:	2a00      	cmp	r2, #0
 800f9a4:	d1f5      	bne.n	800f992 <rclc_executor_spin_some.part.0+0x2ba>
 800f9a6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d0d1      	beq.n	800f952 <rclc_executor_spin_some.part.0+0x27a>
 800f9ae:	e7f0      	b.n	800f992 <rclc_executor_spin_some.part.0+0x2ba>
 800f9b0:	6843      	ldr	r3, [r0, #4]
 800f9b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f9b4:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800f9b8:	d1eb      	bne.n	800f992 <rclc_executor_spin_some.part.0+0x2ba>
 800f9ba:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f9be:	2a00      	cmp	r2, #0
 800f9c0:	d1e7      	bne.n	800f992 <rclc_executor_spin_some.part.0+0x2ba>
 800f9c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d0c3      	beq.n	800f952 <rclc_executor_spin_some.part.0+0x27a>
 800f9ca:	e7e2      	b.n	800f992 <rclc_executor_spin_some.part.0+0x2ba>
 800f9cc:	270b      	movs	r7, #11
 800f9ce:	e77d      	b.n	800f8cc <rclc_executor_spin_some.part.0+0x1f4>
 800f9d0:	686a      	ldr	r2, [r5, #4]
 800f9d2:	e6e2      	b.n	800f79a <rclc_executor_spin_some.part.0+0xc2>
 800f9d4:	686a      	ldr	r2, [r5, #4]
 800f9d6:	e7a2      	b.n	800f91e <rclc_executor_spin_some.part.0+0x246>
 800f9d8:	6842      	ldr	r2, [r0, #4]
 800f9da:	6a11      	ldr	r1, [r2, #32]
 800f9dc:	2900      	cmp	r1, #0
 800f9de:	f47f af21 	bne.w	800f824 <rclc_executor_spin_some.part.0+0x14c>
 800f9e2:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800f9e6:	2a00      	cmp	r2, #0
 800f9e8:	f43f af0a 	beq.w	800f800 <rclc_executor_spin_some.part.0+0x128>
 800f9ec:	e71a      	b.n	800f824 <rclc_executor_spin_some.part.0+0x14c>
 800f9ee:	6842      	ldr	r2, [r0, #4]
 800f9f0:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800f9f2:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800f9f6:	f47f af15 	bne.w	800f824 <rclc_executor_spin_some.part.0+0x14c>
 800f9fa:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800f9fe:	2900      	cmp	r1, #0
 800fa00:	f47f af10 	bne.w	800f824 <rclc_executor_spin_some.part.0+0x14c>
 800fa04:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800fa08:	2a00      	cmp	r2, #0
 800fa0a:	f43f aef9 	beq.w	800f800 <rclc_executor_spin_some.part.0+0x128>
 800fa0e:	e709      	b.n	800f824 <rclc_executor_spin_some.part.0+0x14c>
 800fa10:	686a      	ldr	r2, [r5, #4]
 800fa12:	461c      	mov	r4, r3
 800fa14:	e783      	b.n	800f91e <rclc_executor_spin_some.part.0+0x246>
 800fa16:	686a      	ldr	r2, [r5, #4]
 800fa18:	461c      	mov	r4, r3
 800fa1a:	e6be      	b.n	800f79a <rclc_executor_spin_some.part.0+0xc2>

0800fa1c <rclc_executor_spin_some>:
 800fa1c:	b190      	cbz	r0, 800fa44 <rclc_executor_spin_some+0x28>
 800fa1e:	b570      	push	{r4, r5, r6, lr}
 800fa20:	4604      	mov	r4, r0
 800fa22:	6800      	ldr	r0, [r0, #0]
 800fa24:	4616      	mov	r6, r2
 800fa26:	461d      	mov	r5, r3
 800fa28:	f7fe f910 	bl	800dc4c <rcl_context_is_valid>
 800fa2c:	b130      	cbz	r0, 800fa3c <rclc_executor_spin_some+0x20>
 800fa2e:	4632      	mov	r2, r6
 800fa30:	462b      	mov	r3, r5
 800fa32:	4620      	mov	r0, r4
 800fa34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fa38:	f7ff be4e 	b.w	800f6d8 <rclc_executor_spin_some.part.0>
 800fa3c:	f000 fa7c 	bl	800ff38 <rcutils_reset_error>
 800fa40:	2001      	movs	r0, #1
 800fa42:	bd70      	pop	{r4, r5, r6, pc}
 800fa44:	200b      	movs	r0, #11
 800fa46:	4770      	bx	lr

0800fa48 <rclc_executor_handle_counters_zero_init>:
 800fa48:	b130      	cbz	r0, 800fa58 <rclc_executor_handle_counters_zero_init+0x10>
 800fa4a:	b508      	push	{r3, lr}
 800fa4c:	2220      	movs	r2, #32
 800fa4e:	2100      	movs	r1, #0
 800fa50:	f00c fa64 	bl	801bf1c <memset>
 800fa54:	2000      	movs	r0, #0
 800fa56:	bd08      	pop	{r3, pc}
 800fa58:	200b      	movs	r0, #11
 800fa5a:	4770      	bx	lr
 800fa5c:	0000      	movs	r0, r0
	...

0800fa60 <rclc_executor_handle_init>:
 800fa60:	b168      	cbz	r0, 800fa7e <rclc_executor_handle_init+0x1e>
 800fa62:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800fa88 <rclc_executor_handle_init+0x28>
 800fa66:	2300      	movs	r3, #0
 800fa68:	220b      	movs	r2, #11
 800fa6a:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800fa6e:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800fa72:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800fa76:	8002      	strh	r2, [r0, #0]
 800fa78:	8703      	strh	r3, [r0, #56]	@ 0x38
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	4770      	bx	lr
 800fa7e:	200b      	movs	r0, #11
 800fa80:	4770      	bx	lr
 800fa82:	bf00      	nop
 800fa84:	f3af 8000 	nop.w
	...

0800fa90 <rclc_support_init_with_options>:
 800fa90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fa94:	b083      	sub	sp, #12
 800fa96:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800fa98:	b340      	cbz	r0, 800faec <rclc_support_init_with_options+0x5c>
 800fa9a:	461d      	mov	r5, r3
 800fa9c:	b333      	cbz	r3, 800faec <rclc_support_init_with_options+0x5c>
 800fa9e:	b32e      	cbz	r6, 800faec <rclc_support_init_with_options+0x5c>
 800faa0:	46e9      	mov	r9, sp
 800faa2:	4604      	mov	r4, r0
 800faa4:	4648      	mov	r0, r9
 800faa6:	460f      	mov	r7, r1
 800faa8:	4690      	mov	r8, r2
 800faaa:	f7fe f8c5 	bl	800dc38 <rcl_get_zero_initialized_context>
 800faae:	e899 0003 	ldmia.w	r9, {r0, r1}
 800fab2:	462a      	mov	r2, r5
 800fab4:	e884 0003 	stmia.w	r4, {r0, r1}
 800fab8:	4623      	mov	r3, r4
 800faba:	4641      	mov	r1, r8
 800fabc:	4638      	mov	r0, r7
 800fabe:	f006 fe5b 	bl	8016778 <rcl_init>
 800fac2:	4605      	mov	r5, r0
 800fac4:	b960      	cbnz	r0, 800fae0 <rclc_support_init_with_options+0x50>
 800fac6:	60a6      	str	r6, [r4, #8]
 800fac8:	4632      	mov	r2, r6
 800faca:	f104 010c 	add.w	r1, r4, #12
 800face:	2003      	movs	r0, #3
 800fad0:	f007 f8a8 	bl	8016c24 <rcl_clock_init>
 800fad4:	4605      	mov	r5, r0
 800fad6:	b918      	cbnz	r0, 800fae0 <rclc_support_init_with_options+0x50>
 800fad8:	4628      	mov	r0, r5
 800fada:	b003      	add	sp, #12
 800fadc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fae0:	f000 fa2a 	bl	800ff38 <rcutils_reset_error>
 800fae4:	4628      	mov	r0, r5
 800fae6:	b003      	add	sp, #12
 800fae8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800faec:	250b      	movs	r5, #11
 800faee:	4628      	mov	r0, r5
 800faf0:	b003      	add	sp, #12
 800faf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800faf6:	bf00      	nop

0800faf8 <rclc_support_fini>:
 800faf8:	b538      	push	{r3, r4, r5, lr}
 800fafa:	b320      	cbz	r0, 800fb46 <rclc_support_fini+0x4e>
 800fafc:	4604      	mov	r4, r0
 800fafe:	300c      	adds	r0, #12
 800fb00:	f007 f908 	bl	8016d14 <rcl_clock_fini>
 800fb04:	4605      	mov	r5, r0
 800fb06:	b948      	cbnz	r0, 800fb1c <rclc_support_fini+0x24>
 800fb08:	4620      	mov	r0, r4
 800fb0a:	f006 ff23 	bl	8016954 <rcl_shutdown>
 800fb0e:	b968      	cbnz	r0, 800fb2c <rclc_support_fini+0x34>
 800fb10:	4620      	mov	r0, r4
 800fb12:	f7fe f907 	bl	800dd24 <rcl_context_fini>
 800fb16:	b988      	cbnz	r0, 800fb3c <rclc_support_fini+0x44>
 800fb18:	4628      	mov	r0, r5
 800fb1a:	bd38      	pop	{r3, r4, r5, pc}
 800fb1c:	f000 fa0c 	bl	800ff38 <rcutils_reset_error>
 800fb20:	4620      	mov	r0, r4
 800fb22:	2501      	movs	r5, #1
 800fb24:	f006 ff16 	bl	8016954 <rcl_shutdown>
 800fb28:	2800      	cmp	r0, #0
 800fb2a:	d0f1      	beq.n	800fb10 <rclc_support_fini+0x18>
 800fb2c:	f000 fa04 	bl	800ff38 <rcutils_reset_error>
 800fb30:	4620      	mov	r0, r4
 800fb32:	2501      	movs	r5, #1
 800fb34:	f7fe f8f6 	bl	800dd24 <rcl_context_fini>
 800fb38:	2800      	cmp	r0, #0
 800fb3a:	d0ed      	beq.n	800fb18 <rclc_support_fini+0x20>
 800fb3c:	2501      	movs	r5, #1
 800fb3e:	f000 f9fb 	bl	800ff38 <rcutils_reset_error>
 800fb42:	4628      	mov	r0, r5
 800fb44:	bd38      	pop	{r3, r4, r5, pc}
 800fb46:	250b      	movs	r5, #11
 800fb48:	4628      	mov	r0, r5
 800fb4a:	bd38      	pop	{r3, r4, r5, pc}

0800fb4c <rclc_node_init_default>:
 800fb4c:	b3b8      	cbz	r0, 800fbbe <rclc_node_init_default+0x72>
 800fb4e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fb52:	460d      	mov	r5, r1
 800fb54:	b0a1      	sub	sp, #132	@ 0x84
 800fb56:	b329      	cbz	r1, 800fba4 <rclc_node_init_default+0x58>
 800fb58:	4616      	mov	r6, r2
 800fb5a:	b31a      	cbz	r2, 800fba4 <rclc_node_init_default+0x58>
 800fb5c:	461f      	mov	r7, r3
 800fb5e:	b30b      	cbz	r3, 800fba4 <rclc_node_init_default+0x58>
 800fb60:	f10d 0810 	add.w	r8, sp, #16
 800fb64:	4604      	mov	r4, r0
 800fb66:	4640      	mov	r0, r8
 800fb68:	f7fe f9f6 	bl	800df58 <rcl_get_zero_initialized_node>
 800fb6c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800fb70:	f10d 0918 	add.w	r9, sp, #24
 800fb74:	e884 0003 	stmia.w	r4, {r0, r1}
 800fb78:	4648      	mov	r0, r9
 800fb7a:	f7fe fb97 	bl	800e2ac <rcl_node_get_default_options>
 800fb7e:	4640      	mov	r0, r8
 800fb80:	f7fe f9ea 	bl	800df58 <rcl_get_zero_initialized_node>
 800fb84:	f8cd 9000 	str.w	r9, [sp]
 800fb88:	e898 0003 	ldmia.w	r8, {r0, r1}
 800fb8c:	463b      	mov	r3, r7
 800fb8e:	e884 0003 	stmia.w	r4, {r0, r1}
 800fb92:	4632      	mov	r2, r6
 800fb94:	4629      	mov	r1, r5
 800fb96:	4620      	mov	r0, r4
 800fb98:	f7fe f9e8 	bl	800df6c <rcl_node_init>
 800fb9c:	b930      	cbnz	r0, 800fbac <rclc_node_init_default+0x60>
 800fb9e:	b021      	add	sp, #132	@ 0x84
 800fba0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fba4:	200b      	movs	r0, #11
 800fba6:	b021      	add	sp, #132	@ 0x84
 800fba8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fbac:	9003      	str	r0, [sp, #12]
 800fbae:	f000 f9c3 	bl	800ff38 <rcutils_reset_error>
 800fbb2:	f000 f9c1 	bl	800ff38 <rcutils_reset_error>
 800fbb6:	9803      	ldr	r0, [sp, #12]
 800fbb8:	b021      	add	sp, #132	@ 0x84
 800fbba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fbbe:	200b      	movs	r0, #11
 800fbc0:	4770      	bx	lr
 800fbc2:	bf00      	nop

0800fbc4 <rclc_publisher_init_default>:
 800fbc4:	b368      	cbz	r0, 800fc22 <rclc_publisher_init_default+0x5e>
 800fbc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbca:	460d      	mov	r5, r1
 800fbcc:	b0a0      	sub	sp, #128	@ 0x80
 800fbce:	b321      	cbz	r1, 800fc1a <rclc_publisher_init_default+0x56>
 800fbd0:	4616      	mov	r6, r2
 800fbd2:	b312      	cbz	r2, 800fc1a <rclc_publisher_init_default+0x56>
 800fbd4:	461f      	mov	r7, r3
 800fbd6:	b303      	cbz	r3, 800fc1a <rclc_publisher_init_default+0x56>
 800fbd8:	4604      	mov	r4, r0
 800fbda:	f7fe fb93 	bl	800e304 <rcl_get_zero_initialized_publisher>
 800fbde:	f10d 0810 	add.w	r8, sp, #16
 800fbe2:	6020      	str	r0, [r4, #0]
 800fbe4:	4640      	mov	r0, r8
 800fbe6:	f7fe fc55 	bl	800e494 <rcl_publisher_get_default_options>
 800fbea:	490f      	ldr	r1, [pc, #60]	@ (800fc28 <rclc_publisher_init_default+0x64>)
 800fbec:	2250      	movs	r2, #80	@ 0x50
 800fbee:	4640      	mov	r0, r8
 800fbf0:	f00c fa5d 	bl	801c0ae <memcpy>
 800fbf4:	f8cd 8000 	str.w	r8, [sp]
 800fbf8:	463b      	mov	r3, r7
 800fbfa:	4632      	mov	r2, r6
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	4620      	mov	r0, r4
 800fc00:	f7fe fb86 	bl	800e310 <rcl_publisher_init>
 800fc04:	b910      	cbnz	r0, 800fc0c <rclc_publisher_init_default+0x48>
 800fc06:	b020      	add	sp, #128	@ 0x80
 800fc08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc0c:	9003      	str	r0, [sp, #12]
 800fc0e:	f000 f993 	bl	800ff38 <rcutils_reset_error>
 800fc12:	9803      	ldr	r0, [sp, #12]
 800fc14:	b020      	add	sp, #128	@ 0x80
 800fc16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc1a:	200b      	movs	r0, #11
 800fc1c:	b020      	add	sp, #128	@ 0x80
 800fc1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc22:	200b      	movs	r0, #11
 800fc24:	4770      	bx	lr
 800fc26:	bf00      	nop
 800fc28:	0801d920 	.word	0x0801d920

0800fc2c <rclc_subscription_init_default>:
 800fc2c:	b368      	cbz	r0, 800fc8a <rclc_subscription_init_default+0x5e>
 800fc2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc32:	460d      	mov	r5, r1
 800fc34:	b0a0      	sub	sp, #128	@ 0x80
 800fc36:	b321      	cbz	r1, 800fc82 <rclc_subscription_init_default+0x56>
 800fc38:	4616      	mov	r6, r2
 800fc3a:	b312      	cbz	r2, 800fc82 <rclc_subscription_init_default+0x56>
 800fc3c:	461f      	mov	r7, r3
 800fc3e:	b303      	cbz	r3, 800fc82 <rclc_subscription_init_default+0x56>
 800fc40:	4604      	mov	r4, r0
 800fc42:	f7fe fca1 	bl	800e588 <rcl_get_zero_initialized_subscription>
 800fc46:	f10d 0810 	add.w	r8, sp, #16
 800fc4a:	6020      	str	r0, [r4, #0]
 800fc4c:	4640      	mov	r0, r8
 800fc4e:	f7fe fd9d 	bl	800e78c <rcl_subscription_get_default_options>
 800fc52:	490f      	ldr	r1, [pc, #60]	@ (800fc90 <rclc_subscription_init_default+0x64>)
 800fc54:	2250      	movs	r2, #80	@ 0x50
 800fc56:	4640      	mov	r0, r8
 800fc58:	f00c fa29 	bl	801c0ae <memcpy>
 800fc5c:	f8cd 8000 	str.w	r8, [sp]
 800fc60:	463b      	mov	r3, r7
 800fc62:	4632      	mov	r2, r6
 800fc64:	4629      	mov	r1, r5
 800fc66:	4620      	mov	r0, r4
 800fc68:	f7fe fc94 	bl	800e594 <rcl_subscription_init>
 800fc6c:	b910      	cbnz	r0, 800fc74 <rclc_subscription_init_default+0x48>
 800fc6e:	b020      	add	sp, #128	@ 0x80
 800fc70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc74:	9003      	str	r0, [sp, #12]
 800fc76:	f000 f95f 	bl	800ff38 <rcutils_reset_error>
 800fc7a:	9803      	ldr	r0, [sp, #12]
 800fc7c:	b020      	add	sp, #128	@ 0x80
 800fc7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc82:	200b      	movs	r0, #11
 800fc84:	b020      	add	sp, #128	@ 0x80
 800fc86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc8a:	200b      	movs	r0, #11
 800fc8c:	4770      	bx	lr
 800fc8e:	bf00      	nop
 800fc90:	0801d970 	.word	0x0801d970

0800fc94 <rclc_timer_init_default>:
 800fc94:	b360      	cbz	r0, 800fcf0 <rclc_timer_init_default+0x5c>
 800fc96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc9a:	460e      	mov	r6, r1
 800fc9c:	b08a      	sub	sp, #40	@ 0x28
 800fc9e:	b319      	cbz	r1, 800fce8 <rclc_timer_init_default+0x54>
 800fca0:	4690      	mov	r8, r2
 800fca2:	461f      	mov	r7, r3
 800fca4:	4605      	mov	r5, r0
 800fca6:	f7fe fea1 	bl	800e9ec <rcl_get_zero_initialized_timer>
 800fcaa:	68b4      	ldr	r4, [r6, #8]
 800fcac:	6028      	str	r0, [r5, #0]
 800fcae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800fcb0:	f10d 0c0c 	add.w	ip, sp, #12
 800fcb4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fcb8:	6823      	ldr	r3, [r4, #0]
 800fcba:	f8cc 3000 	str.w	r3, [ip]
 800fcbe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fcc0:	9302      	str	r3, [sp, #8]
 800fcc2:	e9cd 8700 	strd	r8, r7, [sp]
 800fcc6:	4628      	mov	r0, r5
 800fcc8:	4632      	mov	r2, r6
 800fcca:	f106 010c 	add.w	r1, r6, #12
 800fcce:	f7fe fe93 	bl	800e9f8 <rcl_timer_init>
 800fcd2:	b910      	cbnz	r0, 800fcda <rclc_timer_init_default+0x46>
 800fcd4:	b00a      	add	sp, #40	@ 0x28
 800fcd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcda:	9009      	str	r0, [sp, #36]	@ 0x24
 800fcdc:	f000 f92c 	bl	800ff38 <rcutils_reset_error>
 800fce0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fce2:	b00a      	add	sp, #40	@ 0x28
 800fce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fce8:	200b      	movs	r0, #11
 800fcea:	b00a      	add	sp, #40	@ 0x28
 800fcec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcf0:	200b      	movs	r0, #11
 800fcf2:	4770      	bx	lr

0800fcf4 <__default_zero_allocate>:
 800fcf4:	f00b bc22 	b.w	801b53c <calloc>

0800fcf8 <__default_reallocate>:
 800fcf8:	f00b bdc0 	b.w	801b87c <realloc>

0800fcfc <__default_deallocate>:
 800fcfc:	f00b bc9c 	b.w	801b638 <free>

0800fd00 <__default_allocate>:
 800fd00:	f00b bc92 	b.w	801b628 <malloc>

0800fd04 <rcutils_get_zero_initialized_allocator>:
 800fd04:	b510      	push	{r4, lr}
 800fd06:	4c05      	ldr	r4, [pc, #20]	@ (800fd1c <rcutils_get_zero_initialized_allocator+0x18>)
 800fd08:	4686      	mov	lr, r0
 800fd0a:	4684      	mov	ip, r0
 800fd0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800fd0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fd12:	6823      	ldr	r3, [r4, #0]
 800fd14:	f8cc 3000 	str.w	r3, [ip]
 800fd18:	4670      	mov	r0, lr
 800fd1a:	bd10      	pop	{r4, pc}
 800fd1c:	0801d9c0 	.word	0x0801d9c0

0800fd20 <rcutils_set_default_allocator>:
 800fd20:	b1a8      	cbz	r0, 800fd4e <rcutils_set_default_allocator+0x2e>
 800fd22:	6802      	ldr	r2, [r0, #0]
 800fd24:	b1a2      	cbz	r2, 800fd50 <rcutils_set_default_allocator+0x30>
 800fd26:	6841      	ldr	r1, [r0, #4]
 800fd28:	b1a1      	cbz	r1, 800fd54 <rcutils_set_default_allocator+0x34>
 800fd2a:	b410      	push	{r4}
 800fd2c:	68c4      	ldr	r4, [r0, #12]
 800fd2e:	b164      	cbz	r4, 800fd4a <rcutils_set_default_allocator+0x2a>
 800fd30:	6880      	ldr	r0, [r0, #8]
 800fd32:	b138      	cbz	r0, 800fd44 <rcutils_set_default_allocator+0x24>
 800fd34:	4b08      	ldr	r3, [pc, #32]	@ (800fd58 <rcutils_set_default_allocator+0x38>)
 800fd36:	601a      	str	r2, [r3, #0]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800fd3e:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800fd42:	2001      	movs	r0, #1
 800fd44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd48:	4770      	bx	lr
 800fd4a:	4620      	mov	r0, r4
 800fd4c:	e7fa      	b.n	800fd44 <rcutils_set_default_allocator+0x24>
 800fd4e:	4770      	bx	lr
 800fd50:	4610      	mov	r0, r2
 800fd52:	4770      	bx	lr
 800fd54:	4608      	mov	r0, r1
 800fd56:	4770      	bx	lr
 800fd58:	200002f4 	.word	0x200002f4

0800fd5c <rcutils_get_default_allocator>:
 800fd5c:	b510      	push	{r4, lr}
 800fd5e:	4c05      	ldr	r4, [pc, #20]	@ (800fd74 <rcutils_get_default_allocator+0x18>)
 800fd60:	4686      	mov	lr, r0
 800fd62:	4684      	mov	ip, r0
 800fd64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800fd66:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800fd6a:	6823      	ldr	r3, [r4, #0]
 800fd6c:	f8cc 3000 	str.w	r3, [ip]
 800fd70:	4670      	mov	r0, lr
 800fd72:	bd10      	pop	{r4, pc}
 800fd74:	200002f4 	.word	0x200002f4

0800fd78 <rcutils_allocator_is_valid>:
 800fd78:	b158      	cbz	r0, 800fd92 <rcutils_allocator_is_valid+0x1a>
 800fd7a:	6803      	ldr	r3, [r0, #0]
 800fd7c:	b143      	cbz	r3, 800fd90 <rcutils_allocator_is_valid+0x18>
 800fd7e:	6843      	ldr	r3, [r0, #4]
 800fd80:	b133      	cbz	r3, 800fd90 <rcutils_allocator_is_valid+0x18>
 800fd82:	68c3      	ldr	r3, [r0, #12]
 800fd84:	b123      	cbz	r3, 800fd90 <rcutils_allocator_is_valid+0x18>
 800fd86:	6880      	ldr	r0, [r0, #8]
 800fd88:	3800      	subs	r0, #0
 800fd8a:	bf18      	it	ne
 800fd8c:	2001      	movne	r0, #1
 800fd8e:	4770      	bx	lr
 800fd90:	4618      	mov	r0, r3
 800fd92:	4770      	bx	lr

0800fd94 <__atomic_load_8>:
 800fd94:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800fd98:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800fd9c:	4a15      	ldr	r2, [pc, #84]	@ (800fdf4 <__atomic_load_8+0x60>)
 800fd9e:	4b16      	ldr	r3, [pc, #88]	@ (800fdf8 <__atomic_load_8+0x64>)
 800fda0:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800fda4:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800fda8:	fb02 f101 	mul.w	r1, r2, r1
 800fdac:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800fdb0:	fba3 2301 	umull	r2, r3, r3, r1
 800fdb4:	091b      	lsrs	r3, r3, #4
 800fdb6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800fdba:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800fdbe:	b4d0      	push	{r4, r6, r7}
 800fdc0:	4c0e      	ldr	r4, [pc, #56]	@ (800fdfc <__atomic_load_8+0x68>)
 800fdc2:	1ac9      	subs	r1, r1, r3
 800fdc4:	1862      	adds	r2, r4, r1
 800fdc6:	f04f 0c01 	mov.w	ip, #1
 800fdca:	e8d2 3f4f 	ldrexb	r3, [r2]
 800fdce:	e8c2 cf46 	strexb	r6, ip, [r2]
 800fdd2:	2e00      	cmp	r6, #0
 800fdd4:	d1f9      	bne.n	800fdca <__atomic_load_8+0x36>
 800fdd6:	f3bf 8f5b 	dmb	ish
 800fdda:	b2db      	uxtb	r3, r3
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d1f4      	bne.n	800fdca <__atomic_load_8+0x36>
 800fde0:	e9d0 6700 	ldrd	r6, r7, [r0]
 800fde4:	f3bf 8f5b 	dmb	ish
 800fde8:	5463      	strb	r3, [r4, r1]
 800fdea:	4630      	mov	r0, r6
 800fdec:	4639      	mov	r1, r7
 800fdee:	bcd0      	pop	{r4, r6, r7}
 800fdf0:	4770      	bx	lr
 800fdf2:	bf00      	nop
 800fdf4:	27d4eb2d 	.word	0x27d4eb2d
 800fdf8:	b21642c9 	.word	0xb21642c9
 800fdfc:	2000d0a8 	.word	0x2000d0a8

0800fe00 <__atomic_store_8>:
 800fe00:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800fe04:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800fe08:	b570      	push	{r4, r5, r6, lr}
 800fe0a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800fe0e:	4c14      	ldr	r4, [pc, #80]	@ (800fe60 <__atomic_store_8+0x60>)
 800fe10:	4d14      	ldr	r5, [pc, #80]	@ (800fe64 <__atomic_store_8+0x64>)
 800fe12:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800fe16:	fb04 f101 	mul.w	r1, r4, r1
 800fe1a:	4c13      	ldr	r4, [pc, #76]	@ (800fe68 <__atomic_store_8+0x68>)
 800fe1c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800fe20:	fba4 4e01 	umull	r4, lr, r4, r1
 800fe24:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800fe28:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 800fe2c:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 800fe30:	eba1 0e0e 	sub.w	lr, r1, lr
 800fe34:	eb05 0c0e 	add.w	ip, r5, lr
 800fe38:	f04f 0401 	mov.w	r4, #1
 800fe3c:	e8dc 1f4f 	ldrexb	r1, [ip]
 800fe40:	e8cc 4f46 	strexb	r6, r4, [ip]
 800fe44:	2e00      	cmp	r6, #0
 800fe46:	d1f9      	bne.n	800fe3c <__atomic_store_8+0x3c>
 800fe48:	f3bf 8f5b 	dmb	ish
 800fe4c:	b2c9      	uxtb	r1, r1
 800fe4e:	2900      	cmp	r1, #0
 800fe50:	d1f4      	bne.n	800fe3c <__atomic_store_8+0x3c>
 800fe52:	e9c0 2300 	strd	r2, r3, [r0]
 800fe56:	f3bf 8f5b 	dmb	ish
 800fe5a:	f805 100e 	strb.w	r1, [r5, lr]
 800fe5e:	bd70      	pop	{r4, r5, r6, pc}
 800fe60:	27d4eb2d 	.word	0x27d4eb2d
 800fe64:	2000d0a8 	.word	0x2000d0a8
 800fe68:	b21642c9 	.word	0xb21642c9

0800fe6c <__atomic_exchange_8>:
 800fe6c:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 800fe70:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 800fe74:	4916      	ldr	r1, [pc, #88]	@ (800fed0 <__atomic_exchange_8+0x64>)
 800fe76:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 800fe7a:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 800fe7e:	fb01 fc0c 	mul.w	ip, r1, ip
 800fe82:	4914      	ldr	r1, [pc, #80]	@ (800fed4 <__atomic_exchange_8+0x68>)
 800fe84:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 800fe88:	b570      	push	{r4, r5, r6, lr}
 800fe8a:	4605      	mov	r5, r0
 800fe8c:	fba1 010c 	umull	r0, r1, r1, ip
 800fe90:	0909      	lsrs	r1, r1, #4
 800fe92:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800fe96:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 800fe9a:	4e0f      	ldr	r6, [pc, #60]	@ (800fed8 <__atomic_exchange_8+0x6c>)
 800fe9c:	ebac 0c01 	sub.w	ip, ip, r1
 800fea0:	eb06 010c 	add.w	r1, r6, ip
 800fea4:	f04f 0e01 	mov.w	lr, #1
 800fea8:	e8d1 4f4f 	ldrexb	r4, [r1]
 800feac:	e8c1 ef40 	strexb	r0, lr, [r1]
 800feb0:	2800      	cmp	r0, #0
 800feb2:	d1f9      	bne.n	800fea8 <__atomic_exchange_8+0x3c>
 800feb4:	f3bf 8f5b 	dmb	ish
 800feb8:	b2e4      	uxtb	r4, r4
 800feba:	2c00      	cmp	r4, #0
 800febc:	d1f4      	bne.n	800fea8 <__atomic_exchange_8+0x3c>
 800febe:	e9d5 0100 	ldrd	r0, r1, [r5]
 800fec2:	e9c5 2300 	strd	r2, r3, [r5]
 800fec6:	f3bf 8f5b 	dmb	ish
 800feca:	f806 400c 	strb.w	r4, [r6, ip]
 800fece:	bd70      	pop	{r4, r5, r6, pc}
 800fed0:	27d4eb2d 	.word	0x27d4eb2d
 800fed4:	b21642c9 	.word	0xb21642c9
 800fed8:	2000d0a8 	.word	0x2000d0a8

0800fedc <rcutils_get_env>:
 800fedc:	b168      	cbz	r0, 800fefa <rcutils_get_env+0x1e>
 800fede:	b510      	push	{r4, lr}
 800fee0:	460c      	mov	r4, r1
 800fee2:	b129      	cbz	r1, 800fef0 <rcutils_get_env+0x14>
 800fee4:	f00b fb58 	bl	801b598 <getenv>
 800fee8:	b120      	cbz	r0, 800fef4 <rcutils_get_env+0x18>
 800feea:	6020      	str	r0, [r4, #0]
 800feec:	2000      	movs	r0, #0
 800feee:	bd10      	pop	{r4, pc}
 800fef0:	4803      	ldr	r0, [pc, #12]	@ (800ff00 <rcutils_get_env+0x24>)
 800fef2:	bd10      	pop	{r4, pc}
 800fef4:	4b03      	ldr	r3, [pc, #12]	@ (800ff04 <rcutils_get_env+0x28>)
 800fef6:	6023      	str	r3, [r4, #0]
 800fef8:	bd10      	pop	{r4, pc}
 800fefa:	4803      	ldr	r0, [pc, #12]	@ (800ff08 <rcutils_get_env+0x2c>)
 800fefc:	4770      	bx	lr
 800fefe:	bf00      	nop
 800ff00:	0801d0f8 	.word	0x0801d0f8
 800ff04:	0801d624 	.word	0x0801d624
 800ff08:	0801d0dc 	.word	0x0801d0dc

0800ff0c <rcutils_get_error_string>:
 800ff0c:	4b06      	ldr	r3, [pc, #24]	@ (800ff28 <rcutils_get_error_string+0x1c>)
 800ff0e:	781b      	ldrb	r3, [r3, #0]
 800ff10:	b13b      	cbz	r3, 800ff22 <rcutils_get_error_string+0x16>
 800ff12:	4b06      	ldr	r3, [pc, #24]	@ (800ff2c <rcutils_get_error_string+0x20>)
 800ff14:	781a      	ldrb	r2, [r3, #0]
 800ff16:	b90a      	cbnz	r2, 800ff1c <rcutils_get_error_string+0x10>
 800ff18:	2201      	movs	r2, #1
 800ff1a:	701a      	strb	r2, [r3, #0]
 800ff1c:	4b04      	ldr	r3, [pc, #16]	@ (800ff30 <rcutils_get_error_string+0x24>)
 800ff1e:	7818      	ldrb	r0, [r3, #0]
 800ff20:	4770      	bx	lr
 800ff22:	4b04      	ldr	r3, [pc, #16]	@ (800ff34 <rcutils_get_error_string+0x28>)
 800ff24:	7818      	ldrb	r0, [r3, #0]
 800ff26:	4770      	bx	lr
 800ff28:	2000d0bf 	.word	0x2000d0bf
 800ff2c:	2000d0d1 	.word	0x2000d0d1
 800ff30:	2000d0d0 	.word	0x2000d0d0
 800ff34:	0801d114 	.word	0x0801d114

0800ff38 <rcutils_reset_error>:
 800ff38:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800ff58 <rcutils_reset_error+0x20>
 800ff3c:	4a08      	ldr	r2, [pc, #32]	@ (800ff60 <rcutils_reset_error+0x28>)
 800ff3e:	4809      	ldr	r0, [pc, #36]	@ (800ff64 <rcutils_reset_error+0x2c>)
 800ff40:	4909      	ldr	r1, [pc, #36]	@ (800ff68 <rcutils_reset_error+0x30>)
 800ff42:	2300      	movs	r3, #0
 800ff44:	8013      	strh	r3, [r2, #0]
 800ff46:	ed82 7b02 	vstr	d7, [r2, #8]
 800ff4a:	4a08      	ldr	r2, [pc, #32]	@ (800ff6c <rcutils_reset_error+0x34>)
 800ff4c:	7003      	strb	r3, [r0, #0]
 800ff4e:	700b      	strb	r3, [r1, #0]
 800ff50:	7013      	strb	r3, [r2, #0]
 800ff52:	4770      	bx	lr
 800ff54:	f3af 8000 	nop.w
	...
 800ff60:	2000d0c0 	.word	0x2000d0c0
 800ff64:	2000d0d1 	.word	0x2000d0d1
 800ff68:	2000d0d0 	.word	0x2000d0d0
 800ff6c:	2000d0bf 	.word	0x2000d0bf

0800ff70 <rcutils_format_string_limit>:
 800ff70:	b40f      	push	{r0, r1, r2, r3}
 800ff72:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff74:	b083      	sub	sp, #12
 800ff76:	ac08      	add	r4, sp, #32
 800ff78:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800ff7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ff7e:	b34e      	cbz	r6, 800ffd4 <rcutils_format_string_limit+0x64>
 800ff80:	a808      	add	r0, sp, #32
 800ff82:	f7ff fef9 	bl	800fd78 <rcutils_allocator_is_valid>
 800ff86:	b328      	cbz	r0, 800ffd4 <rcutils_format_string_limit+0x64>
 800ff88:	2100      	movs	r1, #0
 800ff8a:	ab0f      	add	r3, sp, #60	@ 0x3c
 800ff8c:	4632      	mov	r2, r6
 800ff8e:	4608      	mov	r0, r1
 800ff90:	e9cd 3300 	strd	r3, r3, [sp]
 800ff94:	f000 f8f4 	bl	8010180 <rcutils_vsnprintf>
 800ff98:	1c43      	adds	r3, r0, #1
 800ff9a:	4605      	mov	r5, r0
 800ff9c:	d01a      	beq.n	800ffd4 <rcutils_format_string_limit+0x64>
 800ff9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ffa0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ffa2:	1c47      	adds	r7, r0, #1
 800ffa4:	429f      	cmp	r7, r3
 800ffa6:	bf84      	itt	hi
 800ffa8:	461f      	movhi	r7, r3
 800ffaa:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 800ffae:	4638      	mov	r0, r7
 800ffb0:	9b08      	ldr	r3, [sp, #32]
 800ffb2:	4798      	blx	r3
 800ffb4:	4604      	mov	r4, r0
 800ffb6:	b168      	cbz	r0, 800ffd4 <rcutils_format_string_limit+0x64>
 800ffb8:	9b01      	ldr	r3, [sp, #4]
 800ffba:	4632      	mov	r2, r6
 800ffbc:	4639      	mov	r1, r7
 800ffbe:	f000 f8df 	bl	8010180 <rcutils_vsnprintf>
 800ffc2:	2800      	cmp	r0, #0
 800ffc4:	db02      	blt.n	800ffcc <rcutils_format_string_limit+0x5c>
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	5563      	strb	r3, [r4, r5]
 800ffca:	e004      	b.n	800ffd6 <rcutils_format_string_limit+0x66>
 800ffcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffce:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ffd0:	4620      	mov	r0, r4
 800ffd2:	4798      	blx	r3
 800ffd4:	2400      	movs	r4, #0
 800ffd6:	4620      	mov	r0, r4
 800ffd8:	b003      	add	sp, #12
 800ffda:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ffde:	b004      	add	sp, #16
 800ffe0:	4770      	bx	lr
 800ffe2:	bf00      	nop

0800ffe4 <rcutils_repl_str>:
 800ffe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffe8:	ed2d 8b02 	vpush	{d8}
 800ffec:	b087      	sub	sp, #28
 800ffee:	4680      	mov	r8, r0
 800fff0:	4608      	mov	r0, r1
 800fff2:	f8cd 8004 	str.w	r8, [sp, #4]
 800fff6:	ee08 2a10 	vmov	s16, r2
 800fffa:	468a      	mov	sl, r1
 800fffc:	4699      	mov	r9, r3
 800fffe:	f7f0 f911 	bl	8000224 <strlen>
 8010002:	2600      	movs	r6, #0
 8010004:	4647      	mov	r7, r8
 8010006:	9002      	str	r0, [sp, #8]
 8010008:	46b3      	mov	fp, r6
 801000a:	2510      	movs	r5, #16
 801000c:	46b0      	mov	r8, r6
 801000e:	e01d      	b.n	801004c <rcutils_repl_str+0x68>
 8010010:	f10b 0b01 	add.w	fp, fp, #1
 8010014:	455e      	cmp	r6, fp
 8010016:	d211      	bcs.n	801003c <rcutils_repl_str+0x58>
 8010018:	442e      	add	r6, r5
 801001a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801001e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8010022:	00b1      	lsls	r1, r6, #2
 8010024:	4798      	blx	r3
 8010026:	2800      	cmp	r0, #0
 8010028:	f000 8088 	beq.w	801013c <rcutils_repl_str+0x158>
 801002c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010030:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 8010034:	4680      	mov	r8, r0
 8010036:	bf28      	it	cs
 8010038:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 801003c:	9a01      	ldr	r2, [sp, #4]
 801003e:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 8010042:	1aa2      	subs	r2, r4, r2
 8010044:	f843 2c04 	str.w	r2, [r3, #-4]
 8010048:	9b02      	ldr	r3, [sp, #8]
 801004a:	18e7      	adds	r7, r4, r3
 801004c:	4651      	mov	r1, sl
 801004e:	4638      	mov	r0, r7
 8010050:	f00b ff8b 	bl	801bf6a <strstr>
 8010054:	4604      	mov	r4, r0
 8010056:	4640      	mov	r0, r8
 8010058:	2c00      	cmp	r4, #0
 801005a:	d1d9      	bne.n	8010010 <rcutils_repl_str+0x2c>
 801005c:	46b8      	mov	r8, r7
 801005e:	4607      	mov	r7, r0
 8010060:	4640      	mov	r0, r8
 8010062:	f7f0 f8df 	bl	8000224 <strlen>
 8010066:	9b01      	ldr	r3, [sp, #4]
 8010068:	eba8 0303 	sub.w	r3, r8, r3
 801006c:	181c      	adds	r4, r3, r0
 801006e:	9404      	str	r4, [sp, #16]
 8010070:	f1bb 0f00 	cmp.w	fp, #0
 8010074:	d04a      	beq.n	801010c <rcutils_repl_str+0x128>
 8010076:	ee18 0a10 	vmov	r0, s16
 801007a:	f7f0 f8d3 	bl	8000224 <strlen>
 801007e:	9b02      	ldr	r3, [sp, #8]
 8010080:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8010084:	1ac3      	subs	r3, r0, r3
 8010086:	fb0b 4303 	mla	r3, fp, r3, r4
 801008a:	461a      	mov	r2, r3
 801008c:	9305      	str	r3, [sp, #20]
 801008e:	4606      	mov	r6, r0
 8010090:	f8d9 3000 	ldr.w	r3, [r9]
 8010094:	1c50      	adds	r0, r2, #1
 8010096:	4798      	blx	r3
 8010098:	9003      	str	r0, [sp, #12]
 801009a:	2800      	cmp	r0, #0
 801009c:	d04f      	beq.n	801013e <rcutils_repl_str+0x15a>
 801009e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80100a2:	683a      	ldr	r2, [r7, #0]
 80100a4:	4641      	mov	r1, r8
 80100a6:	f00c f802 	bl	801c0ae <memcpy>
 80100aa:	683d      	ldr	r5, [r7, #0]
 80100ac:	9b03      	ldr	r3, [sp, #12]
 80100ae:	9701      	str	r7, [sp, #4]
 80100b0:	46ba      	mov	sl, r7
 80100b2:	441d      	add	r5, r3
 80100b4:	9f02      	ldr	r7, [sp, #8]
 80100b6:	f8cd 9008 	str.w	r9, [sp, #8]
 80100ba:	2401      	movs	r4, #1
 80100bc:	46d1      	mov	r9, sl
 80100be:	ee18 aa10 	vmov	sl, s16
 80100c2:	e00a      	b.n	80100da <rcutils_repl_str+0xf6>
 80100c4:	f8d9 5000 	ldr.w	r5, [r9]
 80100c8:	1aaa      	subs	r2, r5, r2
 80100ca:	1885      	adds	r5, r0, r2
 80100cc:	f00b ffef 	bl	801c0ae <memcpy>
 80100d0:	45a3      	cmp	fp, r4
 80100d2:	f104 0201 	add.w	r2, r4, #1
 80100d6:	d935      	bls.n	8010144 <rcutils_repl_str+0x160>
 80100d8:	4614      	mov	r4, r2
 80100da:	4632      	mov	r2, r6
 80100dc:	4651      	mov	r1, sl
 80100de:	4628      	mov	r0, r5
 80100e0:	f00b ffe5 	bl	801c0ae <memcpy>
 80100e4:	f859 2b04 	ldr.w	r2, [r9], #4
 80100e8:	45a3      	cmp	fp, r4
 80100ea:	443a      	add	r2, r7
 80100ec:	eb05 0006 	add.w	r0, r5, r6
 80100f0:	eb08 0102 	add.w	r1, r8, r2
 80100f4:	d1e6      	bne.n	80100c4 <rcutils_repl_str+0xe0>
 80100f6:	9b04      	ldr	r3, [sp, #16]
 80100f8:	1a9a      	subs	r2, r3, r2
 80100fa:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 80100fe:	f00b ffd6 	bl	801c0ae <memcpy>
 8010102:	9a03      	ldr	r2, [sp, #12]
 8010104:	9905      	ldr	r1, [sp, #20]
 8010106:	2300      	movs	r3, #0
 8010108:	5453      	strb	r3, [r2, r1]
 801010a:	e00b      	b.n	8010124 <rcutils_repl_str+0x140>
 801010c:	4620      	mov	r0, r4
 801010e:	f8d9 3000 	ldr.w	r3, [r9]
 8010112:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8010116:	3001      	adds	r0, #1
 8010118:	4798      	blx	r3
 801011a:	9003      	str	r0, [sp, #12]
 801011c:	b110      	cbz	r0, 8010124 <rcutils_repl_str+0x140>
 801011e:	9901      	ldr	r1, [sp, #4]
 8010120:	f00b ffbd 	bl	801c09e <strcpy>
 8010124:	4638      	mov	r0, r7
 8010126:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801012a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801012e:	4798      	blx	r3
 8010130:	9803      	ldr	r0, [sp, #12]
 8010132:	b007      	add	sp, #28
 8010134:	ecbd 8b02 	vpop	{d8}
 8010138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801013c:	4647      	mov	r7, r8
 801013e:	2300      	movs	r3, #0
 8010140:	9303      	str	r3, [sp, #12]
 8010142:	e7ef      	b.n	8010124 <rcutils_repl_str+0x140>
 8010144:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 8010148:	e7db      	b.n	8010102 <rcutils_repl_str+0x11e>
 801014a:	bf00      	nop

0801014c <rcutils_snprintf>:
 801014c:	b40c      	push	{r2, r3}
 801014e:	b530      	push	{r4, r5, lr}
 8010150:	b083      	sub	sp, #12
 8010152:	ab06      	add	r3, sp, #24
 8010154:	f853 2b04 	ldr.w	r2, [r3], #4
 8010158:	9301      	str	r3, [sp, #4]
 801015a:	b152      	cbz	r2, 8010172 <rcutils_snprintf+0x26>
 801015c:	b138      	cbz	r0, 801016e <rcutils_snprintf+0x22>
 801015e:	b141      	cbz	r1, 8010172 <rcutils_snprintf+0x26>
 8010160:	f00b fe10 	bl	801bd84 <vsniprintf>
 8010164:	b003      	add	sp, #12
 8010166:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801016a:	b002      	add	sp, #8
 801016c:	4770      	bx	lr
 801016e:	2900      	cmp	r1, #0
 8010170:	d0f6      	beq.n	8010160 <rcutils_snprintf+0x14>
 8010172:	f00b ff67 	bl	801c044 <__errno>
 8010176:	2316      	movs	r3, #22
 8010178:	6003      	str	r3, [r0, #0]
 801017a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801017e:	e7f1      	b.n	8010164 <rcutils_snprintf+0x18>

08010180 <rcutils_vsnprintf>:
 8010180:	b570      	push	{r4, r5, r6, lr}
 8010182:	b13a      	cbz	r2, 8010194 <rcutils_vsnprintf+0x14>
 8010184:	b120      	cbz	r0, 8010190 <rcutils_vsnprintf+0x10>
 8010186:	b129      	cbz	r1, 8010194 <rcutils_vsnprintf+0x14>
 8010188:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801018c:	f00b bdfa 	b.w	801bd84 <vsniprintf>
 8010190:	2900      	cmp	r1, #0
 8010192:	d0f9      	beq.n	8010188 <rcutils_vsnprintf+0x8>
 8010194:	f00b ff56 	bl	801c044 <__errno>
 8010198:	2316      	movs	r3, #22
 801019a:	6003      	str	r3, [r0, #0]
 801019c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80101a0:	bd70      	pop	{r4, r5, r6, pc}
 80101a2:	bf00      	nop

080101a4 <rcutils_strdup>:
 80101a4:	b084      	sub	sp, #16
 80101a6:	b570      	push	{r4, r5, r6, lr}
 80101a8:	b082      	sub	sp, #8
 80101aa:	ac07      	add	r4, sp, #28
 80101ac:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80101b0:	4605      	mov	r5, r0
 80101b2:	b1b0      	cbz	r0, 80101e2 <rcutils_strdup+0x3e>
 80101b4:	f7f0 f836 	bl	8000224 <strlen>
 80101b8:	1c42      	adds	r2, r0, #1
 80101ba:	9b07      	ldr	r3, [sp, #28]
 80101bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80101be:	9201      	str	r2, [sp, #4]
 80101c0:	4606      	mov	r6, r0
 80101c2:	4610      	mov	r0, r2
 80101c4:	4798      	blx	r3
 80101c6:	4604      	mov	r4, r0
 80101c8:	b128      	cbz	r0, 80101d6 <rcutils_strdup+0x32>
 80101ca:	9a01      	ldr	r2, [sp, #4]
 80101cc:	4629      	mov	r1, r5
 80101ce:	f00b ff6e 	bl	801c0ae <memcpy>
 80101d2:	2300      	movs	r3, #0
 80101d4:	55a3      	strb	r3, [r4, r6]
 80101d6:	4620      	mov	r0, r4
 80101d8:	b002      	add	sp, #8
 80101da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80101de:	b004      	add	sp, #16
 80101e0:	4770      	bx	lr
 80101e2:	4604      	mov	r4, r0
 80101e4:	e7f7      	b.n	80101d6 <rcutils_strdup+0x32>
 80101e6:	bf00      	nop

080101e8 <rcutils_strndup>:
 80101e8:	b082      	sub	sp, #8
 80101ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101ec:	ac06      	add	r4, sp, #24
 80101ee:	e884 000c 	stmia.w	r4, {r2, r3}
 80101f2:	4605      	mov	r5, r0
 80101f4:	b188      	cbz	r0, 801021a <rcutils_strndup+0x32>
 80101f6:	1c4f      	adds	r7, r1, #1
 80101f8:	460e      	mov	r6, r1
 80101fa:	4638      	mov	r0, r7
 80101fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80101fe:	4790      	blx	r2
 8010200:	4604      	mov	r4, r0
 8010202:	b128      	cbz	r0, 8010210 <rcutils_strndup+0x28>
 8010204:	463a      	mov	r2, r7
 8010206:	4629      	mov	r1, r5
 8010208:	f00b ff51 	bl	801c0ae <memcpy>
 801020c:	2300      	movs	r3, #0
 801020e:	55a3      	strb	r3, [r4, r6]
 8010210:	4620      	mov	r0, r4
 8010212:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010216:	b002      	add	sp, #8
 8010218:	4770      	bx	lr
 801021a:	4604      	mov	r4, r0
 801021c:	e7f8      	b.n	8010210 <rcutils_strndup+0x28>
 801021e:	bf00      	nop

08010220 <rcutils_system_time_now>:
 8010220:	b308      	cbz	r0, 8010266 <rcutils_system_time_now+0x46>
 8010222:	b570      	push	{r4, r5, r6, lr}
 8010224:	b084      	sub	sp, #16
 8010226:	4604      	mov	r4, r0
 8010228:	4669      	mov	r1, sp
 801022a:	2001      	movs	r0, #1
 801022c:	f7f3 f8a4 	bl	8003378 <clock_gettime>
 8010230:	e9dd 3500 	ldrd	r3, r5, [sp]
 8010234:	2d00      	cmp	r5, #0
 8010236:	db13      	blt.n	8010260 <rcutils_system_time_now+0x40>
 8010238:	9902      	ldr	r1, [sp, #8]
 801023a:	2900      	cmp	r1, #0
 801023c:	db0d      	blt.n	801025a <rcutils_system_time_now+0x3a>
 801023e:	4e0b      	ldr	r6, [pc, #44]	@ (801026c <rcutils_system_time_now+0x4c>)
 8010240:	fba3 3206 	umull	r3, r2, r3, r6
 8010244:	185b      	adds	r3, r3, r1
 8010246:	fb06 2205 	mla	r2, r6, r5, r2
 801024a:	f04f 0000 	mov.w	r0, #0
 801024e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 8010252:	e9c4 3200 	strd	r3, r2, [r4]
 8010256:	b004      	add	sp, #16
 8010258:	bd70      	pop	{r4, r5, r6, pc}
 801025a:	ea53 0205 	orrs.w	r2, r3, r5
 801025e:	d1ee      	bne.n	801023e <rcutils_system_time_now+0x1e>
 8010260:	2002      	movs	r0, #2
 8010262:	b004      	add	sp, #16
 8010264:	bd70      	pop	{r4, r5, r6, pc}
 8010266:	200b      	movs	r0, #11
 8010268:	4770      	bx	lr
 801026a:	bf00      	nop
 801026c:	3b9aca00 	.word	0x3b9aca00

08010270 <rcutils_steady_time_now>:
 8010270:	b308      	cbz	r0, 80102b6 <rcutils_steady_time_now+0x46>
 8010272:	b570      	push	{r4, r5, r6, lr}
 8010274:	b084      	sub	sp, #16
 8010276:	4604      	mov	r4, r0
 8010278:	4669      	mov	r1, sp
 801027a:	2000      	movs	r0, #0
 801027c:	f7f3 f87c 	bl	8003378 <clock_gettime>
 8010280:	e9dd 3500 	ldrd	r3, r5, [sp]
 8010284:	2d00      	cmp	r5, #0
 8010286:	db13      	blt.n	80102b0 <rcutils_steady_time_now+0x40>
 8010288:	9902      	ldr	r1, [sp, #8]
 801028a:	2900      	cmp	r1, #0
 801028c:	db0d      	blt.n	80102aa <rcutils_steady_time_now+0x3a>
 801028e:	4e0b      	ldr	r6, [pc, #44]	@ (80102bc <rcutils_steady_time_now+0x4c>)
 8010290:	fba3 3206 	umull	r3, r2, r3, r6
 8010294:	185b      	adds	r3, r3, r1
 8010296:	fb06 2205 	mla	r2, r6, r5, r2
 801029a:	f04f 0000 	mov.w	r0, #0
 801029e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 80102a2:	e9c4 3200 	strd	r3, r2, [r4]
 80102a6:	b004      	add	sp, #16
 80102a8:	bd70      	pop	{r4, r5, r6, pc}
 80102aa:	ea53 0205 	orrs.w	r2, r3, r5
 80102ae:	d1ee      	bne.n	801028e <rcutils_steady_time_now+0x1e>
 80102b0:	2002      	movs	r0, #2
 80102b2:	b004      	add	sp, #16
 80102b4:	bd70      	pop	{r4, r5, r6, pc}
 80102b6:	200b      	movs	r0, #11
 80102b8:	4770      	bx	lr
 80102ba:	bf00      	nop
 80102bc:	3b9aca00 	.word	0x3b9aca00

080102c0 <rmw_get_zero_initialized_init_options>:
 80102c0:	b510      	push	{r4, lr}
 80102c2:	2238      	movs	r2, #56	@ 0x38
 80102c4:	4604      	mov	r4, r0
 80102c6:	2100      	movs	r1, #0
 80102c8:	f00b fe28 	bl	801bf1c <memset>
 80102cc:	f104 0010 	add.w	r0, r4, #16
 80102d0:	f000 f80a 	bl	80102e8 <rmw_get_default_security_options>
 80102d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80102d8:	60e3      	str	r3, [r4, #12]
 80102da:	4620      	mov	r0, r4
 80102dc:	bd10      	pop	{r4, pc}
 80102de:	bf00      	nop

080102e0 <rmw_get_default_publisher_options>:
 80102e0:	2200      	movs	r2, #0
 80102e2:	6002      	str	r2, [r0, #0]
 80102e4:	7102      	strb	r2, [r0, #4]
 80102e6:	4770      	bx	lr

080102e8 <rmw_get_default_security_options>:
 80102e8:	2200      	movs	r2, #0
 80102ea:	7002      	strb	r2, [r0, #0]
 80102ec:	6042      	str	r2, [r0, #4]
 80102ee:	4770      	bx	lr

080102f0 <rmw_subscription_content_filter_options_fini>:
 80102f0:	b1b0      	cbz	r0, 8010320 <rmw_subscription_content_filter_options_fini+0x30>
 80102f2:	b538      	push	{r3, r4, r5, lr}
 80102f4:	4604      	mov	r4, r0
 80102f6:	4608      	mov	r0, r1
 80102f8:	460d      	mov	r5, r1
 80102fa:	f7ff fd3d 	bl	800fd78 <rcutils_allocator_is_valid>
 80102fe:	b168      	cbz	r0, 801031c <rmw_subscription_content_filter_options_fini+0x2c>
 8010300:	6820      	ldr	r0, [r4, #0]
 8010302:	b120      	cbz	r0, 801030e <rmw_subscription_content_filter_options_fini+0x1e>
 8010304:	686b      	ldr	r3, [r5, #4]
 8010306:	6929      	ldr	r1, [r5, #16]
 8010308:	4798      	blx	r3
 801030a:	2300      	movs	r3, #0
 801030c:	6023      	str	r3, [r4, #0]
 801030e:	1d20      	adds	r0, r4, #4
 8010310:	f008 f952 	bl	80185b8 <rcutils_string_array_fini>
 8010314:	3800      	subs	r0, #0
 8010316:	bf18      	it	ne
 8010318:	2001      	movne	r0, #1
 801031a:	bd38      	pop	{r3, r4, r5, pc}
 801031c:	200b      	movs	r0, #11
 801031e:	bd38      	pop	{r3, r4, r5, pc}
 8010320:	200b      	movs	r0, #11
 8010322:	4770      	bx	lr

08010324 <rmw_get_default_subscription_options>:
 8010324:	2200      	movs	r2, #0
 8010326:	e9c0 2200 	strd	r2, r2, [r0]
 801032a:	6082      	str	r2, [r0, #8]
 801032c:	4770      	bx	lr
 801032e:	bf00      	nop

08010330 <rmw_get_zero_initialized_message_info>:
 8010330:	b510      	push	{r4, lr}
 8010332:	2240      	movs	r2, #64	@ 0x40
 8010334:	4604      	mov	r4, r0
 8010336:	2100      	movs	r1, #0
 8010338:	f00b fdf0 	bl	801bf1c <memset>
 801033c:	4620      	mov	r0, r4
 801033e:	bd10      	pop	{r4, pc}

08010340 <rmw_validate_namespace_with_size>:
 8010340:	b340      	cbz	r0, 8010394 <rmw_validate_namespace_with_size+0x54>
 8010342:	b570      	push	{r4, r5, r6, lr}
 8010344:	4614      	mov	r4, r2
 8010346:	b0c2      	sub	sp, #264	@ 0x108
 8010348:	b332      	cbz	r2, 8010398 <rmw_validate_namespace_with_size+0x58>
 801034a:	2901      	cmp	r1, #1
 801034c:	460d      	mov	r5, r1
 801034e:	461e      	mov	r6, r3
 8010350:	d102      	bne.n	8010358 <rmw_validate_namespace_with_size+0x18>
 8010352:	7803      	ldrb	r3, [r0, #0]
 8010354:	2b2f      	cmp	r3, #47	@ 0x2f
 8010356:	d012      	beq.n	801037e <rmw_validate_namespace_with_size+0x3e>
 8010358:	aa01      	add	r2, sp, #4
 801035a:	4669      	mov	r1, sp
 801035c:	f008 fb14 	bl	8018988 <rmw_validate_full_topic_name>
 8010360:	b978      	cbnz	r0, 8010382 <rmw_validate_namespace_with_size+0x42>
 8010362:	9b00      	ldr	r3, [sp, #0]
 8010364:	b14b      	cbz	r3, 801037a <rmw_validate_namespace_with_size+0x3a>
 8010366:	2b07      	cmp	r3, #7
 8010368:	d007      	beq.n	801037a <rmw_validate_namespace_with_size+0x3a>
 801036a:	1e5a      	subs	r2, r3, #1
 801036c:	2a05      	cmp	r2, #5
 801036e:	d82b      	bhi.n	80103c8 <rmw_validate_namespace_with_size+0x88>
 8010370:	e8df f002 	tbb	[pc, r2]
 8010374:	1e212427 	.word	0x1e212427
 8010378:	141b      	.short	0x141b
 801037a:	2df5      	cmp	r5, #245	@ 0xf5
 801037c:	d803      	bhi.n	8010386 <rmw_validate_namespace_with_size+0x46>
 801037e:	2000      	movs	r0, #0
 8010380:	6020      	str	r0, [r4, #0]
 8010382:	b042      	add	sp, #264	@ 0x108
 8010384:	bd70      	pop	{r4, r5, r6, pc}
 8010386:	2307      	movs	r3, #7
 8010388:	6023      	str	r3, [r4, #0]
 801038a:	2e00      	cmp	r6, #0
 801038c:	d0f9      	beq.n	8010382 <rmw_validate_namespace_with_size+0x42>
 801038e:	23f4      	movs	r3, #244	@ 0xf4
 8010390:	6033      	str	r3, [r6, #0]
 8010392:	e7f6      	b.n	8010382 <rmw_validate_namespace_with_size+0x42>
 8010394:	200b      	movs	r0, #11
 8010396:	4770      	bx	lr
 8010398:	200b      	movs	r0, #11
 801039a:	e7f2      	b.n	8010382 <rmw_validate_namespace_with_size+0x42>
 801039c:	2306      	movs	r3, #6
 801039e:	6023      	str	r3, [r4, #0]
 80103a0:	2e00      	cmp	r6, #0
 80103a2:	d0ee      	beq.n	8010382 <rmw_validate_namespace_with_size+0x42>
 80103a4:	9b01      	ldr	r3, [sp, #4]
 80103a6:	6033      	str	r3, [r6, #0]
 80103a8:	e7eb      	b.n	8010382 <rmw_validate_namespace_with_size+0x42>
 80103aa:	2305      	movs	r3, #5
 80103ac:	6023      	str	r3, [r4, #0]
 80103ae:	e7f7      	b.n	80103a0 <rmw_validate_namespace_with_size+0x60>
 80103b0:	2304      	movs	r3, #4
 80103b2:	6023      	str	r3, [r4, #0]
 80103b4:	e7f4      	b.n	80103a0 <rmw_validate_namespace_with_size+0x60>
 80103b6:	2303      	movs	r3, #3
 80103b8:	6023      	str	r3, [r4, #0]
 80103ba:	e7f1      	b.n	80103a0 <rmw_validate_namespace_with_size+0x60>
 80103bc:	2302      	movs	r3, #2
 80103be:	6023      	str	r3, [r4, #0]
 80103c0:	e7ee      	b.n	80103a0 <rmw_validate_namespace_with_size+0x60>
 80103c2:	2301      	movs	r3, #1
 80103c4:	6023      	str	r3, [r4, #0]
 80103c6:	e7eb      	b.n	80103a0 <rmw_validate_namespace_with_size+0x60>
 80103c8:	4a03      	ldr	r2, [pc, #12]	@ (80103d8 <rmw_validate_namespace_with_size+0x98>)
 80103ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80103ce:	a802      	add	r0, sp, #8
 80103d0:	f7ff febc 	bl	801014c <rcutils_snprintf>
 80103d4:	2001      	movs	r0, #1
 80103d6:	e7d4      	b.n	8010382 <rmw_validate_namespace_with_size+0x42>
 80103d8:	0801d118 	.word	0x0801d118

080103dc <rmw_validate_namespace>:
 80103dc:	b168      	cbz	r0, 80103fa <rmw_validate_namespace+0x1e>
 80103de:	b570      	push	{r4, r5, r6, lr}
 80103e0:	460d      	mov	r5, r1
 80103e2:	4616      	mov	r6, r2
 80103e4:	4604      	mov	r4, r0
 80103e6:	f7ef ff1d 	bl	8000224 <strlen>
 80103ea:	4633      	mov	r3, r6
 80103ec:	4601      	mov	r1, r0
 80103ee:	462a      	mov	r2, r5
 80103f0:	4620      	mov	r0, r4
 80103f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80103f6:	f7ff bfa3 	b.w	8010340 <rmw_validate_namespace_with_size>
 80103fa:	200b      	movs	r0, #11
 80103fc:	4770      	bx	lr
 80103fe:	bf00      	nop

08010400 <rmw_namespace_validation_result_string>:
 8010400:	2807      	cmp	r0, #7
 8010402:	bf9a      	itte	ls
 8010404:	4b02      	ldrls	r3, [pc, #8]	@ (8010410 <rmw_namespace_validation_result_string+0x10>)
 8010406:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801040a:	4802      	ldrhi	r0, [pc, #8]	@ (8010414 <rmw_namespace_validation_result_string+0x14>)
 801040c:	4770      	bx	lr
 801040e:	bf00      	nop
 8010410:	0801d9d4 	.word	0x0801d9d4
 8010414:	0801d168 	.word	0x0801d168

08010418 <rmw_validate_node_name>:
 8010418:	2800      	cmp	r0, #0
 801041a:	d03b      	beq.n	8010494 <rmw_validate_node_name+0x7c>
 801041c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010420:	460d      	mov	r5, r1
 8010422:	2900      	cmp	r1, #0
 8010424:	d038      	beq.n	8010498 <rmw_validate_node_name+0x80>
 8010426:	4616      	mov	r6, r2
 8010428:	4604      	mov	r4, r0
 801042a:	f7ef fefb 	bl	8000224 <strlen>
 801042e:	b1e0      	cbz	r0, 801046a <rmw_validate_node_name+0x52>
 8010430:	1e63      	subs	r3, r4, #1
 8010432:	eb03 0800 	add.w	r8, r3, r0
 8010436:	f1c4 0101 	rsb	r1, r4, #1
 801043a:	18cf      	adds	r7, r1, r3
 801043c:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8010440:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 8010444:	f02e 0c20 	bic.w	ip, lr, #32
 8010448:	2a09      	cmp	r2, #9
 801044a:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 801044e:	d914      	bls.n	801047a <rmw_validate_node_name+0x62>
 8010450:	f1bc 0f19 	cmp.w	ip, #25
 8010454:	d911      	bls.n	801047a <rmw_validate_node_name+0x62>
 8010456:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 801045a:	d00e      	beq.n	801047a <rmw_validate_node_name+0x62>
 801045c:	2302      	movs	r3, #2
 801045e:	602b      	str	r3, [r5, #0]
 8010460:	b106      	cbz	r6, 8010464 <rmw_validate_node_name+0x4c>
 8010462:	6037      	str	r7, [r6, #0]
 8010464:	2000      	movs	r0, #0
 8010466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801046a:	2301      	movs	r3, #1
 801046c:	602b      	str	r3, [r5, #0]
 801046e:	2e00      	cmp	r6, #0
 8010470:	d0f8      	beq.n	8010464 <rmw_validate_node_name+0x4c>
 8010472:	2000      	movs	r0, #0
 8010474:	6030      	str	r0, [r6, #0]
 8010476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801047a:	4543      	cmp	r3, r8
 801047c:	d1dd      	bne.n	801043a <rmw_validate_node_name+0x22>
 801047e:	7822      	ldrb	r2, [r4, #0]
 8010480:	4b0d      	ldr	r3, [pc, #52]	@ (80104b8 <rmw_validate_node_name+0xa0>)
 8010482:	5cd3      	ldrb	r3, [r2, r3]
 8010484:	f013 0304 	ands.w	r3, r3, #4
 8010488:	d110      	bne.n	80104ac <rmw_validate_node_name+0x94>
 801048a:	28ff      	cmp	r0, #255	@ 0xff
 801048c:	d806      	bhi.n	801049c <rmw_validate_node_name+0x84>
 801048e:	602b      	str	r3, [r5, #0]
 8010490:	4618      	mov	r0, r3
 8010492:	e7e8      	b.n	8010466 <rmw_validate_node_name+0x4e>
 8010494:	200b      	movs	r0, #11
 8010496:	4770      	bx	lr
 8010498:	200b      	movs	r0, #11
 801049a:	e7e4      	b.n	8010466 <rmw_validate_node_name+0x4e>
 801049c:	2204      	movs	r2, #4
 801049e:	602a      	str	r2, [r5, #0]
 80104a0:	2e00      	cmp	r6, #0
 80104a2:	d0df      	beq.n	8010464 <rmw_validate_node_name+0x4c>
 80104a4:	22fe      	movs	r2, #254	@ 0xfe
 80104a6:	6032      	str	r2, [r6, #0]
 80104a8:	4618      	mov	r0, r3
 80104aa:	e7dc      	b.n	8010466 <rmw_validate_node_name+0x4e>
 80104ac:	2303      	movs	r3, #3
 80104ae:	602b      	str	r3, [r5, #0]
 80104b0:	2e00      	cmp	r6, #0
 80104b2:	d1de      	bne.n	8010472 <rmw_validate_node_name+0x5a>
 80104b4:	e7d6      	b.n	8010464 <rmw_validate_node_name+0x4c>
 80104b6:	bf00      	nop
 80104b8:	0801e2af 	.word	0x0801e2af

080104bc <rmw_node_name_validation_result_string>:
 80104bc:	2804      	cmp	r0, #4
 80104be:	bf9a      	itte	ls
 80104c0:	4b02      	ldrls	r3, [pc, #8]	@ (80104cc <rmw_node_name_validation_result_string+0x10>)
 80104c2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80104c6:	4802      	ldrhi	r0, [pc, #8]	@ (80104d0 <rmw_node_name_validation_result_string+0x14>)
 80104c8:	4770      	bx	lr
 80104ca:	bf00      	nop
 80104cc:	0801d9f4 	.word	0x0801d9f4
 80104d0:	0801d310 	.word	0x0801d310

080104d4 <rmw_uros_set_custom_transport>:
 80104d4:	b470      	push	{r4, r5, r6}
 80104d6:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 80104da:	b162      	cbz	r2, 80104f6 <rmw_uros_set_custom_transport+0x22>
 80104dc:	b15b      	cbz	r3, 80104f6 <rmw_uros_set_custom_transport+0x22>
 80104de:	b155      	cbz	r5, 80104f6 <rmw_uros_set_custom_transport+0x22>
 80104e0:	b14e      	cbz	r6, 80104f6 <rmw_uros_set_custom_transport+0x22>
 80104e2:	4c06      	ldr	r4, [pc, #24]	@ (80104fc <rmw_uros_set_custom_transport+0x28>)
 80104e4:	7020      	strb	r0, [r4, #0]
 80104e6:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80104ea:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80104ee:	6166      	str	r6, [r4, #20]
 80104f0:	2000      	movs	r0, #0
 80104f2:	bc70      	pop	{r4, r5, r6}
 80104f4:	4770      	bx	lr
 80104f6:	200b      	movs	r0, #11
 80104f8:	bc70      	pop	{r4, r5, r6}
 80104fa:	4770      	bx	lr
 80104fc:	2000d0d4 	.word	0x2000d0d4

08010500 <rmw_uros_ping_agent>:
 8010500:	b570      	push	{r4, r5, r6, lr}
 8010502:	4b22      	ldr	r3, [pc, #136]	@ (801058c <rmw_uros_ping_agent+0x8c>)
 8010504:	7b1a      	ldrb	r2, [r3, #12]
 8010506:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 801050a:	4605      	mov	r5, r0
 801050c:	460e      	mov	r6, r1
 801050e:	b10a      	cbz	r2, 8010514 <rmw_uros_ping_agent+0x14>
 8010510:	681c      	ldr	r4, [r3, #0]
 8010512:	b9bc      	cbnz	r4, 8010544 <rmw_uros_ping_agent+0x44>
 8010514:	4b1e      	ldr	r3, [pc, #120]	@ (8010590 <rmw_uros_ping_agent+0x90>)
 8010516:	781a      	ldrb	r2, [r3, #0]
 8010518:	6918      	ldr	r0, [r3, #16]
 801051a:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 801051e:	685a      	ldr	r2, [r3, #4]
 8010520:	92a3      	str	r2, [sp, #652]	@ 0x28c
 8010522:	2100      	movs	r1, #0
 8010524:	68da      	ldr	r2, [r3, #12]
 8010526:	909c      	str	r0, [sp, #624]	@ 0x270
 8010528:	6958      	ldr	r0, [r3, #20]
 801052a:	929b      	str	r2, [sp, #620]	@ 0x26c
 801052c:	689b      	ldr	r3, [r3, #8]
 801052e:	909d      	str	r0, [sp, #628]	@ 0x274
 8010530:	466a      	mov	r2, sp
 8010532:	4608      	mov	r0, r1
 8010534:	939a      	str	r3, [sp, #616]	@ 0x268
 8010536:	f000 ffbd 	bl	80114b4 <rmw_uxrce_transport_init>
 801053a:	b198      	cbz	r0, 8010564 <rmw_uros_ping_agent+0x64>
 801053c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010540:	bd70      	pop	{r4, r5, r6, pc}
 8010542:	b9f0      	cbnz	r0, 8010582 <rmw_uros_ping_agent+0x82>
 8010544:	68a0      	ldr	r0, [r4, #8]
 8010546:	4632      	mov	r2, r6
 8010548:	4629      	mov	r1, r5
 801054a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801054e:	f002 fba1 	bl	8012c94 <uxr_ping_agent_session>
 8010552:	6864      	ldr	r4, [r4, #4]
 8010554:	2c00      	cmp	r4, #0
 8010556:	d1f4      	bne.n	8010542 <rmw_uros_ping_agent+0x42>
 8010558:	f080 0001 	eor.w	r0, r0, #1
 801055c:	b2c0      	uxtb	r0, r0
 801055e:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010562:	bd70      	pop	{r4, r5, r6, pc}
 8010564:	4632      	mov	r2, r6
 8010566:	4629      	mov	r1, r5
 8010568:	a89e      	add	r0, sp, #632	@ 0x278
 801056a:	f002 fbdf 	bl	8012d2c <uxr_ping_agent_attempts>
 801056e:	4604      	mov	r4, r0
 8010570:	4668      	mov	r0, sp
 8010572:	f002 fb5b 	bl	8012c2c <uxr_close_custom_transport>
 8010576:	f084 0001 	eor.w	r0, r4, #1
 801057a:	b2c0      	uxtb	r0, r0
 801057c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010580:	bd70      	pop	{r4, r5, r6, pc}
 8010582:	2000      	movs	r0, #0
 8010584:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010588:	bd70      	pop	{r4, r5, r6, pc}
 801058a:	bf00      	nop
 801058c:	20011a2c 	.word	0x20011a2c
 8010590:	2000d0d4 	.word	0x2000d0d4

08010594 <rmw_init_options_init>:
 8010594:	b084      	sub	sp, #16
 8010596:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010598:	b083      	sub	sp, #12
 801059a:	ad09      	add	r5, sp, #36	@ 0x24
 801059c:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80105a0:	b130      	cbz	r0, 80105b0 <rmw_init_options_init+0x1c>
 80105a2:	4604      	mov	r4, r0
 80105a4:	4628      	mov	r0, r5
 80105a6:	f7ff fbe7 	bl	800fd78 <rcutils_allocator_is_valid>
 80105aa:	b108      	cbz	r0, 80105b0 <rmw_init_options_init+0x1c>
 80105ac:	68a6      	ldr	r6, [r4, #8]
 80105ae:	b12e      	cbz	r6, 80105bc <rmw_init_options_init+0x28>
 80105b0:	200b      	movs	r0, #11
 80105b2:	b003      	add	sp, #12
 80105b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80105b8:	b004      	add	sp, #16
 80105ba:	4770      	bx	lr
 80105bc:	2200      	movs	r2, #0
 80105be:	2300      	movs	r3, #0
 80105c0:	e9c4 2300 	strd	r2, r3, [r4]
 80105c4:	4b20      	ldr	r3, [pc, #128]	@ (8010648 <rmw_init_options_init+0xb4>)
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	60a3      	str	r3, [r4, #8]
 80105ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80105cc:	f104 0c20 	add.w	ip, r4, #32
 80105d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80105d4:	466f      	mov	r7, sp
 80105d6:	682b      	ldr	r3, [r5, #0]
 80105d8:	f8cc 3000 	str.w	r3, [ip]
 80105dc:	4638      	mov	r0, r7
 80105de:	61e6      	str	r6, [r4, #28]
 80105e0:	60e6      	str	r6, [r4, #12]
 80105e2:	f7ff fe81 	bl	80102e8 <rmw_get_default_security_options>
 80105e6:	e897 0003 	ldmia.w	r7, {r0, r1}
 80105ea:	f104 0310 	add.w	r3, r4, #16
 80105ee:	e883 0003 	stmia.w	r3, {r0, r1}
 80105f2:	2203      	movs	r2, #3
 80105f4:	4815      	ldr	r0, [pc, #84]	@ (801064c <rmw_init_options_init+0xb8>)
 80105f6:	4916      	ldr	r1, [pc, #88]	@ (8010650 <rmw_init_options_init+0xbc>)
 80105f8:	7626      	strb	r6, [r4, #24]
 80105fa:	f001 f88b 	bl	8011714 <rmw_uxrce_init_init_options_impl_memory>
 80105fe:	4813      	ldr	r0, [pc, #76]	@ (801064c <rmw_init_options_init+0xb8>)
 8010600:	f008 fb20 	bl	8018c44 <get_memory>
 8010604:	b1f0      	cbz	r0, 8010644 <rmw_init_options_init+0xb0>
 8010606:	4a13      	ldr	r2, [pc, #76]	@ (8010654 <rmw_init_options_init+0xc0>)
 8010608:	6883      	ldr	r3, [r0, #8]
 801060a:	6851      	ldr	r1, [r2, #4]
 801060c:	7810      	ldrb	r0, [r2, #0]
 801060e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010610:	7418      	strb	r0, [r3, #16]
 8010612:	6159      	str	r1, [r3, #20]
 8010614:	68d1      	ldr	r1, [r2, #12]
 8010616:	61d9      	str	r1, [r3, #28]
 8010618:	6911      	ldr	r1, [r2, #16]
 801061a:	6219      	str	r1, [r3, #32]
 801061c:	6951      	ldr	r1, [r2, #20]
 801061e:	6892      	ldr	r2, [r2, #8]
 8010620:	619a      	str	r2, [r3, #24]
 8010622:	6259      	str	r1, [r3, #36]	@ 0x24
 8010624:	f004 fc50 	bl	8014ec8 <uxr_nanos>
 8010628:	f00b f8bc 	bl	801b7a4 <srand>
 801062c:	f00b f8e8 	bl	801b800 <rand>
 8010630:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010632:	6298      	str	r0, [r3, #40]	@ 0x28
 8010634:	2800      	cmp	r0, #0
 8010636:	d0f9      	beq.n	801062c <rmw_init_options_init+0x98>
 8010638:	2000      	movs	r0, #0
 801063a:	b003      	add	sp, #12
 801063c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8010640:	b004      	add	sp, #16
 8010642:	4770      	bx	lr
 8010644:	2001      	movs	r0, #1
 8010646:	e7b4      	b.n	80105b2 <rmw_init_options_init+0x1e>
 8010648:	0801dda8 	.word	0x0801dda8
 801064c:	200119ec 	.word	0x200119ec
 8010650:	2000d288 	.word	0x2000d288
 8010654:	2000d0d4 	.word	0x2000d0d4

08010658 <rmw_init_options_copy>:
 8010658:	b570      	push	{r4, r5, r6, lr}
 801065a:	b088      	sub	sp, #32
 801065c:	b160      	cbz	r0, 8010678 <rmw_init_options_copy+0x20>
 801065e:	460d      	mov	r5, r1
 8010660:	b151      	cbz	r1, 8010678 <rmw_init_options_copy+0x20>
 8010662:	4604      	mov	r4, r0
 8010664:	6880      	ldr	r0, [r0, #8]
 8010666:	b128      	cbz	r0, 8010674 <rmw_init_options_copy+0x1c>
 8010668:	4b33      	ldr	r3, [pc, #204]	@ (8010738 <rmw_init_options_copy+0xe0>)
 801066a:	6819      	ldr	r1, [r3, #0]
 801066c:	f7ef fdd0 	bl	8000210 <strcmp>
 8010670:	2800      	cmp	r0, #0
 8010672:	d154      	bne.n	801071e <rmw_init_options_copy+0xc6>
 8010674:	68ab      	ldr	r3, [r5, #8]
 8010676:	b11b      	cbz	r3, 8010680 <rmw_init_options_copy+0x28>
 8010678:	240b      	movs	r4, #11
 801067a:	4620      	mov	r0, r4
 801067c:	b008      	add	sp, #32
 801067e:	bd70      	pop	{r4, r5, r6, pc}
 8010680:	4623      	mov	r3, r4
 8010682:	462a      	mov	r2, r5
 8010684:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 8010688:	f8d3 c000 	ldr.w	ip, [r3]
 801068c:	6858      	ldr	r0, [r3, #4]
 801068e:	6899      	ldr	r1, [r3, #8]
 8010690:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8010694:	f8c2 e00c 	str.w	lr, [r2, #12]
 8010698:	3310      	adds	r3, #16
 801069a:	42b3      	cmp	r3, r6
 801069c:	f8c2 c000 	str.w	ip, [r2]
 80106a0:	6050      	str	r0, [r2, #4]
 80106a2:	6091      	str	r1, [r2, #8]
 80106a4:	f102 0210 	add.w	r2, r2, #16
 80106a8:	d1ee      	bne.n	8010688 <rmw_init_options_copy+0x30>
 80106aa:	6819      	ldr	r1, [r3, #0]
 80106ac:	685b      	ldr	r3, [r3, #4]
 80106ae:	6053      	str	r3, [r2, #4]
 80106b0:	6011      	str	r1, [r2, #0]
 80106b2:	f104 0e20 	add.w	lr, r4, #32
 80106b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80106ba:	f10d 0c0c 	add.w	ip, sp, #12
 80106be:	4666      	mov	r6, ip
 80106c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80106c4:	f8de 3000 	ldr.w	r3, [lr]
 80106c8:	f8cc 3000 	str.w	r3, [ip]
 80106cc:	4630      	mov	r0, r6
 80106ce:	f7ff fb53 	bl	800fd78 <rcutils_allocator_is_valid>
 80106d2:	2800      	cmp	r0, #0
 80106d4:	d0d0      	beq.n	8010678 <rmw_init_options_copy+0x20>
 80106d6:	ab08      	add	r3, sp, #32
 80106d8:	e913 0003 	ldmdb	r3, {r0, r1}
 80106dc:	e88d 0003 	stmia.w	sp, {r0, r1}
 80106e0:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80106e4:	69e0      	ldr	r0, [r4, #28]
 80106e6:	f7ff fd5d 	bl	80101a4 <rcutils_strdup>
 80106ea:	61e8      	str	r0, [r5, #28]
 80106ec:	69e3      	ldr	r3, [r4, #28]
 80106ee:	b103      	cbz	r3, 80106f2 <rmw_init_options_copy+0x9a>
 80106f0:	b1f8      	cbz	r0, 8010732 <rmw_init_options_copy+0xda>
 80106f2:	4812      	ldr	r0, [pc, #72]	@ (801073c <rmw_init_options_copy+0xe4>)
 80106f4:	f008 faa6 	bl	8018c44 <get_memory>
 80106f8:	b1a8      	cbz	r0, 8010726 <rmw_init_options_copy+0xce>
 80106fa:	6883      	ldr	r3, [r0, #8]
 80106fc:	636b      	str	r3, [r5, #52]	@ 0x34
 80106fe:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8010700:	f102 0c10 	add.w	ip, r2, #16
 8010704:	f103 0510 	add.w	r5, r3, #16
 8010708:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801070c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801070e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8010712:	2400      	movs	r4, #0
 8010714:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8010718:	4620      	mov	r0, r4
 801071a:	b008      	add	sp, #32
 801071c:	bd70      	pop	{r4, r5, r6, pc}
 801071e:	240c      	movs	r4, #12
 8010720:	4620      	mov	r0, r4
 8010722:	b008      	add	sp, #32
 8010724:	bd70      	pop	{r4, r5, r6, pc}
 8010726:	9b04      	ldr	r3, [sp, #16]
 8010728:	9907      	ldr	r1, [sp, #28]
 801072a:	69e8      	ldr	r0, [r5, #28]
 801072c:	4798      	blx	r3
 801072e:	2401      	movs	r4, #1
 8010730:	e7a3      	b.n	801067a <rmw_init_options_copy+0x22>
 8010732:	240a      	movs	r4, #10
 8010734:	e7a1      	b.n	801067a <rmw_init_options_copy+0x22>
 8010736:	bf00      	nop
 8010738:	0801dda8 	.word	0x0801dda8
 801073c:	200119ec 	.word	0x200119ec

08010740 <rmw_init_options_fini>:
 8010740:	2800      	cmp	r0, #0
 8010742:	d041      	beq.n	80107c8 <rmw_init_options_fini+0x88>
 8010744:	b510      	push	{r4, lr}
 8010746:	4604      	mov	r4, r0
 8010748:	b08e      	sub	sp, #56	@ 0x38
 801074a:	3020      	adds	r0, #32
 801074c:	f7ff fb14 	bl	800fd78 <rcutils_allocator_is_valid>
 8010750:	b380      	cbz	r0, 80107b4 <rmw_init_options_fini+0x74>
 8010752:	68a0      	ldr	r0, [r4, #8]
 8010754:	b120      	cbz	r0, 8010760 <rmw_init_options_fini+0x20>
 8010756:	4b1e      	ldr	r3, [pc, #120]	@ (80107d0 <rmw_init_options_fini+0x90>)
 8010758:	6819      	ldr	r1, [r3, #0]
 801075a:	f7ef fd59 	bl	8000210 <strcmp>
 801075e:	bb88      	cbnz	r0, 80107c4 <rmw_init_options_fini+0x84>
 8010760:	4b1c      	ldr	r3, [pc, #112]	@ (80107d4 <rmw_init_options_fini+0x94>)
 8010762:	6819      	ldr	r1, [r3, #0]
 8010764:	b351      	cbz	r1, 80107bc <rmw_init_options_fini+0x7c>
 8010766:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8010768:	e001      	b.n	801076e <rmw_init_options_fini+0x2e>
 801076a:	6849      	ldr	r1, [r1, #4]
 801076c:	b331      	cbz	r1, 80107bc <rmw_init_options_fini+0x7c>
 801076e:	688b      	ldr	r3, [r1, #8]
 8010770:	429a      	cmp	r2, r3
 8010772:	d1fa      	bne.n	801076a <rmw_init_options_fini+0x2a>
 8010774:	4817      	ldr	r0, [pc, #92]	@ (80107d4 <rmw_init_options_fini+0x94>)
 8010776:	f008 fa75 	bl	8018c64 <put_memory>
 801077a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801077c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 801077e:	69e0      	ldr	r0, [r4, #28]
 8010780:	4798      	blx	r3
 8010782:	4668      	mov	r0, sp
 8010784:	f7ff fd9c 	bl	80102c0 <rmw_get_zero_initialized_init_options>
 8010788:	46ee      	mov	lr, sp
 801078a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801078e:	46a4      	mov	ip, r4
 8010790:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010794:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010798:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801079c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80107a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80107a4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80107a8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80107ac:	2300      	movs	r3, #0
 80107ae:	4618      	mov	r0, r3
 80107b0:	b00e      	add	sp, #56	@ 0x38
 80107b2:	bd10      	pop	{r4, pc}
 80107b4:	230b      	movs	r3, #11
 80107b6:	4618      	mov	r0, r3
 80107b8:	b00e      	add	sp, #56	@ 0x38
 80107ba:	bd10      	pop	{r4, pc}
 80107bc:	2301      	movs	r3, #1
 80107be:	4618      	mov	r0, r3
 80107c0:	b00e      	add	sp, #56	@ 0x38
 80107c2:	bd10      	pop	{r4, pc}
 80107c4:	230c      	movs	r3, #12
 80107c6:	e7f2      	b.n	80107ae <rmw_init_options_fini+0x6e>
 80107c8:	230b      	movs	r3, #11
 80107ca:	4618      	mov	r0, r3
 80107cc:	4770      	bx	lr
 80107ce:	bf00      	nop
 80107d0:	0801dda8 	.word	0x0801dda8
 80107d4:	200119ec 	.word	0x200119ec

080107d8 <rmw_init>:
 80107d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80107dc:	b083      	sub	sp, #12
 80107de:	2800      	cmp	r0, #0
 80107e0:	f000 80d3 	beq.w	801098a <rmw_init+0x1b2>
 80107e4:	460e      	mov	r6, r1
 80107e6:	2900      	cmp	r1, #0
 80107e8:	f000 80cf 	beq.w	801098a <rmw_init+0x1b2>
 80107ec:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80107ee:	4605      	mov	r5, r0
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	f000 80ca 	beq.w	801098a <rmw_init+0x1b2>
 80107f6:	4b78      	ldr	r3, [pc, #480]	@ (80109d8 <rmw_init+0x200>)
 80107f8:	6880      	ldr	r0, [r0, #8]
 80107fa:	681f      	ldr	r7, [r3, #0]
 80107fc:	b128      	cbz	r0, 801080a <rmw_init+0x32>
 80107fe:	4639      	mov	r1, r7
 8010800:	f7ef fd06 	bl	8000210 <strcmp>
 8010804:	2800      	cmp	r0, #0
 8010806:	f040 80ca 	bne.w	801099e <rmw_init+0x1c6>
 801080a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801080e:	4c73      	ldr	r4, [pc, #460]	@ (80109dc <rmw_init+0x204>)
 8010810:	4973      	ldr	r1, [pc, #460]	@ (80109e0 <rmw_init+0x208>)
 8010812:	4874      	ldr	r0, [pc, #464]	@ (80109e4 <rmw_init+0x20c>)
 8010814:	60b7      	str	r7, [r6, #8]
 8010816:	e9c6 2300 	strd	r2, r3, [r6]
 801081a:	68eb      	ldr	r3, [r5, #12]
 801081c:	64b3      	str	r3, [r6, #72]	@ 0x48
 801081e:	2201      	movs	r2, #1
 8010820:	f000 ff18 	bl	8011654 <rmw_uxrce_init_session_memory>
 8010824:	4620      	mov	r0, r4
 8010826:	4970      	ldr	r1, [pc, #448]	@ (80109e8 <rmw_init+0x210>)
 8010828:	2204      	movs	r2, #4
 801082a:	f000 ff53 	bl	80116d4 <rmw_uxrce_init_static_input_buffer_memory>
 801082e:	f04f 0800 	mov.w	r8, #0
 8010832:	486c      	ldr	r0, [pc, #432]	@ (80109e4 <rmw_init+0x20c>)
 8010834:	f884 800d 	strb.w	r8, [r4, #13]
 8010838:	f008 fa04 	bl	8018c44 <get_memory>
 801083c:	2800      	cmp	r0, #0
 801083e:	f000 80a9 	beq.w	8010994 <rmw_init+0x1bc>
 8010842:	6884      	ldr	r4, [r0, #8]
 8010844:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 8010846:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8010848:	f890 c010 	ldrb.w	ip, [r0, #16]
 801084c:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8010850:	9101      	str	r1, [sp, #4]
 8010852:	6a00      	ldr	r0, [r0, #32]
 8010854:	9000      	str	r0, [sp, #0]
 8010856:	f104 0910 	add.w	r9, r4, #16
 801085a:	4661      	mov	r1, ip
 801085c:	4648      	mov	r0, r9
 801085e:	f002 f9a3 	bl	8012ba8 <uxr_set_custom_transport_callbacks>
 8010862:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8010866:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801086a:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 801086e:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8010872:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8010876:	495d      	ldr	r1, [pc, #372]	@ (80109ec <rmw_init+0x214>)
 8010878:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 801087c:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8010880:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8010884:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8010888:	4859      	ldr	r0, [pc, #356]	@ (80109f0 <rmw_init+0x218>)
 801088a:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 801088e:	2201      	movs	r2, #1
 8010890:	64f4      	str	r4, [r6, #76]	@ 0x4c
 8010892:	f000 febf 	bl	8011614 <rmw_uxrce_init_node_memory>
 8010896:	4957      	ldr	r1, [pc, #348]	@ (80109f4 <rmw_init+0x21c>)
 8010898:	4857      	ldr	r0, [pc, #348]	@ (80109f8 <rmw_init+0x220>)
 801089a:	2205      	movs	r2, #5
 801089c:	f000 fe9a 	bl	80115d4 <rmw_uxrce_init_subscription_memory>
 80108a0:	4956      	ldr	r1, [pc, #344]	@ (80109fc <rmw_init+0x224>)
 80108a2:	4857      	ldr	r0, [pc, #348]	@ (8010a00 <rmw_init+0x228>)
 80108a4:	220a      	movs	r2, #10
 80108a6:	f000 fe75 	bl	8011594 <rmw_uxrce_init_publisher_memory>
 80108aa:	4956      	ldr	r1, [pc, #344]	@ (8010a04 <rmw_init+0x22c>)
 80108ac:	4856      	ldr	r0, [pc, #344]	@ (8010a08 <rmw_init+0x230>)
 80108ae:	2201      	movs	r2, #1
 80108b0:	f000 fe30 	bl	8011514 <rmw_uxrce_init_service_memory>
 80108b4:	4955      	ldr	r1, [pc, #340]	@ (8010a0c <rmw_init+0x234>)
 80108b6:	4856      	ldr	r0, [pc, #344]	@ (8010a10 <rmw_init+0x238>)
 80108b8:	2201      	movs	r2, #1
 80108ba:	f000 fe4b 	bl	8011554 <rmw_uxrce_init_client_memory>
 80108be:	4955      	ldr	r1, [pc, #340]	@ (8010a14 <rmw_init+0x23c>)
 80108c0:	4855      	ldr	r0, [pc, #340]	@ (8010a18 <rmw_init+0x240>)
 80108c2:	220f      	movs	r2, #15
 80108c4:	f000 fee6 	bl	8011694 <rmw_uxrce_init_topic_memory>
 80108c8:	4954      	ldr	r1, [pc, #336]	@ (8010a1c <rmw_init+0x244>)
 80108ca:	4855      	ldr	r0, [pc, #340]	@ (8010a20 <rmw_init+0x248>)
 80108cc:	2203      	movs	r2, #3
 80108ce:	f000 ff21 	bl	8011714 <rmw_uxrce_init_init_options_impl_memory>
 80108d2:	4954      	ldr	r1, [pc, #336]	@ (8010a24 <rmw_init+0x24c>)
 80108d4:	4854      	ldr	r0, [pc, #336]	@ (8010a28 <rmw_init+0x250>)
 80108d6:	2204      	movs	r2, #4
 80108d8:	f000 ff3c 	bl	8011754 <rmw_uxrce_init_wait_set_memory>
 80108dc:	4953      	ldr	r1, [pc, #332]	@ (8010a2c <rmw_init+0x254>)
 80108de:	4854      	ldr	r0, [pc, #336]	@ (8010a30 <rmw_init+0x258>)
 80108e0:	2204      	movs	r2, #4
 80108e2:	f000 ff57 	bl	8011794 <rmw_uxrce_init_guard_condition_memory>
 80108e6:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80108e8:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 80108ea:	4642      	mov	r2, r8
 80108ec:	f000 fde2 	bl	80114b4 <rmw_uxrce_transport_init>
 80108f0:	4607      	mov	r7, r0
 80108f2:	2800      	cmp	r0, #0
 80108f4:	d158      	bne.n	80109a8 <rmw_init+0x1d0>
 80108f6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80108f8:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 80108fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80108fe:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8010902:	4628      	mov	r0, r5
 8010904:	f002 fc88 	bl	8013218 <uxr_init_session>
 8010908:	494a      	ldr	r1, [pc, #296]	@ (8010a34 <rmw_init+0x25c>)
 801090a:	4622      	mov	r2, r4
 801090c:	4628      	mov	r0, r5
 801090e:	f002 fca7 	bl	8013260 <uxr_set_topic_callback>
 8010912:	4949      	ldr	r1, [pc, #292]	@ (8010a38 <rmw_init+0x260>)
 8010914:	463a      	mov	r2, r7
 8010916:	4628      	mov	r0, r5
 8010918:	f002 fc9e 	bl	8013258 <uxr_set_status_callback>
 801091c:	4947      	ldr	r1, [pc, #284]	@ (8010a3c <rmw_init+0x264>)
 801091e:	463a      	mov	r2, r7
 8010920:	4628      	mov	r0, r5
 8010922:	f002 fca1 	bl	8013268 <uxr_set_request_callback>
 8010926:	4946      	ldr	r1, [pc, #280]	@ (8010a40 <rmw_init+0x268>)
 8010928:	463a      	mov	r2, r7
 801092a:	4628      	mov	r0, r5
 801092c:	f002 fca0 	bl	8013270 <uxr_set_reply_callback>
 8010930:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8010934:	2304      	movs	r3, #4
 8010936:	0092      	lsls	r2, r2, #2
 8010938:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 801093c:	4628      	mov	r0, r5
 801093e:	f002 fcd5 	bl	80132ec <uxr_create_input_reliable_stream>
 8010942:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8010946:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 801094a:	0092      	lsls	r2, r2, #2
 801094c:	2304      	movs	r3, #4
 801094e:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8010952:	4628      	mov	r0, r5
 8010954:	f002 fca2 	bl	801329c <uxr_create_output_reliable_stream>
 8010958:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 801095c:	4628      	mov	r0, r5
 801095e:	f002 fcbf 	bl	80132e0 <uxr_create_input_best_effort_stream>
 8010962:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8010966:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 801096a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 801096e:	3114      	adds	r1, #20
 8010970:	4628      	mov	r0, r5
 8010972:	f002 fc81 	bl	8013278 <uxr_create_output_best_effort_stream>
 8010976:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 801097a:	4628      	mov	r0, r5
 801097c:	f003 fa36 	bl	8013dec <uxr_create_session>
 8010980:	b1f8      	cbz	r0, 80109c2 <rmw_init+0x1ea>
 8010982:	4638      	mov	r0, r7
 8010984:	b003      	add	sp, #12
 8010986:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801098a:	270b      	movs	r7, #11
 801098c:	4638      	mov	r0, r7
 801098e:	b003      	add	sp, #12
 8010990:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010994:	2701      	movs	r7, #1
 8010996:	4638      	mov	r0, r7
 8010998:	b003      	add	sp, #12
 801099a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801099e:	270c      	movs	r7, #12
 80109a0:	4638      	mov	r0, r7
 80109a2:	b003      	add	sp, #12
 80109a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109a8:	4648      	mov	r0, r9
 80109aa:	f002 f93f 	bl	8012c2c <uxr_close_custom_transport>
 80109ae:	480d      	ldr	r0, [pc, #52]	@ (80109e4 <rmw_init+0x20c>)
 80109b0:	4621      	mov	r1, r4
 80109b2:	f008 f957 	bl	8018c64 <put_memory>
 80109b6:	4638      	mov	r0, r7
 80109b8:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 80109bc:	b003      	add	sp, #12
 80109be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109c2:	4648      	mov	r0, r9
 80109c4:	f002 f932 	bl	8012c2c <uxr_close_custom_transport>
 80109c8:	4806      	ldr	r0, [pc, #24]	@ (80109e4 <rmw_init+0x20c>)
 80109ca:	4621      	mov	r1, r4
 80109cc:	f008 f94a 	bl	8018c64 <put_memory>
 80109d0:	64f7      	str	r7, [r6, #76]	@ 0x4c
 80109d2:	2701      	movs	r7, #1
 80109d4:	e7d5      	b.n	8010982 <rmw_init+0x1aa>
 80109d6:	bf00      	nop
 80109d8:	0801dda8 	.word	0x0801dda8
 80109dc:	20011a3c 	.word	0x20011a3c
 80109e0:	2000dce8 	.word	0x2000dce8
 80109e4:	20011a2c 	.word	0x20011a2c
 80109e8:	2000f290 	.word	0x2000f290
 80109ec:	2000d30c 	.word	0x2000d30c
 80109f0:	200119fc 	.word	0x200119fc
 80109f4:	20011390 	.word	0x20011390
 80109f8:	20011a4c 	.word	0x20011a4c
 80109fc:	2000d3b0 	.word	0x2000d3b0
 8010a00:	20011a0c 	.word	0x20011a0c
 8010a04:	2000dc20 	.word	0x2000dc20
 8010a08:	20011a1c 	.word	0x20011a1c
 8010a0c:	2000d140 	.word	0x2000d140
 8010a10:	2000d12c 	.word	0x2000d12c
 8010a14:	200117c8 	.word	0x200117c8
 8010a18:	20011a5c 	.word	0x20011a5c
 8010a1c:	2000d288 	.word	0x2000d288
 8010a20:	200119ec 	.word	0x200119ec
 8010a24:	2001196c 	.word	0x2001196c
 8010a28:	20011a6c 	.word	0x20011a6c
 8010a2c:	2000d208 	.word	0x2000d208
 8010a30:	200119dc 	.word	0x200119dc
 8010a34:	08018a7d 	.word	0x08018a7d
 8010a38:	08018a75 	.word	0x08018a75
 8010a3c:	08018b15 	.word	0x08018b15
 8010a40:	08018bb1 	.word	0x08018bb1

08010a44 <rmw_shutdown>:
 8010a44:	b570      	push	{r4, r5, r6, lr}
 8010a46:	b094      	sub	sp, #80	@ 0x50
 8010a48:	2800      	cmp	r0, #0
 8010a4a:	d050      	beq.n	8010aee <rmw_shutdown+0xaa>
 8010a4c:	4605      	mov	r5, r0
 8010a4e:	6880      	ldr	r0, [r0, #8]
 8010a50:	b128      	cbz	r0, 8010a5e <rmw_shutdown+0x1a>
 8010a52:	4b2b      	ldr	r3, [pc, #172]	@ (8010b00 <rmw_shutdown+0xbc>)
 8010a54:	6819      	ldr	r1, [r3, #0]
 8010a56:	f7ef fbdb 	bl	8000210 <strcmp>
 8010a5a:	2800      	cmp	r0, #0
 8010a5c:	d143      	bne.n	8010ae6 <rmw_shutdown+0xa2>
 8010a5e:	4b29      	ldr	r3, [pc, #164]	@ (8010b04 <rmw_shutdown+0xc0>)
 8010a60:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8010a62:	681c      	ldr	r4, [r3, #0]
 8010a64:	2c00      	cmp	r4, #0
 8010a66:	d046      	beq.n	8010af6 <rmw_shutdown+0xb2>
 8010a68:	2600      	movs	r6, #0
 8010a6a:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 8010a6e:	6902      	ldr	r2, [r0, #16]
 8010a70:	428a      	cmp	r2, r1
 8010a72:	d024      	beq.n	8010abe <rmw_shutdown+0x7a>
 8010a74:	2c00      	cmp	r4, #0
 8010a76:	d1f8      	bne.n	8010a6a <rmw_shutdown+0x26>
 8010a78:	b189      	cbz	r1, 8010a9e <rmw_shutdown+0x5a>
 8010a7a:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 8010a7e:	789b      	ldrb	r3, [r3, #2]
 8010a80:	2b01      	cmp	r3, #1
 8010a82:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 8010a86:	bf14      	ite	ne
 8010a88:	210a      	movne	r1, #10
 8010a8a:	2100      	moveq	r1, #0
 8010a8c:	f003 f986 	bl	8013d9c <uxr_delete_session_retries>
 8010a90:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8010a92:	f000 fe9f 	bl	80117d4 <rmw_uxrce_fini_session_memory>
 8010a96:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8010a98:	3010      	adds	r0, #16
 8010a9a:	f002 f8c7 	bl	8012c2c <uxr_close_custom_transport>
 8010a9e:	2300      	movs	r3, #0
 8010aa0:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8010aa2:	b1b6      	cbz	r6, 8010ad2 <rmw_shutdown+0x8e>
 8010aa4:	4d18      	ldr	r5, [pc, #96]	@ (8010b08 <rmw_shutdown+0xc4>)
 8010aa6:	682c      	ldr	r4, [r5, #0]
 8010aa8:	b134      	cbz	r4, 8010ab8 <rmw_shutdown+0x74>
 8010aaa:	4621      	mov	r1, r4
 8010aac:	6864      	ldr	r4, [r4, #4]
 8010aae:	4628      	mov	r0, r5
 8010ab0:	f008 f8d8 	bl	8018c64 <put_memory>
 8010ab4:	2c00      	cmp	r4, #0
 8010ab6:	d1f8      	bne.n	8010aaa <rmw_shutdown+0x66>
 8010ab8:	4630      	mov	r0, r6
 8010aba:	b014      	add	sp, #80	@ 0x50
 8010abc:	bd70      	pop	{r4, r5, r6, pc}
 8010abe:	3018      	adds	r0, #24
 8010ac0:	f000 f8e8 	bl	8010c94 <rmw_destroy_node>
 8010ac4:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8010ac6:	4606      	mov	r6, r0
 8010ac8:	2c00      	cmp	r4, #0
 8010aca:	d1ce      	bne.n	8010a6a <rmw_shutdown+0x26>
 8010acc:	2900      	cmp	r1, #0
 8010ace:	d1d4      	bne.n	8010a7a <rmw_shutdown+0x36>
 8010ad0:	e7e5      	b.n	8010a9e <rmw_shutdown+0x5a>
 8010ad2:	4668      	mov	r0, sp
 8010ad4:	f007 fec4 	bl	8018860 <rmw_get_zero_initialized_context>
 8010ad8:	2250      	movs	r2, #80	@ 0x50
 8010ada:	4669      	mov	r1, sp
 8010adc:	4628      	mov	r0, r5
 8010ade:	f00b fae6 	bl	801c0ae <memcpy>
 8010ae2:	2600      	movs	r6, #0
 8010ae4:	e7de      	b.n	8010aa4 <rmw_shutdown+0x60>
 8010ae6:	260c      	movs	r6, #12
 8010ae8:	4630      	mov	r0, r6
 8010aea:	b014      	add	sp, #80	@ 0x50
 8010aec:	bd70      	pop	{r4, r5, r6, pc}
 8010aee:	260b      	movs	r6, #11
 8010af0:	4630      	mov	r0, r6
 8010af2:	b014      	add	sp, #80	@ 0x50
 8010af4:	bd70      	pop	{r4, r5, r6, pc}
 8010af6:	2900      	cmp	r1, #0
 8010af8:	d0eb      	beq.n	8010ad2 <rmw_shutdown+0x8e>
 8010afa:	4626      	mov	r6, r4
 8010afc:	e7bd      	b.n	8010a7a <rmw_shutdown+0x36>
 8010afe:	bf00      	nop
 8010b00:	0801dda8 	.word	0x0801dda8
 8010b04:	200119fc 	.word	0x200119fc
 8010b08:	20011a3c 	.word	0x20011a3c

08010b0c <rmw_context_fini>:
 8010b0c:	4b17      	ldr	r3, [pc, #92]	@ (8010b6c <rmw_context_fini+0x60>)
 8010b0e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8010b10:	b570      	push	{r4, r5, r6, lr}
 8010b12:	681c      	ldr	r4, [r3, #0]
 8010b14:	4605      	mov	r5, r0
 8010b16:	b334      	cbz	r4, 8010b66 <rmw_context_fini+0x5a>
 8010b18:	2600      	movs	r6, #0
 8010b1a:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 8010b1e:	6902      	ldr	r2, [r0, #16]
 8010b20:	428a      	cmp	r2, r1
 8010b22:	d018      	beq.n	8010b56 <rmw_context_fini+0x4a>
 8010b24:	2c00      	cmp	r4, #0
 8010b26:	d1f8      	bne.n	8010b1a <rmw_context_fini+0xe>
 8010b28:	b189      	cbz	r1, 8010b4e <rmw_context_fini+0x42>
 8010b2a:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 8010b2e:	789b      	ldrb	r3, [r3, #2]
 8010b30:	2b01      	cmp	r3, #1
 8010b32:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 8010b36:	bf14      	ite	ne
 8010b38:	210a      	movne	r1, #10
 8010b3a:	2100      	moveq	r1, #0
 8010b3c:	f003 f92e 	bl	8013d9c <uxr_delete_session_retries>
 8010b40:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8010b42:	f000 fe47 	bl	80117d4 <rmw_uxrce_fini_session_memory>
 8010b46:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8010b48:	3010      	adds	r0, #16
 8010b4a:	f002 f86f 	bl	8012c2c <uxr_close_custom_transport>
 8010b4e:	2300      	movs	r3, #0
 8010b50:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8010b52:	4630      	mov	r0, r6
 8010b54:	bd70      	pop	{r4, r5, r6, pc}
 8010b56:	3018      	adds	r0, #24
 8010b58:	f000 f89c 	bl	8010c94 <rmw_destroy_node>
 8010b5c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8010b5e:	4606      	mov	r6, r0
 8010b60:	2c00      	cmp	r4, #0
 8010b62:	d1da      	bne.n	8010b1a <rmw_context_fini+0xe>
 8010b64:	e7e0      	b.n	8010b28 <rmw_context_fini+0x1c>
 8010b66:	4626      	mov	r6, r4
 8010b68:	e7de      	b.n	8010b28 <rmw_context_fini+0x1c>
 8010b6a:	bf00      	nop
 8010b6c:	200119fc 	.word	0x200119fc

08010b70 <create_node>:
 8010b70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010b74:	b083      	sub	sp, #12
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d05f      	beq.n	8010c3a <create_node+0xca>
 8010b7a:	4606      	mov	r6, r0
 8010b7c:	4835      	ldr	r0, [pc, #212]	@ (8010c54 <create_node+0xe4>)
 8010b7e:	460f      	mov	r7, r1
 8010b80:	4690      	mov	r8, r2
 8010b82:	461d      	mov	r5, r3
 8010b84:	f008 f85e 	bl	8018c44 <get_memory>
 8010b88:	2800      	cmp	r0, #0
 8010b8a:	d056      	beq.n	8010c3a <create_node+0xca>
 8010b8c:	6884      	ldr	r4, [r0, #8]
 8010b8e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8010b90:	6123      	str	r3, [r4, #16]
 8010b92:	f008 f8bf 	bl	8018d14 <rmw_get_implementation_identifier>
 8010b96:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 8010b9a:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8010b9e:	f8c4 9020 	str.w	r9, [r4, #32]
 8010ba2:	4630      	mov	r0, r6
 8010ba4:	f7ef fb3e 	bl	8000224 <strlen>
 8010ba8:	1c42      	adds	r2, r0, #1
 8010baa:	2a3c      	cmp	r2, #60	@ 0x3c
 8010bac:	f104 0518 	add.w	r5, r4, #24
 8010bb0:	d840      	bhi.n	8010c34 <create_node+0xc4>
 8010bb2:	4648      	mov	r0, r9
 8010bb4:	4631      	mov	r1, r6
 8010bb6:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 8010bba:	f00b fa78 	bl	801c0ae <memcpy>
 8010bbe:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 8010bc2:	4638      	mov	r0, r7
 8010bc4:	f7ef fb2e 	bl	8000224 <strlen>
 8010bc8:	1c42      	adds	r2, r0, #1
 8010bca:	2a3c      	cmp	r2, #60	@ 0x3c
 8010bcc:	d832      	bhi.n	8010c34 <create_node+0xc4>
 8010bce:	4639      	mov	r1, r7
 8010bd0:	4648      	mov	r0, r9
 8010bd2:	f00b fa6c 	bl	801c0ae <memcpy>
 8010bd6:	6923      	ldr	r3, [r4, #16]
 8010bd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010bdc:	2101      	movs	r1, #1
 8010bde:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 8010be2:	1842      	adds	r2, r0, r1
 8010be4:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8010be8:	f002 f824 	bl	8012c34 <uxr_object_id>
 8010bec:	6160      	str	r0, [r4, #20]
 8010bee:	783b      	ldrb	r3, [r7, #0]
 8010bf0:	2b2f      	cmp	r3, #47	@ 0x2f
 8010bf2:	d127      	bne.n	8010c44 <create_node+0xd4>
 8010bf4:	787b      	ldrb	r3, [r7, #1]
 8010bf6:	bb2b      	cbnz	r3, 8010c44 <create_node+0xd4>
 8010bf8:	4a17      	ldr	r2, [pc, #92]	@ (8010c58 <create_node+0xe8>)
 8010bfa:	4818      	ldr	r0, [pc, #96]	@ (8010c5c <create_node+0xec>)
 8010bfc:	4633      	mov	r3, r6
 8010bfe:	213c      	movs	r1, #60	@ 0x3c
 8010c00:	f00b f818 	bl	801bc34 <sniprintf>
 8010c04:	6920      	ldr	r0, [r4, #16]
 8010c06:	4915      	ldr	r1, [pc, #84]	@ (8010c5c <create_node+0xec>)
 8010c08:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8010c0c:	9100      	str	r1, [sp, #0]
 8010c0e:	2106      	movs	r1, #6
 8010c10:	9101      	str	r1, [sp, #4]
 8010c12:	6811      	ldr	r1, [r2, #0]
 8010c14:	6962      	ldr	r2, [r4, #20]
 8010c16:	fa1f f388 	uxth.w	r3, r8
 8010c1a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010c1e:	f001 fd91 	bl	8012744 <uxr_buffer_create_participant_bin>
 8010c22:	4602      	mov	r2, r0
 8010c24:	6920      	ldr	r0, [r4, #16]
 8010c26:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8010c2a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8010c2e:	f000 ff49 	bl	8011ac4 <run_xrce_session>
 8010c32:	b918      	cbnz	r0, 8010c3c <create_node+0xcc>
 8010c34:	4628      	mov	r0, r5
 8010c36:	f000 fdd3 	bl	80117e0 <rmw_uxrce_fini_node_memory>
 8010c3a:	2500      	movs	r5, #0
 8010c3c:	4628      	mov	r0, r5
 8010c3e:	b003      	add	sp, #12
 8010c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010c44:	4a06      	ldr	r2, [pc, #24]	@ (8010c60 <create_node+0xf0>)
 8010c46:	9600      	str	r6, [sp, #0]
 8010c48:	463b      	mov	r3, r7
 8010c4a:	213c      	movs	r1, #60	@ 0x3c
 8010c4c:	4803      	ldr	r0, [pc, #12]	@ (8010c5c <create_node+0xec>)
 8010c4e:	f00a fff1 	bl	801bc34 <sniprintf>
 8010c52:	e7d7      	b.n	8010c04 <create_node+0x94>
 8010c54:	200119fc 	.word	0x200119fc
 8010c58:	0801d40c 	.word	0x0801d40c
 8010c5c:	2000d0f0 	.word	0x2000d0f0
 8010c60:	0801d0d4 	.word	0x0801d0d4

08010c64 <rmw_create_node>:
 8010c64:	b199      	cbz	r1, 8010c8e <rmw_create_node+0x2a>
 8010c66:	780b      	ldrb	r3, [r1, #0]
 8010c68:	468c      	mov	ip, r1
 8010c6a:	b183      	cbz	r3, 8010c8e <rmw_create_node+0x2a>
 8010c6c:	b410      	push	{r4}
 8010c6e:	4614      	mov	r4, r2
 8010c70:	b14a      	cbz	r2, 8010c86 <rmw_create_node+0x22>
 8010c72:	7813      	ldrb	r3, [r2, #0]
 8010c74:	b13b      	cbz	r3, 8010c86 <rmw_create_node+0x22>
 8010c76:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8010c78:	4603      	mov	r3, r0
 8010c7a:	4621      	mov	r1, r4
 8010c7c:	4660      	mov	r0, ip
 8010c7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010c82:	f7ff bf75 	b.w	8010b70 <create_node>
 8010c86:	2000      	movs	r0, #0
 8010c88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010c8c:	4770      	bx	lr
 8010c8e:	2000      	movs	r0, #0
 8010c90:	4770      	bx	lr
 8010c92:	bf00      	nop

08010c94 <rmw_destroy_node>:
 8010c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c96:	b328      	cbz	r0, 8010ce4 <rmw_destroy_node+0x50>
 8010c98:	4607      	mov	r7, r0
 8010c9a:	6800      	ldr	r0, [r0, #0]
 8010c9c:	b120      	cbz	r0, 8010ca8 <rmw_destroy_node+0x14>
 8010c9e:	4b36      	ldr	r3, [pc, #216]	@ (8010d78 <rmw_destroy_node+0xe4>)
 8010ca0:	6819      	ldr	r1, [r3, #0]
 8010ca2:	f7ef fab5 	bl	8000210 <strcmp>
 8010ca6:	b9e8      	cbnz	r0, 8010ce4 <rmw_destroy_node+0x50>
 8010ca8:	687d      	ldr	r5, [r7, #4]
 8010caa:	b1dd      	cbz	r5, 8010ce4 <rmw_destroy_node+0x50>
 8010cac:	4b33      	ldr	r3, [pc, #204]	@ (8010d7c <rmw_destroy_node+0xe8>)
 8010cae:	681c      	ldr	r4, [r3, #0]
 8010cb0:	2c00      	cmp	r4, #0
 8010cb2:	d05f      	beq.n	8010d74 <rmw_destroy_node+0xe0>
 8010cb4:	2600      	movs	r6, #0
 8010cb6:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8010cba:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 8010cbe:	429d      	cmp	r5, r3
 8010cc0:	d013      	beq.n	8010cea <rmw_destroy_node+0x56>
 8010cc2:	2c00      	cmp	r4, #0
 8010cc4:	d1f7      	bne.n	8010cb6 <rmw_destroy_node+0x22>
 8010cc6:	4b2e      	ldr	r3, [pc, #184]	@ (8010d80 <rmw_destroy_node+0xec>)
 8010cc8:	681c      	ldr	r4, [r3, #0]
 8010cca:	b1c4      	cbz	r4, 8010cfe <rmw_destroy_node+0x6a>
 8010ccc:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8010cd0:	6a0b      	ldr	r3, [r1, #32]
 8010cd2:	429d      	cmp	r5, r3
 8010cd4:	d1f9      	bne.n	8010cca <rmw_destroy_node+0x36>
 8010cd6:	317c      	adds	r1, #124	@ 0x7c
 8010cd8:	4638      	mov	r0, r7
 8010cda:	f000 fb37 	bl	801134c <rmw_destroy_subscription>
 8010cde:	2801      	cmp	r0, #1
 8010ce0:	4606      	mov	r6, r0
 8010ce2:	d1f2      	bne.n	8010cca <rmw_destroy_node+0x36>
 8010ce4:	2601      	movs	r6, #1
 8010ce6:	4630      	mov	r0, r6
 8010ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cea:	3184      	adds	r1, #132	@ 0x84
 8010cec:	4638      	mov	r0, r7
 8010cee:	f000 f9a5 	bl	801103c <rmw_destroy_publisher>
 8010cf2:	2801      	cmp	r0, #1
 8010cf4:	4606      	mov	r6, r0
 8010cf6:	d0f5      	beq.n	8010ce4 <rmw_destroy_node+0x50>
 8010cf8:	2c00      	cmp	r4, #0
 8010cfa:	d1dc      	bne.n	8010cb6 <rmw_destroy_node+0x22>
 8010cfc:	e7e3      	b.n	8010cc6 <rmw_destroy_node+0x32>
 8010cfe:	4b21      	ldr	r3, [pc, #132]	@ (8010d84 <rmw_destroy_node+0xf0>)
 8010d00:	681c      	ldr	r4, [r3, #0]
 8010d02:	b16c      	cbz	r4, 8010d20 <rmw_destroy_node+0x8c>
 8010d04:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8010d08:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8010d0a:	429d      	cmp	r5, r3
 8010d0c:	d1f9      	bne.n	8010d02 <rmw_destroy_node+0x6e>
 8010d0e:	317c      	adds	r1, #124	@ 0x7c
 8010d10:	4638      	mov	r0, r7
 8010d12:	f000 f9e5 	bl	80110e0 <rmw_destroy_service>
 8010d16:	2801      	cmp	r0, #1
 8010d18:	4606      	mov	r6, r0
 8010d1a:	d0e3      	beq.n	8010ce4 <rmw_destroy_node+0x50>
 8010d1c:	2c00      	cmp	r4, #0
 8010d1e:	d1f1      	bne.n	8010d04 <rmw_destroy_node+0x70>
 8010d20:	4b19      	ldr	r3, [pc, #100]	@ (8010d88 <rmw_destroy_node+0xf4>)
 8010d22:	681c      	ldr	r4, [r3, #0]
 8010d24:	b16c      	cbz	r4, 8010d42 <rmw_destroy_node+0xae>
 8010d26:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8010d2a:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8010d2c:	429d      	cmp	r5, r3
 8010d2e:	d1f9      	bne.n	8010d24 <rmw_destroy_node+0x90>
 8010d30:	317c      	adds	r1, #124	@ 0x7c
 8010d32:	4638      	mov	r0, r7
 8010d34:	f007 ffaa 	bl	8018c8c <rmw_destroy_client>
 8010d38:	2801      	cmp	r0, #1
 8010d3a:	4606      	mov	r6, r0
 8010d3c:	d0d2      	beq.n	8010ce4 <rmw_destroy_node+0x50>
 8010d3e:	2c00      	cmp	r4, #0
 8010d40:	d1f1      	bne.n	8010d26 <rmw_destroy_node+0x92>
 8010d42:	6928      	ldr	r0, [r5, #16]
 8010d44:	696a      	ldr	r2, [r5, #20]
 8010d46:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8010d4a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010d4e:	6819      	ldr	r1, [r3, #0]
 8010d50:	f001 fcac 	bl	80126ac <uxr_buffer_delete_entity>
 8010d54:	4602      	mov	r2, r0
 8010d56:	6928      	ldr	r0, [r5, #16]
 8010d58:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8010d5c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8010d60:	f000 feb0 	bl	8011ac4 <run_xrce_session>
 8010d64:	2800      	cmp	r0, #0
 8010d66:	bf08      	it	eq
 8010d68:	2602      	moveq	r6, #2
 8010d6a:	4638      	mov	r0, r7
 8010d6c:	f000 fd38 	bl	80117e0 <rmw_uxrce_fini_node_memory>
 8010d70:	4630      	mov	r0, r6
 8010d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d74:	4626      	mov	r6, r4
 8010d76:	e7a6      	b.n	8010cc6 <rmw_destroy_node+0x32>
 8010d78:	0801dda8 	.word	0x0801dda8
 8010d7c:	20011a0c 	.word	0x20011a0c
 8010d80:	20011a4c 	.word	0x20011a4c
 8010d84:	20011a1c 	.word	0x20011a1c
 8010d88:	2000d12c 	.word	0x2000d12c

08010d8c <rmw_node_get_graph_guard_condition>:
 8010d8c:	6843      	ldr	r3, [r0, #4]
 8010d8e:	6918      	ldr	r0, [r3, #16]
 8010d90:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 8010d94:	4770      	bx	lr
 8010d96:	bf00      	nop

08010d98 <flush_session>:
 8010d98:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 8010d9a:	f002 be8d 	b.w	8013ab8 <uxr_run_session_until_confirm_delivery>
 8010d9e:	bf00      	nop

08010da0 <rmw_publish>:
 8010da0:	2800      	cmp	r0, #0
 8010da2:	d053      	beq.n	8010e4c <rmw_publish+0xac>
 8010da4:	b570      	push	{r4, r5, r6, lr}
 8010da6:	460d      	mov	r5, r1
 8010da8:	b08e      	sub	sp, #56	@ 0x38
 8010daa:	2900      	cmp	r1, #0
 8010dac:	d04b      	beq.n	8010e46 <rmw_publish+0xa6>
 8010dae:	4604      	mov	r4, r0
 8010db0:	6800      	ldr	r0, [r0, #0]
 8010db2:	f000 ff07 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8010db6:	2800      	cmp	r0, #0
 8010db8:	d045      	beq.n	8010e46 <rmw_publish+0xa6>
 8010dba:	6866      	ldr	r6, [r4, #4]
 8010dbc:	2e00      	cmp	r6, #0
 8010dbe:	d042      	beq.n	8010e46 <rmw_publish+0xa6>
 8010dc0:	69b4      	ldr	r4, [r6, #24]
 8010dc2:	4628      	mov	r0, r5
 8010dc4:	6923      	ldr	r3, [r4, #16]
 8010dc6:	4798      	blx	r3
 8010dc8:	69f3      	ldr	r3, [r6, #28]
 8010dca:	9005      	str	r0, [sp, #20]
 8010dcc:	b113      	cbz	r3, 8010dd4 <rmw_publish+0x34>
 8010dce:	a805      	add	r0, sp, #20
 8010dd0:	4798      	blx	r3
 8010dd2:	9805      	ldr	r0, [sp, #20]
 8010dd4:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 8010dd8:	691b      	ldr	r3, [r3, #16]
 8010dda:	9000      	str	r0, [sp, #0]
 8010ddc:	6972      	ldr	r2, [r6, #20]
 8010dde:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 8010de0:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8010de4:	ab06      	add	r3, sp, #24
 8010de6:	f004 f90f 	bl	8015008 <uxr_prepare_output_stream>
 8010dea:	b1d8      	cbz	r0, 8010e24 <rmw_publish+0x84>
 8010dec:	68a3      	ldr	r3, [r4, #8]
 8010dee:	a906      	add	r1, sp, #24
 8010df0:	4628      	mov	r0, r5
 8010df2:	4798      	blx	r3
 8010df4:	6a33      	ldr	r3, [r6, #32]
 8010df6:	4604      	mov	r4, r0
 8010df8:	b10b      	cbz	r3, 8010dfe <rmw_publish+0x5e>
 8010dfa:	a806      	add	r0, sp, #24
 8010dfc:	4798      	blx	r3
 8010dfe:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 8010e02:	2b01      	cmp	r3, #1
 8010e04:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 8010e08:	d022      	beq.n	8010e50 <rmw_publish+0xb0>
 8010e0a:	6918      	ldr	r0, [r3, #16]
 8010e0c:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 8010e0e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010e12:	f002 fe51 	bl	8013ab8 <uxr_run_session_until_confirm_delivery>
 8010e16:	4020      	ands	r0, r4
 8010e18:	b2c4      	uxtb	r4, r0
 8010e1a:	f084 0001 	eor.w	r0, r4, #1
 8010e1e:	b2c0      	uxtb	r0, r0
 8010e20:	b00e      	add	sp, #56	@ 0x38
 8010e22:	bd70      	pop	{r4, r5, r6, pc}
 8010e24:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 8010e28:	6918      	ldr	r0, [r3, #16]
 8010e2a:	9b05      	ldr	r3, [sp, #20]
 8010e2c:	9300      	str	r3, [sp, #0]
 8010e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8010e5c <rmw_publish+0xbc>)
 8010e30:	9301      	str	r3, [sp, #4]
 8010e32:	9602      	str	r6, [sp, #8]
 8010e34:	6972      	ldr	r2, [r6, #20]
 8010e36:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 8010e38:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010e3c:	ab06      	add	r3, sp, #24
 8010e3e:	f004 f913 	bl	8015068 <uxr_prepare_output_stream_fragmented>
 8010e42:	2800      	cmp	r0, #0
 8010e44:	d1d2      	bne.n	8010dec <rmw_publish+0x4c>
 8010e46:	2001      	movs	r0, #1
 8010e48:	b00e      	add	sp, #56	@ 0x38
 8010e4a:	bd70      	pop	{r4, r5, r6, pc}
 8010e4c:	2001      	movs	r0, #1
 8010e4e:	4770      	bx	lr
 8010e50:	6918      	ldr	r0, [r3, #16]
 8010e52:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010e56:	f002 fa6f 	bl	8013338 <uxr_flash_output_streams>
 8010e5a:	e7de      	b.n	8010e1a <rmw_publish+0x7a>
 8010e5c:	08010d99 	.word	0x08010d99

08010e60 <rmw_create_publisher>:
 8010e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e64:	b087      	sub	sp, #28
 8010e66:	2800      	cmp	r0, #0
 8010e68:	f000 80cc 	beq.w	8011004 <rmw_create_publisher+0x1a4>
 8010e6c:	460e      	mov	r6, r1
 8010e6e:	2900      	cmp	r1, #0
 8010e70:	f000 80c8 	beq.w	8011004 <rmw_create_publisher+0x1a4>
 8010e74:	4604      	mov	r4, r0
 8010e76:	6800      	ldr	r0, [r0, #0]
 8010e78:	4615      	mov	r5, r2
 8010e7a:	4698      	mov	r8, r3
 8010e7c:	f000 fea2 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8010e80:	2800      	cmp	r0, #0
 8010e82:	f000 80bf 	beq.w	8011004 <rmw_create_publisher+0x1a4>
 8010e86:	2d00      	cmp	r5, #0
 8010e88:	f000 80bc 	beq.w	8011004 <rmw_create_publisher+0x1a4>
 8010e8c:	782b      	ldrb	r3, [r5, #0]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	f000 80b8 	beq.w	8011004 <rmw_create_publisher+0x1a4>
 8010e94:	f1b8 0f00 	cmp.w	r8, #0
 8010e98:	f000 80b4 	beq.w	8011004 <rmw_create_publisher+0x1a4>
 8010e9c:	485c      	ldr	r0, [pc, #368]	@ (8011010 <rmw_create_publisher+0x1b0>)
 8010e9e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8010ea2:	f007 fecf 	bl	8018c44 <get_memory>
 8010ea6:	2800      	cmp	r0, #0
 8010ea8:	f000 80ac 	beq.w	8011004 <rmw_create_publisher+0x1a4>
 8010eac:	6884      	ldr	r4, [r0, #8]
 8010eae:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 8010eb2:	f007 ff2f 	bl	8018d14 <rmw_get_implementation_identifier>
 8010eb6:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 8010eba:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8010ebe:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 8010ec2:	4628      	mov	r0, r5
 8010ec4:	f7ef f9ae 	bl	8000224 <strlen>
 8010ec8:	3001      	adds	r0, #1
 8010eca:	283c      	cmp	r0, #60	@ 0x3c
 8010ecc:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 8010ed0:	f200 8091 	bhi.w	8010ff6 <rmw_create_publisher+0x196>
 8010ed4:	4a4f      	ldr	r2, [pc, #316]	@ (8011014 <rmw_create_publisher+0x1b4>)
 8010ed6:	462b      	mov	r3, r5
 8010ed8:	213c      	movs	r1, #60	@ 0x3c
 8010eda:	4650      	mov	r0, sl
 8010edc:	f00a feaa 	bl	801bc34 <sniprintf>
 8010ee0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010ee4:	67e3      	str	r3, [r4, #124]	@ 0x7c
 8010ee6:	4641      	mov	r1, r8
 8010ee8:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 8010eec:	2250      	movs	r2, #80	@ 0x50
 8010eee:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8010ef2:	f00b f8dc 	bl	801c0ae <memcpy>
 8010ef6:	f898 3008 	ldrb.w	r3, [r8, #8]
 8010efa:	4947      	ldr	r1, [pc, #284]	@ (8011018 <rmw_create_publisher+0x1b8>)
 8010efc:	2b02      	cmp	r3, #2
 8010efe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f02:	bf0c      	ite	eq
 8010f04:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 8010f08:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 8010f0c:	67a3      	str	r3, [r4, #120]	@ 0x78
 8010f0e:	2300      	movs	r3, #0
 8010f10:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8010f14:	4630      	mov	r0, r6
 8010f16:	f000 fe63 	bl	8011be0 <get_message_typesupport_handle>
 8010f1a:	2800      	cmp	r0, #0
 8010f1c:	d06b      	beq.n	8010ff6 <rmw_create_publisher+0x196>
 8010f1e:	6842      	ldr	r2, [r0, #4]
 8010f20:	61a2      	str	r2, [r4, #24]
 8010f22:	2a00      	cmp	r2, #0
 8010f24:	d067      	beq.n	8010ff6 <rmw_create_publisher+0x196>
 8010f26:	4629      	mov	r1, r5
 8010f28:	4643      	mov	r3, r8
 8010f2a:	4648      	mov	r0, r9
 8010f2c:	f007 ff20 	bl	8018d70 <create_topic>
 8010f30:	6260      	str	r0, [r4, #36]	@ 0x24
 8010f32:	2800      	cmp	r0, #0
 8010f34:	d063      	beq.n	8010ffe <rmw_create_publisher+0x19e>
 8010f36:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010f3e:	2103      	movs	r1, #3
 8010f40:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 8010f44:	1c42      	adds	r2, r0, #1
 8010f46:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 8010f4a:	f001 fe73 	bl	8012c34 <uxr_object_id>
 8010f4e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8010f52:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f56:	6120      	str	r0, [r4, #16]
 8010f58:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8010f5c:	6910      	ldr	r0, [r2, #16]
 8010f5e:	2506      	movs	r5, #6
 8010f60:	9500      	str	r5, [sp, #0]
 8010f62:	6819      	ldr	r1, [r3, #0]
 8010f64:	6922      	ldr	r2, [r4, #16]
 8010f66:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010f6a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010f6e:	f001 fc51 	bl	8012814 <uxr_buffer_create_publisher_bin>
 8010f72:	4602      	mov	r2, r0
 8010f74:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010f78:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8010f7c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8010f80:	f000 fda0 	bl	8011ac4 <run_xrce_session>
 8010f84:	b3b8      	cbz	r0, 8010ff6 <rmw_create_publisher+0x196>
 8010f86:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010f8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010f8e:	2105      	movs	r1, #5
 8010f90:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 8010f94:	1c42      	adds	r2, r0, #1
 8010f96:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 8010f9a:	f001 fe4b 	bl	8012c34 <uxr_object_id>
 8010f9e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8010fa2:	6160      	str	r0, [r4, #20]
 8010fa4:	691e      	ldr	r6, [r3, #16]
 8010fa6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010faa:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8010fae:	f10d 0a10 	add.w	sl, sp, #16
 8010fb2:	4641      	mov	r1, r8
 8010fb4:	4650      	mov	r0, sl
 8010fb6:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 8010fba:	f000 fd9f 	bl	8011afc <convert_qos_profile>
 8010fbe:	9503      	str	r5, [sp, #12]
 8010fc0:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8010fc4:	9001      	str	r0, [sp, #4]
 8010fc6:	f8ad 1008 	strh.w	r1, [sp, #8]
 8010fca:	f8db 3010 	ldr.w	r3, [fp, #16]
 8010fce:	9300      	str	r3, [sp, #0]
 8010fd0:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 8010fd4:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8010fd8:	f8d8 1000 	ldr.w	r1, [r8]
 8010fdc:	4630      	mov	r0, r6
 8010fde:	f001 fc79 	bl	80128d4 <uxr_buffer_create_datawriter_bin>
 8010fe2:	4602      	mov	r2, r0
 8010fe4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010fe8:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8010fec:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8010ff0:	f000 fd68 	bl	8011ac4 <run_xrce_session>
 8010ff4:	b938      	cbnz	r0, 8011006 <rmw_create_publisher+0x1a6>
 8010ff6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8010ff8:	b108      	cbz	r0, 8010ffe <rmw_create_publisher+0x19e>
 8010ffa:	f000 fc61 	bl	80118c0 <rmw_uxrce_fini_topic_memory>
 8010ffe:	4638      	mov	r0, r7
 8011000:	f000 fc06 	bl	8011810 <rmw_uxrce_fini_publisher_memory>
 8011004:	2700      	movs	r7, #0
 8011006:	4638      	mov	r0, r7
 8011008:	b007      	add	sp, #28
 801100a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801100e:	bf00      	nop
 8011010:	20011a0c 	.word	0x20011a0c
 8011014:	0801d40c 	.word	0x0801d40c
 8011018:	0801cf40 	.word	0x0801cf40

0801101c <rmw_publisher_get_actual_qos>:
 801101c:	b150      	cbz	r0, 8011034 <rmw_publisher_get_actual_qos+0x18>
 801101e:	b508      	push	{r3, lr}
 8011020:	460b      	mov	r3, r1
 8011022:	b149      	cbz	r1, 8011038 <rmw_publisher_get_actual_qos+0x1c>
 8011024:	6841      	ldr	r1, [r0, #4]
 8011026:	2250      	movs	r2, #80	@ 0x50
 8011028:	3128      	adds	r1, #40	@ 0x28
 801102a:	4618      	mov	r0, r3
 801102c:	f00b f83f 	bl	801c0ae <memcpy>
 8011030:	2000      	movs	r0, #0
 8011032:	bd08      	pop	{r3, pc}
 8011034:	200b      	movs	r0, #11
 8011036:	4770      	bx	lr
 8011038:	200b      	movs	r0, #11
 801103a:	bd08      	pop	{r3, pc}

0801103c <rmw_destroy_publisher>:
 801103c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801103e:	b128      	cbz	r0, 801104c <rmw_destroy_publisher+0x10>
 8011040:	4604      	mov	r4, r0
 8011042:	6800      	ldr	r0, [r0, #0]
 8011044:	460d      	mov	r5, r1
 8011046:	f000 fdbd 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 801104a:	b910      	cbnz	r0, 8011052 <rmw_destroy_publisher+0x16>
 801104c:	2401      	movs	r4, #1
 801104e:	4620      	mov	r0, r4
 8011050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011052:	6863      	ldr	r3, [r4, #4]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d0f9      	beq.n	801104c <rmw_destroy_publisher+0x10>
 8011058:	2d00      	cmp	r5, #0
 801105a:	d0f7      	beq.n	801104c <rmw_destroy_publisher+0x10>
 801105c:	6828      	ldr	r0, [r5, #0]
 801105e:	f000 fdb1 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8011062:	2800      	cmp	r0, #0
 8011064:	d0f2      	beq.n	801104c <rmw_destroy_publisher+0x10>
 8011066:	686c      	ldr	r4, [r5, #4]
 8011068:	2c00      	cmp	r4, #0
 801106a:	d0ef      	beq.n	801104c <rmw_destroy_publisher+0x10>
 801106c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 801106e:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 8011072:	f007 fecd 	bl	8018e10 <destroy_topic>
 8011076:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 801107a:	6962      	ldr	r2, [r4, #20]
 801107c:	6918      	ldr	r0, [r3, #16]
 801107e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8011082:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8011086:	6819      	ldr	r1, [r3, #0]
 8011088:	f001 fb10 	bl	80126ac <uxr_buffer_delete_entity>
 801108c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8011090:	6922      	ldr	r2, [r4, #16]
 8011092:	691b      	ldr	r3, [r3, #16]
 8011094:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 8011098:	4604      	mov	r4, r0
 801109a:	6809      	ldr	r1, [r1, #0]
 801109c:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80110a0:	f001 fb04 	bl	80126ac <uxr_buffer_delete_entity>
 80110a4:	693e      	ldr	r6, [r7, #16]
 80110a6:	4622      	mov	r2, r4
 80110a8:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 80110ac:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 80110b0:	4604      	mov	r4, r0
 80110b2:	4630      	mov	r0, r6
 80110b4:	f000 fd06 	bl	8011ac4 <run_xrce_session>
 80110b8:	693e      	ldr	r6, [r7, #16]
 80110ba:	4622      	mov	r2, r4
 80110bc:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 80110c0:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 80110c4:	4604      	mov	r4, r0
 80110c6:	4630      	mov	r0, r6
 80110c8:	f000 fcfc 	bl	8011ac4 <run_xrce_session>
 80110cc:	b12c      	cbz	r4, 80110da <rmw_destroy_publisher+0x9e>
 80110ce:	b120      	cbz	r0, 80110da <rmw_destroy_publisher+0x9e>
 80110d0:	2400      	movs	r4, #0
 80110d2:	4628      	mov	r0, r5
 80110d4:	f000 fb9c 	bl	8011810 <rmw_uxrce_fini_publisher_memory>
 80110d8:	e7b9      	b.n	801104e <rmw_destroy_publisher+0x12>
 80110da:	2402      	movs	r4, #2
 80110dc:	e7f9      	b.n	80110d2 <rmw_destroy_publisher+0x96>
 80110de:	bf00      	nop

080110e0 <rmw_destroy_service>:
 80110e0:	b570      	push	{r4, r5, r6, lr}
 80110e2:	b128      	cbz	r0, 80110f0 <rmw_destroy_service+0x10>
 80110e4:	4604      	mov	r4, r0
 80110e6:	6800      	ldr	r0, [r0, #0]
 80110e8:	460d      	mov	r5, r1
 80110ea:	f000 fd6b 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 80110ee:	b910      	cbnz	r0, 80110f6 <rmw_destroy_service+0x16>
 80110f0:	2401      	movs	r4, #1
 80110f2:	4620      	mov	r0, r4
 80110f4:	bd70      	pop	{r4, r5, r6, pc}
 80110f6:	6863      	ldr	r3, [r4, #4]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d0f9      	beq.n	80110f0 <rmw_destroy_service+0x10>
 80110fc:	2d00      	cmp	r5, #0
 80110fe:	d0f7      	beq.n	80110f0 <rmw_destroy_service+0x10>
 8011100:	6828      	ldr	r0, [r5, #0]
 8011102:	f000 fd5f 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8011106:	2800      	cmp	r0, #0
 8011108:	d0f2      	beq.n	80110f0 <rmw_destroy_service+0x10>
 801110a:	686e      	ldr	r6, [r5, #4]
 801110c:	2e00      	cmp	r6, #0
 801110e:	d0ef      	beq.n	80110f0 <rmw_destroy_service+0x10>
 8011110:	6864      	ldr	r4, [r4, #4]
 8011112:	6932      	ldr	r2, [r6, #16]
 8011114:	6920      	ldr	r0, [r4, #16]
 8011116:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801111a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801111e:	6819      	ldr	r1, [r3, #0]
 8011120:	f001 fef6 	bl	8012f10 <uxr_buffer_cancel_data>
 8011124:	4602      	mov	r2, r0
 8011126:	6920      	ldr	r0, [r4, #16]
 8011128:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801112c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8011130:	f000 fcc8 	bl	8011ac4 <run_xrce_session>
 8011134:	6920      	ldr	r0, [r4, #16]
 8011136:	6932      	ldr	r2, [r6, #16]
 8011138:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801113c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8011140:	6819      	ldr	r1, [r3, #0]
 8011142:	f001 fab3 	bl	80126ac <uxr_buffer_delete_entity>
 8011146:	4602      	mov	r2, r0
 8011148:	6920      	ldr	r0, [r4, #16]
 801114a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801114e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8011152:	f000 fcb7 	bl	8011ac4 <run_xrce_session>
 8011156:	2800      	cmp	r0, #0
 8011158:	4628      	mov	r0, r5
 801115a:	bf14      	ite	ne
 801115c:	2400      	movne	r4, #0
 801115e:	2402      	moveq	r4, #2
 8011160:	f000 fb82 	bl	8011868 <rmw_uxrce_fini_service_memory>
 8011164:	e7c5      	b.n	80110f2 <rmw_destroy_service+0x12>
 8011166:	bf00      	nop

08011168 <rmw_create_subscription>:
 8011168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801116c:	b08d      	sub	sp, #52	@ 0x34
 801116e:	2800      	cmp	r0, #0
 8011170:	f000 80d1 	beq.w	8011316 <rmw_create_subscription+0x1ae>
 8011174:	460e      	mov	r6, r1
 8011176:	2900      	cmp	r1, #0
 8011178:	f000 80cd 	beq.w	8011316 <rmw_create_subscription+0x1ae>
 801117c:	4604      	mov	r4, r0
 801117e:	6800      	ldr	r0, [r0, #0]
 8011180:	4615      	mov	r5, r2
 8011182:	4698      	mov	r8, r3
 8011184:	f000 fd1e 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8011188:	2800      	cmp	r0, #0
 801118a:	f000 80c4 	beq.w	8011316 <rmw_create_subscription+0x1ae>
 801118e:	2d00      	cmp	r5, #0
 8011190:	f000 80c1 	beq.w	8011316 <rmw_create_subscription+0x1ae>
 8011194:	782b      	ldrb	r3, [r5, #0]
 8011196:	2b00      	cmp	r3, #0
 8011198:	f000 80bd 	beq.w	8011316 <rmw_create_subscription+0x1ae>
 801119c:	f1b8 0f00 	cmp.w	r8, #0
 80111a0:	f000 80b9 	beq.w	8011316 <rmw_create_subscription+0x1ae>
 80111a4:	485e      	ldr	r0, [pc, #376]	@ (8011320 <rmw_create_subscription+0x1b8>)
 80111a6:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80111aa:	f007 fd4b 	bl	8018c44 <get_memory>
 80111ae:	4604      	mov	r4, r0
 80111b0:	2800      	cmp	r0, #0
 80111b2:	f000 80b1 	beq.w	8011318 <rmw_create_subscription+0x1b0>
 80111b6:	6887      	ldr	r7, [r0, #8]
 80111b8:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 80111bc:	f007 fdaa 	bl	8018d14 <rmw_get_implementation_identifier>
 80111c0:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 80111c4:	67f8      	str	r0, [r7, #124]	@ 0x7c
 80111c6:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 80111ca:	4628      	mov	r0, r5
 80111cc:	f7ef f82a 	bl	8000224 <strlen>
 80111d0:	3001      	adds	r0, #1
 80111d2:	283c      	cmp	r0, #60	@ 0x3c
 80111d4:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 80111d8:	f200 8096 	bhi.w	8011308 <rmw_create_subscription+0x1a0>
 80111dc:	4a51      	ldr	r2, [pc, #324]	@ (8011324 <rmw_create_subscription+0x1bc>)
 80111de:	462b      	mov	r3, r5
 80111e0:	213c      	movs	r1, #60	@ 0x3c
 80111e2:	4650      	mov	r0, sl
 80111e4:	f00a fd26 	bl	801bc34 <sniprintf>
 80111e8:	4641      	mov	r1, r8
 80111ea:	f8c7 9020 	str.w	r9, [r7, #32]
 80111ee:	2250      	movs	r2, #80	@ 0x50
 80111f0:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80111f4:	f00a ff5b 	bl	801c0ae <memcpy>
 80111f8:	494b      	ldr	r1, [pc, #300]	@ (8011328 <rmw_create_subscription+0x1c0>)
 80111fa:	4630      	mov	r0, r6
 80111fc:	f000 fcf0 	bl	8011be0 <get_message_typesupport_handle>
 8011200:	2800      	cmp	r0, #0
 8011202:	f000 8081 	beq.w	8011308 <rmw_create_subscription+0x1a0>
 8011206:	6842      	ldr	r2, [r0, #4]
 8011208:	61ba      	str	r2, [r7, #24]
 801120a:	2a00      	cmp	r2, #0
 801120c:	d07c      	beq.n	8011308 <rmw_create_subscription+0x1a0>
 801120e:	4629      	mov	r1, r5
 8011210:	4643      	mov	r3, r8
 8011212:	4648      	mov	r0, r9
 8011214:	f007 fdac 	bl	8018d70 <create_topic>
 8011218:	61f8      	str	r0, [r7, #28]
 801121a:	2800      	cmp	r0, #0
 801121c:	d078      	beq.n	8011310 <rmw_create_subscription+0x1a8>
 801121e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011222:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011226:	2104      	movs	r1, #4
 8011228:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 801122c:	1c42      	adds	r2, r0, #1
 801122e:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 8011232:	f001 fcff 	bl	8012c34 <uxr_object_id>
 8011236:	6138      	str	r0, [r7, #16]
 8011238:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801123c:	2506      	movs	r5, #6
 801123e:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 8011242:	9500      	str	r5, [sp, #0]
 8011244:	6819      	ldr	r1, [r3, #0]
 8011246:	693a      	ldr	r2, [r7, #16]
 8011248:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801124c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8011250:	f001 fb10 	bl	8012874 <uxr_buffer_create_subscriber_bin>
 8011254:	4602      	mov	r2, r0
 8011256:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801125a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801125e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8011262:	f000 fc2f 	bl	8011ac4 <run_xrce_session>
 8011266:	2800      	cmp	r0, #0
 8011268:	d04e      	beq.n	8011308 <rmw_create_subscription+0x1a0>
 801126a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801126e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011272:	4629      	mov	r1, r5
 8011274:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 8011278:	1c42      	adds	r2, r0, #1
 801127a:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 801127e:	f001 fcd9 	bl	8012c34 <uxr_object_id>
 8011282:	ae08      	add	r6, sp, #32
 8011284:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011288:	69fb      	ldr	r3, [r7, #28]
 801128a:	6178      	str	r0, [r7, #20]
 801128c:	4641      	mov	r1, r8
 801128e:	4630      	mov	r0, r6
 8011290:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 8011294:	9305      	str	r3, [sp, #20]
 8011296:	f000 fc31 	bl	8011afc <convert_qos_profile>
 801129a:	9503      	str	r5, [sp, #12]
 801129c:	e896 0003 	ldmia.w	r6, {r0, r1}
 80112a0:	9b05      	ldr	r3, [sp, #20]
 80112a2:	9001      	str	r0, [sp, #4]
 80112a4:	f8ad 1008 	strh.w	r1, [sp, #8]
 80112a8:	691b      	ldr	r3, [r3, #16]
 80112aa:	9300      	str	r3, [sp, #0]
 80112ac:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 80112b0:	f8db 1000 	ldr.w	r1, [fp]
 80112b4:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 80112b8:	f001 fb82 	bl	80129c0 <uxr_buffer_create_datareader_bin>
 80112bc:	4602      	mov	r2, r0
 80112be:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80112c2:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80112c6:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80112ca:	f000 fbfb 	bl	8011ac4 <run_xrce_session>
 80112ce:	b1d8      	cbz	r0, 8011308 <rmw_create_subscription+0x1a0>
 80112d0:	f898 3008 	ldrb.w	r3, [r8, #8]
 80112d4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80112d8:	2b02      	cmp	r3, #2
 80112da:	bf0c      	ite	eq
 80112dc:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 80112e0:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 80112e4:	9307      	str	r3, [sp, #28]
 80112e6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80112ea:	2200      	movs	r2, #0
 80112ec:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 80112f0:	ab0a      	add	r3, sp, #40	@ 0x28
 80112f2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80112f6:	9300      	str	r3, [sp, #0]
 80112f8:	697a      	ldr	r2, [r7, #20]
 80112fa:	9b07      	ldr	r3, [sp, #28]
 80112fc:	6809      	ldr	r1, [r1, #0]
 80112fe:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8011302:	f001 fdcb 	bl	8012e9c <uxr_buffer_request_data>
 8011306:	e007      	b.n	8011318 <rmw_create_subscription+0x1b0>
 8011308:	69f8      	ldr	r0, [r7, #28]
 801130a:	b108      	cbz	r0, 8011310 <rmw_create_subscription+0x1a8>
 801130c:	f000 fad8 	bl	80118c0 <rmw_uxrce_fini_topic_memory>
 8011310:	4620      	mov	r0, r4
 8011312:	f000 fa93 	bl	801183c <rmw_uxrce_fini_subscription_memory>
 8011316:	2400      	movs	r4, #0
 8011318:	4620      	mov	r0, r4
 801131a:	b00d      	add	sp, #52	@ 0x34
 801131c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011320:	20011a4c 	.word	0x20011a4c
 8011324:	0801d40c 	.word	0x0801d40c
 8011328:	0801cf40 	.word	0x0801cf40

0801132c <rmw_subscription_get_actual_qos>:
 801132c:	b150      	cbz	r0, 8011344 <rmw_subscription_get_actual_qos+0x18>
 801132e:	b508      	push	{r3, lr}
 8011330:	460b      	mov	r3, r1
 8011332:	b149      	cbz	r1, 8011348 <rmw_subscription_get_actual_qos+0x1c>
 8011334:	6841      	ldr	r1, [r0, #4]
 8011336:	2250      	movs	r2, #80	@ 0x50
 8011338:	3128      	adds	r1, #40	@ 0x28
 801133a:	4618      	mov	r0, r3
 801133c:	f00a feb7 	bl	801c0ae <memcpy>
 8011340:	2000      	movs	r0, #0
 8011342:	bd08      	pop	{r3, pc}
 8011344:	200b      	movs	r0, #11
 8011346:	4770      	bx	lr
 8011348:	200b      	movs	r0, #11
 801134a:	bd08      	pop	{r3, pc}

0801134c <rmw_destroy_subscription>:
 801134c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801134e:	b128      	cbz	r0, 801135c <rmw_destroy_subscription+0x10>
 8011350:	4604      	mov	r4, r0
 8011352:	6800      	ldr	r0, [r0, #0]
 8011354:	460d      	mov	r5, r1
 8011356:	f000 fc35 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 801135a:	b910      	cbnz	r0, 8011362 <rmw_destroy_subscription+0x16>
 801135c:	2401      	movs	r4, #1
 801135e:	4620      	mov	r0, r4
 8011360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011362:	6863      	ldr	r3, [r4, #4]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d0f9      	beq.n	801135c <rmw_destroy_subscription+0x10>
 8011368:	2d00      	cmp	r5, #0
 801136a:	d0f7      	beq.n	801135c <rmw_destroy_subscription+0x10>
 801136c:	6828      	ldr	r0, [r5, #0]
 801136e:	f000 fc29 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8011372:	2800      	cmp	r0, #0
 8011374:	d0f2      	beq.n	801135c <rmw_destroy_subscription+0x10>
 8011376:	686c      	ldr	r4, [r5, #4]
 8011378:	2c00      	cmp	r4, #0
 801137a:	d0ef      	beq.n	801135c <rmw_destroy_subscription+0x10>
 801137c:	6a26      	ldr	r6, [r4, #32]
 801137e:	6962      	ldr	r2, [r4, #20]
 8011380:	6930      	ldr	r0, [r6, #16]
 8011382:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8011386:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801138a:	6819      	ldr	r1, [r3, #0]
 801138c:	f001 fdc0 	bl	8012f10 <uxr_buffer_cancel_data>
 8011390:	4602      	mov	r2, r0
 8011392:	6930      	ldr	r0, [r6, #16]
 8011394:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8011398:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801139c:	f000 fb92 	bl	8011ac4 <run_xrce_session>
 80113a0:	69e0      	ldr	r0, [r4, #28]
 80113a2:	f007 fd35 	bl	8018e10 <destroy_topic>
 80113a6:	6a23      	ldr	r3, [r4, #32]
 80113a8:	6962      	ldr	r2, [r4, #20]
 80113aa:	6918      	ldr	r0, [r3, #16]
 80113ac:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80113b0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80113b4:	6819      	ldr	r1, [r3, #0]
 80113b6:	f001 f979 	bl	80126ac <uxr_buffer_delete_entity>
 80113ba:	6a23      	ldr	r3, [r4, #32]
 80113bc:	6922      	ldr	r2, [r4, #16]
 80113be:	691b      	ldr	r3, [r3, #16]
 80113c0:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 80113c4:	4604      	mov	r4, r0
 80113c6:	6809      	ldr	r1, [r1, #0]
 80113c8:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80113cc:	f001 f96e 	bl	80126ac <uxr_buffer_delete_entity>
 80113d0:	6937      	ldr	r7, [r6, #16]
 80113d2:	4622      	mov	r2, r4
 80113d4:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 80113d8:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 80113dc:	4604      	mov	r4, r0
 80113de:	4638      	mov	r0, r7
 80113e0:	f000 fb70 	bl	8011ac4 <run_xrce_session>
 80113e4:	6936      	ldr	r6, [r6, #16]
 80113e6:	4622      	mov	r2, r4
 80113e8:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 80113ec:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 80113f0:	4604      	mov	r4, r0
 80113f2:	4630      	mov	r0, r6
 80113f4:	f000 fb66 	bl	8011ac4 <run_xrce_session>
 80113f8:	b12c      	cbz	r4, 8011406 <rmw_destroy_subscription+0xba>
 80113fa:	b120      	cbz	r0, 8011406 <rmw_destroy_subscription+0xba>
 80113fc:	2400      	movs	r4, #0
 80113fe:	4628      	mov	r0, r5
 8011400:	f000 fa1c 	bl	801183c <rmw_uxrce_fini_subscription_memory>
 8011404:	e7ab      	b.n	801135e <rmw_destroy_subscription+0x12>
 8011406:	2402      	movs	r4, #2
 8011408:	e7f9      	b.n	80113fe <rmw_destroy_subscription+0xb2>
 801140a:	bf00      	nop

0801140c <rmw_take_with_info>:
 801140c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801140e:	4604      	mov	r4, r0
 8011410:	6800      	ldr	r0, [r0, #0]
 8011412:	b089      	sub	sp, #36	@ 0x24
 8011414:	460f      	mov	r7, r1
 8011416:	4615      	mov	r5, r2
 8011418:	b128      	cbz	r0, 8011426 <rmw_take_with_info+0x1a>
 801141a:	4b24      	ldr	r3, [pc, #144]	@ (80114ac <rmw_take_with_info+0xa0>)
 801141c:	6819      	ldr	r1, [r3, #0]
 801141e:	f7ee fef7 	bl	8000210 <strcmp>
 8011422:	2800      	cmp	r0, #0
 8011424:	d13e      	bne.n	80114a4 <rmw_take_with_info+0x98>
 8011426:	b305      	cbz	r5, 801146a <rmw_take_with_info+0x5e>
 8011428:	6864      	ldr	r4, [r4, #4]
 801142a:	2300      	movs	r3, #0
 801142c:	702b      	strb	r3, [r5, #0]
 801142e:	f000 facb 	bl	80119c8 <rmw_uxrce_clean_expired_static_input_buffer>
 8011432:	4620      	mov	r0, r4
 8011434:	f000 faa0 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 8011438:	4606      	mov	r6, r0
 801143a:	b1f0      	cbz	r0, 801147a <rmw_take_with_info+0x6e>
 801143c:	6881      	ldr	r1, [r0, #8]
 801143e:	4668      	mov	r0, sp
 8011440:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8011444:	3110      	adds	r1, #16
 8011446:	f7fc fa89 	bl	800d95c <ucdr_init_buffer>
 801144a:	69a3      	ldr	r3, [r4, #24]
 801144c:	4639      	mov	r1, r7
 801144e:	68db      	ldr	r3, [r3, #12]
 8011450:	4668      	mov	r0, sp
 8011452:	4798      	blx	r3
 8011454:	4631      	mov	r1, r6
 8011456:	4604      	mov	r4, r0
 8011458:	4815      	ldr	r0, [pc, #84]	@ (80114b0 <rmw_take_with_info+0xa4>)
 801145a:	f007 fc03 	bl	8018c64 <put_memory>
 801145e:	702c      	strb	r4, [r5, #0]
 8011460:	f084 0001 	eor.w	r0, r4, #1
 8011464:	b2c0      	uxtb	r0, r0
 8011466:	b009      	add	sp, #36	@ 0x24
 8011468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801146a:	6864      	ldr	r4, [r4, #4]
 801146c:	f000 faac 	bl	80119c8 <rmw_uxrce_clean_expired_static_input_buffer>
 8011470:	4620      	mov	r0, r4
 8011472:	f000 fa81 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 8011476:	4605      	mov	r5, r0
 8011478:	b910      	cbnz	r0, 8011480 <rmw_take_with_info+0x74>
 801147a:	2001      	movs	r0, #1
 801147c:	b009      	add	sp, #36	@ 0x24
 801147e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011480:	68a9      	ldr	r1, [r5, #8]
 8011482:	4668      	mov	r0, sp
 8011484:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 8011488:	3110      	adds	r1, #16
 801148a:	f7fc fa67 	bl	800d95c <ucdr_init_buffer>
 801148e:	69a3      	ldr	r3, [r4, #24]
 8011490:	4639      	mov	r1, r7
 8011492:	68db      	ldr	r3, [r3, #12]
 8011494:	4668      	mov	r0, sp
 8011496:	4798      	blx	r3
 8011498:	4629      	mov	r1, r5
 801149a:	4604      	mov	r4, r0
 801149c:	4804      	ldr	r0, [pc, #16]	@ (80114b0 <rmw_take_with_info+0xa4>)
 801149e:	f007 fbe1 	bl	8018c64 <put_memory>
 80114a2:	e7dd      	b.n	8011460 <rmw_take_with_info+0x54>
 80114a4:	200c      	movs	r0, #12
 80114a6:	b009      	add	sp, #36	@ 0x24
 80114a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80114aa:	bf00      	nop
 80114ac:	0801dda8 	.word	0x0801dda8
 80114b0:	20011a3c 	.word	0x20011a3c

080114b4 <rmw_uxrce_transport_init>:
 80114b4:	b508      	push	{r3, lr}
 80114b6:	b108      	cbz	r0, 80114bc <rmw_uxrce_transport_init+0x8>
 80114b8:	f100 0210 	add.w	r2, r0, #16
 80114bc:	b139      	cbz	r1, 80114ce <rmw_uxrce_transport_init+0x1a>
 80114be:	6949      	ldr	r1, [r1, #20]
 80114c0:	4610      	mov	r0, r2
 80114c2:	f001 fb7f 	bl	8012bc4 <uxr_init_custom_transport>
 80114c6:	f080 0001 	eor.w	r0, r0, #1
 80114ca:	b2c0      	uxtb	r0, r0
 80114cc:	bd08      	pop	{r3, pc}
 80114ce:	4b04      	ldr	r3, [pc, #16]	@ (80114e0 <rmw_uxrce_transport_init+0x2c>)
 80114d0:	4610      	mov	r0, r2
 80114d2:	6859      	ldr	r1, [r3, #4]
 80114d4:	f001 fb76 	bl	8012bc4 <uxr_init_custom_transport>
 80114d8:	f080 0001 	eor.w	r0, r0, #1
 80114dc:	b2c0      	uxtb	r0, r0
 80114de:	bd08      	pop	{r3, pc}
 80114e0:	2000d0d4 	.word	0x2000d0d4

080114e4 <rmw_uros_set_publisher_session_timeout>:
 80114e4:	b118      	cbz	r0, 80114ee <rmw_uros_set_publisher_session_timeout+0xa>
 80114e6:	6843      	ldr	r3, [r0, #4]
 80114e8:	2000      	movs	r0, #0
 80114ea:	67d9      	str	r1, [r3, #124]	@ 0x7c
 80114ec:	4770      	bx	lr
 80114ee:	200b      	movs	r0, #11
 80114f0:	4770      	bx	lr
 80114f2:	bf00      	nop

080114f4 <rmw_uros_set_context_entity_destroy_session_timeout>:
 80114f4:	b160      	cbz	r0, 8011510 <rmw_uros_set_context_entity_destroy_session_timeout+0x1c>
 80114f6:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 80114f8:	2900      	cmp	r1, #0
 80114fa:	bfd4      	ite	le
 80114fc:	f503 725f 	addle.w	r2, r3, #892	@ 0x37c
 8011500:	f503 725e 	addgt.w	r2, r3, #888	@ 0x378
 8011504:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
 8011508:	f8c3 1390 	str.w	r1, [r3, #912]	@ 0x390
 801150c:	2000      	movs	r0, #0
 801150e:	4770      	bx	lr
 8011510:	200b      	movs	r0, #11
 8011512:	4770      	bx	lr

08011514 <rmw_uxrce_init_service_memory>:
 8011514:	b1e2      	cbz	r2, 8011550 <rmw_uxrce_init_service_memory+0x3c>
 8011516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801151a:	7b05      	ldrb	r5, [r0, #12]
 801151c:	4606      	mov	r6, r0
 801151e:	b9ad      	cbnz	r5, 801154c <rmw_uxrce_init_service_memory+0x38>
 8011520:	23c8      	movs	r3, #200	@ 0xc8
 8011522:	e9c0 5500 	strd	r5, r5, [r0]
 8011526:	6083      	str	r3, [r0, #8]
 8011528:	f240 1301 	movw	r3, #257	@ 0x101
 801152c:	4617      	mov	r7, r2
 801152e:	8183      	strh	r3, [r0, #12]
 8011530:	460c      	mov	r4, r1
 8011532:	46a8      	mov	r8, r5
 8011534:	4621      	mov	r1, r4
 8011536:	4630      	mov	r0, r6
 8011538:	3501      	adds	r5, #1
 801153a:	f007 fb93 	bl	8018c64 <put_memory>
 801153e:	42af      	cmp	r7, r5
 8011540:	60a4      	str	r4, [r4, #8]
 8011542:	f884 800c 	strb.w	r8, [r4, #12]
 8011546:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 801154a:	d1f3      	bne.n	8011534 <rmw_uxrce_init_service_memory+0x20>
 801154c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011550:	4770      	bx	lr
 8011552:	bf00      	nop

08011554 <rmw_uxrce_init_client_memory>:
 8011554:	b1e2      	cbz	r2, 8011590 <rmw_uxrce_init_client_memory+0x3c>
 8011556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801155a:	7b05      	ldrb	r5, [r0, #12]
 801155c:	4606      	mov	r6, r0
 801155e:	b9ad      	cbnz	r5, 801158c <rmw_uxrce_init_client_memory+0x38>
 8011560:	23c8      	movs	r3, #200	@ 0xc8
 8011562:	e9c0 5500 	strd	r5, r5, [r0]
 8011566:	6083      	str	r3, [r0, #8]
 8011568:	f240 1301 	movw	r3, #257	@ 0x101
 801156c:	4617      	mov	r7, r2
 801156e:	8183      	strh	r3, [r0, #12]
 8011570:	460c      	mov	r4, r1
 8011572:	46a8      	mov	r8, r5
 8011574:	4621      	mov	r1, r4
 8011576:	4630      	mov	r0, r6
 8011578:	3501      	adds	r5, #1
 801157a:	f007 fb73 	bl	8018c64 <put_memory>
 801157e:	42af      	cmp	r7, r5
 8011580:	60a4      	str	r4, [r4, #8]
 8011582:	f884 800c 	strb.w	r8, [r4, #12]
 8011586:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 801158a:	d1f3      	bne.n	8011574 <rmw_uxrce_init_client_memory+0x20>
 801158c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011590:	4770      	bx	lr
 8011592:	bf00      	nop

08011594 <rmw_uxrce_init_publisher_memory>:
 8011594:	b1e2      	cbz	r2, 80115d0 <rmw_uxrce_init_publisher_memory+0x3c>
 8011596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801159a:	7b05      	ldrb	r5, [r0, #12]
 801159c:	4606      	mov	r6, r0
 801159e:	b9ad      	cbnz	r5, 80115cc <rmw_uxrce_init_publisher_memory+0x38>
 80115a0:	23d8      	movs	r3, #216	@ 0xd8
 80115a2:	e9c0 5500 	strd	r5, r5, [r0]
 80115a6:	6083      	str	r3, [r0, #8]
 80115a8:	f240 1301 	movw	r3, #257	@ 0x101
 80115ac:	4617      	mov	r7, r2
 80115ae:	8183      	strh	r3, [r0, #12]
 80115b0:	460c      	mov	r4, r1
 80115b2:	46a8      	mov	r8, r5
 80115b4:	4621      	mov	r1, r4
 80115b6:	4630      	mov	r0, r6
 80115b8:	3501      	adds	r5, #1
 80115ba:	f007 fb53 	bl	8018c64 <put_memory>
 80115be:	42af      	cmp	r7, r5
 80115c0:	60a4      	str	r4, [r4, #8]
 80115c2:	f884 800c 	strb.w	r8, [r4, #12]
 80115c6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 80115ca:	d1f3      	bne.n	80115b4 <rmw_uxrce_init_publisher_memory+0x20>
 80115cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115d0:	4770      	bx	lr
 80115d2:	bf00      	nop

080115d4 <rmw_uxrce_init_subscription_memory>:
 80115d4:	b1e2      	cbz	r2, 8011610 <rmw_uxrce_init_subscription_memory+0x3c>
 80115d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115da:	7b05      	ldrb	r5, [r0, #12]
 80115dc:	4606      	mov	r6, r0
 80115de:	b9ad      	cbnz	r5, 801160c <rmw_uxrce_init_subscription_memory+0x38>
 80115e0:	23d8      	movs	r3, #216	@ 0xd8
 80115e2:	e9c0 5500 	strd	r5, r5, [r0]
 80115e6:	6083      	str	r3, [r0, #8]
 80115e8:	f240 1301 	movw	r3, #257	@ 0x101
 80115ec:	4617      	mov	r7, r2
 80115ee:	8183      	strh	r3, [r0, #12]
 80115f0:	460c      	mov	r4, r1
 80115f2:	46a8      	mov	r8, r5
 80115f4:	4621      	mov	r1, r4
 80115f6:	4630      	mov	r0, r6
 80115f8:	3501      	adds	r5, #1
 80115fa:	f007 fb33 	bl	8018c64 <put_memory>
 80115fe:	42af      	cmp	r7, r5
 8011600:	60a4      	str	r4, [r4, #8]
 8011602:	f884 800c 	strb.w	r8, [r4, #12]
 8011606:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 801160a:	d1f3      	bne.n	80115f4 <rmw_uxrce_init_subscription_memory+0x20>
 801160c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011610:	4770      	bx	lr
 8011612:	bf00      	nop

08011614 <rmw_uxrce_init_node_memory>:
 8011614:	b1e2      	cbz	r2, 8011650 <rmw_uxrce_init_node_memory+0x3c>
 8011616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801161a:	7b05      	ldrb	r5, [r0, #12]
 801161c:	4606      	mov	r6, r0
 801161e:	b9ad      	cbnz	r5, 801164c <rmw_uxrce_init_node_memory+0x38>
 8011620:	23a4      	movs	r3, #164	@ 0xa4
 8011622:	e9c0 5500 	strd	r5, r5, [r0]
 8011626:	6083      	str	r3, [r0, #8]
 8011628:	f240 1301 	movw	r3, #257	@ 0x101
 801162c:	4617      	mov	r7, r2
 801162e:	8183      	strh	r3, [r0, #12]
 8011630:	460c      	mov	r4, r1
 8011632:	46a8      	mov	r8, r5
 8011634:	4621      	mov	r1, r4
 8011636:	4630      	mov	r0, r6
 8011638:	3501      	adds	r5, #1
 801163a:	f007 fb13 	bl	8018c64 <put_memory>
 801163e:	42af      	cmp	r7, r5
 8011640:	60a4      	str	r4, [r4, #8]
 8011642:	f884 800c 	strb.w	r8, [r4, #12]
 8011646:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 801164a:	d1f3      	bne.n	8011634 <rmw_uxrce_init_node_memory+0x20>
 801164c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011650:	4770      	bx	lr
 8011652:	bf00      	nop

08011654 <rmw_uxrce_init_session_memory>:
 8011654:	b1ea      	cbz	r2, 8011692 <rmw_uxrce_init_session_memory+0x3e>
 8011656:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801165a:	7b05      	ldrb	r5, [r0, #12]
 801165c:	4606      	mov	r6, r0
 801165e:	b9b5      	cbnz	r5, 801168e <rmw_uxrce_init_session_memory+0x3a>
 8011660:	e9c0 5500 	strd	r5, r5, [r0]
 8011664:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 8011668:	f240 1301 	movw	r3, #257	@ 0x101
 801166c:	4617      	mov	r7, r2
 801166e:	f8c0 8008 	str.w	r8, [r0, #8]
 8011672:	460c      	mov	r4, r1
 8011674:	8183      	strh	r3, [r0, #12]
 8011676:	46a9      	mov	r9, r5
 8011678:	4621      	mov	r1, r4
 801167a:	4630      	mov	r0, r6
 801167c:	3501      	adds	r5, #1
 801167e:	f007 faf1 	bl	8018c64 <put_memory>
 8011682:	42af      	cmp	r7, r5
 8011684:	60a4      	str	r4, [r4, #8]
 8011686:	f884 900c 	strb.w	r9, [r4, #12]
 801168a:	4444      	add	r4, r8
 801168c:	d1f4      	bne.n	8011678 <rmw_uxrce_init_session_memory+0x24>
 801168e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011692:	4770      	bx	lr

08011694 <rmw_uxrce_init_topic_memory>:
 8011694:	b1e2      	cbz	r2, 80116d0 <rmw_uxrce_init_topic_memory+0x3c>
 8011696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801169a:	7b05      	ldrb	r5, [r0, #12]
 801169c:	4606      	mov	r6, r0
 801169e:	b9ad      	cbnz	r5, 80116cc <rmw_uxrce_init_topic_memory+0x38>
 80116a0:	231c      	movs	r3, #28
 80116a2:	e9c0 5500 	strd	r5, r5, [r0]
 80116a6:	6083      	str	r3, [r0, #8]
 80116a8:	f240 1301 	movw	r3, #257	@ 0x101
 80116ac:	4617      	mov	r7, r2
 80116ae:	8183      	strh	r3, [r0, #12]
 80116b0:	460c      	mov	r4, r1
 80116b2:	46a8      	mov	r8, r5
 80116b4:	4621      	mov	r1, r4
 80116b6:	4630      	mov	r0, r6
 80116b8:	3501      	adds	r5, #1
 80116ba:	f007 fad3 	bl	8018c64 <put_memory>
 80116be:	42af      	cmp	r7, r5
 80116c0:	60a4      	str	r4, [r4, #8]
 80116c2:	f884 800c 	strb.w	r8, [r4, #12]
 80116c6:	f104 041c 	add.w	r4, r4, #28
 80116ca:	d1f3      	bne.n	80116b4 <rmw_uxrce_init_topic_memory+0x20>
 80116cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116d0:	4770      	bx	lr
 80116d2:	bf00      	nop

080116d4 <rmw_uxrce_init_static_input_buffer_memory>:
 80116d4:	b1ea      	cbz	r2, 8011712 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 80116d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80116da:	7b05      	ldrb	r5, [r0, #12]
 80116dc:	4606      	mov	r6, r0
 80116de:	b9b5      	cbnz	r5, 801170e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 80116e0:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 80116e4:	e9c0 5500 	strd	r5, r5, [r0]
 80116e8:	6083      	str	r3, [r0, #8]
 80116ea:	f240 1301 	movw	r3, #257	@ 0x101
 80116ee:	4617      	mov	r7, r2
 80116f0:	8183      	strh	r3, [r0, #12]
 80116f2:	460c      	mov	r4, r1
 80116f4:	46a8      	mov	r8, r5
 80116f6:	4621      	mov	r1, r4
 80116f8:	4630      	mov	r0, r6
 80116fa:	3501      	adds	r5, #1
 80116fc:	f007 fab2 	bl	8018c64 <put_memory>
 8011700:	42af      	cmp	r7, r5
 8011702:	60a4      	str	r4, [r4, #8]
 8011704:	f884 800c 	strb.w	r8, [r4, #12]
 8011708:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 801170c:	d1f3      	bne.n	80116f6 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 801170e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011712:	4770      	bx	lr

08011714 <rmw_uxrce_init_init_options_impl_memory>:
 8011714:	b1e2      	cbz	r2, 8011750 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 8011716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801171a:	7b05      	ldrb	r5, [r0, #12]
 801171c:	4606      	mov	r6, r0
 801171e:	b9ad      	cbnz	r5, 801174c <rmw_uxrce_init_init_options_impl_memory+0x38>
 8011720:	232c      	movs	r3, #44	@ 0x2c
 8011722:	e9c0 5500 	strd	r5, r5, [r0]
 8011726:	6083      	str	r3, [r0, #8]
 8011728:	f240 1301 	movw	r3, #257	@ 0x101
 801172c:	4617      	mov	r7, r2
 801172e:	8183      	strh	r3, [r0, #12]
 8011730:	460c      	mov	r4, r1
 8011732:	46a8      	mov	r8, r5
 8011734:	4621      	mov	r1, r4
 8011736:	4630      	mov	r0, r6
 8011738:	3501      	adds	r5, #1
 801173a:	f007 fa93 	bl	8018c64 <put_memory>
 801173e:	42af      	cmp	r7, r5
 8011740:	60a4      	str	r4, [r4, #8]
 8011742:	f884 800c 	strb.w	r8, [r4, #12]
 8011746:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 801174a:	d1f3      	bne.n	8011734 <rmw_uxrce_init_init_options_impl_memory+0x20>
 801174c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011750:	4770      	bx	lr
 8011752:	bf00      	nop

08011754 <rmw_uxrce_init_wait_set_memory>:
 8011754:	b1e2      	cbz	r2, 8011790 <rmw_uxrce_init_wait_set_memory+0x3c>
 8011756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801175a:	7b05      	ldrb	r5, [r0, #12]
 801175c:	4606      	mov	r6, r0
 801175e:	b9ad      	cbnz	r5, 801178c <rmw_uxrce_init_wait_set_memory+0x38>
 8011760:	231c      	movs	r3, #28
 8011762:	e9c0 5500 	strd	r5, r5, [r0]
 8011766:	6083      	str	r3, [r0, #8]
 8011768:	f240 1301 	movw	r3, #257	@ 0x101
 801176c:	4617      	mov	r7, r2
 801176e:	8183      	strh	r3, [r0, #12]
 8011770:	460c      	mov	r4, r1
 8011772:	46a8      	mov	r8, r5
 8011774:	4621      	mov	r1, r4
 8011776:	4630      	mov	r0, r6
 8011778:	3501      	adds	r5, #1
 801177a:	f007 fa73 	bl	8018c64 <put_memory>
 801177e:	42af      	cmp	r7, r5
 8011780:	60a4      	str	r4, [r4, #8]
 8011782:	f884 800c 	strb.w	r8, [r4, #12]
 8011786:	f104 041c 	add.w	r4, r4, #28
 801178a:	d1f3      	bne.n	8011774 <rmw_uxrce_init_wait_set_memory+0x20>
 801178c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011790:	4770      	bx	lr
 8011792:	bf00      	nop

08011794 <rmw_uxrce_init_guard_condition_memory>:
 8011794:	b1e2      	cbz	r2, 80117d0 <rmw_uxrce_init_guard_condition_memory+0x3c>
 8011796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801179a:	7b05      	ldrb	r5, [r0, #12]
 801179c:	4606      	mov	r6, r0
 801179e:	b9ad      	cbnz	r5, 80117cc <rmw_uxrce_init_guard_condition_memory+0x38>
 80117a0:	2320      	movs	r3, #32
 80117a2:	e9c0 5500 	strd	r5, r5, [r0]
 80117a6:	6083      	str	r3, [r0, #8]
 80117a8:	f240 1301 	movw	r3, #257	@ 0x101
 80117ac:	4617      	mov	r7, r2
 80117ae:	8183      	strh	r3, [r0, #12]
 80117b0:	460c      	mov	r4, r1
 80117b2:	46a8      	mov	r8, r5
 80117b4:	4621      	mov	r1, r4
 80117b6:	4630      	mov	r0, r6
 80117b8:	3501      	adds	r5, #1
 80117ba:	f007 fa53 	bl	8018c64 <put_memory>
 80117be:	42af      	cmp	r7, r5
 80117c0:	60a4      	str	r4, [r4, #8]
 80117c2:	f884 800c 	strb.w	r8, [r4, #12]
 80117c6:	f104 0420 	add.w	r4, r4, #32
 80117ca:	d1f3      	bne.n	80117b4 <rmw_uxrce_init_guard_condition_memory+0x20>
 80117cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117d0:	4770      	bx	lr
 80117d2:	bf00      	nop

080117d4 <rmw_uxrce_fini_session_memory>:
 80117d4:	4601      	mov	r1, r0
 80117d6:	4801      	ldr	r0, [pc, #4]	@ (80117dc <rmw_uxrce_fini_session_memory+0x8>)
 80117d8:	f007 ba44 	b.w	8018c64 <put_memory>
 80117dc:	20011a2c 	.word	0x20011a2c

080117e0 <rmw_uxrce_fini_node_memory>:
 80117e0:	b538      	push	{r3, r4, r5, lr}
 80117e2:	4604      	mov	r4, r0
 80117e4:	6800      	ldr	r0, [r0, #0]
 80117e6:	b128      	cbz	r0, 80117f4 <rmw_uxrce_fini_node_memory+0x14>
 80117e8:	4b07      	ldr	r3, [pc, #28]	@ (8011808 <rmw_uxrce_fini_node_memory+0x28>)
 80117ea:	6819      	ldr	r1, [r3, #0]
 80117ec:	f7ee fd10 	bl	8000210 <strcmp>
 80117f0:	b940      	cbnz	r0, 8011804 <rmw_uxrce_fini_node_memory+0x24>
 80117f2:	6020      	str	r0, [r4, #0]
 80117f4:	6861      	ldr	r1, [r4, #4]
 80117f6:	b129      	cbz	r1, 8011804 <rmw_uxrce_fini_node_memory+0x24>
 80117f8:	2500      	movs	r5, #0
 80117fa:	4804      	ldr	r0, [pc, #16]	@ (801180c <rmw_uxrce_fini_node_memory+0x2c>)
 80117fc:	610d      	str	r5, [r1, #16]
 80117fe:	f007 fa31 	bl	8018c64 <put_memory>
 8011802:	6065      	str	r5, [r4, #4]
 8011804:	bd38      	pop	{r3, r4, r5, pc}
 8011806:	bf00      	nop
 8011808:	0801dda8 	.word	0x0801dda8
 801180c:	200119fc 	.word	0x200119fc

08011810 <rmw_uxrce_fini_publisher_memory>:
 8011810:	b510      	push	{r4, lr}
 8011812:	4604      	mov	r4, r0
 8011814:	6800      	ldr	r0, [r0, #0]
 8011816:	b128      	cbz	r0, 8011824 <rmw_uxrce_fini_publisher_memory+0x14>
 8011818:	4b06      	ldr	r3, [pc, #24]	@ (8011834 <rmw_uxrce_fini_publisher_memory+0x24>)
 801181a:	6819      	ldr	r1, [r3, #0]
 801181c:	f7ee fcf8 	bl	8000210 <strcmp>
 8011820:	b938      	cbnz	r0, 8011832 <rmw_uxrce_fini_publisher_memory+0x22>
 8011822:	6020      	str	r0, [r4, #0]
 8011824:	6861      	ldr	r1, [r4, #4]
 8011826:	b121      	cbz	r1, 8011832 <rmw_uxrce_fini_publisher_memory+0x22>
 8011828:	4803      	ldr	r0, [pc, #12]	@ (8011838 <rmw_uxrce_fini_publisher_memory+0x28>)
 801182a:	f007 fa1b 	bl	8018c64 <put_memory>
 801182e:	2300      	movs	r3, #0
 8011830:	6063      	str	r3, [r4, #4]
 8011832:	bd10      	pop	{r4, pc}
 8011834:	0801dda8 	.word	0x0801dda8
 8011838:	20011a0c 	.word	0x20011a0c

0801183c <rmw_uxrce_fini_subscription_memory>:
 801183c:	b510      	push	{r4, lr}
 801183e:	4604      	mov	r4, r0
 8011840:	6800      	ldr	r0, [r0, #0]
 8011842:	b128      	cbz	r0, 8011850 <rmw_uxrce_fini_subscription_memory+0x14>
 8011844:	4b06      	ldr	r3, [pc, #24]	@ (8011860 <rmw_uxrce_fini_subscription_memory+0x24>)
 8011846:	6819      	ldr	r1, [r3, #0]
 8011848:	f7ee fce2 	bl	8000210 <strcmp>
 801184c:	b938      	cbnz	r0, 801185e <rmw_uxrce_fini_subscription_memory+0x22>
 801184e:	6020      	str	r0, [r4, #0]
 8011850:	6861      	ldr	r1, [r4, #4]
 8011852:	b121      	cbz	r1, 801185e <rmw_uxrce_fini_subscription_memory+0x22>
 8011854:	4803      	ldr	r0, [pc, #12]	@ (8011864 <rmw_uxrce_fini_subscription_memory+0x28>)
 8011856:	f007 fa05 	bl	8018c64 <put_memory>
 801185a:	2300      	movs	r3, #0
 801185c:	6063      	str	r3, [r4, #4]
 801185e:	bd10      	pop	{r4, pc}
 8011860:	0801dda8 	.word	0x0801dda8
 8011864:	20011a4c 	.word	0x20011a4c

08011868 <rmw_uxrce_fini_service_memory>:
 8011868:	b510      	push	{r4, lr}
 801186a:	4604      	mov	r4, r0
 801186c:	6800      	ldr	r0, [r0, #0]
 801186e:	b128      	cbz	r0, 801187c <rmw_uxrce_fini_service_memory+0x14>
 8011870:	4b06      	ldr	r3, [pc, #24]	@ (801188c <rmw_uxrce_fini_service_memory+0x24>)
 8011872:	6819      	ldr	r1, [r3, #0]
 8011874:	f7ee fccc 	bl	8000210 <strcmp>
 8011878:	b938      	cbnz	r0, 801188a <rmw_uxrce_fini_service_memory+0x22>
 801187a:	6020      	str	r0, [r4, #0]
 801187c:	6861      	ldr	r1, [r4, #4]
 801187e:	b121      	cbz	r1, 801188a <rmw_uxrce_fini_service_memory+0x22>
 8011880:	4803      	ldr	r0, [pc, #12]	@ (8011890 <rmw_uxrce_fini_service_memory+0x28>)
 8011882:	f007 f9ef 	bl	8018c64 <put_memory>
 8011886:	2300      	movs	r3, #0
 8011888:	6063      	str	r3, [r4, #4]
 801188a:	bd10      	pop	{r4, pc}
 801188c:	0801dda8 	.word	0x0801dda8
 8011890:	20011a1c 	.word	0x20011a1c

08011894 <rmw_uxrce_fini_client_memory>:
 8011894:	b510      	push	{r4, lr}
 8011896:	4604      	mov	r4, r0
 8011898:	6800      	ldr	r0, [r0, #0]
 801189a:	b128      	cbz	r0, 80118a8 <rmw_uxrce_fini_client_memory+0x14>
 801189c:	4b06      	ldr	r3, [pc, #24]	@ (80118b8 <rmw_uxrce_fini_client_memory+0x24>)
 801189e:	6819      	ldr	r1, [r3, #0]
 80118a0:	f7ee fcb6 	bl	8000210 <strcmp>
 80118a4:	b938      	cbnz	r0, 80118b6 <rmw_uxrce_fini_client_memory+0x22>
 80118a6:	6020      	str	r0, [r4, #0]
 80118a8:	6861      	ldr	r1, [r4, #4]
 80118aa:	b121      	cbz	r1, 80118b6 <rmw_uxrce_fini_client_memory+0x22>
 80118ac:	4803      	ldr	r0, [pc, #12]	@ (80118bc <rmw_uxrce_fini_client_memory+0x28>)
 80118ae:	f007 f9d9 	bl	8018c64 <put_memory>
 80118b2:	2300      	movs	r3, #0
 80118b4:	6063      	str	r3, [r4, #4]
 80118b6:	bd10      	pop	{r4, pc}
 80118b8:	0801dda8 	.word	0x0801dda8
 80118bc:	2000d12c 	.word	0x2000d12c

080118c0 <rmw_uxrce_fini_topic_memory>:
 80118c0:	b510      	push	{r4, lr}
 80118c2:	4604      	mov	r4, r0
 80118c4:	4621      	mov	r1, r4
 80118c6:	4803      	ldr	r0, [pc, #12]	@ (80118d4 <rmw_uxrce_fini_topic_memory+0x14>)
 80118c8:	f007 f9cc 	bl	8018c64 <put_memory>
 80118cc:	2300      	movs	r3, #0
 80118ce:	61a3      	str	r3, [r4, #24]
 80118d0:	bd10      	pop	{r4, pc}
 80118d2:	bf00      	nop
 80118d4:	20011a5c 	.word	0x20011a5c

080118d8 <rmw_uxrce_get_static_input_buffer_for_entity>:
 80118d8:	b082      	sub	sp, #8
 80118da:	b530      	push	{r4, r5, lr}
 80118dc:	4925      	ldr	r1, [pc, #148]	@ (8011974 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 80118de:	680d      	ldr	r5, [r1, #0]
 80118e0:	ac03      	add	r4, sp, #12
 80118e2:	e884 000c 	stmia.w	r4, {r2, r3}
 80118e6:	461c      	mov	r4, r3
 80118e8:	2d00      	cmp	r5, #0
 80118ea:	d041      	beq.n	8011970 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 80118ec:	462b      	mov	r3, r5
 80118ee:	2100      	movs	r1, #0
 80118f0:	689a      	ldr	r2, [r3, #8]
 80118f2:	685b      	ldr	r3, [r3, #4]
 80118f4:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 80118f8:	4290      	cmp	r0, r2
 80118fa:	bf08      	it	eq
 80118fc:	3101      	addeq	r1, #1
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d1f6      	bne.n	80118f0 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 8011902:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8011906:	2b02      	cmp	r3, #2
 8011908:	d029      	beq.n	801195e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 801190a:	d907      	bls.n	801191c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 801190c:	2b03      	cmp	r3, #3
 801190e:	d005      	beq.n	801191c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 8011910:	2100      	movs	r1, #0
 8011912:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011916:	4608      	mov	r0, r1
 8011918:	b002      	add	sp, #8
 801191a:	4770      	bx	lr
 801191c:	b314      	cbz	r4, 8011964 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 801191e:	428c      	cmp	r4, r1
 8011920:	d820      	bhi.n	8011964 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 8011922:	2d00      	cmp	r5, #0
 8011924:	d0f4      	beq.n	8011910 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 8011926:	2100      	movs	r1, #0
 8011928:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801192c:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8011930:	e002      	b.n	8011938 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 8011932:	686d      	ldr	r5, [r5, #4]
 8011934:	2d00      	cmp	r5, #0
 8011936:	d0ec      	beq.n	8011912 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 8011938:	68ab      	ldr	r3, [r5, #8]
 801193a:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 801193e:	4290      	cmp	r0, r2
 8011940:	d1f7      	bne.n	8011932 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 8011942:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 8011946:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 801194a:	4562      	cmp	r2, ip
 801194c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8011950:	eb73 0e04 	sbcs.w	lr, r3, r4
 8011954:	daed      	bge.n	8011932 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 8011956:	4694      	mov	ip, r2
 8011958:	461c      	mov	r4, r3
 801195a:	4629      	mov	r1, r5
 801195c:	e7e9      	b.n	8011932 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 801195e:	b10c      	cbz	r4, 8011964 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 8011960:	428c      	cmp	r4, r1
 8011962:	d9d5      	bls.n	8011910 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 8011964:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011968:	4802      	ldr	r0, [pc, #8]	@ (8011974 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 801196a:	b002      	add	sp, #8
 801196c:	f007 b96a 	b.w	8018c44 <get_memory>
 8011970:	4629      	mov	r1, r5
 8011972:	e7c6      	b.n	8011902 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8011974:	20011a3c 	.word	0x20011a3c

08011978 <rmw_uxrce_find_static_input_buffer_by_owner>:
 8011978:	4b11      	ldr	r3, [pc, #68]	@ (80119c0 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	b530      	push	{r4, r5, lr}
 801197e:	b1e3      	cbz	r3, 80119ba <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 8011980:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8011984:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8011988:	2400      	movs	r4, #0
 801198a:	e001      	b.n	8011990 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 801198c:	685b      	ldr	r3, [r3, #4]
 801198e:	b193      	cbz	r3, 80119b6 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 8011990:	689a      	ldr	r2, [r3, #8]
 8011992:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 8011996:	4288      	cmp	r0, r1
 8011998:	d1f8      	bne.n	801198c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 801199a:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 801199e:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 80119a2:	4571      	cmp	r1, lr
 80119a4:	eb72 050c 	sbcs.w	r5, r2, ip
 80119a8:	daf0      	bge.n	801198c <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 80119aa:	461c      	mov	r4, r3
 80119ac:	685b      	ldr	r3, [r3, #4]
 80119ae:	468e      	mov	lr, r1
 80119b0:	4694      	mov	ip, r2
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d1ec      	bne.n	8011990 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 80119b6:	4620      	mov	r0, r4
 80119b8:	bd30      	pop	{r4, r5, pc}
 80119ba:	461c      	mov	r4, r3
 80119bc:	4620      	mov	r0, r4
 80119be:	bd30      	pop	{r4, r5, pc}
 80119c0:	20011a3c 	.word	0x20011a3c
 80119c4:	00000000 	.word	0x00000000

080119c8 <rmw_uxrce_clean_expired_static_input_buffer>:
 80119c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119cc:	4b3c      	ldr	r3, [pc, #240]	@ (8011ac0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 80119ce:	ed2d 8b06 	vpush	{d8-d10}
 80119d2:	681f      	ldr	r7, [r3, #0]
 80119d4:	b08d      	sub	sp, #52	@ 0x34
 80119d6:	f007 fd35 	bl	8019444 <rmw_uros_epoch_nanos>
 80119da:	2f00      	cmp	r7, #0
 80119dc:	d05d      	beq.n	8011a9a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 80119de:	46b8      	mov	r8, r7
 80119e0:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 8011aa8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 80119e4:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80119e8:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 80119ec:	2b04      	cmp	r3, #4
 80119ee:	ed9f ab30 	vldr	d10, [pc, #192]	@ 8011ab0 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 80119f2:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 8011ab8 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 80119f6:	4681      	mov	r9, r0
 80119f8:	468a      	mov	sl, r1
 80119fa:	ac04      	add	r4, sp, #16
 80119fc:	d03f      	beq.n	8011a7e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 80119fe:	2b05      	cmp	r3, #5
 8011a00:	d044      	beq.n	8011a8c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8011a02:	2b03      	cmp	r3, #3
 8011a04:	d03b      	beq.n	8011a7e <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8011a06:	ed8d 8b04 	vstr	d8, [sp, #16]
 8011a0a:	ed8d ab06 	vstr	d10, [sp, #24]
 8011a0e:	ed8d 8b08 	vstr	d8, [sp, #32]
 8011a12:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 8011a16:	ab08      	add	r3, sp, #32
 8011a18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011a1a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8011a1e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8011a22:	f006 ff2d 	bl	8018880 <rmw_time_equal>
 8011a26:	b118      	cbz	r0, 8011a30 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 8011a28:	ed8d 9b04 	vstr	d9, [sp, #16]
 8011a2c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8011a30:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8011a34:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 8011a38:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 8011a3c:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8011a40:	f006 ff72 	bl	8018928 <rmw_time_total_nsec>
 8011a44:	1830      	adds	r0, r6, r0
 8011a46:	eb47 0101 	adc.w	r1, r7, r1
 8011a4a:	4548      	cmp	r0, r9
 8011a4c:	eb71 030a 	sbcs.w	r3, r1, sl
 8011a50:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 8011a54:	db05      	blt.n	8011a62 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 8011a56:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8011a5a:	4591      	cmp	r9, r2
 8011a5c:	eb7a 0303 	sbcs.w	r3, sl, r3
 8011a60:	da03      	bge.n	8011a6a <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 8011a62:	4817      	ldr	r0, [pc, #92]	@ (8011ac0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8011a64:	4641      	mov	r1, r8
 8011a66:	f007 f8fd 	bl	8018c64 <put_memory>
 8011a6a:	f1bb 0f00 	cmp.w	fp, #0
 8011a6e:	d014      	beq.n	8011a9a <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8011a70:	46d8      	mov	r8, fp
 8011a72:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8011a76:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 8011a7a:	2b04      	cmp	r3, #4
 8011a7c:	d1bf      	bne.n	80119fe <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 8011a7e:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 8011a82:	3340      	adds	r3, #64	@ 0x40
 8011a84:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011a86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8011a8a:	e7c0      	b.n	8011a0e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8011a8c:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 8011a90:	3348      	adds	r3, #72	@ 0x48
 8011a92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011a94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8011a98:	e7b9      	b.n	8011a0e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8011a9a:	b00d      	add	sp, #52	@ 0x34
 8011a9c:	ecbd 8b06 	vpop	{d8-d10}
 8011aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011aa4:	f3af 8000 	nop.w
	...
 8011ab0:	00000001 	.word	0x00000001
 8011ab4:	00000000 	.word	0x00000000
 8011ab8:	0000001e 	.word	0x0000001e
 8011abc:	00000000 	.word	0x00000000
 8011ac0:	20011a3c 	.word	0x20011a3c

08011ac4 <run_xrce_session>:
 8011ac4:	b510      	push	{r4, lr}
 8011ac6:	788c      	ldrb	r4, [r1, #2]
 8011ac8:	b086      	sub	sp, #24
 8011aca:	2c01      	cmp	r4, #1
 8011acc:	f8ad 200e 	strh.w	r2, [sp, #14]
 8011ad0:	d00c      	beq.n	8011aec <run_xrce_session+0x28>
 8011ad2:	4619      	mov	r1, r3
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	9300      	str	r3, [sp, #0]
 8011ad8:	f10d 020e 	add.w	r2, sp, #14
 8011adc:	f10d 0317 	add.w	r3, sp, #23
 8011ae0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8011ae4:	f002 f80e 	bl	8013b04 <uxr_run_session_until_all_status>
 8011ae8:	b006      	add	sp, #24
 8011aea:	bd10      	pop	{r4, pc}
 8011aec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8011af0:	f001 fc22 	bl	8013338 <uxr_flash_output_streams>
 8011af4:	4620      	mov	r0, r4
 8011af6:	b006      	add	sp, #24
 8011af8:	bd10      	pop	{r4, pc}
 8011afa:	bf00      	nop

08011afc <convert_qos_profile>:
 8011afc:	7a4a      	ldrb	r2, [r1, #9]
 8011afe:	f891 c008 	ldrb.w	ip, [r1, #8]
 8011b02:	2a02      	cmp	r2, #2
 8011b04:	bf18      	it	ne
 8011b06:	2200      	movne	r2, #0
 8011b08:	7002      	strb	r2, [r0, #0]
 8011b0a:	780a      	ldrb	r2, [r1, #0]
 8011b0c:	8889      	ldrh	r1, [r1, #4]
 8011b0e:	8081      	strh	r1, [r0, #4]
 8011b10:	f1ac 0c02 	sub.w	ip, ip, #2
 8011b14:	f1a2 0202 	sub.w	r2, r2, #2
 8011b18:	fabc fc8c 	clz	ip, ip
 8011b1c:	fab2 f282 	clz	r2, r2
 8011b20:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8011b24:	0952      	lsrs	r2, r2, #5
 8011b26:	f880 c001 	strb.w	ip, [r0, #1]
 8011b2a:	7082      	strb	r2, [r0, #2]
 8011b2c:	4770      	bx	lr
 8011b2e:	bf00      	nop

08011b30 <generate_type_name>:
 8011b30:	b530      	push	{r4, r5, lr}
 8011b32:	2300      	movs	r3, #0
 8011b34:	700b      	strb	r3, [r1, #0]
 8011b36:	6803      	ldr	r3, [r0, #0]
 8011b38:	b087      	sub	sp, #28
 8011b3a:	4614      	mov	r4, r2
 8011b3c:	b1d3      	cbz	r3, 8011b74 <generate_type_name+0x44>
 8011b3e:	4a0f      	ldr	r2, [pc, #60]	@ (8011b7c <generate_type_name+0x4c>)
 8011b40:	4615      	mov	r5, r2
 8011b42:	9203      	str	r2, [sp, #12]
 8011b44:	9500      	str	r5, [sp, #0]
 8011b46:	6842      	ldr	r2, [r0, #4]
 8011b48:	480d      	ldr	r0, [pc, #52]	@ (8011b80 <generate_type_name+0x50>)
 8011b4a:	9001      	str	r0, [sp, #4]
 8011b4c:	4608      	mov	r0, r1
 8011b4e:	490d      	ldr	r1, [pc, #52]	@ (8011b84 <generate_type_name+0x54>)
 8011b50:	9204      	str	r2, [sp, #16]
 8011b52:	9105      	str	r1, [sp, #20]
 8011b54:	9102      	str	r1, [sp, #8]
 8011b56:	4a0c      	ldr	r2, [pc, #48]	@ (8011b88 <generate_type_name+0x58>)
 8011b58:	4621      	mov	r1, r4
 8011b5a:	f00a f86b 	bl	801bc34 <sniprintf>
 8011b5e:	2800      	cmp	r0, #0
 8011b60:	db05      	blt.n	8011b6e <generate_type_name+0x3e>
 8011b62:	4284      	cmp	r4, r0
 8011b64:	bfd4      	ite	le
 8011b66:	2000      	movle	r0, #0
 8011b68:	2001      	movgt	r0, #1
 8011b6a:	b007      	add	sp, #28
 8011b6c:	bd30      	pop	{r4, r5, pc}
 8011b6e:	2000      	movs	r0, #0
 8011b70:	b007      	add	sp, #28
 8011b72:	bd30      	pop	{r4, r5, pc}
 8011b74:	4b05      	ldr	r3, [pc, #20]	@ (8011b8c <generate_type_name+0x5c>)
 8011b76:	4a01      	ldr	r2, [pc, #4]	@ (8011b7c <generate_type_name+0x4c>)
 8011b78:	461d      	mov	r5, r3
 8011b7a:	e7e2      	b.n	8011b42 <generate_type_name+0x12>
 8011b7c:	0801d3fc 	.word	0x0801d3fc
 8011b80:	0801d414 	.word	0x0801d414
 8011b84:	0801d410 	.word	0x0801d410
 8011b88:	0801d400 	.word	0x0801d400
 8011b8c:	0801d624 	.word	0x0801d624

08011b90 <generate_topic_name>:
 8011b90:	b510      	push	{r4, lr}
 8011b92:	b082      	sub	sp, #8
 8011b94:	4614      	mov	r4, r2
 8011b96:	9000      	str	r0, [sp, #0]
 8011b98:	4b08      	ldr	r3, [pc, #32]	@ (8011bbc <generate_topic_name+0x2c>)
 8011b9a:	4a09      	ldr	r2, [pc, #36]	@ (8011bc0 <generate_topic_name+0x30>)
 8011b9c:	4608      	mov	r0, r1
 8011b9e:	4621      	mov	r1, r4
 8011ba0:	f00a f848 	bl	801bc34 <sniprintf>
 8011ba4:	2800      	cmp	r0, #0
 8011ba6:	db05      	blt.n	8011bb4 <generate_topic_name+0x24>
 8011ba8:	4284      	cmp	r4, r0
 8011baa:	bfd4      	ite	le
 8011bac:	2000      	movle	r0, #0
 8011bae:	2001      	movgt	r0, #1
 8011bb0:	b002      	add	sp, #8
 8011bb2:	bd10      	pop	{r4, pc}
 8011bb4:	2000      	movs	r0, #0
 8011bb6:	b002      	add	sp, #8
 8011bb8:	bd10      	pop	{r4, pc}
 8011bba:	bf00      	nop
 8011bbc:	0801da08 	.word	0x0801da08
 8011bc0:	0801d0cc 	.word	0x0801d0cc

08011bc4 <is_uxrce_rmw_identifier_valid>:
 8011bc4:	b510      	push	{r4, lr}
 8011bc6:	4604      	mov	r4, r0
 8011bc8:	b140      	cbz	r0, 8011bdc <is_uxrce_rmw_identifier_valid+0x18>
 8011bca:	f007 f8a3 	bl	8018d14 <rmw_get_implementation_identifier>
 8011bce:	4601      	mov	r1, r0
 8011bd0:	4620      	mov	r0, r4
 8011bd2:	f7ee fb1d 	bl	8000210 <strcmp>
 8011bd6:	fab0 f080 	clz	r0, r0
 8011bda:	0940      	lsrs	r0, r0, #5
 8011bdc:	bd10      	pop	{r4, pc}
 8011bde:	bf00      	nop

08011be0 <get_message_typesupport_handle>:
 8011be0:	6883      	ldr	r3, [r0, #8]
 8011be2:	4718      	bx	r3

08011be4 <get_message_typesupport_handle_function>:
 8011be4:	b510      	push	{r4, lr}
 8011be6:	4604      	mov	r4, r0
 8011be8:	6800      	ldr	r0, [r0, #0]
 8011bea:	f7ee fb11 	bl	8000210 <strcmp>
 8011bee:	2800      	cmp	r0, #0
 8011bf0:	bf0c      	ite	eq
 8011bf2:	4620      	moveq	r0, r4
 8011bf4:	2000      	movne	r0, #0
 8011bf6:	bd10      	pop	{r4, pc}

08011bf8 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8011bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bfc:	6805      	ldr	r5, [r0, #0]
 8011bfe:	4604      	mov	r4, r0
 8011c00:	4628      	mov	r0, r5
 8011c02:	460e      	mov	r6, r1
 8011c04:	f7ee fb04 	bl	8000210 <strcmp>
 8011c08:	b1c8      	cbz	r0, 8011c3e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8011c0a:	4b11      	ldr	r3, [pc, #68]	@ (8011c50 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	429d      	cmp	r5, r3
 8011c10:	d112      	bne.n	8011c38 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8011c12:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8011c16:	f8d8 4000 	ldr.w	r4, [r8]
 8011c1a:	b16c      	cbz	r4, 8011c38 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8011c1c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8011c20:	2700      	movs	r7, #0
 8011c22:	3d04      	subs	r5, #4
 8011c24:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8011c28:	4631      	mov	r1, r6
 8011c2a:	f7ee faf1 	bl	8000210 <strcmp>
 8011c2e:	00bb      	lsls	r3, r7, #2
 8011c30:	b140      	cbz	r0, 8011c44 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8011c32:	3701      	adds	r7, #1
 8011c34:	42bc      	cmp	r4, r7
 8011c36:	d1f5      	bne.n	8011c24 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8011c38:	2000      	movs	r0, #0
 8011c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c3e:	4620      	mov	r0, r4
 8011c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c44:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011c48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c4c:	58d3      	ldr	r3, [r2, r3]
 8011c4e:	4718      	bx	r3
 8011c50:	20000308 	.word	0x20000308

08011c54 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011c54:	4b04      	ldr	r3, [pc, #16]	@ (8011c68 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011c56:	681a      	ldr	r2, [r3, #0]
 8011c58:	b10a      	cbz	r2, 8011c5e <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8011c5a:	4803      	ldr	r0, [pc, #12]	@ (8011c68 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011c5c:	4770      	bx	lr
 8011c5e:	4a03      	ldr	r2, [pc, #12]	@ (8011c6c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8011c60:	4801      	ldr	r0, [pc, #4]	@ (8011c68 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011c62:	6812      	ldr	r2, [r2, #0]
 8011c64:	601a      	str	r2, [r3, #0]
 8011c66:	4770      	bx	lr
 8011c68:	20000318 	.word	0x20000318
 8011c6c:	20000308 	.word	0x20000308

08011c70 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011c70:	4a02      	ldr	r2, [pc, #8]	@ (8011c7c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 8011c72:	4b03      	ldr	r3, [pc, #12]	@ (8011c80 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 8011c74:	6812      	ldr	r2, [r2, #0]
 8011c76:	601a      	str	r2, [r3, #0]
 8011c78:	4770      	bx	lr
 8011c7a:	bf00      	nop
 8011c7c:	20000308 	.word	0x20000308
 8011c80:	20000318 	.word	0x20000318

08011c84 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8011c84:	f007 bc4a 	b.w	801951c <std_msgs__msg__Header__init>

08011c88 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8011c88:	f007 bc6c 	b.w	8019564 <std_msgs__msg__Header__fini>

08011c8c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8011c8c:	b508      	push	{r3, lr}
 8011c8e:	f000 f8eb 	bl	8011e68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011c92:	4b06      	ldr	r3, [pc, #24]	@ (8011cac <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8011c94:	4906      	ldr	r1, [pc, #24]	@ (8011cb0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 8011c96:	681a      	ldr	r2, [r3, #0]
 8011c98:	60c8      	str	r0, [r1, #12]
 8011c9a:	b10a      	cbz	r2, 8011ca0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 8011c9c:	4803      	ldr	r0, [pc, #12]	@ (8011cac <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8011c9e:	bd08      	pop	{r3, pc}
 8011ca0:	4a04      	ldr	r2, [pc, #16]	@ (8011cb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 8011ca2:	4802      	ldr	r0, [pc, #8]	@ (8011cac <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8011ca4:	6812      	ldr	r2, [r2, #0]
 8011ca6:	601a      	str	r2, [r3, #0]
 8011ca8:	bd08      	pop	{r3, pc}
 8011caa:	bf00      	nop
 8011cac:	2000039c 	.word	0x2000039c
 8011cb0:	20000324 	.word	0x20000324
 8011cb4:	2000030c 	.word	0x2000030c

08011cb8 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 8011cb8:	f007 bc60 	b.w	801957c <std_msgs__msg__Int32__init>

08011cbc <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 8011cbc:	f007 bc62 	b.w	8019584 <std_msgs__msg__Int32__fini>

08011cc0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011cc0:	4b04      	ldr	r3, [pc, #16]	@ (8011cd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011cc2:	681a      	ldr	r2, [r3, #0]
 8011cc4:	b10a      	cbz	r2, 8011cca <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8011cc6:	4803      	ldr	r0, [pc, #12]	@ (8011cd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011cc8:	4770      	bx	lr
 8011cca:	4a03      	ldr	r2, [pc, #12]	@ (8011cd8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8011ccc:	4801      	ldr	r0, [pc, #4]	@ (8011cd4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011cce:	6812      	ldr	r2, [r2, #0]
 8011cd0:	601a      	str	r2, [r3, #0]
 8011cd2:	4770      	bx	lr
 8011cd4:	200003e4 	.word	0x200003e4
 8011cd8:	2000030c 	.word	0x2000030c

08011cdc <_Header__max_serialized_size>:
 8011cdc:	b500      	push	{lr}
 8011cde:	b083      	sub	sp, #12
 8011ce0:	2301      	movs	r3, #1
 8011ce2:	2100      	movs	r1, #0
 8011ce4:	f10d 0007 	add.w	r0, sp, #7
 8011ce8:	f88d 3007 	strb.w	r3, [sp, #7]
 8011cec:	f000 f91a 	bl	8011f24 <max_serialized_size_builtin_interfaces__msg__Time>
 8011cf0:	b003      	add	sp, #12
 8011cf2:	f85d fb04 	ldr.w	pc, [sp], #4
 8011cf6:	bf00      	nop

08011cf8 <get_serialized_size_std_msgs__msg__Header>:
 8011cf8:	b570      	push	{r4, r5, r6, lr}
 8011cfa:	4605      	mov	r5, r0
 8011cfc:	b168      	cbz	r0, 8011d1a <get_serialized_size_std_msgs__msg__Header+0x22>
 8011cfe:	460c      	mov	r4, r1
 8011d00:	f000 f8c0 	bl	8011e84 <get_serialized_size_builtin_interfaces__msg__Time>
 8011d04:	1826      	adds	r6, r4, r0
 8011d06:	2104      	movs	r1, #4
 8011d08:	4630      	mov	r0, r6
 8011d0a:	f7fb fe2b 	bl	800d964 <ucdr_alignment>
 8011d0e:	68e9      	ldr	r1, [r5, #12]
 8011d10:	f1c4 0405 	rsb	r4, r4, #5
 8011d14:	440c      	add	r4, r1
 8011d16:	4404      	add	r4, r0
 8011d18:	19a0      	adds	r0, r4, r6
 8011d1a:	bd70      	pop	{r4, r5, r6, pc}

08011d1c <_Header__cdr_deserialize>:
 8011d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d1e:	460c      	mov	r4, r1
 8011d20:	b083      	sub	sp, #12
 8011d22:	b1e1      	cbz	r1, 8011d5e <_Header__cdr_deserialize+0x42>
 8011d24:	4606      	mov	r6, r0
 8011d26:	f000 f911 	bl	8011f4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011d2a:	6843      	ldr	r3, [r0, #4]
 8011d2c:	4621      	mov	r1, r4
 8011d2e:	68db      	ldr	r3, [r3, #12]
 8011d30:	4630      	mov	r0, r6
 8011d32:	4798      	blx	r3
 8011d34:	6927      	ldr	r7, [r4, #16]
 8011d36:	68a1      	ldr	r1, [r4, #8]
 8011d38:	ab01      	add	r3, sp, #4
 8011d3a:	463a      	mov	r2, r7
 8011d3c:	4630      	mov	r0, r6
 8011d3e:	f000 fc6f 	bl	8012620 <ucdr_deserialize_sequence_char>
 8011d42:	9b01      	ldr	r3, [sp, #4]
 8011d44:	4605      	mov	r5, r0
 8011d46:	b920      	cbnz	r0, 8011d52 <_Header__cdr_deserialize+0x36>
 8011d48:	429f      	cmp	r7, r3
 8011d4a:	d30c      	bcc.n	8011d66 <_Header__cdr_deserialize+0x4a>
 8011d4c:	4628      	mov	r0, r5
 8011d4e:	b003      	add	sp, #12
 8011d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d52:	b103      	cbz	r3, 8011d56 <_Header__cdr_deserialize+0x3a>
 8011d54:	3b01      	subs	r3, #1
 8011d56:	4628      	mov	r0, r5
 8011d58:	60e3      	str	r3, [r4, #12]
 8011d5a:	b003      	add	sp, #12
 8011d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d5e:	460d      	mov	r5, r1
 8011d60:	4628      	mov	r0, r5
 8011d62:	b003      	add	sp, #12
 8011d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d66:	2101      	movs	r1, #1
 8011d68:	75b0      	strb	r0, [r6, #22]
 8011d6a:	7571      	strb	r1, [r6, #21]
 8011d6c:	4630      	mov	r0, r6
 8011d6e:	60e5      	str	r5, [r4, #12]
 8011d70:	f7fb fe0e 	bl	800d990 <ucdr_align_to>
 8011d74:	4630      	mov	r0, r6
 8011d76:	9901      	ldr	r1, [sp, #4]
 8011d78:	f7fb fe40 	bl	800d9fc <ucdr_advance_buffer>
 8011d7c:	4628      	mov	r0, r5
 8011d7e:	b003      	add	sp, #12
 8011d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d82:	bf00      	nop

08011d84 <_Header__cdr_serialize>:
 8011d84:	b1f8      	cbz	r0, 8011dc6 <_Header__cdr_serialize+0x42>
 8011d86:	b570      	push	{r4, r5, r6, lr}
 8011d88:	4604      	mov	r4, r0
 8011d8a:	460d      	mov	r5, r1
 8011d8c:	f000 f8de 	bl	8011f4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011d90:	6843      	ldr	r3, [r0, #4]
 8011d92:	4629      	mov	r1, r5
 8011d94:	689b      	ldr	r3, [r3, #8]
 8011d96:	4620      	mov	r0, r4
 8011d98:	4798      	blx	r3
 8011d9a:	68a6      	ldr	r6, [r4, #8]
 8011d9c:	b156      	cbz	r6, 8011db4 <_Header__cdr_serialize+0x30>
 8011d9e:	4630      	mov	r0, r6
 8011da0:	f7ee fa40 	bl	8000224 <strlen>
 8011da4:	4631      	mov	r1, r6
 8011da6:	60e0      	str	r0, [r4, #12]
 8011da8:	1c42      	adds	r2, r0, #1
 8011daa:	4628      	mov	r0, r5
 8011dac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011db0:	f000 bc24 	b.w	80125fc <ucdr_serialize_sequence_char>
 8011db4:	4630      	mov	r0, r6
 8011db6:	60e0      	str	r0, [r4, #12]
 8011db8:	4632      	mov	r2, r6
 8011dba:	4631      	mov	r1, r6
 8011dbc:	4628      	mov	r0, r5
 8011dbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011dc2:	f000 bc1b 	b.w	80125fc <ucdr_serialize_sequence_char>
 8011dc6:	4770      	bx	lr

08011dc8 <_Header__get_serialized_size>:
 8011dc8:	b538      	push	{r3, r4, r5, lr}
 8011dca:	4604      	mov	r4, r0
 8011dcc:	b150      	cbz	r0, 8011de4 <_Header__get_serialized_size+0x1c>
 8011dce:	2100      	movs	r1, #0
 8011dd0:	f000 f858 	bl	8011e84 <get_serialized_size_builtin_interfaces__msg__Time>
 8011dd4:	2104      	movs	r1, #4
 8011dd6:	4605      	mov	r5, r0
 8011dd8:	f7fb fdc4 	bl	800d964 <ucdr_alignment>
 8011ddc:	68e2      	ldr	r2, [r4, #12]
 8011dde:	3205      	adds	r2, #5
 8011de0:	1953      	adds	r3, r2, r5
 8011de2:	4418      	add	r0, r3
 8011de4:	bd38      	pop	{r3, r4, r5, pc}
 8011de6:	bf00      	nop

08011de8 <max_serialized_size_std_msgs__msg__Header>:
 8011de8:	b510      	push	{r4, lr}
 8011dea:	2301      	movs	r3, #1
 8011dec:	4604      	mov	r4, r0
 8011dee:	7003      	strb	r3, [r0, #0]
 8011df0:	f000 f898 	bl	8011f24 <max_serialized_size_builtin_interfaces__msg__Time>
 8011df4:	2300      	movs	r3, #0
 8011df6:	7023      	strb	r3, [r4, #0]
 8011df8:	bd10      	pop	{r4, pc}
 8011dfa:	bf00      	nop

08011dfc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8011dfc:	4800      	ldr	r0, [pc, #0]	@ (8011e00 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 8011dfe:	4770      	bx	lr
 8011e00:	200003f0 	.word	0x200003f0

08011e04 <_Int32__max_serialized_size>:
 8011e04:	b508      	push	{r3, lr}
 8011e06:	2104      	movs	r1, #4
 8011e08:	2000      	movs	r0, #0
 8011e0a:	f7fb fdab 	bl	800d964 <ucdr_alignment>
 8011e0e:	3004      	adds	r0, #4
 8011e10:	bd08      	pop	{r3, pc}
 8011e12:	bf00      	nop

08011e14 <_Int32__cdr_deserialize>:
 8011e14:	b109      	cbz	r1, 8011e1a <_Int32__cdr_deserialize+0x6>
 8011e16:	f7fb b987 	b.w	800d128 <ucdr_deserialize_int32_t>
 8011e1a:	4608      	mov	r0, r1
 8011e1c:	4770      	bx	lr
 8011e1e:	bf00      	nop

08011e20 <get_serialized_size_std_msgs__msg__Int32>:
 8011e20:	b138      	cbz	r0, 8011e32 <get_serialized_size_std_msgs__msg__Int32+0x12>
 8011e22:	b508      	push	{r3, lr}
 8011e24:	460b      	mov	r3, r1
 8011e26:	4618      	mov	r0, r3
 8011e28:	2104      	movs	r1, #4
 8011e2a:	f7fb fd9b 	bl	800d964 <ucdr_alignment>
 8011e2e:	3004      	adds	r0, #4
 8011e30:	bd08      	pop	{r3, pc}
 8011e32:	4770      	bx	lr

08011e34 <_Int32__cdr_serialize>:
 8011e34:	460a      	mov	r2, r1
 8011e36:	b118      	cbz	r0, 8011e40 <_Int32__cdr_serialize+0xc>
 8011e38:	6801      	ldr	r1, [r0, #0]
 8011e3a:	4610      	mov	r0, r2
 8011e3c:	f7fb b8dc 	b.w	800cff8 <ucdr_serialize_int32_t>
 8011e40:	4770      	bx	lr
 8011e42:	bf00      	nop

08011e44 <_Int32__get_serialized_size>:
 8011e44:	b130      	cbz	r0, 8011e54 <_Int32__get_serialized_size+0x10>
 8011e46:	b508      	push	{r3, lr}
 8011e48:	2104      	movs	r1, #4
 8011e4a:	2000      	movs	r0, #0
 8011e4c:	f7fb fd8a 	bl	800d964 <ucdr_alignment>
 8011e50:	3004      	adds	r0, #4
 8011e52:	bd08      	pop	{r3, pc}
 8011e54:	4770      	bx	lr
 8011e56:	bf00      	nop

08011e58 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011e58:	4800      	ldr	r0, [pc, #0]	@ (8011e5c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 8011e5a:	4770      	bx	lr
 8011e5c:	20000418 	.word	0x20000418

08011e60 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8011e60:	f007 bb92 	b.w	8019588 <builtin_interfaces__msg__Time__init>

08011e64 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8011e64:	f007 bb94 	b.w	8019590 <builtin_interfaces__msg__Time__fini>

08011e68 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8011e68:	4b04      	ldr	r3, [pc, #16]	@ (8011e7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8011e6a:	681a      	ldr	r2, [r3, #0]
 8011e6c:	b10a      	cbz	r2, 8011e72 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 8011e6e:	4803      	ldr	r0, [pc, #12]	@ (8011e7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8011e70:	4770      	bx	lr
 8011e72:	4a03      	ldr	r2, [pc, #12]	@ (8011e80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8011e74:	4801      	ldr	r0, [pc, #4]	@ (8011e7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8011e76:	6812      	ldr	r2, [r2, #0]
 8011e78:	601a      	str	r2, [r3, #0]
 8011e7a:	4770      	bx	lr
 8011e7c:	200004b8 	.word	0x200004b8
 8011e80:	2000030c 	.word	0x2000030c

08011e84 <get_serialized_size_builtin_interfaces__msg__Time>:
 8011e84:	b180      	cbz	r0, 8011ea8 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8011e86:	b538      	push	{r3, r4, r5, lr}
 8011e88:	460d      	mov	r5, r1
 8011e8a:	4628      	mov	r0, r5
 8011e8c:	2104      	movs	r1, #4
 8011e8e:	f7fb fd69 	bl	800d964 <ucdr_alignment>
 8011e92:	1d2b      	adds	r3, r5, #4
 8011e94:	181c      	adds	r4, r3, r0
 8011e96:	2104      	movs	r1, #4
 8011e98:	4620      	mov	r0, r4
 8011e9a:	f7fb fd63 	bl	800d964 <ucdr_alignment>
 8011e9e:	f1c5 0504 	rsb	r5, r5, #4
 8011ea2:	4428      	add	r0, r5
 8011ea4:	4420      	add	r0, r4
 8011ea6:	bd38      	pop	{r3, r4, r5, pc}
 8011ea8:	4770      	bx	lr
 8011eaa:	bf00      	nop

08011eac <_Time__cdr_deserialize>:
 8011eac:	b538      	push	{r3, r4, r5, lr}
 8011eae:	460c      	mov	r4, r1
 8011eb0:	b141      	cbz	r1, 8011ec4 <_Time__cdr_deserialize+0x18>
 8011eb2:	4605      	mov	r5, r0
 8011eb4:	f7fb f938 	bl	800d128 <ucdr_deserialize_int32_t>
 8011eb8:	1d21      	adds	r1, r4, #4
 8011eba:	4628      	mov	r0, r5
 8011ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011ec0:	f7fa bdb0 	b.w	800ca24 <ucdr_deserialize_uint32_t>
 8011ec4:	4608      	mov	r0, r1
 8011ec6:	bd38      	pop	{r3, r4, r5, pc}

08011ec8 <_Time__cdr_serialize>:
 8011ec8:	b160      	cbz	r0, 8011ee4 <_Time__cdr_serialize+0x1c>
 8011eca:	b538      	push	{r3, r4, r5, lr}
 8011ecc:	460d      	mov	r5, r1
 8011ece:	4604      	mov	r4, r0
 8011ed0:	6801      	ldr	r1, [r0, #0]
 8011ed2:	4628      	mov	r0, r5
 8011ed4:	f7fb f890 	bl	800cff8 <ucdr_serialize_int32_t>
 8011ed8:	6861      	ldr	r1, [r4, #4]
 8011eda:	4628      	mov	r0, r5
 8011edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011ee0:	f7fa bc70 	b.w	800c7c4 <ucdr_serialize_uint32_t>
 8011ee4:	4770      	bx	lr
 8011ee6:	bf00      	nop

08011ee8 <_Time__get_serialized_size>:
 8011ee8:	b160      	cbz	r0, 8011f04 <_Time__get_serialized_size+0x1c>
 8011eea:	b510      	push	{r4, lr}
 8011eec:	2104      	movs	r1, #4
 8011eee:	2000      	movs	r0, #0
 8011ef0:	f7fb fd38 	bl	800d964 <ucdr_alignment>
 8011ef4:	1d04      	adds	r4, r0, #4
 8011ef6:	2104      	movs	r1, #4
 8011ef8:	4620      	mov	r0, r4
 8011efa:	f7fb fd33 	bl	800d964 <ucdr_alignment>
 8011efe:	3004      	adds	r0, #4
 8011f00:	4420      	add	r0, r4
 8011f02:	bd10      	pop	{r4, pc}
 8011f04:	4770      	bx	lr
 8011f06:	bf00      	nop

08011f08 <_Time__max_serialized_size>:
 8011f08:	b510      	push	{r4, lr}
 8011f0a:	2104      	movs	r1, #4
 8011f0c:	2000      	movs	r0, #0
 8011f0e:	f7fb fd29 	bl	800d964 <ucdr_alignment>
 8011f12:	1d04      	adds	r4, r0, #4
 8011f14:	2104      	movs	r1, #4
 8011f16:	4620      	mov	r0, r4
 8011f18:	f7fb fd24 	bl	800d964 <ucdr_alignment>
 8011f1c:	3004      	adds	r0, #4
 8011f1e:	4420      	add	r0, r4
 8011f20:	bd10      	pop	{r4, pc}
 8011f22:	bf00      	nop

08011f24 <max_serialized_size_builtin_interfaces__msg__Time>:
 8011f24:	b538      	push	{r3, r4, r5, lr}
 8011f26:	460c      	mov	r4, r1
 8011f28:	2301      	movs	r3, #1
 8011f2a:	7003      	strb	r3, [r0, #0]
 8011f2c:	2104      	movs	r1, #4
 8011f2e:	4620      	mov	r0, r4
 8011f30:	f7fb fd18 	bl	800d964 <ucdr_alignment>
 8011f34:	1d25      	adds	r5, r4, #4
 8011f36:	4405      	add	r5, r0
 8011f38:	2104      	movs	r1, #4
 8011f3a:	4628      	mov	r0, r5
 8011f3c:	f7fb fd12 	bl	800d964 <ucdr_alignment>
 8011f40:	f1c4 0404 	rsb	r4, r4, #4
 8011f44:	4420      	add	r0, r4
 8011f46:	4428      	add	r0, r5
 8011f48:	bd38      	pop	{r3, r4, r5, pc}
 8011f4a:	bf00      	nop

08011f4c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8011f4c:	4800      	ldr	r0, [pc, #0]	@ (8011f50 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 8011f4e:	4770      	bx	lr
 8011f50:	200004c4 	.word	0x200004c4

08011f54 <geometry_msgs__msg__Twist__init>:
 8011f54:	b570      	push	{r4, r5, r6, lr}
 8011f56:	4605      	mov	r5, r0
 8011f58:	b1a8      	cbz	r0, 8011f86 <geometry_msgs__msg__Twist__init+0x32>
 8011f5a:	f000 f82b 	bl	8011fb4 <geometry_msgs__msg__Vector3__init>
 8011f5e:	4604      	mov	r4, r0
 8011f60:	b140      	cbz	r0, 8011f74 <geometry_msgs__msg__Twist__init+0x20>
 8011f62:	f105 0618 	add.w	r6, r5, #24
 8011f66:	4630      	mov	r0, r6
 8011f68:	f000 f824 	bl	8011fb4 <geometry_msgs__msg__Vector3__init>
 8011f6c:	4604      	mov	r4, r0
 8011f6e:	b168      	cbz	r0, 8011f8c <geometry_msgs__msg__Twist__init+0x38>
 8011f70:	4620      	mov	r0, r4
 8011f72:	bd70      	pop	{r4, r5, r6, pc}
 8011f74:	4628      	mov	r0, r5
 8011f76:	f000 f821 	bl	8011fbc <geometry_msgs__msg__Vector3__fini>
 8011f7a:	f105 0018 	add.w	r0, r5, #24
 8011f7e:	f000 f81d 	bl	8011fbc <geometry_msgs__msg__Vector3__fini>
 8011f82:	4620      	mov	r0, r4
 8011f84:	bd70      	pop	{r4, r5, r6, pc}
 8011f86:	4604      	mov	r4, r0
 8011f88:	4620      	mov	r0, r4
 8011f8a:	bd70      	pop	{r4, r5, r6, pc}
 8011f8c:	4628      	mov	r0, r5
 8011f8e:	f000 f815 	bl	8011fbc <geometry_msgs__msg__Vector3__fini>
 8011f92:	4630      	mov	r0, r6
 8011f94:	f000 f812 	bl	8011fbc <geometry_msgs__msg__Vector3__fini>
 8011f98:	e7ea      	b.n	8011f70 <geometry_msgs__msg__Twist__init+0x1c>
 8011f9a:	bf00      	nop

08011f9c <geometry_msgs__msg__Twist__fini>:
 8011f9c:	b148      	cbz	r0, 8011fb2 <geometry_msgs__msg__Twist__fini+0x16>
 8011f9e:	b510      	push	{r4, lr}
 8011fa0:	4604      	mov	r4, r0
 8011fa2:	f000 f80b 	bl	8011fbc <geometry_msgs__msg__Vector3__fini>
 8011fa6:	f104 0018 	add.w	r0, r4, #24
 8011faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011fae:	f000 b805 	b.w	8011fbc <geometry_msgs__msg__Vector3__fini>
 8011fb2:	4770      	bx	lr

08011fb4 <geometry_msgs__msg__Vector3__init>:
 8011fb4:	3800      	subs	r0, #0
 8011fb6:	bf18      	it	ne
 8011fb8:	2001      	movne	r0, #1
 8011fba:	4770      	bx	lr

08011fbc <geometry_msgs__msg__Vector3__fini>:
 8011fbc:	4770      	bx	lr
 8011fbe:	bf00      	nop

08011fc0 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8011fc0:	2024      	movs	r0, #36	@ 0x24
 8011fc2:	4770      	bx	lr

08011fc4 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 8011fc4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8011fc8:	4770      	bx	lr
 8011fca:	bf00      	nop

08011fcc <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 8011fcc:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8011fd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011fd4:	e9c2 0100 	strd	r0, r1, [r2]
 8011fd8:	4770      	bx	lr
 8011fda:	bf00      	nop

08011fdc <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 8011fdc:	e9d2 2300 	ldrd	r2, r3, [r2]
 8011fe0:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8011fe4:	e9c1 2300 	strd	r2, r3, [r1]
 8011fe8:	4770      	bx	lr
 8011fea:	bf00      	nop

08011fec <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 8011fec:	f007 bad2 	b.w	8019594 <geometry_msgs__msg__PoseWithCovariance__init>

08011ff0 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8011ff0:	f007 bae2 	b.w	80195b8 <geometry_msgs__msg__PoseWithCovariance__fini>

08011ff4 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 8011ff4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8011ff8:	4770      	bx	lr
 8011ffa:	bf00      	nop

08011ffc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8011ffc:	b508      	push	{r3, lr}
 8011ffe:	f007 faf9 	bl	80195f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8012002:	4b06      	ldr	r3, [pc, #24]	@ (801201c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8012004:	4906      	ldr	r1, [pc, #24]	@ (8012020 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 8012006:	681a      	ldr	r2, [r3, #0]
 8012008:	60c8      	str	r0, [r1, #12]
 801200a:	b10a      	cbz	r2, 8012010 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 801200c:	4803      	ldr	r0, [pc, #12]	@ (801201c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801200e:	bd08      	pop	{r3, pc}
 8012010:	4a04      	ldr	r2, [pc, #16]	@ (8012024 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 8012012:	4802      	ldr	r0, [pc, #8]	@ (801201c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8012014:	6812      	ldr	r2, [r2, #0]
 8012016:	601a      	str	r2, [r3, #0]
 8012018:	bd08      	pop	{r3, pc}
 801201a:	bf00      	nop
 801201c:	20000564 	.word	0x20000564
 8012020:	200004ec 	.word	0x200004ec
 8012024:	2000030c 	.word	0x2000030c

08012028 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 8012028:	2024      	movs	r0, #36	@ 0x24
 801202a:	4770      	bx	lr

0801202c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 801202c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8012030:	4770      	bx	lr
 8012032:	bf00      	nop

08012034 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 8012034:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8012038:	e9d1 0100 	ldrd	r0, r1, [r1]
 801203c:	e9c2 0100 	strd	r0, r1, [r2]
 8012040:	4770      	bx	lr
 8012042:	bf00      	nop

08012044 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 8012044:	e9d2 2300 	ldrd	r2, r3, [r2]
 8012048:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 801204c:	e9c1 2300 	strd	r2, r3, [r1]
 8012050:	4770      	bx	lr
 8012052:	bf00      	nop

08012054 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 8012054:	f007 bab4 	b.w	80195c0 <geometry_msgs__msg__TwistWithCovariance__init>

08012058 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 8012058:	f007 bac4 	b.w	80195e4 <geometry_msgs__msg__TwistWithCovariance__fini>

0801205c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 801205c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8012060:	4770      	bx	lr
 8012062:	bf00      	nop

08012064 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8012064:	b508      	push	{r3, lr}
 8012066:	f7fa f83b 	bl	800c0e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 801206a:	4b06      	ldr	r3, [pc, #24]	@ (8012084 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 801206c:	4906      	ldr	r1, [pc, #24]	@ (8012088 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 801206e:	681a      	ldr	r2, [r3, #0]
 8012070:	60c8      	str	r0, [r1, #12]
 8012072:	b10a      	cbz	r2, 8012078 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 8012074:	4803      	ldr	r0, [pc, #12]	@ (8012084 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8012076:	bd08      	pop	{r3, pc}
 8012078:	4a04      	ldr	r2, [pc, #16]	@ (801208c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 801207a:	4802      	ldr	r0, [pc, #8]	@ (8012084 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 801207c:	6812      	ldr	r2, [r2, #0]
 801207e:	601a      	str	r2, [r3, #0]
 8012080:	bd08      	pop	{r3, pc}
 8012082:	bf00      	nop
 8012084:	200005e8 	.word	0x200005e8
 8012088:	20000570 	.word	0x20000570
 801208c:	2000030c 	.word	0x2000030c

08012090 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8012090:	b538      	push	{r3, r4, r5, lr}
 8012092:	b158      	cbz	r0, 80120ac <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8012094:	460d      	mov	r5, r1
 8012096:	f007 fad7 	bl	8019648 <get_serialized_size_geometry_msgs__msg__Pose>
 801209a:	182c      	adds	r4, r5, r0
 801209c:	2108      	movs	r1, #8
 801209e:	4620      	mov	r0, r4
 80120a0:	f7fb fc60 	bl	800d964 <ucdr_alignment>
 80120a4:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 80120a8:	4428      	add	r0, r5
 80120aa:	4420      	add	r0, r4
 80120ac:	bd38      	pop	{r3, r4, r5, pc}
 80120ae:	bf00      	nop

080120b0 <_PoseWithCovariance__cdr_deserialize>:
 80120b0:	b538      	push	{r3, r4, r5, lr}
 80120b2:	460c      	mov	r4, r1
 80120b4:	b179      	cbz	r1, 80120d6 <_PoseWithCovariance__cdr_deserialize+0x26>
 80120b6:	4605      	mov	r5, r0
 80120b8:	f007 fb36 	bl	8019728 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 80120bc:	6843      	ldr	r3, [r0, #4]
 80120be:	4621      	mov	r1, r4
 80120c0:	68db      	ldr	r3, [r3, #12]
 80120c2:	4628      	mov	r0, r5
 80120c4:	4798      	blx	r3
 80120c6:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 80120ca:	4628      	mov	r0, r5
 80120cc:	2224      	movs	r2, #36	@ 0x24
 80120ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120d2:	f000 ba3d 	b.w	8012550 <ucdr_deserialize_array_double>
 80120d6:	4608      	mov	r0, r1
 80120d8:	bd38      	pop	{r3, r4, r5, pc}
 80120da:	bf00      	nop

080120dc <_PoseWithCovariance__cdr_serialize>:
 80120dc:	b188      	cbz	r0, 8012102 <_PoseWithCovariance__cdr_serialize+0x26>
 80120de:	b538      	push	{r3, r4, r5, lr}
 80120e0:	460d      	mov	r5, r1
 80120e2:	4604      	mov	r4, r0
 80120e4:	f007 fb20 	bl	8019728 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 80120e8:	6843      	ldr	r3, [r0, #4]
 80120ea:	4629      	mov	r1, r5
 80120ec:	689b      	ldr	r3, [r3, #8]
 80120ee:	4620      	mov	r0, r4
 80120f0:	4798      	blx	r3
 80120f2:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 80120f6:	4628      	mov	r0, r5
 80120f8:	2224      	movs	r2, #36	@ 0x24
 80120fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120fe:	f000 b9d3 	b.w	80124a8 <ucdr_serialize_array_double>
 8012102:	4770      	bx	lr

08012104 <_PoseWithCovariance__get_serialized_size>:
 8012104:	b158      	cbz	r0, 801211e <_PoseWithCovariance__get_serialized_size+0x1a>
 8012106:	b510      	push	{r4, lr}
 8012108:	2100      	movs	r1, #0
 801210a:	f007 fa9d 	bl	8019648 <get_serialized_size_geometry_msgs__msg__Pose>
 801210e:	2108      	movs	r1, #8
 8012110:	4604      	mov	r4, r0
 8012112:	f7fb fc27 	bl	800d964 <ucdr_alignment>
 8012116:	4420      	add	r0, r4
 8012118:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 801211c:	bd10      	pop	{r4, pc}
 801211e:	4770      	bx	lr

08012120 <_PoseWithCovariance__max_serialized_size>:
 8012120:	b510      	push	{r4, lr}
 8012122:	b082      	sub	sp, #8
 8012124:	2301      	movs	r3, #1
 8012126:	2100      	movs	r1, #0
 8012128:	f10d 0007 	add.w	r0, sp, #7
 801212c:	f88d 3007 	strb.w	r3, [sp, #7]
 8012130:	f007 faec 	bl	801970c <max_serialized_size_geometry_msgs__msg__Pose>
 8012134:	2108      	movs	r1, #8
 8012136:	4604      	mov	r4, r0
 8012138:	f7fb fc14 	bl	800d964 <ucdr_alignment>
 801213c:	4420      	add	r0, r4
 801213e:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8012142:	b002      	add	sp, #8
 8012144:	bd10      	pop	{r4, pc}
 8012146:	bf00      	nop

08012148 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8012148:	b538      	push	{r3, r4, r5, lr}
 801214a:	2301      	movs	r3, #1
 801214c:	7003      	strb	r3, [r0, #0]
 801214e:	460c      	mov	r4, r1
 8012150:	f007 fadc 	bl	801970c <max_serialized_size_geometry_msgs__msg__Pose>
 8012154:	1825      	adds	r5, r4, r0
 8012156:	2108      	movs	r1, #8
 8012158:	4628      	mov	r0, r5
 801215a:	f7fb fc03 	bl	800d964 <ucdr_alignment>
 801215e:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8012162:	4420      	add	r0, r4
 8012164:	4428      	add	r0, r5
 8012166:	bd38      	pop	{r3, r4, r5, pc}

08012168 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8012168:	4800      	ldr	r0, [pc, #0]	@ (801216c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 801216a:	4770      	bx	lr
 801216c:	200005f4 	.word	0x200005f4

08012170 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8012170:	b538      	push	{r3, r4, r5, lr}
 8012172:	b158      	cbz	r0, 801218c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 8012174:	460d      	mov	r5, r1
 8012176:	f7f9 ffdd 	bl	800c134 <get_serialized_size_geometry_msgs__msg__Twist>
 801217a:	182c      	adds	r4, r5, r0
 801217c:	2108      	movs	r1, #8
 801217e:	4620      	mov	r0, r4
 8012180:	f7fb fbf0 	bl	800d964 <ucdr_alignment>
 8012184:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8012188:	4428      	add	r0, r5
 801218a:	4420      	add	r0, r4
 801218c:	bd38      	pop	{r3, r4, r5, pc}
 801218e:	bf00      	nop

08012190 <_TwistWithCovariance__cdr_deserialize>:
 8012190:	b538      	push	{r3, r4, r5, lr}
 8012192:	460c      	mov	r4, r1
 8012194:	b179      	cbz	r1, 80121b6 <_TwistWithCovariance__cdr_deserialize+0x26>
 8012196:	4605      	mov	r5, r0
 8012198:	f7fa f83c 	bl	800c214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 801219c:	6843      	ldr	r3, [r0, #4]
 801219e:	4621      	mov	r1, r4
 80121a0:	68db      	ldr	r3, [r3, #12]
 80121a2:	4628      	mov	r0, r5
 80121a4:	4798      	blx	r3
 80121a6:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80121aa:	4628      	mov	r0, r5
 80121ac:	2224      	movs	r2, #36	@ 0x24
 80121ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80121b2:	f000 b9cd 	b.w	8012550 <ucdr_deserialize_array_double>
 80121b6:	4608      	mov	r0, r1
 80121b8:	bd38      	pop	{r3, r4, r5, pc}
 80121ba:	bf00      	nop

080121bc <_TwistWithCovariance__cdr_serialize>:
 80121bc:	b188      	cbz	r0, 80121e2 <_TwistWithCovariance__cdr_serialize+0x26>
 80121be:	b538      	push	{r3, r4, r5, lr}
 80121c0:	460d      	mov	r5, r1
 80121c2:	4604      	mov	r4, r0
 80121c4:	f7fa f826 	bl	800c214 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80121c8:	6843      	ldr	r3, [r0, #4]
 80121ca:	4629      	mov	r1, r5
 80121cc:	689b      	ldr	r3, [r3, #8]
 80121ce:	4620      	mov	r0, r4
 80121d0:	4798      	blx	r3
 80121d2:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80121d6:	4628      	mov	r0, r5
 80121d8:	2224      	movs	r2, #36	@ 0x24
 80121da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80121de:	f000 b963 	b.w	80124a8 <ucdr_serialize_array_double>
 80121e2:	4770      	bx	lr

080121e4 <_TwistWithCovariance__get_serialized_size>:
 80121e4:	b158      	cbz	r0, 80121fe <_TwistWithCovariance__get_serialized_size+0x1a>
 80121e6:	b510      	push	{r4, lr}
 80121e8:	2100      	movs	r1, #0
 80121ea:	f7f9 ffa3 	bl	800c134 <get_serialized_size_geometry_msgs__msg__Twist>
 80121ee:	2108      	movs	r1, #8
 80121f0:	4604      	mov	r4, r0
 80121f2:	f7fb fbb7 	bl	800d964 <ucdr_alignment>
 80121f6:	4420      	add	r0, r4
 80121f8:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80121fc:	bd10      	pop	{r4, pc}
 80121fe:	4770      	bx	lr

08012200 <_TwistWithCovariance__max_serialized_size>:
 8012200:	b510      	push	{r4, lr}
 8012202:	b082      	sub	sp, #8
 8012204:	2301      	movs	r3, #1
 8012206:	2100      	movs	r1, #0
 8012208:	f10d 0007 	add.w	r0, sp, #7
 801220c:	f88d 3007 	strb.w	r3, [sp, #7]
 8012210:	f7f9 fff2 	bl	800c1f8 <max_serialized_size_geometry_msgs__msg__Twist>
 8012214:	2108      	movs	r1, #8
 8012216:	4604      	mov	r4, r0
 8012218:	f7fb fba4 	bl	800d964 <ucdr_alignment>
 801221c:	4420      	add	r0, r4
 801221e:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8012222:	b002      	add	sp, #8
 8012224:	bd10      	pop	{r4, pc}
 8012226:	bf00      	nop

08012228 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8012228:	b538      	push	{r3, r4, r5, lr}
 801222a:	2301      	movs	r3, #1
 801222c:	7003      	strb	r3, [r0, #0]
 801222e:	460c      	mov	r4, r1
 8012230:	f7f9 ffe2 	bl	800c1f8 <max_serialized_size_geometry_msgs__msg__Twist>
 8012234:	1825      	adds	r5, r4, r0
 8012236:	2108      	movs	r1, #8
 8012238:	4628      	mov	r0, r5
 801223a:	f7fb fb93 	bl	800d964 <ucdr_alignment>
 801223e:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8012242:	4420      	add	r0, r4
 8012244:	4428      	add	r0, r5
 8012246:	bd38      	pop	{r3, r4, r5, pc}

08012248 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8012248:	4800      	ldr	r0, [pc, #0]	@ (801224c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 801224a:	4770      	bx	lr
 801224c:	2000061c 	.word	0x2000061c

08012250 <ucdr_serialize_endian_array_char>:
 8012250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012254:	4619      	mov	r1, r3
 8012256:	461f      	mov	r7, r3
 8012258:	4605      	mov	r5, r0
 801225a:	4690      	mov	r8, r2
 801225c:	f7fb fb2a 	bl	800d8b4 <ucdr_check_buffer_available_for>
 8012260:	b9e0      	cbnz	r0, 801229c <ucdr_serialize_endian_array_char+0x4c>
 8012262:	463e      	mov	r6, r7
 8012264:	e009      	b.n	801227a <ucdr_serialize_endian_array_char+0x2a>
 8012266:	68a8      	ldr	r0, [r5, #8]
 8012268:	f009 ff21 	bl	801c0ae <memcpy>
 801226c:	68ab      	ldr	r3, [r5, #8]
 801226e:	6928      	ldr	r0, [r5, #16]
 8012270:	4423      	add	r3, r4
 8012272:	4420      	add	r0, r4
 8012274:	1b36      	subs	r6, r6, r4
 8012276:	60ab      	str	r3, [r5, #8]
 8012278:	6128      	str	r0, [r5, #16]
 801227a:	4631      	mov	r1, r6
 801227c:	2201      	movs	r2, #1
 801227e:	4628      	mov	r0, r5
 8012280:	f7fb fba0 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 8012284:	1bb9      	subs	r1, r7, r6
 8012286:	4441      	add	r1, r8
 8012288:	4604      	mov	r4, r0
 801228a:	4602      	mov	r2, r0
 801228c:	2800      	cmp	r0, #0
 801228e:	d1ea      	bne.n	8012266 <ucdr_serialize_endian_array_char+0x16>
 8012290:	2301      	movs	r3, #1
 8012292:	7da8      	ldrb	r0, [r5, #22]
 8012294:	756b      	strb	r3, [r5, #21]
 8012296:	4058      	eors	r0, r3
 8012298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801229c:	463a      	mov	r2, r7
 801229e:	68a8      	ldr	r0, [r5, #8]
 80122a0:	4641      	mov	r1, r8
 80122a2:	f009 ff04 	bl	801c0ae <memcpy>
 80122a6:	68aa      	ldr	r2, [r5, #8]
 80122a8:	692b      	ldr	r3, [r5, #16]
 80122aa:	443a      	add	r2, r7
 80122ac:	443b      	add	r3, r7
 80122ae:	60aa      	str	r2, [r5, #8]
 80122b0:	612b      	str	r3, [r5, #16]
 80122b2:	e7ed      	b.n	8012290 <ucdr_serialize_endian_array_char+0x40>

080122b4 <ucdr_deserialize_endian_array_char>:
 80122b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122b8:	4619      	mov	r1, r3
 80122ba:	461f      	mov	r7, r3
 80122bc:	4605      	mov	r5, r0
 80122be:	4690      	mov	r8, r2
 80122c0:	f7fb faf8 	bl	800d8b4 <ucdr_check_buffer_available_for>
 80122c4:	b9e0      	cbnz	r0, 8012300 <ucdr_deserialize_endian_array_char+0x4c>
 80122c6:	463e      	mov	r6, r7
 80122c8:	e009      	b.n	80122de <ucdr_deserialize_endian_array_char+0x2a>
 80122ca:	68a9      	ldr	r1, [r5, #8]
 80122cc:	f009 feef 	bl	801c0ae <memcpy>
 80122d0:	68ab      	ldr	r3, [r5, #8]
 80122d2:	6928      	ldr	r0, [r5, #16]
 80122d4:	4423      	add	r3, r4
 80122d6:	4420      	add	r0, r4
 80122d8:	1b36      	subs	r6, r6, r4
 80122da:	60ab      	str	r3, [r5, #8]
 80122dc:	6128      	str	r0, [r5, #16]
 80122de:	2201      	movs	r2, #1
 80122e0:	4631      	mov	r1, r6
 80122e2:	4628      	mov	r0, r5
 80122e4:	f7fb fb6e 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 80122e8:	4604      	mov	r4, r0
 80122ea:	1bb8      	subs	r0, r7, r6
 80122ec:	4440      	add	r0, r8
 80122ee:	4622      	mov	r2, r4
 80122f0:	2c00      	cmp	r4, #0
 80122f2:	d1ea      	bne.n	80122ca <ucdr_deserialize_endian_array_char+0x16>
 80122f4:	2301      	movs	r3, #1
 80122f6:	7da8      	ldrb	r0, [r5, #22]
 80122f8:	756b      	strb	r3, [r5, #21]
 80122fa:	4058      	eors	r0, r3
 80122fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012300:	463a      	mov	r2, r7
 8012302:	68a9      	ldr	r1, [r5, #8]
 8012304:	4640      	mov	r0, r8
 8012306:	f009 fed2 	bl	801c0ae <memcpy>
 801230a:	68aa      	ldr	r2, [r5, #8]
 801230c:	692b      	ldr	r3, [r5, #16]
 801230e:	443a      	add	r2, r7
 8012310:	443b      	add	r3, r7
 8012312:	60aa      	str	r2, [r5, #8]
 8012314:	612b      	str	r3, [r5, #16]
 8012316:	e7ed      	b.n	80122f4 <ucdr_deserialize_endian_array_char+0x40>

08012318 <ucdr_serialize_array_uint8_t>:
 8012318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801231c:	4688      	mov	r8, r1
 801231e:	4611      	mov	r1, r2
 8012320:	4617      	mov	r7, r2
 8012322:	4605      	mov	r5, r0
 8012324:	f7fb fac6 	bl	800d8b4 <ucdr_check_buffer_available_for>
 8012328:	b9e0      	cbnz	r0, 8012364 <ucdr_serialize_array_uint8_t+0x4c>
 801232a:	463e      	mov	r6, r7
 801232c:	e009      	b.n	8012342 <ucdr_serialize_array_uint8_t+0x2a>
 801232e:	68a8      	ldr	r0, [r5, #8]
 8012330:	f009 febd 	bl	801c0ae <memcpy>
 8012334:	68aa      	ldr	r2, [r5, #8]
 8012336:	692b      	ldr	r3, [r5, #16]
 8012338:	4422      	add	r2, r4
 801233a:	4423      	add	r3, r4
 801233c:	1b36      	subs	r6, r6, r4
 801233e:	60aa      	str	r2, [r5, #8]
 8012340:	612b      	str	r3, [r5, #16]
 8012342:	4631      	mov	r1, r6
 8012344:	2201      	movs	r2, #1
 8012346:	4628      	mov	r0, r5
 8012348:	f7fb fb3c 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 801234c:	1bb9      	subs	r1, r7, r6
 801234e:	4441      	add	r1, r8
 8012350:	4604      	mov	r4, r0
 8012352:	4602      	mov	r2, r0
 8012354:	2800      	cmp	r0, #0
 8012356:	d1ea      	bne.n	801232e <ucdr_serialize_array_uint8_t+0x16>
 8012358:	2301      	movs	r3, #1
 801235a:	7da8      	ldrb	r0, [r5, #22]
 801235c:	756b      	strb	r3, [r5, #21]
 801235e:	4058      	eors	r0, r3
 8012360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012364:	463a      	mov	r2, r7
 8012366:	68a8      	ldr	r0, [r5, #8]
 8012368:	4641      	mov	r1, r8
 801236a:	f009 fea0 	bl	801c0ae <memcpy>
 801236e:	68aa      	ldr	r2, [r5, #8]
 8012370:	692b      	ldr	r3, [r5, #16]
 8012372:	443a      	add	r2, r7
 8012374:	443b      	add	r3, r7
 8012376:	60aa      	str	r2, [r5, #8]
 8012378:	612b      	str	r3, [r5, #16]
 801237a:	e7ed      	b.n	8012358 <ucdr_serialize_array_uint8_t+0x40>

0801237c <ucdr_serialize_endian_array_uint8_t>:
 801237c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012380:	4619      	mov	r1, r3
 8012382:	461f      	mov	r7, r3
 8012384:	4605      	mov	r5, r0
 8012386:	4690      	mov	r8, r2
 8012388:	f7fb fa94 	bl	800d8b4 <ucdr_check_buffer_available_for>
 801238c:	b9e0      	cbnz	r0, 80123c8 <ucdr_serialize_endian_array_uint8_t+0x4c>
 801238e:	463e      	mov	r6, r7
 8012390:	e009      	b.n	80123a6 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8012392:	68a8      	ldr	r0, [r5, #8]
 8012394:	f009 fe8b 	bl	801c0ae <memcpy>
 8012398:	68ab      	ldr	r3, [r5, #8]
 801239a:	6928      	ldr	r0, [r5, #16]
 801239c:	4423      	add	r3, r4
 801239e:	4420      	add	r0, r4
 80123a0:	1b36      	subs	r6, r6, r4
 80123a2:	60ab      	str	r3, [r5, #8]
 80123a4:	6128      	str	r0, [r5, #16]
 80123a6:	4631      	mov	r1, r6
 80123a8:	2201      	movs	r2, #1
 80123aa:	4628      	mov	r0, r5
 80123ac:	f7fb fb0a 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 80123b0:	1bb9      	subs	r1, r7, r6
 80123b2:	4441      	add	r1, r8
 80123b4:	4604      	mov	r4, r0
 80123b6:	4602      	mov	r2, r0
 80123b8:	2800      	cmp	r0, #0
 80123ba:	d1ea      	bne.n	8012392 <ucdr_serialize_endian_array_uint8_t+0x16>
 80123bc:	2301      	movs	r3, #1
 80123be:	7da8      	ldrb	r0, [r5, #22]
 80123c0:	756b      	strb	r3, [r5, #21]
 80123c2:	4058      	eors	r0, r3
 80123c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123c8:	463a      	mov	r2, r7
 80123ca:	68a8      	ldr	r0, [r5, #8]
 80123cc:	4641      	mov	r1, r8
 80123ce:	f009 fe6e 	bl	801c0ae <memcpy>
 80123d2:	68aa      	ldr	r2, [r5, #8]
 80123d4:	692b      	ldr	r3, [r5, #16]
 80123d6:	443a      	add	r2, r7
 80123d8:	443b      	add	r3, r7
 80123da:	60aa      	str	r2, [r5, #8]
 80123dc:	612b      	str	r3, [r5, #16]
 80123de:	e7ed      	b.n	80123bc <ucdr_serialize_endian_array_uint8_t+0x40>

080123e0 <ucdr_deserialize_array_uint8_t>:
 80123e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80123e4:	4688      	mov	r8, r1
 80123e6:	4611      	mov	r1, r2
 80123e8:	4617      	mov	r7, r2
 80123ea:	4605      	mov	r5, r0
 80123ec:	f7fb fa62 	bl	800d8b4 <ucdr_check_buffer_available_for>
 80123f0:	b9e0      	cbnz	r0, 801242c <ucdr_deserialize_array_uint8_t+0x4c>
 80123f2:	463e      	mov	r6, r7
 80123f4:	e009      	b.n	801240a <ucdr_deserialize_array_uint8_t+0x2a>
 80123f6:	68a9      	ldr	r1, [r5, #8]
 80123f8:	f009 fe59 	bl	801c0ae <memcpy>
 80123fc:	68aa      	ldr	r2, [r5, #8]
 80123fe:	692b      	ldr	r3, [r5, #16]
 8012400:	4422      	add	r2, r4
 8012402:	4423      	add	r3, r4
 8012404:	1b36      	subs	r6, r6, r4
 8012406:	60aa      	str	r2, [r5, #8]
 8012408:	612b      	str	r3, [r5, #16]
 801240a:	2201      	movs	r2, #1
 801240c:	4631      	mov	r1, r6
 801240e:	4628      	mov	r0, r5
 8012410:	f7fb fad8 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 8012414:	4604      	mov	r4, r0
 8012416:	1bb8      	subs	r0, r7, r6
 8012418:	4440      	add	r0, r8
 801241a:	4622      	mov	r2, r4
 801241c:	2c00      	cmp	r4, #0
 801241e:	d1ea      	bne.n	80123f6 <ucdr_deserialize_array_uint8_t+0x16>
 8012420:	2301      	movs	r3, #1
 8012422:	7da8      	ldrb	r0, [r5, #22]
 8012424:	756b      	strb	r3, [r5, #21]
 8012426:	4058      	eors	r0, r3
 8012428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801242c:	463a      	mov	r2, r7
 801242e:	68a9      	ldr	r1, [r5, #8]
 8012430:	4640      	mov	r0, r8
 8012432:	f009 fe3c 	bl	801c0ae <memcpy>
 8012436:	68aa      	ldr	r2, [r5, #8]
 8012438:	692b      	ldr	r3, [r5, #16]
 801243a:	443a      	add	r2, r7
 801243c:	443b      	add	r3, r7
 801243e:	60aa      	str	r2, [r5, #8]
 8012440:	612b      	str	r3, [r5, #16]
 8012442:	e7ed      	b.n	8012420 <ucdr_deserialize_array_uint8_t+0x40>

08012444 <ucdr_deserialize_endian_array_uint8_t>:
 8012444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012448:	4619      	mov	r1, r3
 801244a:	461f      	mov	r7, r3
 801244c:	4605      	mov	r5, r0
 801244e:	4690      	mov	r8, r2
 8012450:	f7fb fa30 	bl	800d8b4 <ucdr_check_buffer_available_for>
 8012454:	b9e0      	cbnz	r0, 8012490 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8012456:	463e      	mov	r6, r7
 8012458:	e009      	b.n	801246e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 801245a:	68a9      	ldr	r1, [r5, #8]
 801245c:	f009 fe27 	bl	801c0ae <memcpy>
 8012460:	68ab      	ldr	r3, [r5, #8]
 8012462:	6928      	ldr	r0, [r5, #16]
 8012464:	4423      	add	r3, r4
 8012466:	4420      	add	r0, r4
 8012468:	1b36      	subs	r6, r6, r4
 801246a:	60ab      	str	r3, [r5, #8]
 801246c:	6128      	str	r0, [r5, #16]
 801246e:	2201      	movs	r2, #1
 8012470:	4631      	mov	r1, r6
 8012472:	4628      	mov	r0, r5
 8012474:	f7fb faa6 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 8012478:	4604      	mov	r4, r0
 801247a:	1bb8      	subs	r0, r7, r6
 801247c:	4440      	add	r0, r8
 801247e:	4622      	mov	r2, r4
 8012480:	2c00      	cmp	r4, #0
 8012482:	d1ea      	bne.n	801245a <ucdr_deserialize_endian_array_uint8_t+0x16>
 8012484:	2301      	movs	r3, #1
 8012486:	7da8      	ldrb	r0, [r5, #22]
 8012488:	756b      	strb	r3, [r5, #21]
 801248a:	4058      	eors	r0, r3
 801248c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012490:	463a      	mov	r2, r7
 8012492:	68a9      	ldr	r1, [r5, #8]
 8012494:	4640      	mov	r0, r8
 8012496:	f009 fe0a 	bl	801c0ae <memcpy>
 801249a:	68aa      	ldr	r2, [r5, #8]
 801249c:	692b      	ldr	r3, [r5, #16]
 801249e:	443a      	add	r2, r7
 80124a0:	443b      	add	r3, r7
 80124a2:	60aa      	str	r2, [r5, #8]
 80124a4:	612b      	str	r3, [r5, #16]
 80124a6:	e7ed      	b.n	8012484 <ucdr_deserialize_endian_array_uint8_t+0x40>

080124a8 <ucdr_serialize_array_double>:
 80124a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124ac:	460e      	mov	r6, r1
 80124ae:	2108      	movs	r1, #8
 80124b0:	4604      	mov	r4, r0
 80124b2:	4617      	mov	r7, r2
 80124b4:	f7fb fa5e 	bl	800d974 <ucdr_buffer_alignment>
 80124b8:	4601      	mov	r1, r0
 80124ba:	4620      	mov	r0, r4
 80124bc:	7d65      	ldrb	r5, [r4, #21]
 80124be:	f7fb fa9d 	bl	800d9fc <ucdr_advance_buffer>
 80124c2:	7d21      	ldrb	r1, [r4, #20]
 80124c4:	7565      	strb	r5, [r4, #21]
 80124c6:	2901      	cmp	r1, #1
 80124c8:	d010      	beq.n	80124ec <ucdr_serialize_array_double+0x44>
 80124ca:	b157      	cbz	r7, 80124e2 <ucdr_serialize_array_double+0x3a>
 80124cc:	2500      	movs	r5, #0
 80124ce:	e000      	b.n	80124d2 <ucdr_serialize_array_double+0x2a>
 80124d0:	7d21      	ldrb	r1, [r4, #20]
 80124d2:	ecb6 0b02 	vldmia	r6!, {d0}
 80124d6:	4620      	mov	r0, r4
 80124d8:	3501      	adds	r5, #1
 80124da:	f7fa ff85 	bl	800d3e8 <ucdr_serialize_endian_double>
 80124de:	42af      	cmp	r7, r5
 80124e0:	d1f6      	bne.n	80124d0 <ucdr_serialize_array_double+0x28>
 80124e2:	7da0      	ldrb	r0, [r4, #22]
 80124e4:	f080 0001 	eor.w	r0, r0, #1
 80124e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124ec:	00ff      	lsls	r7, r7, #3
 80124ee:	4639      	mov	r1, r7
 80124f0:	4620      	mov	r0, r4
 80124f2:	f7fb f9df 	bl	800d8b4 <ucdr_check_buffer_available_for>
 80124f6:	b9f8      	cbnz	r0, 8012538 <ucdr_serialize_array_double+0x90>
 80124f8:	46b8      	mov	r8, r7
 80124fa:	e00a      	b.n	8012512 <ucdr_serialize_array_double+0x6a>
 80124fc:	68a0      	ldr	r0, [r4, #8]
 80124fe:	f009 fdd6 	bl	801c0ae <memcpy>
 8012502:	68a2      	ldr	r2, [r4, #8]
 8012504:	6923      	ldr	r3, [r4, #16]
 8012506:	442a      	add	r2, r5
 8012508:	442b      	add	r3, r5
 801250a:	eba8 0805 	sub.w	r8, r8, r5
 801250e:	60a2      	str	r2, [r4, #8]
 8012510:	6123      	str	r3, [r4, #16]
 8012512:	4641      	mov	r1, r8
 8012514:	2208      	movs	r2, #8
 8012516:	4620      	mov	r0, r4
 8012518:	f7fb fa54 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 801251c:	eba7 0108 	sub.w	r1, r7, r8
 8012520:	4431      	add	r1, r6
 8012522:	4605      	mov	r5, r0
 8012524:	4602      	mov	r2, r0
 8012526:	2800      	cmp	r0, #0
 8012528:	d1e8      	bne.n	80124fc <ucdr_serialize_array_double+0x54>
 801252a:	7da0      	ldrb	r0, [r4, #22]
 801252c:	2308      	movs	r3, #8
 801252e:	7563      	strb	r3, [r4, #21]
 8012530:	f080 0001 	eor.w	r0, r0, #1
 8012534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012538:	463a      	mov	r2, r7
 801253a:	68a0      	ldr	r0, [r4, #8]
 801253c:	4631      	mov	r1, r6
 801253e:	f009 fdb6 	bl	801c0ae <memcpy>
 8012542:	68a2      	ldr	r2, [r4, #8]
 8012544:	6923      	ldr	r3, [r4, #16]
 8012546:	443a      	add	r2, r7
 8012548:	441f      	add	r7, r3
 801254a:	60a2      	str	r2, [r4, #8]
 801254c:	6127      	str	r7, [r4, #16]
 801254e:	e7ec      	b.n	801252a <ucdr_serialize_array_double+0x82>

08012550 <ucdr_deserialize_array_double>:
 8012550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012554:	460e      	mov	r6, r1
 8012556:	2108      	movs	r1, #8
 8012558:	4604      	mov	r4, r0
 801255a:	4617      	mov	r7, r2
 801255c:	f7fb fa0a 	bl	800d974 <ucdr_buffer_alignment>
 8012560:	4601      	mov	r1, r0
 8012562:	4620      	mov	r0, r4
 8012564:	7d65      	ldrb	r5, [r4, #21]
 8012566:	f7fb fa49 	bl	800d9fc <ucdr_advance_buffer>
 801256a:	7d21      	ldrb	r1, [r4, #20]
 801256c:	7565      	strb	r5, [r4, #21]
 801256e:	2901      	cmp	r1, #1
 8012570:	d011      	beq.n	8012596 <ucdr_deserialize_array_double+0x46>
 8012572:	b15f      	cbz	r7, 801258c <ucdr_deserialize_array_double+0x3c>
 8012574:	2500      	movs	r5, #0
 8012576:	e000      	b.n	801257a <ucdr_deserialize_array_double+0x2a>
 8012578:	7d21      	ldrb	r1, [r4, #20]
 801257a:	4632      	mov	r2, r6
 801257c:	4620      	mov	r0, r4
 801257e:	3501      	adds	r5, #1
 8012580:	f7fb f8ca 	bl	800d718 <ucdr_deserialize_endian_double>
 8012584:	42af      	cmp	r7, r5
 8012586:	f106 0608 	add.w	r6, r6, #8
 801258a:	d1f5      	bne.n	8012578 <ucdr_deserialize_array_double+0x28>
 801258c:	7da0      	ldrb	r0, [r4, #22]
 801258e:	f080 0001 	eor.w	r0, r0, #1
 8012592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012596:	00ff      	lsls	r7, r7, #3
 8012598:	4639      	mov	r1, r7
 801259a:	4620      	mov	r0, r4
 801259c:	f7fb f98a 	bl	800d8b4 <ucdr_check_buffer_available_for>
 80125a0:	b9f8      	cbnz	r0, 80125e2 <ucdr_deserialize_array_double+0x92>
 80125a2:	46b8      	mov	r8, r7
 80125a4:	e00a      	b.n	80125bc <ucdr_deserialize_array_double+0x6c>
 80125a6:	68a1      	ldr	r1, [r4, #8]
 80125a8:	f009 fd81 	bl	801c0ae <memcpy>
 80125ac:	68a2      	ldr	r2, [r4, #8]
 80125ae:	6923      	ldr	r3, [r4, #16]
 80125b0:	442a      	add	r2, r5
 80125b2:	442b      	add	r3, r5
 80125b4:	eba8 0805 	sub.w	r8, r8, r5
 80125b8:	60a2      	str	r2, [r4, #8]
 80125ba:	6123      	str	r3, [r4, #16]
 80125bc:	2208      	movs	r2, #8
 80125be:	4641      	mov	r1, r8
 80125c0:	4620      	mov	r0, r4
 80125c2:	f7fb f9ff 	bl	800d9c4 <ucdr_check_final_buffer_behavior_array>
 80125c6:	4605      	mov	r5, r0
 80125c8:	eba7 0008 	sub.w	r0, r7, r8
 80125cc:	4430      	add	r0, r6
 80125ce:	462a      	mov	r2, r5
 80125d0:	2d00      	cmp	r5, #0
 80125d2:	d1e8      	bne.n	80125a6 <ucdr_deserialize_array_double+0x56>
 80125d4:	7da0      	ldrb	r0, [r4, #22]
 80125d6:	2308      	movs	r3, #8
 80125d8:	7563      	strb	r3, [r4, #21]
 80125da:	f080 0001 	eor.w	r0, r0, #1
 80125de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125e2:	463a      	mov	r2, r7
 80125e4:	68a1      	ldr	r1, [r4, #8]
 80125e6:	4630      	mov	r0, r6
 80125e8:	f009 fd61 	bl	801c0ae <memcpy>
 80125ec:	68a2      	ldr	r2, [r4, #8]
 80125ee:	6923      	ldr	r3, [r4, #16]
 80125f0:	443a      	add	r2, r7
 80125f2:	441f      	add	r7, r3
 80125f4:	60a2      	str	r2, [r4, #8]
 80125f6:	6127      	str	r7, [r4, #16]
 80125f8:	e7ec      	b.n	80125d4 <ucdr_deserialize_array_double+0x84>
 80125fa:	bf00      	nop

080125fc <ucdr_serialize_sequence_char>:
 80125fc:	b570      	push	{r4, r5, r6, lr}
 80125fe:	4615      	mov	r5, r2
 8012600:	460e      	mov	r6, r1
 8012602:	7d01      	ldrb	r1, [r0, #20]
 8012604:	4604      	mov	r4, r0
 8012606:	f7fa f975 	bl	800c8f4 <ucdr_serialize_endian_uint32_t>
 801260a:	b90d      	cbnz	r5, 8012610 <ucdr_serialize_sequence_char+0x14>
 801260c:	2001      	movs	r0, #1
 801260e:	bd70      	pop	{r4, r5, r6, pc}
 8012610:	7d21      	ldrb	r1, [r4, #20]
 8012612:	462b      	mov	r3, r5
 8012614:	4632      	mov	r2, r6
 8012616:	4620      	mov	r0, r4
 8012618:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801261c:	f7ff be18 	b.w	8012250 <ucdr_serialize_endian_array_char>

08012620 <ucdr_deserialize_sequence_char>:
 8012620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012624:	461d      	mov	r5, r3
 8012626:	4616      	mov	r6, r2
 8012628:	460f      	mov	r7, r1
 801262a:	461a      	mov	r2, r3
 801262c:	7d01      	ldrb	r1, [r0, #20]
 801262e:	4604      	mov	r4, r0
 8012630:	f7fa fa88 	bl	800cb44 <ucdr_deserialize_endian_uint32_t>
 8012634:	682b      	ldr	r3, [r5, #0]
 8012636:	429e      	cmp	r6, r3
 8012638:	bf3c      	itt	cc
 801263a:	2201      	movcc	r2, #1
 801263c:	75a2      	strbcc	r2, [r4, #22]
 801263e:	b913      	cbnz	r3, 8012646 <ucdr_deserialize_sequence_char+0x26>
 8012640:	2001      	movs	r0, #1
 8012642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012646:	7d21      	ldrb	r1, [r4, #20]
 8012648:	463a      	mov	r2, r7
 801264a:	4620      	mov	r0, r4
 801264c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012650:	f7ff be30 	b.w	80122b4 <ucdr_deserialize_endian_array_char>

08012654 <ucdr_serialize_sequence_uint8_t>:
 8012654:	b570      	push	{r4, r5, r6, lr}
 8012656:	4615      	mov	r5, r2
 8012658:	460e      	mov	r6, r1
 801265a:	7d01      	ldrb	r1, [r0, #20]
 801265c:	4604      	mov	r4, r0
 801265e:	f7fa f949 	bl	800c8f4 <ucdr_serialize_endian_uint32_t>
 8012662:	b90d      	cbnz	r5, 8012668 <ucdr_serialize_sequence_uint8_t+0x14>
 8012664:	2001      	movs	r0, #1
 8012666:	bd70      	pop	{r4, r5, r6, pc}
 8012668:	7d21      	ldrb	r1, [r4, #20]
 801266a:	462b      	mov	r3, r5
 801266c:	4632      	mov	r2, r6
 801266e:	4620      	mov	r0, r4
 8012670:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012674:	f7ff be82 	b.w	801237c <ucdr_serialize_endian_array_uint8_t>

08012678 <ucdr_deserialize_sequence_uint8_t>:
 8012678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801267c:	461d      	mov	r5, r3
 801267e:	4616      	mov	r6, r2
 8012680:	460f      	mov	r7, r1
 8012682:	461a      	mov	r2, r3
 8012684:	7d01      	ldrb	r1, [r0, #20]
 8012686:	4604      	mov	r4, r0
 8012688:	f7fa fa5c 	bl	800cb44 <ucdr_deserialize_endian_uint32_t>
 801268c:	682b      	ldr	r3, [r5, #0]
 801268e:	429e      	cmp	r6, r3
 8012690:	bf3c      	itt	cc
 8012692:	2201      	movcc	r2, #1
 8012694:	75a2      	strbcc	r2, [r4, #22]
 8012696:	b913      	cbnz	r3, 801269e <ucdr_deserialize_sequence_uint8_t+0x26>
 8012698:	2001      	movs	r0, #1
 801269a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801269e:	7d21      	ldrb	r1, [r4, #20]
 80126a0:	463a      	mov	r2, r7
 80126a2:	4620      	mov	r0, r4
 80126a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80126a8:	f7ff becc 	b.w	8012444 <ucdr_deserialize_endian_array_uint8_t>

080126ac <uxr_buffer_delete_entity>:
 80126ac:	b510      	push	{r4, lr}
 80126ae:	2300      	movs	r3, #0
 80126b0:	b08e      	sub	sp, #56	@ 0x38
 80126b2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80126b6:	2303      	movs	r3, #3
 80126b8:	9300      	str	r3, [sp, #0]
 80126ba:	2204      	movs	r2, #4
 80126bc:	ab06      	add	r3, sp, #24
 80126be:	4604      	mov	r4, r0
 80126c0:	9103      	str	r1, [sp, #12]
 80126c2:	f001 fc71 	bl	8013fa8 <uxr_prepare_stream_to_write_submessage>
 80126c6:	b918      	cbnz	r0, 80126d0 <uxr_buffer_delete_entity+0x24>
 80126c8:	4604      	mov	r4, r0
 80126ca:	4620      	mov	r0, r4
 80126cc:	b00e      	add	sp, #56	@ 0x38
 80126ce:	bd10      	pop	{r4, pc}
 80126d0:	9902      	ldr	r1, [sp, #8]
 80126d2:	aa05      	add	r2, sp, #20
 80126d4:	4620      	mov	r0, r4
 80126d6:	f001 fd9d 	bl	8014214 <uxr_init_base_object_request>
 80126da:	a905      	add	r1, sp, #20
 80126dc:	4604      	mov	r4, r0
 80126de:	a806      	add	r0, sp, #24
 80126e0:	f003 fc94 	bl	801600c <uxr_serialize_DELETE_Payload>
 80126e4:	4620      	mov	r0, r4
 80126e6:	b00e      	add	sp, #56	@ 0x38
 80126e8:	bd10      	pop	{r4, pc}
 80126ea:	bf00      	nop

080126ec <uxr_common_create_entity>:
 80126ec:	b510      	push	{r4, lr}
 80126ee:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80126f2:	b08c      	sub	sp, #48	@ 0x30
 80126f4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80126f8:	f1bc 0f01 	cmp.w	ip, #1
 80126fc:	bf0c      	ite	eq
 80126fe:	f003 0201 	andeq.w	r2, r3, #1
 8012702:	2200      	movne	r2, #0
 8012704:	330e      	adds	r3, #14
 8012706:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 801270a:	9101      	str	r1, [sp, #4]
 801270c:	441a      	add	r2, r3
 801270e:	2301      	movs	r3, #1
 8012710:	9300      	str	r3, [sp, #0]
 8012712:	9903      	ldr	r1, [sp, #12]
 8012714:	ab04      	add	r3, sp, #16
 8012716:	b292      	uxth	r2, r2
 8012718:	4604      	mov	r4, r0
 801271a:	f001 fc45 	bl	8013fa8 <uxr_prepare_stream_to_write_submessage>
 801271e:	b918      	cbnz	r0, 8012728 <uxr_common_create_entity+0x3c>
 8012720:	4604      	mov	r4, r0
 8012722:	4620      	mov	r0, r4
 8012724:	b00c      	add	sp, #48	@ 0x30
 8012726:	bd10      	pop	{r4, pc}
 8012728:	9902      	ldr	r1, [sp, #8]
 801272a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801272c:	4620      	mov	r0, r4
 801272e:	f001 fd71 	bl	8014214 <uxr_init_base_object_request>
 8012732:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012734:	4604      	mov	r4, r0
 8012736:	a804      	add	r0, sp, #16
 8012738:	f003 fbb0 	bl	8015e9c <uxr_serialize_CREATE_Payload>
 801273c:	4620      	mov	r0, r4
 801273e:	b00c      	add	sp, #48	@ 0x30
 8012740:	bd10      	pop	{r4, pc}
 8012742:	bf00      	nop

08012744 <uxr_buffer_create_participant_bin>:
 8012744:	b570      	push	{r4, r5, r6, lr}
 8012746:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 801274a:	ac11      	add	r4, sp, #68	@ 0x44
 801274c:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8012750:	2303      	movs	r3, #3
 8012752:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8012756:	7223      	strb	r3, [r4, #8]
 8012758:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 801275a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 801275e:	2201      	movs	r2, #1
 8012760:	2100      	movs	r1, #0
 8012762:	4605      	mov	r5, r0
 8012764:	7122      	strb	r2, [r4, #4]
 8012766:	f88d 1014 	strb.w	r1, [sp, #20]
 801276a:	b1cb      	cbz	r3, 80127a0 <uxr_buffer_create_participant_bin+0x5c>
 801276c:	f88d 201c 	strb.w	r2, [sp, #28]
 8012770:	9308      	str	r3, [sp, #32]
 8012772:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012776:	a915      	add	r1, sp, #84	@ 0x54
 8012778:	a809      	add	r0, sp, #36	@ 0x24
 801277a:	f7fb f8ef 	bl	800d95c <ucdr_init_buffer>
 801277e:	a905      	add	r1, sp, #20
 8012780:	a809      	add	r0, sp, #36	@ 0x24
 8012782:	f002 ff6d 	bl	8015660 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8012786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012788:	9600      	str	r6, [sp, #0]
 801278a:	9401      	str	r4, [sp, #4]
 801278c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012790:	60e3      	str	r3, [r4, #12]
 8012792:	4628      	mov	r0, r5
 8012794:	b29b      	uxth	r3, r3
 8012796:	f7ff ffa9 	bl	80126ec <uxr_common_create_entity>
 801279a:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 801279e:	bd70      	pop	{r4, r5, r6, pc}
 80127a0:	f88d 301c 	strb.w	r3, [sp, #28]
 80127a4:	e7e5      	b.n	8012772 <uxr_buffer_create_participant_bin+0x2e>
 80127a6:	bf00      	nop

080127a8 <uxr_buffer_create_topic_bin>:
 80127a8:	b570      	push	{r4, r5, r6, lr}
 80127aa:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 80127ae:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80127b2:	9105      	str	r1, [sp, #20]
 80127b4:	4605      	mov	r5, r0
 80127b6:	a997      	add	r1, sp, #604	@ 0x25c
 80127b8:	4618      	mov	r0, r3
 80127ba:	2302      	movs	r3, #2
 80127bc:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 80127c0:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 80127c4:	f000 fa58 	bl	8012c78 <uxr_object_id_to_raw>
 80127c8:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80127ca:	9306      	str	r3, [sp, #24]
 80127cc:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80127ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80127d0:	2303      	movs	r3, #3
 80127d2:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 80127d6:	2301      	movs	r3, #1
 80127d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80127dc:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80127e0:	a917      	add	r1, sp, #92	@ 0x5c
 80127e2:	2300      	movs	r3, #0
 80127e4:	a80b      	add	r0, sp, #44	@ 0x2c
 80127e6:	f88d 301c 	strb.w	r3, [sp, #28]
 80127ea:	f7fb f8b7 	bl	800d95c <ucdr_init_buffer>
 80127ee:	a906      	add	r1, sp, #24
 80127f0:	a80b      	add	r0, sp, #44	@ 0x2c
 80127f2:	f002 ff57 	bl	80156a4 <uxr_serialize_OBJK_Topic_Binary>
 80127f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127f8:	9316      	str	r3, [sp, #88]	@ 0x58
 80127fa:	ac13      	add	r4, sp, #76	@ 0x4c
 80127fc:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012800:	9600      	str	r6, [sp, #0]
 8012802:	9401      	str	r4, [sp, #4]
 8012804:	b29b      	uxth	r3, r3
 8012806:	4628      	mov	r0, r5
 8012808:	f7ff ff70 	bl	80126ec <uxr_common_create_entity>
 801280c:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8012810:	bd70      	pop	{r4, r5, r6, pc}
 8012812:	bf00      	nop

08012814 <uxr_buffer_create_publisher_bin>:
 8012814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012816:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 801281a:	4605      	mov	r5, r0
 801281c:	9105      	str	r1, [sp, #20]
 801281e:	4618      	mov	r0, r3
 8012820:	2603      	movs	r6, #3
 8012822:	a992      	add	r1, sp, #584	@ 0x248
 8012824:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8012828:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 801282c:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8012830:	f000 fa22 	bl	8012c78 <uxr_object_id_to_raw>
 8012834:	2300      	movs	r3, #0
 8012836:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801283a:	a912      	add	r1, sp, #72	@ 0x48
 801283c:	a806      	add	r0, sp, #24
 801283e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8012842:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8012846:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 801284a:	f7fb f887 	bl	800d95c <ucdr_init_buffer>
 801284e:	a993      	add	r1, sp, #588	@ 0x24c
 8012850:	a806      	add	r0, sp, #24
 8012852:	f002 ffdb 	bl	801580c <uxr_serialize_OBJK_Publisher_Binary>
 8012856:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012858:	9311      	str	r3, [sp, #68]	@ 0x44
 801285a:	ac0e      	add	r4, sp, #56	@ 0x38
 801285c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012860:	9700      	str	r7, [sp, #0]
 8012862:	9401      	str	r4, [sp, #4]
 8012864:	b29b      	uxth	r3, r3
 8012866:	4628      	mov	r0, r5
 8012868:	f7ff ff40 	bl	80126ec <uxr_common_create_entity>
 801286c:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8012870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012872:	bf00      	nop

08012874 <uxr_buffer_create_subscriber_bin>:
 8012874:	b570      	push	{r4, r5, r6, lr}
 8012876:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 801287a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801287e:	9105      	str	r1, [sp, #20]
 8012880:	4605      	mov	r5, r0
 8012882:	a992      	add	r1, sp, #584	@ 0x248
 8012884:	4618      	mov	r0, r3
 8012886:	2304      	movs	r3, #4
 8012888:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 801288c:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 8012890:	f000 f9f2 	bl	8012c78 <uxr_object_id_to_raw>
 8012894:	2300      	movs	r3, #0
 8012896:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801289a:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 801289e:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 80128a2:	a912      	add	r1, sp, #72	@ 0x48
 80128a4:	2303      	movs	r3, #3
 80128a6:	a806      	add	r0, sp, #24
 80128a8:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 80128ac:	f7fb f856 	bl	800d95c <ucdr_init_buffer>
 80128b0:	a993      	add	r1, sp, #588	@ 0x24c
 80128b2:	a806      	add	r0, sp, #24
 80128b4:	f003 f85a 	bl	801596c <uxr_serialize_OBJK_Subscriber_Binary>
 80128b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80128ba:	9311      	str	r3, [sp, #68]	@ 0x44
 80128bc:	ac0e      	add	r4, sp, #56	@ 0x38
 80128be:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80128c2:	9600      	str	r6, [sp, #0]
 80128c4:	9401      	str	r4, [sp, #4]
 80128c6:	b29b      	uxth	r3, r3
 80128c8:	4628      	mov	r0, r5
 80128ca:	f7ff ff0f 	bl	80126ec <uxr_common_create_entity>
 80128ce:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 80128d2:	bd70      	pop	{r4, r5, r6, pc}

080128d4 <uxr_buffer_create_datawriter_bin>:
 80128d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128d8:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80128dc:	ac1d      	add	r4, sp, #116	@ 0x74
 80128de:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80128e2:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 80128e6:	9105      	str	r1, [sp, #20]
 80128e8:	4606      	mov	r6, r0
 80128ea:	a9a1      	add	r1, sp, #644	@ 0x284
 80128ec:	4618      	mov	r0, r3
 80128ee:	2305      	movs	r3, #5
 80128f0:	7123      	strb	r3, [r4, #4]
 80128f2:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 80128f6:	2703      	movs	r7, #3
 80128f8:	f000 f9be 	bl	8012c78 <uxr_object_id_to_raw>
 80128fc:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 80128fe:	7227      	strb	r7, [r4, #8]
 8012900:	a90e      	add	r1, sp, #56	@ 0x38
 8012902:	f000 f9b9 	bl	8012c78 <uxr_object_id_to_raw>
 8012906:	2300      	movs	r3, #0
 8012908:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 801290c:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8012910:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8012914:	3d00      	subs	r5, #0
 8012916:	bf18      	it	ne
 8012918:	2501      	movne	r5, #1
 801291a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 801291e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8012922:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8012926:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801292a:	2301      	movs	r3, #1
 801292c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8012930:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8012934:	bb8a      	cbnz	r2, 801299a <uxr_buffer_create_datawriter_bin+0xc6>
 8012936:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801293a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801293e:	f04f 0c13 	mov.w	ip, #19
 8012942:	250b      	movs	r5, #11
 8012944:	2221      	movs	r2, #33	@ 0x21
 8012946:	2111      	movs	r1, #17
 8012948:	2009      	movs	r0, #9
 801294a:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 801294e:	b923      	cbnz	r3, 801295a <uxr_buffer_create_datawriter_bin+0x86>
 8012950:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8012954:	4672      	mov	r2, lr
 8012956:	4661      	mov	r1, ip
 8012958:	4628      	mov	r0, r5
 801295a:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 801295e:	2b01      	cmp	r3, #1
 8012960:	d025      	beq.n	80129ae <uxr_buffer_create_datawriter_bin+0xda>
 8012962:	2b03      	cmp	r3, #3
 8012964:	d029      	beq.n	80129ba <uxr_buffer_create_datawriter_bin+0xe6>
 8012966:	b32b      	cbz	r3, 80129b4 <uxr_buffer_create_datawriter_bin+0xe0>
 8012968:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801296c:	a921      	add	r1, sp, #132	@ 0x84
 801296e:	a806      	add	r0, sp, #24
 8012970:	f7fa fff4 	bl	800d95c <ucdr_init_buffer>
 8012974:	a90e      	add	r1, sp, #56	@ 0x38
 8012976:	a806      	add	r0, sp, #24
 8012978:	f003 f8aa 	bl	8015ad0 <uxr_serialize_OBJK_DataWriter_Binary>
 801297c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801297e:	f8cd 8000 	str.w	r8, [sp]
 8012982:	9401      	str	r4, [sp, #4]
 8012984:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012988:	60e3      	str	r3, [r4, #12]
 801298a:	4630      	mov	r0, r6
 801298c:	b29b      	uxth	r3, r3
 801298e:	f7ff fead 	bl	80126ec <uxr_common_create_entity>
 8012992:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8012996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801299a:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 801299e:	f04f 0c12 	mov.w	ip, #18
 80129a2:	250a      	movs	r5, #10
 80129a4:	2220      	movs	r2, #32
 80129a6:	2110      	movs	r1, #16
 80129a8:	2008      	movs	r0, #8
 80129aa:	2702      	movs	r7, #2
 80129ac:	e7cd      	b.n	801294a <uxr_buffer_create_datawriter_bin+0x76>
 80129ae:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80129b2:	e7d9      	b.n	8012968 <uxr_buffer_create_datawriter_bin+0x94>
 80129b4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80129b8:	e7d6      	b.n	8012968 <uxr_buffer_create_datawriter_bin+0x94>
 80129ba:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80129be:	e7d3      	b.n	8012968 <uxr_buffer_create_datawriter_bin+0x94>

080129c0 <uxr_buffer_create_datareader_bin>:
 80129c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129c4:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80129c8:	ac1f      	add	r4, sp, #124	@ 0x7c
 80129ca:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80129ce:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 80129d2:	9105      	str	r1, [sp, #20]
 80129d4:	4606      	mov	r6, r0
 80129d6:	a9a3      	add	r1, sp, #652	@ 0x28c
 80129d8:	4618      	mov	r0, r3
 80129da:	2306      	movs	r3, #6
 80129dc:	7123      	strb	r3, [r4, #4]
 80129de:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 80129e2:	2703      	movs	r7, #3
 80129e4:	f000 f948 	bl	8012c78 <uxr_object_id_to_raw>
 80129e8:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 80129ea:	7227      	strb	r7, [r4, #8]
 80129ec:	a90e      	add	r1, sp, #56	@ 0x38
 80129ee:	f000 f943 	bl	8012c78 <uxr_object_id_to_raw>
 80129f2:	2300      	movs	r3, #0
 80129f4:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 80129f8:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 80129fc:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 8012a00:	3d00      	subs	r5, #0
 8012a02:	bf18      	it	ne
 8012a04:	2501      	movne	r5, #1
 8012a06:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8012a0a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8012a0e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8012a12:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8012a16:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8012a1a:	2301      	movs	r3, #1
 8012a1c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8012a20:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8012a24:	bb8a      	cbnz	r2, 8012a8a <uxr_buffer_create_datareader_bin+0xca>
 8012a26:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8012a2a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 8012a2e:	f04f 0c13 	mov.w	ip, #19
 8012a32:	250b      	movs	r5, #11
 8012a34:	2221      	movs	r2, #33	@ 0x21
 8012a36:	2111      	movs	r1, #17
 8012a38:	2009      	movs	r0, #9
 8012a3a:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 8012a3e:	b923      	cbnz	r3, 8012a4a <uxr_buffer_create_datareader_bin+0x8a>
 8012a40:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8012a44:	4672      	mov	r2, lr
 8012a46:	4661      	mov	r1, ip
 8012a48:	4628      	mov	r0, r5
 8012a4a:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 8012a4e:	2b01      	cmp	r3, #1
 8012a50:	d025      	beq.n	8012a9e <uxr_buffer_create_datareader_bin+0xde>
 8012a52:	2b03      	cmp	r3, #3
 8012a54:	d029      	beq.n	8012aaa <uxr_buffer_create_datareader_bin+0xea>
 8012a56:	b32b      	cbz	r3, 8012aa4 <uxr_buffer_create_datareader_bin+0xe4>
 8012a58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012a5c:	a923      	add	r1, sp, #140	@ 0x8c
 8012a5e:	a806      	add	r0, sp, #24
 8012a60:	f7fa ff7c 	bl	800d95c <ucdr_init_buffer>
 8012a64:	a90e      	add	r1, sp, #56	@ 0x38
 8012a66:	a806      	add	r0, sp, #24
 8012a68:	f002 fff6 	bl	8015a58 <uxr_serialize_OBJK_DataReader_Binary>
 8012a6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012a6e:	f8cd 8000 	str.w	r8, [sp]
 8012a72:	9401      	str	r4, [sp, #4]
 8012a74:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012a78:	60e3      	str	r3, [r4, #12]
 8012a7a:	4630      	mov	r0, r6
 8012a7c:	b29b      	uxth	r3, r3
 8012a7e:	f7ff fe35 	bl	80126ec <uxr_common_create_entity>
 8012a82:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8012a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a8a:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 8012a8e:	f04f 0c12 	mov.w	ip, #18
 8012a92:	250a      	movs	r5, #10
 8012a94:	2220      	movs	r2, #32
 8012a96:	2110      	movs	r1, #16
 8012a98:	2008      	movs	r0, #8
 8012a9a:	2702      	movs	r7, #2
 8012a9c:	e7cd      	b.n	8012a3a <uxr_buffer_create_datareader_bin+0x7a>
 8012a9e:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 8012aa2:	e7d9      	b.n	8012a58 <uxr_buffer_create_datareader_bin+0x98>
 8012aa4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 8012aa8:	e7d6      	b.n	8012a58 <uxr_buffer_create_datareader_bin+0x98>
 8012aaa:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 8012aae:	e7d3      	b.n	8012a58 <uxr_buffer_create_datareader_bin+0x98>

08012ab0 <get_custom_error>:
 8012ab0:	4b01      	ldr	r3, [pc, #4]	@ (8012ab8 <get_custom_error+0x8>)
 8012ab2:	7818      	ldrb	r0, [r3, #0]
 8012ab4:	4770      	bx	lr
 8012ab6:	bf00      	nop
 8012ab8:	20011a7c 	.word	0x20011a7c

08012abc <recv_custom_msg>:
 8012abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ac0:	4693      	mov	fp, r2
 8012ac2:	b089      	sub	sp, #36	@ 0x24
 8012ac4:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8012ac8:	9305      	str	r3, [sp, #20]
 8012aca:	468a      	mov	sl, r1
 8012acc:	2100      	movs	r1, #0
 8012ace:	4604      	mov	r4, r0
 8012ad0:	f88d 101e 	strb.w	r1, [sp, #30]
 8012ad4:	b322      	cbz	r2, 8012b20 <recv_custom_msg+0x64>
 8012ad6:	f200 2902 	addw	r9, r0, #514	@ 0x202
 8012ada:	f10d 081f 	add.w	r8, sp, #31
 8012ade:	af05      	add	r7, sp, #20
 8012ae0:	f10d 061e 	add.w	r6, sp, #30
 8012ae4:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8012ae8:	e002      	b.n	8012af0 <recv_custom_msg+0x34>
 8012aea:	9b05      	ldr	r3, [sp, #20]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	dd0f      	ble.n	8012b10 <recv_custom_msg+0x54>
 8012af0:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 8012af4:	4623      	mov	r3, r4
 8012af6:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8012afa:	e9cd 5600 	strd	r5, r6, [sp]
 8012afe:	4622      	mov	r2, r4
 8012b00:	4648      	mov	r0, r9
 8012b02:	f001 fdb5 	bl	8014670 <uxr_read_framed_msg>
 8012b06:	2800      	cmp	r0, #0
 8012b08:	d0ef      	beq.n	8012aea <recv_custom_msg+0x2e>
 8012b0a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8012b0e:	b1b3      	cbz	r3, 8012b3e <recv_custom_msg+0x82>
 8012b10:	4b0f      	ldr	r3, [pc, #60]	@ (8012b50 <recv_custom_msg+0x94>)
 8012b12:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8012b16:	701a      	strb	r2, [r3, #0]
 8012b18:	2000      	movs	r0, #0
 8012b1a:	b009      	add	sp, #36	@ 0x24
 8012b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b20:	f10d 021f 	add.w	r2, sp, #31
 8012b24:	9200      	str	r2, [sp, #0]
 8012b26:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8012b2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012b2e:	4601      	mov	r1, r0
 8012b30:	47a8      	blx	r5
 8012b32:	2800      	cmp	r0, #0
 8012b34:	d0ec      	beq.n	8012b10 <recv_custom_msg+0x54>
 8012b36:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d1e8      	bne.n	8012b10 <recv_custom_msg+0x54>
 8012b3e:	f8cb 0000 	str.w	r0, [fp]
 8012b42:	2001      	movs	r0, #1
 8012b44:	f8ca 4000 	str.w	r4, [sl]
 8012b48:	b009      	add	sp, #36	@ 0x24
 8012b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b4e:	bf00      	nop
 8012b50:	20011a7c 	.word	0x20011a7c

08012b54 <send_custom_msg>:
 8012b54:	b530      	push	{r4, r5, lr}
 8012b56:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 8012b5a:	b087      	sub	sp, #28
 8012b5c:	4615      	mov	r5, r2
 8012b5e:	b974      	cbnz	r4, 8012b7e <send_custom_msg+0x2a>
 8012b60:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8012b64:	f10d 0317 	add.w	r3, sp, #23
 8012b68:	47a0      	blx	r4
 8012b6a:	b108      	cbz	r0, 8012b70 <send_custom_msg+0x1c>
 8012b6c:	42a8      	cmp	r0, r5
 8012b6e:	d015      	beq.n	8012b9c <send_custom_msg+0x48>
 8012b70:	4b0c      	ldr	r3, [pc, #48]	@ (8012ba4 <send_custom_msg+0x50>)
 8012b72:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8012b76:	701a      	strb	r2, [r3, #0]
 8012b78:	2000      	movs	r0, #0
 8012b7a:	b007      	add	sp, #28
 8012b7c:	bd30      	pop	{r4, r5, pc}
 8012b7e:	460b      	mov	r3, r1
 8012b80:	2200      	movs	r2, #0
 8012b82:	f10d 0117 	add.w	r1, sp, #23
 8012b86:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8012b8a:	4602      	mov	r2, r0
 8012b8c:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 8012b90:	9500      	str	r5, [sp, #0]
 8012b92:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8012b96:	f001 fb73 	bl	8014280 <uxr_write_framed_msg>
 8012b9a:	e7e6      	b.n	8012b6a <send_custom_msg+0x16>
 8012b9c:	2001      	movs	r0, #1
 8012b9e:	b007      	add	sp, #28
 8012ba0:	bd30      	pop	{r4, r5, pc}
 8012ba2:	bf00      	nop
 8012ba4:	20011a7c 	.word	0x20011a7c

08012ba8 <uxr_set_custom_transport_callbacks>:
 8012ba8:	b410      	push	{r4}
 8012baa:	9c01      	ldr	r4, [sp, #4]
 8012bac:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8012bb0:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8012bb4:	9b02      	ldr	r3, [sp, #8]
 8012bb6:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8012bba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012bbe:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8012bc2:	4770      	bx	lr

08012bc4 <uxr_init_custom_transport>:
 8012bc4:	b538      	push	{r3, r4, r5, lr}
 8012bc6:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8012bca:	b303      	cbz	r3, 8012c0e <uxr_init_custom_transport+0x4a>
 8012bcc:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8012bd0:	4604      	mov	r4, r0
 8012bd2:	b1e2      	cbz	r2, 8012c0e <uxr_init_custom_transport+0x4a>
 8012bd4:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8012bd8:	b1ca      	cbz	r2, 8012c0e <uxr_init_custom_transport+0x4a>
 8012bda:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8012bde:	b1b2      	cbz	r2, 8012c0e <uxr_init_custom_transport+0x4a>
 8012be0:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8012be4:	4798      	blx	r3
 8012be6:	4605      	mov	r5, r0
 8012be8:	b188      	cbz	r0, 8012c0e <uxr_init_custom_transport+0x4a>
 8012bea:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8012bee:	b98b      	cbnz	r3, 8012c14 <uxr_init_custom_transport+0x50>
 8012bf0:	490b      	ldr	r1, [pc, #44]	@ (8012c20 <uxr_init_custom_transport+0x5c>)
 8012bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8012c24 <uxr_init_custom_transport+0x60>)
 8012bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8012c28 <uxr_init_custom_transport+0x64>)
 8012bf6:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8012bfa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012bfe:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8012c02:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8012c06:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8012c0a:	4628      	mov	r0, r5
 8012c0c:	bd38      	pop	{r3, r4, r5, pc}
 8012c0e:	2500      	movs	r5, #0
 8012c10:	4628      	mov	r0, r5
 8012c12:	bd38      	pop	{r3, r4, r5, pc}
 8012c14:	2100      	movs	r1, #0
 8012c16:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8012c1a:	f001 fb2b 	bl	8014274 <uxr_init_framing_io>
 8012c1e:	e7e7      	b.n	8012bf0 <uxr_init_custom_transport+0x2c>
 8012c20:	08012b55 	.word	0x08012b55
 8012c24:	08012abd 	.word	0x08012abd
 8012c28:	08012ab1 	.word	0x08012ab1

08012c2c <uxr_close_custom_transport>:
 8012c2c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8012c30:	4718      	bx	r3
 8012c32:	bf00      	nop

08012c34 <uxr_object_id>:
 8012c34:	b082      	sub	sp, #8
 8012c36:	2300      	movs	r3, #0
 8012c38:	f88d 1006 	strb.w	r1, [sp, #6]
 8012c3c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012c40:	f360 030f 	bfi	r3, r0, #0, #16
 8012c44:	f362 431f 	bfi	r3, r2, #16, #16
 8012c48:	4618      	mov	r0, r3
 8012c4a:	b002      	add	sp, #8
 8012c4c:	4770      	bx	lr
 8012c4e:	bf00      	nop

08012c50 <uxr_object_id_from_raw>:
 8012c50:	7843      	ldrb	r3, [r0, #1]
 8012c52:	7801      	ldrb	r1, [r0, #0]
 8012c54:	b082      	sub	sp, #8
 8012c56:	f003 020f 	and.w	r2, r3, #15
 8012c5a:	f88d 2006 	strb.w	r2, [sp, #6]
 8012c5e:	091b      	lsrs	r3, r3, #4
 8012c60:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012c64:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8012c68:	2000      	movs	r0, #0
 8012c6a:	f363 000f 	bfi	r0, r3, #0, #16
 8012c6e:	f362 401f 	bfi	r0, r2, #16, #16
 8012c72:	b002      	add	sp, #8
 8012c74:	4770      	bx	lr
 8012c76:	bf00      	nop

08012c78 <uxr_object_id_to_raw>:
 8012c78:	4602      	mov	r2, r0
 8012c7a:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8012c7e:	b082      	sub	sp, #8
 8012c80:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8012c84:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8012c88:	f881 c000 	strb.w	ip, [r1]
 8012c8c:	7048      	strb	r0, [r1, #1]
 8012c8e:	b002      	add	sp, #8
 8012c90:	4770      	bx	lr
 8012c92:	bf00      	nop

08012c94 <uxr_ping_agent_session>:
 8012c94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012c98:	4617      	mov	r7, r2
 8012c9a:	b091      	sub	sp, #68	@ 0x44
 8012c9c:	2210      	movs	r2, #16
 8012c9e:	4606      	mov	r6, r0
 8012ca0:	4688      	mov	r8, r1
 8012ca2:	a808      	add	r0, sp, #32
 8012ca4:	eb0d 0102 	add.w	r1, sp, r2
 8012ca8:	f7fa fe58 	bl	800d95c <ucdr_init_buffer>
 8012cac:	4b1e      	ldr	r3, [pc, #120]	@ (8012d28 <uxr_ping_agent_session+0x94>)
 8012cae:	2500      	movs	r5, #0
 8012cb0:	881b      	ldrh	r3, [r3, #0]
 8012cb2:	f8ad 300a 	strh.w	r3, [sp, #10]
 8012cb6:	9500      	str	r5, [sp, #0]
 8012cb8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8012cbc:	2402      	movs	r4, #2
 8012cbe:	7831      	ldrb	r1, [r6, #0]
 8012cc0:	f8ad 3008 	strh.w	r3, [sp, #8]
 8012cc4:	462a      	mov	r2, r5
 8012cc6:	a808      	add	r0, sp, #32
 8012cc8:	462b      	mov	r3, r5
 8012cca:	9403      	str	r4, [sp, #12]
 8012ccc:	f002 fa96 	bl	80151fc <uxr_serialize_message_header>
 8012cd0:	4621      	mov	r1, r4
 8012cd2:	462b      	mov	r3, r5
 8012cd4:	2208      	movs	r2, #8
 8012cd6:	a808      	add	r0, sp, #32
 8012cd8:	f002 f896 	bl	8014e08 <uxr_buffer_submessage_header>
 8012cdc:	a902      	add	r1, sp, #8
 8012cde:	4604      	mov	r4, r0
 8012ce0:	a808      	add	r0, sp, #32
 8012ce2:	f003 f96b 	bl	8015fbc <uxr_serialize_GET_INFO_Payload>
 8012ce6:	b104      	cbz	r4, 8012cea <uxr_ping_agent_session+0x56>
 8012ce8:	b918      	cbnz	r0, 8012cf2 <uxr_ping_agent_session+0x5e>
 8012cea:	2000      	movs	r0, #0
 8012cec:	b011      	add	sp, #68	@ 0x44
 8012cee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012cf2:	a808      	add	r0, sp, #32
 8012cf4:	f7fa fe5e 	bl	800d9b4 <ucdr_buffer_length>
 8012cf8:	4681      	mov	r9, r0
 8012cfa:	e00d      	b.n	8012d18 <uxr_ping_agent_session+0x84>
 8012cfc:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8012cfe:	e9d3 0400 	ldrd	r0, r4, [r3]
 8012d02:	47a0      	blx	r4
 8012d04:	4641      	mov	r1, r8
 8012d06:	4604      	mov	r4, r0
 8012d08:	4630      	mov	r0, r6
 8012d0a:	f000 ff4d 	bl	8013ba8 <uxr_run_session_until_pong>
 8012d0e:	ea04 0c00 	and.w	ip, r4, r0
 8012d12:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 8012d16:	d1e9      	bne.n	8012cec <uxr_ping_agent_session+0x58>
 8012d18:	42af      	cmp	r7, r5
 8012d1a:	464a      	mov	r2, r9
 8012d1c:	a904      	add	r1, sp, #16
 8012d1e:	f105 0501 	add.w	r5, r5, #1
 8012d22:	d1eb      	bne.n	8012cfc <uxr_ping_agent_session+0x68>
 8012d24:	e7e1      	b.n	8012cea <uxr_ping_agent_session+0x56>
 8012d26:	bf00      	nop
 8012d28:	0801cde4 	.word	0x0801cde4

08012d2c <uxr_ping_agent_attempts>:
 8012d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d30:	ed2d 8b02 	vpush	{d8}
 8012d34:	b0d1      	sub	sp, #324	@ 0x144
 8012d36:	4606      	mov	r6, r0
 8012d38:	4688      	mov	r8, r1
 8012d3a:	a80e      	add	r0, sp, #56	@ 0x38
 8012d3c:	a90a      	add	r1, sp, #40	@ 0x28
 8012d3e:	4615      	mov	r5, r2
 8012d40:	2210      	movs	r2, #16
 8012d42:	f7fa fe0b 	bl	800d95c <ucdr_init_buffer>
 8012d46:	4b54      	ldr	r3, [pc, #336]	@ (8012e98 <uxr_ping_agent_attempts+0x16c>)
 8012d48:	881b      	ldrh	r3, [r3, #0]
 8012d4a:	f8ad 307a 	strh.w	r3, [sp, #122]	@ 0x7a
 8012d4e:	2300      	movs	r3, #0
 8012d50:	2402      	movs	r4, #2
 8012d52:	461a      	mov	r2, r3
 8012d54:	9300      	str	r3, [sp, #0]
 8012d56:	2180      	movs	r1, #128	@ 0x80
 8012d58:	a80e      	add	r0, sp, #56	@ 0x38
 8012d5a:	f44f 6720 	mov.w	r7, #2560	@ 0xa00
 8012d5e:	941f      	str	r4, [sp, #124]	@ 0x7c
 8012d60:	f8ad 7078 	strh.w	r7, [sp, #120]	@ 0x78
 8012d64:	f002 fa4a 	bl	80151fc <uxr_serialize_message_header>
 8012d68:	4621      	mov	r1, r4
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	2208      	movs	r2, #8
 8012d6e:	a80e      	add	r0, sp, #56	@ 0x38
 8012d70:	f002 f84a 	bl	8014e08 <uxr_buffer_submessage_header>
 8012d74:	a91e      	add	r1, sp, #120	@ 0x78
 8012d76:	4604      	mov	r4, r0
 8012d78:	a80e      	add	r0, sp, #56	@ 0x38
 8012d7a:	f003 f91f 	bl	8015fbc <uxr_serialize_GET_INFO_Payload>
 8012d7e:	b104      	cbz	r4, 8012d82 <uxr_ping_agent_attempts+0x56>
 8012d80:	b938      	cbnz	r0, 8012d92 <uxr_ping_agent_attempts+0x66>
 8012d82:	f04f 0b00 	mov.w	fp, #0
 8012d86:	4658      	mov	r0, fp
 8012d88:	b051      	add	sp, #324	@ 0x144
 8012d8a:	ecbd 8b02 	vpop	{d8}
 8012d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d92:	a80e      	add	r0, sp, #56	@ 0x38
 8012d94:	f7fa fe0e 	bl	800d9b4 <ucdr_buffer_length>
 8012d98:	1c6b      	adds	r3, r5, #1
 8012d9a:	ee08 0a10 	vmov	s16, r0
 8012d9e:	9303      	str	r3, [sp, #12]
 8012da0:	f04f 0901 	mov.w	r9, #1
 8012da4:	9b03      	ldr	r3, [sp, #12]
 8012da6:	454b      	cmp	r3, r9
 8012da8:	d0eb      	beq.n	8012d82 <uxr_ping_agent_attempts+0x56>
 8012daa:	e9d6 0300 	ldrd	r0, r3, [r6]
 8012dae:	ee18 2a10 	vmov	r2, s16
 8012db2:	a90a      	add	r1, sp, #40	@ 0x28
 8012db4:	4798      	blx	r3
 8012db6:	f002 f86d 	bl	8014e94 <uxr_millis>
 8012dba:	4645      	mov	r5, r8
 8012dbc:	4604      	mov	r4, r0
 8012dbe:	f04f 0a00 	mov.w	sl, #0
 8012dc2:	68b7      	ldr	r7, [r6, #8]
 8012dc4:	6830      	ldr	r0, [r6, #0]
 8012dc6:	f8cd a018 	str.w	sl, [sp, #24]
 8012dca:	4643      	mov	r3, r8
 8012dcc:	aa07      	add	r2, sp, #28
 8012dce:	a906      	add	r1, sp, #24
 8012dd0:	47b8      	blx	r7
 8012dd2:	4607      	mov	r7, r0
 8012dd4:	b958      	cbnz	r0, 8012dee <uxr_ping_agent_attempts+0xc2>
 8012dd6:	f002 f85d 	bl	8014e94 <uxr_millis>
 8012dda:	1b00      	subs	r0, r0, r4
 8012ddc:	1a2d      	subs	r5, r5, r0
 8012dde:	f002 f859 	bl	8014e94 <uxr_millis>
 8012de2:	2d00      	cmp	r5, #0
 8012de4:	4604      	mov	r4, r0
 8012de6:	dcec      	bgt.n	8012dc2 <uxr_ping_agent_attempts+0x96>
 8012de8:	f109 0901 	add.w	r9, r9, #1
 8012dec:	e7da      	b.n	8012da4 <uxr_ping_agent_attempts+0x78>
 8012dee:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8012df2:	a816      	add	r0, sp, #88	@ 0x58
 8012df4:	f7fa fdb2 	bl	800d95c <ucdr_init_buffer>
 8012df8:	ab05      	add	r3, sp, #20
 8012dfa:	f10d 0211 	add.w	r2, sp, #17
 8012dfe:	a916      	add	r1, sp, #88	@ 0x58
 8012e00:	a808      	add	r0, sp, #32
 8012e02:	e9cd aa08 	strd	sl, sl, [sp, #32]
 8012e06:	f001 f9bb 	bl	8014180 <uxr_read_session_header>
 8012e0a:	22c8      	movs	r2, #200	@ 0xc8
 8012e0c:	2100      	movs	r1, #0
 8012e0e:	a81e      	add	r0, sp, #120	@ 0x78
 8012e10:	f009 f884 	bl	801bf1c <memset>
 8012e14:	a816      	add	r0, sp, #88	@ 0x58
 8012e16:	f7fa fdd1 	bl	800d9bc <ucdr_buffer_remaining>
 8012e1a:	2804      	cmp	r0, #4
 8012e1c:	d814      	bhi.n	8012e48 <uxr_ping_agent_attempts+0x11c>
 8012e1e:	f89d b12d 	ldrb.w	fp, [sp, #301]	@ 0x12d
 8012e22:	f002 f837 	bl	8014e94 <uxr_millis>
 8012e26:	1b00      	subs	r0, r0, r4
 8012e28:	1a2d      	subs	r5, r5, r0
 8012e2a:	f002 f833 	bl	8014e94 <uxr_millis>
 8012e2e:	2d00      	cmp	r5, #0
 8012e30:	4604      	mov	r4, r0
 8012e32:	dd2a      	ble.n	8012e8a <uxr_ping_agent_attempts+0x15e>
 8012e34:	f1bb 0f00 	cmp.w	fp, #0
 8012e38:	d0c3      	beq.n	8012dc2 <uxr_ping_agent_attempts+0x96>
 8012e3a:	46bb      	mov	fp, r7
 8012e3c:	4658      	mov	r0, fp
 8012e3e:	b051      	add	sp, #324	@ 0x144
 8012e40:	ecbd 8b02 	vpop	{d8}
 8012e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e48:	f10d 0316 	add.w	r3, sp, #22
 8012e4c:	f10d 0213 	add.w	r2, sp, #19
 8012e50:	f10d 0112 	add.w	r1, sp, #18
 8012e54:	a816      	add	r0, sp, #88	@ 0x58
 8012e56:	f88d a012 	strb.w	sl, [sp, #18]
 8012e5a:	f8ad a016 	strh.w	sl, [sp, #22]
 8012e5e:	f88d a013 	strb.w	sl, [sp, #19]
 8012e62:	f002 fa1d 	bl	80152a0 <uxr_deserialize_submessage_header>
 8012e66:	a816      	add	r0, sp, #88	@ 0x58
 8012e68:	f7fa fda8 	bl	800d9bc <ucdr_buffer_remaining>
 8012e6c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8012e70:	4298      	cmp	r0, r3
 8012e72:	d3d4      	bcc.n	8012e1e <uxr_ping_agent_attempts+0xf2>
 8012e74:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8012e78:	2b06      	cmp	r3, #6
 8012e7a:	d1d0      	bne.n	8012e1e <uxr_ping_agent_attempts+0xf2>
 8012e7c:	a916      	add	r1, sp, #88	@ 0x58
 8012e7e:	a81e      	add	r0, sp, #120	@ 0x78
 8012e80:	f88d a12d 	strb.w	sl, [sp, #301]	@ 0x12d
 8012e84:	f000 face 	bl	8013424 <read_submessage_info>
 8012e88:	e7c9      	b.n	8012e1e <uxr_ping_agent_attempts+0xf2>
 8012e8a:	f1bb 0f00 	cmp.w	fp, #0
 8012e8e:	d1d4      	bne.n	8012e3a <uxr_ping_agent_attempts+0x10e>
 8012e90:	f109 0901 	add.w	r9, r9, #1
 8012e94:	e786      	b.n	8012da4 <uxr_ping_agent_attempts+0x78>
 8012e96:	bf00      	nop
 8012e98:	0801cde4 	.word	0x0801cde4

08012e9c <uxr_buffer_request_data>:
 8012e9c:	b530      	push	{r4, r5, lr}
 8012e9e:	b095      	sub	sp, #84	@ 0x54
 8012ea0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8012ea4:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8012ea6:	9303      	str	r3, [sp, #12]
 8012ea8:	2200      	movs	r2, #0
 8012eaa:	2d00      	cmp	r5, #0
 8012eac:	bf14      	ite	ne
 8012eae:	2101      	movne	r1, #1
 8012eb0:	4611      	moveq	r1, r2
 8012eb2:	4604      	mov	r4, r0
 8012eb4:	f88d 301c 	strb.w	r3, [sp, #28]
 8012eb8:	f88d 201d 	strb.w	r2, [sp, #29]
 8012ebc:	f88d 201e 	strb.w	r2, [sp, #30]
 8012ec0:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8012ec4:	d021      	beq.n	8012f0a <uxr_buffer_request_data+0x6e>
 8012ec6:	682a      	ldr	r2, [r5, #0]
 8012ec8:	686b      	ldr	r3, [r5, #4]
 8012eca:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8012ece:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8012ed2:	2210      	movs	r2, #16
 8012ed4:	2308      	movs	r3, #8
 8012ed6:	2100      	movs	r1, #0
 8012ed8:	e9cd 3100 	strd	r3, r1, [sp]
 8012edc:	4620      	mov	r0, r4
 8012ede:	9905      	ldr	r1, [sp, #20]
 8012ee0:	ab0c      	add	r3, sp, #48	@ 0x30
 8012ee2:	f001 f861 	bl	8013fa8 <uxr_prepare_stream_to_write_submessage>
 8012ee6:	b918      	cbnz	r0, 8012ef0 <uxr_buffer_request_data+0x54>
 8012ee8:	4604      	mov	r4, r0
 8012eea:	4620      	mov	r0, r4
 8012eec:	b015      	add	sp, #84	@ 0x54
 8012eee:	bd30      	pop	{r4, r5, pc}
 8012ef0:	9904      	ldr	r1, [sp, #16]
 8012ef2:	aa06      	add	r2, sp, #24
 8012ef4:	4620      	mov	r0, r4
 8012ef6:	f001 f98d 	bl	8014214 <uxr_init_base_object_request>
 8012efa:	a906      	add	r1, sp, #24
 8012efc:	4604      	mov	r4, r0
 8012efe:	a80c      	add	r0, sp, #48	@ 0x30
 8012f00:	f003 f92e 	bl	8016160 <uxr_serialize_READ_DATA_Payload>
 8012f04:	4620      	mov	r0, r4
 8012f06:	b015      	add	sp, #84	@ 0x54
 8012f08:	bd30      	pop	{r4, r5, pc}
 8012f0a:	2208      	movs	r2, #8
 8012f0c:	e7e2      	b.n	8012ed4 <uxr_buffer_request_data+0x38>
 8012f0e:	bf00      	nop

08012f10 <uxr_buffer_cancel_data>:
 8012f10:	b510      	push	{r4, lr}
 8012f12:	b094      	sub	sp, #80	@ 0x50
 8012f14:	2300      	movs	r3, #0
 8012f16:	9202      	str	r2, [sp, #8]
 8012f18:	9205      	str	r2, [sp, #20]
 8012f1a:	9301      	str	r3, [sp, #4]
 8012f1c:	2201      	movs	r2, #1
 8012f1e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8012f22:	f88d 301e 	strb.w	r3, [sp, #30]
 8012f26:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8012f2a:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8012f2e:	2308      	movs	r3, #8
 8012f30:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8012f34:	9300      	str	r3, [sp, #0]
 8012f36:	2210      	movs	r2, #16
 8012f38:	ab0c      	add	r3, sp, #48	@ 0x30
 8012f3a:	4604      	mov	r4, r0
 8012f3c:	9103      	str	r1, [sp, #12]
 8012f3e:	f001 f833 	bl	8013fa8 <uxr_prepare_stream_to_write_submessage>
 8012f42:	b918      	cbnz	r0, 8012f4c <uxr_buffer_cancel_data+0x3c>
 8012f44:	4604      	mov	r4, r0
 8012f46:	4620      	mov	r0, r4
 8012f48:	b014      	add	sp, #80	@ 0x50
 8012f4a:	bd10      	pop	{r4, pc}
 8012f4c:	9905      	ldr	r1, [sp, #20]
 8012f4e:	aa06      	add	r2, sp, #24
 8012f50:	4620      	mov	r0, r4
 8012f52:	f001 f95f 	bl	8014214 <uxr_init_base_object_request>
 8012f56:	a906      	add	r1, sp, #24
 8012f58:	4604      	mov	r4, r0
 8012f5a:	a80c      	add	r0, sp, #48	@ 0x30
 8012f5c:	f003 f900 	bl	8016160 <uxr_serialize_READ_DATA_Payload>
 8012f60:	4620      	mov	r0, r4
 8012f62:	b014      	add	sp, #80	@ 0x50
 8012f64:	bd10      	pop	{r4, pc}
 8012f66:	bf00      	nop

08012f68 <read_submessage_format>:
 8012f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012f6c:	b095      	sub	sp, #84	@ 0x54
 8012f6e:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 8012f72:	b113      	cbz	r3, 8012f7a <read_submessage_format+0x12>
 8012f74:	b015      	add	sp, #84	@ 0x54
 8012f76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012f7a:	460c      	mov	r4, r1
 8012f7c:	4615      	mov	r5, r2
 8012f7e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8012f82:	4607      	mov	r7, r0
 8012f84:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8012f86:	9004      	str	r0, [sp, #16]
 8012f88:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8012f8a:	9005      	str	r0, [sp, #20]
 8012f8c:	1a52      	subs	r2, r2, r1
 8012f8e:	a80c      	add	r0, sp, #48	@ 0x30
 8012f90:	4699      	mov	r9, r3
 8012f92:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 8012f96:	f7fa fce1 	bl	800d95c <ucdr_init_buffer>
 8012f9a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8012f9e:	a80c      	add	r0, sp, #48	@ 0x30
 8012fa0:	f7fa fcb0 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 8012fa4:	69e2      	ldr	r2, [r4, #28]
 8012fa6:	b19a      	cbz	r2, 8012fd0 <read_submessage_format+0x68>
 8012fa8:	f1b8 0f07 	cmp.w	r8, #7
 8012fac:	f882 9014 	strb.w	r9, [r2, #20]
 8012fb0:	d040      	beq.n	8013034 <read_submessage_format+0xcc>
 8012fb2:	f1b8 0f08 	cmp.w	r8, #8
 8012fb6:	d02e      	beq.n	8013016 <read_submessage_format+0xae>
 8012fb8:	f1b8 0f06 	cmp.w	r8, #6
 8012fbc:	d011      	beq.n	8012fe2 <read_submessage_format+0x7a>
 8012fbe:	2301      	movs	r3, #1
 8012fc0:	7513      	strb	r3, [r2, #20]
 8012fc2:	4629      	mov	r1, r5
 8012fc4:	4620      	mov	r0, r4
 8012fc6:	f7fa fd19 	bl	800d9fc <ucdr_advance_buffer>
 8012fca:	b015      	add	sp, #84	@ 0x54
 8012fcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012fd0:	f1b8 0f07 	cmp.w	r8, #7
 8012fd4:	d02e      	beq.n	8013034 <read_submessage_format+0xcc>
 8012fd6:	f1b8 0f08 	cmp.w	r8, #8
 8012fda:	d01c      	beq.n	8013016 <read_submessage_format+0xae>
 8012fdc:	f1b8 0f06 	cmp.w	r8, #6
 8012fe0:	d1ef      	bne.n	8012fc2 <read_submessage_format+0x5a>
 8012fe2:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 8012fe6:	f1b8 0f00 	cmp.w	r8, #0
 8012fea:	d011      	beq.n	8013010 <read_submessage_format+0xa8>
 8012fec:	ab0c      	add	r3, sp, #48	@ 0x30
 8012fee:	e9cd 3500 	strd	r3, r5, [sp]
 8012ff2:	2306      	movs	r3, #6
 8012ff4:	f88d 3016 	strb.w	r3, [sp, #22]
 8012ff8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012ffc:	9302      	str	r3, [sp, #8]
 8012ffe:	4632      	mov	r2, r6
 8013000:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8013004:	4638      	mov	r0, r7
 8013006:	47c0      	blx	r8
 8013008:	2301      	movs	r3, #1
 801300a:	69e2      	ldr	r2, [r4, #28]
 801300c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8013010:	2a00      	cmp	r2, #0
 8013012:	d1d4      	bne.n	8012fbe <read_submessage_format+0x56>
 8013014:	e7d5      	b.n	8012fc2 <read_submessage_format+0x5a>
 8013016:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801301a:	2b00      	cmp	r3, #0
 801301c:	d0f8      	beq.n	8013010 <read_submessage_format+0xa8>
 801301e:	a906      	add	r1, sp, #24
 8013020:	a80c      	add	r0, sp, #48	@ 0x30
 8013022:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8013026:	f003 f961 	bl	80162ec <uxr_deserialize_SampleIdentity>
 801302a:	b9a0      	cbnz	r0, 8013056 <read_submessage_format+0xee>
 801302c:	69e2      	ldr	r2, [r4, #28]
 801302e:	2a00      	cmp	r2, #0
 8013030:	d1c5      	bne.n	8012fbe <read_submessage_format+0x56>
 8013032:	e7c6      	b.n	8012fc2 <read_submessage_format+0x5a>
 8013034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013038:	b13b      	cbz	r3, 801304a <read_submessage_format+0xe2>
 801303a:	a906      	add	r1, sp, #24
 801303c:	a80c      	add	r0, sp, #48	@ 0x30
 801303e:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8013042:	f002 fe13 	bl	8015c6c <uxr_deserialize_BaseObjectRequest>
 8013046:	bb60      	cbnz	r0, 80130a2 <read_submessage_format+0x13a>
 8013048:	69e2      	ldr	r2, [r4, #28]
 801304a:	68a3      	ldr	r3, [r4, #8]
 801304c:	442b      	add	r3, r5
 801304e:	60a3      	str	r3, [r4, #8]
 8013050:	2a00      	cmp	r2, #0
 8013052:	d1b4      	bne.n	8012fbe <read_submessage_format+0x56>
 8013054:	e7b5      	b.n	8012fc2 <read_submessage_format+0x5a>
 8013056:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801305a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801305c:	1a52      	subs	r2, r2, r1
 801305e:	eba8 0803 	sub.w	r8, r8, r3
 8013062:	a80c      	add	r0, sp, #48	@ 0x30
 8013064:	f7fa fc7a 	bl	800d95c <ucdr_init_buffer>
 8013068:	44a8      	add	r8, r5
 801306a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801306e:	a80c      	add	r0, sp, #48	@ 0x30
 8013070:	f7fa fc48 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 8013074:	fa1f f888 	uxth.w	r8, r8
 8013078:	ab0c      	add	r3, sp, #48	@ 0x30
 801307a:	9300      	str	r3, [sp, #0]
 801307c:	f8cd 8004 	str.w	r8, [sp, #4]
 8013080:	2108      	movs	r1, #8
 8013082:	f88d 1016 	strb.w	r1, [sp, #22]
 8013086:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 801308a:	9102      	str	r1, [sp, #8]
 801308c:	ab06      	add	r3, sp, #24
 801308e:	4632      	mov	r2, r6
 8013090:	9905      	ldr	r1, [sp, #20]
 8013092:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 8013096:	4638      	mov	r0, r7
 8013098:	47b0      	blx	r6
 801309a:	2301      	movs	r3, #1
 801309c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 80130a0:	e7c4      	b.n	801302c <read_submessage_format+0xc4>
 80130a2:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80130a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80130a8:	1a52      	subs	r2, r2, r1
 80130aa:	a80c      	add	r0, sp, #48	@ 0x30
 80130ac:	eba8 0803 	sub.w	r8, r8, r3
 80130b0:	f7fa fc54 	bl	800d95c <ucdr_init_buffer>
 80130b4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80130b8:	a80c      	add	r0, sp, #48	@ 0x30
 80130ba:	f7fa fc23 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 80130be:	ab0c      	add	r3, sp, #48	@ 0x30
 80130c0:	9300      	str	r3, [sp, #0]
 80130c2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80130c6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80130ca:	44a8      	add	r8, r5
 80130cc:	fa1f f888 	uxth.w	r8, r8
 80130d0:	f8cd 8004 	str.w	r8, [sp, #4]
 80130d4:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80130d8:	2107      	movs	r1, #7
 80130da:	f88d 1016 	strb.w	r1, [sp, #22]
 80130de:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 80130e2:	9102      	str	r1, [sp, #8]
 80130e4:	4632      	mov	r2, r6
 80130e6:	b29b      	uxth	r3, r3
 80130e8:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 80130ec:	9905      	ldr	r1, [sp, #20]
 80130ee:	4638      	mov	r0, r7
 80130f0:	47b0      	blx	r6
 80130f2:	2301      	movs	r3, #1
 80130f4:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 80130f8:	e7a6      	b.n	8013048 <read_submessage_format+0xe0>
 80130fa:	bf00      	nop

080130fc <on_get_fragmentation_info>:
 80130fc:	b500      	push	{lr}
 80130fe:	b08b      	sub	sp, #44	@ 0x2c
 8013100:	4601      	mov	r1, r0
 8013102:	2204      	movs	r2, #4
 8013104:	a802      	add	r0, sp, #8
 8013106:	f7fa fc29 	bl	800d95c <ucdr_init_buffer>
 801310a:	f10d 0305 	add.w	r3, sp, #5
 801310e:	f10d 0206 	add.w	r2, sp, #6
 8013112:	a901      	add	r1, sp, #4
 8013114:	a802      	add	r0, sp, #8
 8013116:	f001 fe91 	bl	8014e3c <uxr_read_submessage_header>
 801311a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801311e:	2b0d      	cmp	r3, #13
 8013120:	d003      	beq.n	801312a <on_get_fragmentation_info+0x2e>
 8013122:	2000      	movs	r0, #0
 8013124:	b00b      	add	sp, #44	@ 0x2c
 8013126:	f85d fb04 	ldr.w	pc, [sp], #4
 801312a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801312e:	f013 0f02 	tst.w	r3, #2
 8013132:	bf14      	ite	ne
 8013134:	2002      	movne	r0, #2
 8013136:	2001      	moveq	r0, #1
 8013138:	b00b      	add	sp, #44	@ 0x2c
 801313a:	f85d fb04 	ldr.w	pc, [sp], #4
 801313e:	bf00      	nop

08013140 <read_submessage_get_info>:
 8013140:	b570      	push	{r4, r5, r6, lr}
 8013142:	2500      	movs	r5, #0
 8013144:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8013148:	4604      	mov	r4, r0
 801314a:	f44f 7224 	mov.w	r2, #656	@ 0x290
 801314e:	460e      	mov	r6, r1
 8013150:	a810      	add	r0, sp, #64	@ 0x40
 8013152:	4629      	mov	r1, r5
 8013154:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8013158:	f008 fee0 	bl	801bf1c <memset>
 801315c:	a903      	add	r1, sp, #12
 801315e:	4630      	mov	r0, r6
 8013160:	f002 ff40 	bl	8015fe4 <uxr_deserialize_GET_INFO_Payload>
 8013164:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013168:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801316c:	4620      	mov	r0, r4
 801316e:	f001 f849 	bl	8014204 <uxr_session_header_offset>
 8013172:	462b      	mov	r3, r5
 8013174:	9000      	str	r0, [sp, #0]
 8013176:	220c      	movs	r2, #12
 8013178:	a905      	add	r1, sp, #20
 801317a:	a808      	add	r0, sp, #32
 801317c:	f7fa fbdc 	bl	800d938 <ucdr_init_buffer_origin_offset>
 8013180:	a910      	add	r1, sp, #64	@ 0x40
 8013182:	a808      	add	r0, sp, #32
 8013184:	f002 ffa0 	bl	80160c8 <uxr_serialize_INFO_Payload>
 8013188:	9b08      	ldr	r3, [sp, #32]
 801318a:	462a      	mov	r2, r5
 801318c:	4629      	mov	r1, r5
 801318e:	4620      	mov	r0, r4
 8013190:	f000 ffe2 	bl	8014158 <uxr_stamp_session_header>
 8013194:	a808      	add	r0, sp, #32
 8013196:	f7fa fc0d 	bl	800d9b4 <ucdr_buffer_length>
 801319a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801319c:	4602      	mov	r2, r0
 801319e:	a905      	add	r1, sp, #20
 80131a0:	e9d3 0400 	ldrd	r0, r4, [r3]
 80131a4:	47a0      	blx	r4
 80131a6:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 80131aa:	bd70      	pop	{r4, r5, r6, pc}

080131ac <write_submessage_acknack.isra.0>:
 80131ac:	b570      	push	{r4, r5, r6, lr}
 80131ae:	b092      	sub	sp, #72	@ 0x48
 80131b0:	4605      	mov	r5, r0
 80131b2:	460e      	mov	r6, r1
 80131b4:	4614      	mov	r4, r2
 80131b6:	f001 f825 	bl	8014204 <uxr_session_header_offset>
 80131ba:	a905      	add	r1, sp, #20
 80131bc:	9000      	str	r0, [sp, #0]
 80131be:	2300      	movs	r3, #0
 80131c0:	a80a      	add	r0, sp, #40	@ 0x28
 80131c2:	2211      	movs	r2, #17
 80131c4:	f7fa fbb8 	bl	800d938 <ucdr_init_buffer_origin_offset>
 80131c8:	2218      	movs	r2, #24
 80131ca:	fb02 5404 	mla	r4, r2, r4, r5
 80131ce:	2300      	movs	r3, #0
 80131d0:	2205      	movs	r2, #5
 80131d2:	3450      	adds	r4, #80	@ 0x50
 80131d4:	210a      	movs	r1, #10
 80131d6:	a80a      	add	r0, sp, #40	@ 0x28
 80131d8:	f001 fe16 	bl	8014e08 <uxr_buffer_submessage_header>
 80131dc:	a903      	add	r1, sp, #12
 80131de:	4620      	mov	r0, r4
 80131e0:	f006 fd18 	bl	8019c14 <uxr_compute_acknack>
 80131e4:	ba40      	rev16	r0, r0
 80131e6:	f8ad 000e 	strh.w	r0, [sp, #14]
 80131ea:	a903      	add	r1, sp, #12
 80131ec:	a80a      	add	r0, sp, #40	@ 0x28
 80131ee:	f88d 6010 	strb.w	r6, [sp, #16]
 80131f2:	f002 ffd9 	bl	80161a8 <uxr_serialize_ACKNACK_Payload>
 80131f6:	2200      	movs	r2, #0
 80131f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80131fa:	4611      	mov	r1, r2
 80131fc:	4628      	mov	r0, r5
 80131fe:	f000 ffab 	bl	8014158 <uxr_stamp_session_header>
 8013202:	a80a      	add	r0, sp, #40	@ 0x28
 8013204:	f7fa fbd6 	bl	800d9b4 <ucdr_buffer_length>
 8013208:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 801320a:	4602      	mov	r2, r0
 801320c:	a905      	add	r1, sp, #20
 801320e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8013212:	47a0      	blx	r4
 8013214:	b012      	add	sp, #72	@ 0x48
 8013216:	bd70      	pop	{r4, r5, r6, pc}

08013218 <uxr_init_session>:
 8013218:	b510      	push	{r4, lr}
 801321a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8013250 <uxr_init_session+0x38>
 801321e:	2300      	movs	r3, #0
 8013220:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8013224:	4604      	mov	r4, r0
 8013226:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 801322a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 801322e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8013232:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8013236:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 801323a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 801323e:	2181      	movs	r1, #129	@ 0x81
 8013240:	f000 fef6 	bl	8014030 <uxr_init_session_info>
 8013244:	f104 0008 	add.w	r0, r4, #8
 8013248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801324c:	f001 bcf8 	b.w	8014c40 <uxr_init_stream_storage>
	...

08013258 <uxr_set_status_callback>:
 8013258:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 801325c:	4770      	bx	lr
 801325e:	bf00      	nop

08013260 <uxr_set_topic_callback>:
 8013260:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8013264:	4770      	bx	lr
 8013266:	bf00      	nop

08013268 <uxr_set_request_callback>:
 8013268:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 801326c:	4770      	bx	lr
 801326e:	bf00      	nop

08013270 <uxr_set_reply_callback>:
 8013270:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8013274:	4770      	bx	lr
 8013276:	bf00      	nop

08013278 <uxr_create_output_best_effort_stream>:
 8013278:	b510      	push	{r4, lr}
 801327a:	b084      	sub	sp, #16
 801327c:	e9cd 2100 	strd	r2, r1, [sp]
 8013280:	4604      	mov	r4, r0
 8013282:	f000 ffbf 	bl	8014204 <uxr_session_header_offset>
 8013286:	e9dd 2100 	ldrd	r2, r1, [sp]
 801328a:	4603      	mov	r3, r0
 801328c:	f104 0008 	add.w	r0, r4, #8
 8013290:	b004      	add	sp, #16
 8013292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013296:	f001 bd1d 	b.w	8014cd4 <uxr_add_output_best_effort_buffer>
 801329a:	bf00      	nop

0801329c <uxr_create_output_reliable_stream>:
 801329c:	b510      	push	{r4, lr}
 801329e:	b088      	sub	sp, #32
 80132a0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80132a4:	4604      	mov	r4, r0
 80132a6:	9303      	str	r3, [sp, #12]
 80132a8:	f000 ffac 	bl	8014204 <uxr_session_header_offset>
 80132ac:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80132b0:	9000      	str	r0, [sp, #0]
 80132b2:	9905      	ldr	r1, [sp, #20]
 80132b4:	f104 0008 	add.w	r0, r4, #8
 80132b8:	f001 fd20 	bl	8014cfc <uxr_add_output_reliable_buffer>
 80132bc:	2200      	movs	r2, #0
 80132be:	b2c3      	uxtb	r3, r0
 80132c0:	f363 0207 	bfi	r2, r3, #0, #8
 80132c4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80132c8:	f363 220f 	bfi	r2, r3, #8, #8
 80132cc:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80132d0:	f363 4217 	bfi	r2, r3, #16, #8
 80132d4:	0e03      	lsrs	r3, r0, #24
 80132d6:	f363 621f 	bfi	r2, r3, #24, #8
 80132da:	4610      	mov	r0, r2
 80132dc:	b008      	add	sp, #32
 80132de:	bd10      	pop	{r4, pc}

080132e0 <uxr_create_input_best_effort_stream>:
 80132e0:	b082      	sub	sp, #8
 80132e2:	3008      	adds	r0, #8
 80132e4:	b002      	add	sp, #8
 80132e6:	f001 bd23 	b.w	8014d30 <uxr_add_input_best_effort_buffer>
 80132ea:	bf00      	nop

080132ec <uxr_create_input_reliable_stream>:
 80132ec:	b510      	push	{r4, lr}
 80132ee:	b084      	sub	sp, #16
 80132f0:	4c0b      	ldr	r4, [pc, #44]	@ (8013320 <uxr_create_input_reliable_stream+0x34>)
 80132f2:	9400      	str	r4, [sp, #0]
 80132f4:	3008      	adds	r0, #8
 80132f6:	f001 fd31 	bl	8014d5c <uxr_add_input_reliable_buffer>
 80132fa:	2200      	movs	r2, #0
 80132fc:	b2c3      	uxtb	r3, r0
 80132fe:	f363 0207 	bfi	r2, r3, #0, #8
 8013302:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8013306:	f363 220f 	bfi	r2, r3, #8, #8
 801330a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 801330e:	f363 4217 	bfi	r2, r3, #16, #8
 8013312:	0e03      	lsrs	r3, r0, #24
 8013314:	f363 621f 	bfi	r2, r3, #24, #8
 8013318:	4610      	mov	r0, r2
 801331a:	b004      	add	sp, #16
 801331c:	bd10      	pop	{r4, pc}
 801331e:	bf00      	nop
 8013320:	080130fd 	.word	0x080130fd

08013324 <uxr_epoch_nanos>:
 8013324:	b510      	push	{r4, lr}
 8013326:	4604      	mov	r4, r0
 8013328:	f001 fdce 	bl	8014ec8 <uxr_nanos>
 801332c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8013330:	1ac0      	subs	r0, r0, r3
 8013332:	eb61 0102 	sbc.w	r1, r1, r2
 8013336:	bd10      	pop	{r4, pc}

08013338 <uxr_flash_output_streams>:
 8013338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801333c:	7e03      	ldrb	r3, [r0, #24]
 801333e:	b084      	sub	sp, #16
 8013340:	4604      	mov	r4, r0
 8013342:	2b00      	cmp	r3, #0
 8013344:	d035      	beq.n	80133b2 <uxr_flash_output_streams+0x7a>
 8013346:	f04f 0900 	mov.w	r9, #0
 801334a:	4648      	mov	r0, r9
 801334c:	f10d 0802 	add.w	r8, sp, #2
 8013350:	af03      	add	r7, sp, #12
 8013352:	ae02      	add	r6, sp, #8
 8013354:	e006      	b.n	8013364 <uxr_flash_output_streams+0x2c>
 8013356:	7e23      	ldrb	r3, [r4, #24]
 8013358:	f109 0901 	add.w	r9, r9, #1
 801335c:	fa5f f089 	uxtb.w	r0, r9
 8013360:	4283      	cmp	r3, r0
 8013362:	d926      	bls.n	80133b2 <uxr_flash_output_streams+0x7a>
 8013364:	2201      	movs	r2, #1
 8013366:	4611      	mov	r1, r2
 8013368:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 801336c:	f001 fc14 	bl	8014b98 <uxr_stream_id>
 8013370:	3508      	adds	r5, #8
 8013372:	4684      	mov	ip, r0
 8013374:	4643      	mov	r3, r8
 8013376:	463a      	mov	r2, r7
 8013378:	4631      	mov	r1, r6
 801337a:	4628      	mov	r0, r5
 801337c:	f8cd c004 	str.w	ip, [sp, #4]
 8013380:	f006 fcce 	bl	8019d20 <uxr_prepare_best_effort_buffer_to_send>
 8013384:	2800      	cmp	r0, #0
 8013386:	d0e6      	beq.n	8013356 <uxr_flash_output_streams+0x1e>
 8013388:	9b02      	ldr	r3, [sp, #8]
 801338a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801338e:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8013392:	4620      	mov	r0, r4
 8013394:	f000 fee0 	bl	8014158 <uxr_stamp_session_header>
 8013398:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801339a:	9a03      	ldr	r2, [sp, #12]
 801339c:	685d      	ldr	r5, [r3, #4]
 801339e:	6818      	ldr	r0, [r3, #0]
 80133a0:	9902      	ldr	r1, [sp, #8]
 80133a2:	47a8      	blx	r5
 80133a4:	f109 0901 	add.w	r9, r9, #1
 80133a8:	7e23      	ldrb	r3, [r4, #24]
 80133aa:	fa5f f089 	uxtb.w	r0, r9
 80133ae:	4283      	cmp	r3, r0
 80133b0:	d8d8      	bhi.n	8013364 <uxr_flash_output_streams+0x2c>
 80133b2:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 80133b6:	b38b      	cbz	r3, 801341c <uxr_flash_output_streams+0xe4>
 80133b8:	f04f 0900 	mov.w	r9, #0
 80133bc:	f10d 0802 	add.w	r8, sp, #2
 80133c0:	af03      	add	r7, sp, #12
 80133c2:	ae02      	add	r6, sp, #8
 80133c4:	4648      	mov	r0, r9
 80133c6:	2201      	movs	r2, #1
 80133c8:	2102      	movs	r1, #2
 80133ca:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 80133ce:	f001 fbe3 	bl	8014b98 <uxr_stream_id>
 80133d2:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 80133d6:	3520      	adds	r5, #32
 80133d8:	9001      	str	r0, [sp, #4]
 80133da:	e00d      	b.n	80133f8 <uxr_flash_output_streams+0xc0>
 80133dc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80133e0:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80133e4:	9b02      	ldr	r3, [sp, #8]
 80133e6:	f000 feb7 	bl	8014158 <uxr_stamp_session_header>
 80133ea:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80133ec:	9a03      	ldr	r2, [sp, #12]
 80133ee:	f8d3 a004 	ldr.w	sl, [r3, #4]
 80133f2:	9902      	ldr	r1, [sp, #8]
 80133f4:	6818      	ldr	r0, [r3, #0]
 80133f6:	47d0      	blx	sl
 80133f8:	4643      	mov	r3, r8
 80133fa:	463a      	mov	r2, r7
 80133fc:	4631      	mov	r1, r6
 80133fe:	4628      	mov	r0, r5
 8013400:	f006 feac 	bl	801a15c <uxr_prepare_next_reliable_buffer_to_send>
 8013404:	4603      	mov	r3, r0
 8013406:	4620      	mov	r0, r4
 8013408:	2b00      	cmp	r3, #0
 801340a:	d1e7      	bne.n	80133dc <uxr_flash_output_streams+0xa4>
 801340c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8013410:	f109 0901 	add.w	r9, r9, #1
 8013414:	fa5f f089 	uxtb.w	r0, r9
 8013418:	4283      	cmp	r3, r0
 801341a:	d8d4      	bhi.n	80133c6 <uxr_flash_output_streams+0x8e>
 801341c:	b004      	add	sp, #16
 801341e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013422:	bf00      	nop

08013424 <read_submessage_info>:
 8013424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013428:	460d      	mov	r5, r1
 801342a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 801342e:	4669      	mov	r1, sp
 8013430:	4607      	mov	r7, r0
 8013432:	4628      	mov	r0, r5
 8013434:	f002 fcd0 	bl	8015dd8 <uxr_deserialize_BaseObjectReply>
 8013438:	a902      	add	r1, sp, #8
 801343a:	4604      	mov	r4, r0
 801343c:	4628      	mov	r0, r5
 801343e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8013442:	f7f8 ff91 	bl	800c368 <ucdr_deserialize_bool>
 8013446:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801344a:	4004      	ands	r4, r0
 801344c:	b2e4      	uxtb	r4, r4
 801344e:	b95b      	cbnz	r3, 8013468 <read_submessage_info+0x44>
 8013450:	a987      	add	r1, sp, #540	@ 0x21c
 8013452:	4628      	mov	r0, r5
 8013454:	f7f8 ff88 	bl	800c368 <ucdr_deserialize_bool>
 8013458:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 801345c:	4606      	mov	r6, r0
 801345e:	b94b      	cbnz	r3, 8013474 <read_submessage_info+0x50>
 8013460:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8013464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013468:	a903      	add	r1, sp, #12
 801346a:	4628      	mov	r0, r5
 801346c:	f002 fb5c 	bl	8015b28 <uxr_deserialize_ObjectVariant>
 8013470:	4004      	ands	r4, r0
 8013472:	e7ed      	b.n	8013450 <read_submessage_info+0x2c>
 8013474:	a988      	add	r1, sp, #544	@ 0x220
 8013476:	4628      	mov	r0, r5
 8013478:	f7f8 ffa4 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 801347c:	4234      	tst	r4, r6
 801347e:	d0ef      	beq.n	8013460 <read_submessage_info+0x3c>
 8013480:	2800      	cmp	r0, #0
 8013482:	d0ed      	beq.n	8013460 <read_submessage_info+0x3c>
 8013484:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8013488:	2b0d      	cmp	r3, #13
 801348a:	d1e9      	bne.n	8013460 <read_submessage_info+0x3c>
 801348c:	a98a      	add	r1, sp, #552	@ 0x228
 801348e:	4628      	mov	r0, r5
 8013490:	f7f9 fd3e 	bl	800cf10 <ucdr_deserialize_int16_t>
 8013494:	b140      	cbz	r0, 80134a8 <read_submessage_info+0x84>
 8013496:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 801349a:	2b00      	cmp	r3, #0
 801349c:	dd07      	ble.n	80134ae <read_submessage_info+0x8a>
 801349e:	f1b8 0f00 	cmp.w	r8, #0
 80134a2:	bf14      	ite	ne
 80134a4:	2001      	movne	r0, #1
 80134a6:	2002      	moveq	r0, #2
 80134a8:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 80134ac:	e7d8      	b.n	8013460 <read_submessage_info+0x3c>
 80134ae:	2000      	movs	r0, #0
 80134b0:	e7fa      	b.n	80134a8 <read_submessage_info+0x84>
 80134b2:	bf00      	nop

080134b4 <read_submessage_list>:
 80134b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b8:	b097      	sub	sp, #92	@ 0x5c
 80134ba:	4ec1      	ldr	r6, [pc, #772]	@ (80137c0 <read_submessage_list+0x30c>)
 80134bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80134be:	4604      	mov	r4, r0
 80134c0:	460d      	mov	r5, r1
 80134c2:	f04f 0801 	mov.w	r8, #1
 80134c6:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 80134ca:	aa0c      	add	r2, sp, #48	@ 0x30
 80134cc:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 80134d0:	4628      	mov	r0, r5
 80134d2:	f001 fcb3 	bl	8014e3c <uxr_read_submessage_header>
 80134d6:	2800      	cmp	r0, #0
 80134d8:	f000 813e 	beq.w	8013758 <read_submessage_list+0x2a4>
 80134dc:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 80134e0:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 80134e4:	3b02      	subs	r3, #2
 80134e6:	2b0d      	cmp	r3, #13
 80134e8:	d8ed      	bhi.n	80134c6 <read_submessage_list+0x12>
 80134ea:	a101      	add	r1, pc, #4	@ (adr r1, 80134f0 <read_submessage_list+0x3c>)
 80134ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80134f0:	0801374f 	.word	0x0801374f
 80134f4:	080134c7 	.word	0x080134c7
 80134f8:	0801373f 	.word	0x0801373f
 80134fc:	080136dd 	.word	0x080136dd
 8013500:	080136d3 	.word	0x080136d3
 8013504:	080134c7 	.word	0x080134c7
 8013508:	080134c7 	.word	0x080134c7
 801350c:	08013633 	.word	0x08013633
 8013510:	080135c3 	.word	0x080135c3
 8013514:	08013583 	.word	0x08013583
 8013518:	080134c7 	.word	0x080134c7
 801351c:	080134c7 	.word	0x080134c7
 8013520:	080134c7 	.word	0x080134c7
 8013524:	08013529 	.word	0x08013529
 8013528:	a910      	add	r1, sp, #64	@ 0x40
 801352a:	4628      	mov	r0, r5
 801352c:	f002 fe8c 	bl	8016248 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8013530:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8013534:	f1b9 0f00 	cmp.w	r9, #0
 8013538:	f000 8116 	beq.w	8013768 <read_submessage_list+0x2b4>
 801353c:	f001 fcc4 	bl	8014ec8 <uxr_nanos>
 8013540:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8013542:	4602      	mov	r2, r0
 8013544:	460b      	mov	r3, r1
 8013546:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8013548:	2100      	movs	r1, #0
 801354a:	468c      	mov	ip, r1
 801354c:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8013550:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8013554:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8013556:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8013558:	468c      	mov	ip, r1
 801355a:	fbc0 7c06 	smlal	r7, ip, r0, r6
 801355e:	46e2      	mov	sl, ip
 8013560:	46bc      	mov	ip, r7
 8013562:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8013566:	fbc0 7106 	smlal	r7, r1, r0, r6
 801356a:	e9cd ca02 	strd	ip, sl, [sp, #8]
 801356e:	e9cd 7100 	strd	r7, r1, [sp]
 8013572:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8013576:	9106      	str	r1, [sp, #24]
 8013578:	4620      	mov	r0, r4
 801357a:	47c8      	blx	r9
 801357c:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 8013580:	e7a1      	b.n	80134c6 <read_submessage_list+0x12>
 8013582:	a910      	add	r1, sp, #64	@ 0x40
 8013584:	4628      	mov	r0, r5
 8013586:	f002 fe4d 	bl	8016224 <uxr_deserialize_HEARTBEAT_Payload>
 801358a:	2100      	movs	r1, #0
 801358c:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8013590:	f001 fb2c 	bl	8014bec <uxr_stream_id_from_raw>
 8013594:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8013598:	900f      	str	r0, [sp, #60]	@ 0x3c
 801359a:	4639      	mov	r1, r7
 801359c:	f104 0008 	add.w	r0, r4, #8
 80135a0:	f001 fc12 	bl	8014dc8 <uxr_get_input_reliable_stream>
 80135a4:	2800      	cmp	r0, #0
 80135a6:	d08e      	beq.n	80134c6 <read_submessage_list+0x12>
 80135a8:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 80135ac:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 80135b0:	f006 fb24 	bl	8019bfc <uxr_process_heartbeat>
 80135b4:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 80135b8:	463a      	mov	r2, r7
 80135ba:	4620      	mov	r0, r4
 80135bc:	f7ff fdf6 	bl	80131ac <write_submessage_acknack.isra.0>
 80135c0:	e781      	b.n	80134c6 <read_submessage_list+0x12>
 80135c2:	a910      	add	r1, sp, #64	@ 0x40
 80135c4:	4628      	mov	r0, r5
 80135c6:	f002 fe05 	bl	80161d4 <uxr_deserialize_ACKNACK_Payload>
 80135ca:	2100      	movs	r1, #0
 80135cc:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 80135d0:	f001 fb0c 	bl	8014bec <uxr_stream_id_from_raw>
 80135d4:	900d      	str	r0, [sp, #52]	@ 0x34
 80135d6:	f3c0 2107 	ubfx	r1, r0, #8, #8
 80135da:	f104 0008 	add.w	r0, r4, #8
 80135de:	f001 fbdf 	bl	8014da0 <uxr_get_output_reliable_stream>
 80135e2:	4607      	mov	r7, r0
 80135e4:	2800      	cmp	r0, #0
 80135e6:	f43f af6e 	beq.w	80134c6 <read_submessage_list+0x12>
 80135ea:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 80135ee:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 80135f2:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 80135f6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80135fa:	b289      	uxth	r1, r1
 80135fc:	f006 fe58 	bl	801a2b0 <uxr_process_acknack>
 8013600:	4638      	mov	r0, r7
 8013602:	f006 fe15 	bl	801a230 <uxr_begin_output_nack_buffer_it>
 8013606:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801360a:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 801360e:	e006      	b.n	801361e <read_submessage_list+0x16a>
 8013610:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8013612:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013614:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8013618:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801361a:	6818      	ldr	r0, [r3, #0]
 801361c:	47c8      	blx	r9
 801361e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8013622:	aa0f      	add	r2, sp, #60	@ 0x3c
 8013624:	4651      	mov	r1, sl
 8013626:	4638      	mov	r0, r7
 8013628:	f006 fe04 	bl	801a234 <uxr_next_reliable_nack_buffer_to_send>
 801362c:	2800      	cmp	r0, #0
 801362e:	d1ef      	bne.n	8013610 <read_submessage_list+0x15c>
 8013630:	e749      	b.n	80134c6 <read_submessage_list+0x12>
 8013632:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8013636:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 801363a:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801363e:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8013642:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8013646:	4651      	mov	r1, sl
 8013648:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 801364c:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 8013650:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8013654:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8013658:	4628      	mov	r0, r5
 801365a:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 801365e:	f002 fb05 	bl	8015c6c <uxr_deserialize_BaseObjectRequest>
 8013662:	4650      	mov	r0, sl
 8013664:	a90f      	add	r1, sp, #60	@ 0x3c
 8013666:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 801366a:	f000 fdf1 	bl	8014250 <uxr_parse_base_object_request>
 801366e:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 8013672:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013674:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 8013678:	9110      	str	r1, [sp, #64]	@ 0x40
 801367a:	3f04      	subs	r7, #4
 801367c:	f009 090e 	and.w	r9, r9, #14
 8013680:	b2bf      	uxth	r7, r7
 8013682:	f1bb 0f00 	cmp.w	fp, #0
 8013686:	d006      	beq.n	8013696 <read_submessage_list+0x1e2>
 8013688:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801368c:	9300      	str	r3, [sp, #0]
 801368e:	4652      	mov	r2, sl
 8013690:	2300      	movs	r3, #0
 8013692:	4620      	mov	r0, r4
 8013694:	47d8      	blx	fp
 8013696:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8013698:	b16a      	cbz	r2, 80136b6 <read_submessage_list+0x202>
 801369a:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 801369c:	2100      	movs	r1, #0
 801369e:	3802      	subs	r0, #2
 80136a0:	e002      	b.n	80136a8 <read_submessage_list+0x1f4>
 80136a2:	3101      	adds	r1, #1
 80136a4:	4291      	cmp	r1, r2
 80136a6:	d006      	beq.n	80136b6 <read_submessage_list+0x202>
 80136a8:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80136ac:	4553      	cmp	r3, sl
 80136ae:	d1f8      	bne.n	80136a2 <read_submessage_list+0x1ee>
 80136b0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80136b2:	2200      	movs	r2, #0
 80136b4:	545a      	strb	r2, [r3, r1]
 80136b6:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 80136ba:	9102      	str	r1, [sp, #8]
 80136bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80136be:	9101      	str	r1, [sp, #4]
 80136c0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80136c2:	9100      	str	r1, [sp, #0]
 80136c4:	464b      	mov	r3, r9
 80136c6:	463a      	mov	r2, r7
 80136c8:	4629      	mov	r1, r5
 80136ca:	4620      	mov	r0, r4
 80136cc:	f7ff fc4c 	bl	8012f68 <read_submessage_format>
 80136d0:	e6f9      	b.n	80134c6 <read_submessage_list+0x12>
 80136d2:	4629      	mov	r1, r5
 80136d4:	4620      	mov	r0, r4
 80136d6:	f7ff fea5 	bl	8013424 <read_submessage_info>
 80136da:	e6f4      	b.n	80134c6 <read_submessage_list+0x12>
 80136dc:	2a00      	cmp	r2, #0
 80136de:	d03e      	beq.n	801375e <read_submessage_list+0x2aa>
 80136e0:	a910      	add	r1, sp, #64	@ 0x40
 80136e2:	4628      	mov	r0, r5
 80136e4:	f002 fcd2 	bl	801608c <uxr_deserialize_STATUS_Payload>
 80136e8:	a90e      	add	r1, sp, #56	@ 0x38
 80136ea:	aa0d      	add	r2, sp, #52	@ 0x34
 80136ec:	a810      	add	r0, sp, #64	@ 0x40
 80136ee:	f000 fdaf 	bl	8014250 <uxr_parse_base_object_request>
 80136f2:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 80136f6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80136f8:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 80136fc:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8013700:	910f      	str	r1, [sp, #60]	@ 0x3c
 8013702:	f1ba 0f00 	cmp.w	sl, #0
 8013706:	d006      	beq.n	8013716 <read_submessage_list+0x262>
 8013708:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801370c:	9300      	str	r3, [sp, #0]
 801370e:	463a      	mov	r2, r7
 8013710:	464b      	mov	r3, r9
 8013712:	4620      	mov	r0, r4
 8013714:	47d0      	blx	sl
 8013716:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8013718:	2a00      	cmp	r2, #0
 801371a:	f43f aed4 	beq.w	80134c6 <read_submessage_list+0x12>
 801371e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8013720:	2100      	movs	r1, #0
 8013722:	3802      	subs	r0, #2
 8013724:	e003      	b.n	801372e <read_submessage_list+0x27a>
 8013726:	3101      	adds	r1, #1
 8013728:	4291      	cmp	r1, r2
 801372a:	f43f aecc 	beq.w	80134c6 <read_submessage_list+0x12>
 801372e:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8013732:	42bb      	cmp	r3, r7
 8013734:	d1f7      	bne.n	8013726 <read_submessage_list+0x272>
 8013736:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8013738:	f803 9001 	strb.w	r9, [r3, r1]
 801373c:	e6c3      	b.n	80134c6 <read_submessage_list+0x12>
 801373e:	2a00      	cmp	r2, #0
 8013740:	f47f aec1 	bne.w	80134c6 <read_submessage_list+0x12>
 8013744:	4629      	mov	r1, r5
 8013746:	4620      	mov	r0, r4
 8013748:	f000 fcc8 	bl	80140dc <uxr_read_create_session_status>
 801374c:	e6bb      	b.n	80134c6 <read_submessage_list+0x12>
 801374e:	4629      	mov	r1, r5
 8013750:	4620      	mov	r0, r4
 8013752:	f7ff fcf5 	bl	8013140 <read_submessage_get_info>
 8013756:	e6b6      	b.n	80134c6 <read_submessage_list+0x12>
 8013758:	b017      	add	sp, #92	@ 0x5c
 801375a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801375e:	4629      	mov	r1, r5
 8013760:	4620      	mov	r0, r4
 8013762:	f000 fcc7 	bl	80140f4 <uxr_read_delete_session_status>
 8013766:	e6ae      	b.n	80134c6 <read_submessage_list+0x12>
 8013768:	f001 fbae 	bl	8014ec8 <uxr_nanos>
 801376c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801376e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8013770:	464f      	mov	r7, r9
 8013772:	fbc3 2706 	smlal	r2, r7, r3, r6
 8013776:	1812      	adds	r2, r2, r0
 8013778:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801377a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801377c:	eb47 0101 	adc.w	r1, r7, r1
 8013780:	464f      	mov	r7, r9
 8013782:	fbc3 0706 	smlal	r0, r7, r3, r6
 8013786:	463b      	mov	r3, r7
 8013788:	4684      	mov	ip, r0
 801378a:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 801378e:	fbc7 0906 	smlal	r0, r9, r7, r6
 8013792:	eb1c 0c00 	adds.w	ip, ip, r0
 8013796:	464f      	mov	r7, r9
 8013798:	eb43 0307 	adc.w	r3, r3, r7
 801379c:	ebb2 0c0c 	subs.w	ip, r2, ip
 80137a0:	eb61 0303 	sbc.w	r3, r1, r3
 80137a4:	0fda      	lsrs	r2, r3, #31
 80137a6:	eb12 020c 	adds.w	r2, r2, ip
 80137aa:	f143 0300 	adc.w	r3, r3, #0
 80137ae:	0852      	lsrs	r2, r2, #1
 80137b0:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 80137b4:	105b      	asrs	r3, r3, #1
 80137b6:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 80137ba:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 80137be:	e6dd      	b.n	801357c <read_submessage_list+0xc8>
 80137c0:	3b9aca00 	.word	0x3b9aca00

080137c4 <listen_message_reliably>:
 80137c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137c8:	1e0b      	subs	r3, r1, #0
 80137ca:	b09d      	sub	sp, #116	@ 0x74
 80137cc:	bfb8      	it	lt
 80137ce:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 80137d2:	4680      	mov	r8, r0
 80137d4:	9305      	str	r3, [sp, #20]
 80137d6:	f001 fb5d 	bl	8014e94 <uxr_millis>
 80137da:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 80137de:	4681      	mov	r9, r0
 80137e0:	2a00      	cmp	r2, #0
 80137e2:	f000 80a1 	beq.w	8013928 <listen_message_reliably+0x164>
 80137e6:	2600      	movs	r6, #0
 80137e8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80137ec:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80137f0:	9303      	str	r3, [sp, #12]
 80137f2:	4630      	mov	r0, r6
 80137f4:	460f      	mov	r7, r1
 80137f6:	e00f      	b.n	8013818 <listen_message_reliably+0x54>
 80137f8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80137fc:	9903      	ldr	r1, [sp, #12]
 80137fe:	455a      	cmp	r2, fp
 8013800:	f106 0601 	add.w	r6, r6, #1
 8013804:	eb73 0101 	sbcs.w	r1, r3, r1
 8013808:	b2f0      	uxtb	r0, r6
 801380a:	da01      	bge.n	8013810 <listen_message_reliably+0x4c>
 801380c:	4693      	mov	fp, r2
 801380e:	9303      	str	r3, [sp, #12]
 8013810:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8013814:	4283      	cmp	r3, r0
 8013816:	d960      	bls.n	80138da <listen_message_reliably+0x116>
 8013818:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 801381c:	2102      	movs	r1, #2
 801381e:	2201      	movs	r2, #1
 8013820:	f001 f9ba 	bl	8014b98 <uxr_stream_id>
 8013824:	00e4      	lsls	r4, r4, #3
 8013826:	f104 0520 	add.w	r5, r4, #32
 801382a:	4445      	add	r5, r8
 801382c:	4601      	mov	r1, r0
 801382e:	463b      	mov	r3, r7
 8013830:	464a      	mov	r2, r9
 8013832:	4628      	mov	r0, r5
 8013834:	9109      	str	r1, [sp, #36]	@ 0x24
 8013836:	f006 fcd1 	bl	801a1dc <uxr_update_output_stream_heartbeat_timestamp>
 801383a:	eb08 0304 	add.w	r3, r8, r4
 801383e:	2800      	cmp	r0, #0
 8013840:	d0da      	beq.n	80137f8 <listen_message_reliably+0x34>
 8013842:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8013846:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 801384a:	9304      	str	r3, [sp, #16]
 801384c:	4640      	mov	r0, r8
 801384e:	f000 fcd9 	bl	8014204 <uxr_session_header_offset>
 8013852:	3501      	adds	r5, #1
 8013854:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8013858:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 801385c:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8013860:	2300      	movs	r3, #0
 8013862:	2211      	movs	r2, #17
 8013864:	9000      	str	r0, [sp, #0]
 8013866:	a90c      	add	r1, sp, #48	@ 0x30
 8013868:	4650      	mov	r0, sl
 801386a:	f7fa f865 	bl	800d938 <ucdr_init_buffer_origin_offset>
 801386e:	2300      	movs	r3, #0
 8013870:	2205      	movs	r2, #5
 8013872:	210b      	movs	r1, #11
 8013874:	4650      	mov	r0, sl
 8013876:	f001 fac7 	bl	8014e08 <uxr_buffer_submessage_header>
 801387a:	8968      	ldrh	r0, [r5, #10]
 801387c:	2101      	movs	r1, #1
 801387e:	f006 fd6f 	bl	801a360 <uxr_seq_num_add>
 8013882:	892b      	ldrh	r3, [r5, #8]
 8013884:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8013888:	4602      	mov	r2, r0
 801388a:	9b04      	ldr	r3, [sp, #16]
 801388c:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8013890:	a90a      	add	r1, sp, #40	@ 0x28
 8013892:	4650      	mov	r0, sl
 8013894:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8013898:	f002 fcb0 	bl	80161fc <uxr_serialize_HEARTBEAT_Payload>
 801389c:	2200      	movs	r2, #0
 801389e:	4611      	mov	r1, r2
 80138a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80138a2:	4640      	mov	r0, r8
 80138a4:	f000 fc58 	bl	8014158 <uxr_stamp_session_header>
 80138a8:	4650      	mov	r0, sl
 80138aa:	f7fa f883 	bl	800d9b4 <ucdr_buffer_length>
 80138ae:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 80138b2:	4602      	mov	r2, r0
 80138b4:	a90c      	add	r1, sp, #48	@ 0x30
 80138b6:	e9d3 0500 	ldrd	r0, r5, [r3]
 80138ba:	4444      	add	r4, r8
 80138bc:	47a8      	blx	r5
 80138be:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 80138c2:	9903      	ldr	r1, [sp, #12]
 80138c4:	455a      	cmp	r2, fp
 80138c6:	f106 0601 	add.w	r6, r6, #1
 80138ca:	eb73 0101 	sbcs.w	r1, r3, r1
 80138ce:	b2f0      	uxtb	r0, r6
 80138d0:	db9c      	blt.n	801380c <listen_message_reliably+0x48>
 80138d2:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 80138d6:	4283      	cmp	r3, r0
 80138d8:	d89e      	bhi.n	8013818 <listen_message_reliably+0x54>
 80138da:	9a03      	ldr	r2, [sp, #12]
 80138dc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80138e0:	429a      	cmp	r2, r3
 80138e2:	bf08      	it	eq
 80138e4:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 80138e8:	d01e      	beq.n	8013928 <listen_message_reliably+0x164>
 80138ea:	ebab 0309 	sub.w	r3, fp, r9
 80138ee:	9905      	ldr	r1, [sp, #20]
 80138f0:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	bf08      	it	eq
 80138f8:	2301      	moveq	r3, #1
 80138fa:	4299      	cmp	r1, r3
 80138fc:	bfa8      	it	ge
 80138fe:	4619      	movge	r1, r3
 8013900:	6894      	ldr	r4, [r2, #8]
 8013902:	6810      	ldr	r0, [r2, #0]
 8013904:	4689      	mov	r9, r1
 8013906:	460b      	mov	r3, r1
 8013908:	aa08      	add	r2, sp, #32
 801390a:	a907      	add	r1, sp, #28
 801390c:	47a0      	blx	r4
 801390e:	b968      	cbnz	r0, 801392c <listen_message_reliably+0x168>
 8013910:	9b05      	ldr	r3, [sp, #20]
 8013912:	eba3 0309 	sub.w	r3, r3, r9
 8013916:	2b00      	cmp	r3, #0
 8013918:	9305      	str	r3, [sp, #20]
 801391a:	f73f af5c 	bgt.w	80137d6 <listen_message_reliably+0x12>
 801391e:	4604      	mov	r4, r0
 8013920:	4620      	mov	r0, r4
 8013922:	b01d      	add	sp, #116	@ 0x74
 8013924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013928:	9b05      	ldr	r3, [sp, #20]
 801392a:	e7e0      	b.n	80138ee <listen_message_reliably+0x12a>
 801392c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8013930:	4604      	mov	r4, r0
 8013932:	a80c      	add	r0, sp, #48	@ 0x30
 8013934:	f7fa f812 	bl	800d95c <ucdr_init_buffer>
 8013938:	2500      	movs	r5, #0
 801393a:	f10d 031a 	add.w	r3, sp, #26
 801393e:	aa06      	add	r2, sp, #24
 8013940:	a90c      	add	r1, sp, #48	@ 0x30
 8013942:	4640      	mov	r0, r8
 8013944:	f88d 5018 	strb.w	r5, [sp, #24]
 8013948:	f000 fc1a 	bl	8014180 <uxr_read_session_header>
 801394c:	b918      	cbnz	r0, 8013956 <listen_message_reliably+0x192>
 801394e:	4620      	mov	r0, r4
 8013950:	b01d      	add	sp, #116	@ 0x74
 8013952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013956:	4629      	mov	r1, r5
 8013958:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801395c:	f001 f946 	bl	8014bec <uxr_stream_id_from_raw>
 8013960:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8013964:	2d01      	cmp	r5, #1
 8013966:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801396a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801396e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8013972:	d04b      	beq.n	8013a0c <listen_message_reliably+0x248>
 8013974:	2d02      	cmp	r5, #2
 8013976:	d00f      	beq.n	8013998 <listen_message_reliably+0x1d4>
 8013978:	2d00      	cmp	r5, #0
 801397a:	d1e8      	bne.n	801394e <listen_message_reliably+0x18a>
 801397c:	4629      	mov	r1, r5
 801397e:	4628      	mov	r0, r5
 8013980:	f001 f934 	bl	8014bec <uxr_stream_id_from_raw>
 8013984:	a90c      	add	r1, sp, #48	@ 0x30
 8013986:	4602      	mov	r2, r0
 8013988:	4640      	mov	r0, r8
 801398a:	920a      	str	r2, [sp, #40]	@ 0x28
 801398c:	f7ff fd92 	bl	80134b4 <read_submessage_list>
 8013990:	4620      	mov	r0, r4
 8013992:	b01d      	add	sp, #116	@ 0x74
 8013994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013998:	4631      	mov	r1, r6
 801399a:	f108 0008 	add.w	r0, r8, #8
 801399e:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 80139a2:	f001 fa11 	bl	8014dc8 <uxr_get_input_reliable_stream>
 80139a6:	4607      	mov	r7, r0
 80139a8:	b338      	cbz	r0, 80139fa <listen_message_reliably+0x236>
 80139aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80139ac:	9203      	str	r2, [sp, #12]
 80139ae:	a80c      	add	r0, sp, #48	@ 0x30
 80139b0:	f7fa f804 	bl	800d9bc <ucdr_buffer_remaining>
 80139b4:	4603      	mov	r3, r0
 80139b6:	f10d 0019 	add.w	r0, sp, #25
 80139ba:	9000      	str	r0, [sp, #0]
 80139bc:	9a03      	ldr	r2, [sp, #12]
 80139be:	4651      	mov	r1, sl
 80139c0:	4638      	mov	r0, r7
 80139c2:	f006 f821 	bl	8019a08 <uxr_receive_reliable_message>
 80139c6:	b1c0      	cbz	r0, 80139fa <listen_message_reliably+0x236>
 80139c8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80139cc:	b393      	cbz	r3, 8013a34 <listen_message_reliably+0x270>
 80139ce:	ad14      	add	r5, sp, #80	@ 0x50
 80139d0:	f04f 0a02 	mov.w	sl, #2
 80139d4:	e00a      	b.n	80139ec <listen_message_reliably+0x228>
 80139d6:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 80139da:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 80139de:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 80139e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80139e4:	4629      	mov	r1, r5
 80139e6:	4640      	mov	r0, r8
 80139e8:	f7ff fd64 	bl	80134b4 <read_submessage_list>
 80139ec:	2204      	movs	r2, #4
 80139ee:	4629      	mov	r1, r5
 80139f0:	4638      	mov	r0, r7
 80139f2:	f006 f889 	bl	8019b08 <uxr_next_input_reliable_buffer_available>
 80139f6:	2800      	cmp	r0, #0
 80139f8:	d1ed      	bne.n	80139d6 <listen_message_reliably+0x212>
 80139fa:	4640      	mov	r0, r8
 80139fc:	4632      	mov	r2, r6
 80139fe:	4649      	mov	r1, r9
 8013a00:	f7ff fbd4 	bl	80131ac <write_submessage_acknack.isra.0>
 8013a04:	4620      	mov	r0, r4
 8013a06:	b01d      	add	sp, #116	@ 0x74
 8013a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a0c:	4631      	mov	r1, r6
 8013a0e:	f108 0008 	add.w	r0, r8, #8
 8013a12:	f001 f9cf 	bl	8014db4 <uxr_get_input_best_effort_stream>
 8013a16:	2800      	cmp	r0, #0
 8013a18:	d099      	beq.n	801394e <listen_message_reliably+0x18a>
 8013a1a:	4651      	mov	r1, sl
 8013a1c:	f005 ff60 	bl	80198e0 <uxr_receive_best_effort_message>
 8013a20:	2800      	cmp	r0, #0
 8013a22:	d094      	beq.n	801394e <listen_message_reliably+0x18a>
 8013a24:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8013a28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013a2a:	a90c      	add	r1, sp, #48	@ 0x30
 8013a2c:	4640      	mov	r0, r8
 8013a2e:	f7ff fd41 	bl	80134b4 <read_submessage_list>
 8013a32:	e78c      	b.n	801394e <listen_message_reliably+0x18a>
 8013a34:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8013a38:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013a3a:	a90c      	add	r1, sp, #48	@ 0x30
 8013a3c:	4640      	mov	r0, r8
 8013a3e:	f7ff fd39 	bl	80134b4 <read_submessage_list>
 8013a42:	e7c4      	b.n	80139ce <listen_message_reliably+0x20a>

08013a44 <uxr_run_session_timeout>:
 8013a44:	b570      	push	{r4, r5, r6, lr}
 8013a46:	4604      	mov	r4, r0
 8013a48:	460d      	mov	r5, r1
 8013a4a:	f001 fa23 	bl	8014e94 <uxr_millis>
 8013a4e:	4606      	mov	r6, r0
 8013a50:	4620      	mov	r0, r4
 8013a52:	f7ff fc71 	bl	8013338 <uxr_flash_output_streams>
 8013a56:	4629      	mov	r1, r5
 8013a58:	4620      	mov	r0, r4
 8013a5a:	f7ff feb3 	bl	80137c4 <listen_message_reliably>
 8013a5e:	f001 fa19 	bl	8014e94 <uxr_millis>
 8013a62:	1b83      	subs	r3, r0, r6
 8013a64:	1ae9      	subs	r1, r5, r3
 8013a66:	2900      	cmp	r1, #0
 8013a68:	dcf6      	bgt.n	8013a58 <uxr_run_session_timeout+0x14>
 8013a6a:	f104 0008 	add.w	r0, r4, #8
 8013a6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013a72:	f001 b9b3 	b.w	8014ddc <uxr_output_streams_confirmed>
 8013a76:	bf00      	nop

08013a78 <uxr_run_session_until_data>:
 8013a78:	b570      	push	{r4, r5, r6, lr}
 8013a7a:	4604      	mov	r4, r0
 8013a7c:	460d      	mov	r5, r1
 8013a7e:	f001 fa09 	bl	8014e94 <uxr_millis>
 8013a82:	4606      	mov	r6, r0
 8013a84:	4620      	mov	r0, r4
 8013a86:	f7ff fc57 	bl	8013338 <uxr_flash_output_streams>
 8013a8a:	2300      	movs	r3, #0
 8013a8c:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8013a90:	4629      	mov	r1, r5
 8013a92:	e005      	b.n	8013aa0 <uxr_run_session_until_data+0x28>
 8013a94:	f001 f9fe 	bl	8014e94 <uxr_millis>
 8013a98:	1b83      	subs	r3, r0, r6
 8013a9a:	1ae9      	subs	r1, r5, r3
 8013a9c:	2900      	cmp	r1, #0
 8013a9e:	dd07      	ble.n	8013ab0 <uxr_run_session_until_data+0x38>
 8013aa0:	4620      	mov	r0, r4
 8013aa2:	f7ff fe8f 	bl	80137c4 <listen_message_reliably>
 8013aa6:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8013aaa:	2800      	cmp	r0, #0
 8013aac:	d0f2      	beq.n	8013a94 <uxr_run_session_until_data+0x1c>
 8013aae:	bd70      	pop	{r4, r5, r6, pc}
 8013ab0:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8013ab4:	bd70      	pop	{r4, r5, r6, pc}
 8013ab6:	bf00      	nop

08013ab8 <uxr_run_session_until_confirm_delivery>:
 8013ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013abc:	4606      	mov	r6, r0
 8013abe:	460d      	mov	r5, r1
 8013ac0:	f001 f9e8 	bl	8014e94 <uxr_millis>
 8013ac4:	4607      	mov	r7, r0
 8013ac6:	4630      	mov	r0, r6
 8013ac8:	f7ff fc36 	bl	8013338 <uxr_flash_output_streams>
 8013acc:	2d00      	cmp	r5, #0
 8013ace:	f106 0808 	add.w	r8, r6, #8
 8013ad2:	bfa8      	it	ge
 8013ad4:	462c      	movge	r4, r5
 8013ad6:	da07      	bge.n	8013ae8 <uxr_run_session_until_confirm_delivery+0x30>
 8013ad8:	e00e      	b.n	8013af8 <uxr_run_session_until_confirm_delivery+0x40>
 8013ada:	f7ff fe73 	bl	80137c4 <listen_message_reliably>
 8013ade:	f001 f9d9 	bl	8014e94 <uxr_millis>
 8013ae2:	1bc3      	subs	r3, r0, r7
 8013ae4:	1aec      	subs	r4, r5, r3
 8013ae6:	d407      	bmi.n	8013af8 <uxr_run_session_until_confirm_delivery+0x40>
 8013ae8:	4640      	mov	r0, r8
 8013aea:	f001 f977 	bl	8014ddc <uxr_output_streams_confirmed>
 8013aee:	4603      	mov	r3, r0
 8013af0:	4621      	mov	r1, r4
 8013af2:	4630      	mov	r0, r6
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d0f0      	beq.n	8013ada <uxr_run_session_until_confirm_delivery+0x22>
 8013af8:	4640      	mov	r0, r8
 8013afa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013afe:	f001 b96d 	b.w	8014ddc <uxr_output_streams_confirmed>
 8013b02:	bf00      	nop

08013b04 <uxr_run_session_until_all_status>:
 8013b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b08:	9c08      	ldr	r4, [sp, #32]
 8013b0a:	4606      	mov	r6, r0
 8013b0c:	460f      	mov	r7, r1
 8013b0e:	4691      	mov	r9, r2
 8013b10:	461d      	mov	r5, r3
 8013b12:	f7ff fc11 	bl	8013338 <uxr_flash_output_streams>
 8013b16:	b124      	cbz	r4, 8013b22 <uxr_run_session_until_all_status+0x1e>
 8013b18:	4622      	mov	r2, r4
 8013b1a:	21ff      	movs	r1, #255	@ 0xff
 8013b1c:	4628      	mov	r0, r5
 8013b1e:	f008 f9fd 	bl	801bf1c <memset>
 8013b22:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8013b26:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8013b28:	f001 f9b4 	bl	8014e94 <uxr_millis>
 8013b2c:	3d01      	subs	r5, #1
 8013b2e:	f1a9 0902 	sub.w	r9, r9, #2
 8013b32:	4680      	mov	r8, r0
 8013b34:	4639      	mov	r1, r7
 8013b36:	4630      	mov	r0, r6
 8013b38:	f7ff fe44 	bl	80137c4 <listen_message_reliably>
 8013b3c:	f001 f9aa 	bl	8014e94 <uxr_millis>
 8013b40:	eba0 0008 	sub.w	r0, r0, r8
 8013b44:	1a39      	subs	r1, r7, r0
 8013b46:	b344      	cbz	r4, 8013b9a <uxr_run_session_until_all_status+0x96>
 8013b48:	4628      	mov	r0, r5
 8013b4a:	46ac      	mov	ip, r5
 8013b4c:	2301      	movs	r3, #1
 8013b4e:	e002      	b.n	8013b56 <uxr_run_session_until_all_status+0x52>
 8013b50:	42a3      	cmp	r3, r4
 8013b52:	d20d      	bcs.n	8013b70 <uxr_run_session_until_all_status+0x6c>
 8013b54:	3301      	adds	r3, #1
 8013b56:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 8013b5a:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8013b5e:	d1f7      	bne.n	8013b50 <uxr_run_session_until_all_status+0x4c>
 8013b60:	42a3      	cmp	r3, r4
 8013b62:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8013b66:	d213      	bcs.n	8013b90 <uxr_run_session_until_all_status+0x8c>
 8013b68:	2a00      	cmp	r2, #0
 8013b6a:	d0f3      	beq.n	8013b54 <uxr_run_session_until_all_status+0x50>
 8013b6c:	2900      	cmp	r1, #0
 8013b6e:	dce2      	bgt.n	8013b36 <uxr_run_session_until_all_status+0x32>
 8013b70:	2300      	movs	r3, #0
 8013b72:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8013b74:	442c      	add	r4, r5
 8013b76:	e001      	b.n	8013b7c <uxr_run_session_until_all_status+0x78>
 8013b78:	2b01      	cmp	r3, #1
 8013b7a:	d812      	bhi.n	8013ba2 <uxr_run_session_until_all_status+0x9e>
 8013b7c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8013b80:	4284      	cmp	r4, r0
 8013b82:	d1f9      	bne.n	8013b78 <uxr_run_session_until_all_status+0x74>
 8013b84:	2b01      	cmp	r3, #1
 8013b86:	bf8c      	ite	hi
 8013b88:	2000      	movhi	r0, #0
 8013b8a:	2001      	movls	r0, #1
 8013b8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b90:	2900      	cmp	r1, #0
 8013b92:	dded      	ble.n	8013b70 <uxr_run_session_until_all_status+0x6c>
 8013b94:	2a00      	cmp	r2, #0
 8013b96:	d1ce      	bne.n	8013b36 <uxr_run_session_until_all_status+0x32>
 8013b98:	e7ea      	b.n	8013b70 <uxr_run_session_until_all_status+0x6c>
 8013b9a:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8013b9c:	2001      	movs	r0, #1
 8013b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ba2:	2000      	movs	r0, #0
 8013ba4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013ba8 <uxr_run_session_until_pong>:
 8013ba8:	b570      	push	{r4, r5, r6, lr}
 8013baa:	4604      	mov	r4, r0
 8013bac:	460d      	mov	r5, r1
 8013bae:	f001 f971 	bl	8014e94 <uxr_millis>
 8013bb2:	4606      	mov	r6, r0
 8013bb4:	4620      	mov	r0, r4
 8013bb6:	f7ff fbbf 	bl	8013338 <uxr_flash_output_streams>
 8013bba:	2300      	movs	r3, #0
 8013bbc:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 8013bc0:	4629      	mov	r1, r5
 8013bc2:	e005      	b.n	8013bd0 <uxr_run_session_until_pong+0x28>
 8013bc4:	f001 f966 	bl	8014e94 <uxr_millis>
 8013bc8:	1b83      	subs	r3, r0, r6
 8013bca:	1ae9      	subs	r1, r5, r3
 8013bcc:	2900      	cmp	r1, #0
 8013bce:	dd0c      	ble.n	8013bea <uxr_run_session_until_pong+0x42>
 8013bd0:	4620      	mov	r0, r4
 8013bd2:	f7ff fdf7 	bl	80137c4 <listen_message_reliably>
 8013bd6:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 8013bda:	2800      	cmp	r0, #0
 8013bdc:	d0f2      	beq.n	8013bc4 <uxr_run_session_until_pong+0x1c>
 8013bde:	f1a0 0001 	sub.w	r0, r0, #1
 8013be2:	fab0 f080 	clz	r0, r0
 8013be6:	0940      	lsrs	r0, r0, #5
 8013be8:	bd70      	pop	{r4, r5, r6, pc}
 8013bea:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 8013bee:	f1a0 0001 	sub.w	r0, r0, #1
 8013bf2:	fab0 f080 	clz	r0, r0
 8013bf6:	0940      	lsrs	r0, r0, #5
 8013bf8:	bd70      	pop	{r4, r5, r6, pc}
 8013bfa:	bf00      	nop

08013bfc <wait_session_status>:
 8013bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c00:	4604      	mov	r4, r0
 8013c02:	b09d      	sub	sp, #116	@ 0x74
 8013c04:	20ff      	movs	r0, #255	@ 0xff
 8013c06:	7160      	strb	r0, [r4, #5]
 8013c08:	9303      	str	r3, [sp, #12]
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	f000 80b6 	beq.w	8013d7c <wait_session_status+0x180>
 8013c10:	468a      	mov	sl, r1
 8013c12:	4691      	mov	r9, r2
 8013c14:	f04f 0b00 	mov.w	fp, #0
 8013c18:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8013c1a:	464a      	mov	r2, r9
 8013c1c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8013c20:	4651      	mov	r1, sl
 8013c22:	47a8      	blx	r5
 8013c24:	f001 f936 	bl	8014e94 <uxr_millis>
 8013c28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8013c2c:	4605      	mov	r5, r0
 8013c2e:	e009      	b.n	8013c44 <wait_session_status+0x48>
 8013c30:	f001 f930 	bl	8014e94 <uxr_millis>
 8013c34:	1b40      	subs	r0, r0, r5
 8013c36:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	dd40      	ble.n	8013cc0 <wait_session_status+0xc4>
 8013c3e:	7960      	ldrb	r0, [r4, #5]
 8013c40:	28ff      	cmp	r0, #255	@ 0xff
 8013c42:	d145      	bne.n	8013cd0 <wait_session_status+0xd4>
 8013c44:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8013c46:	a908      	add	r1, sp, #32
 8013c48:	6896      	ldr	r6, [r2, #8]
 8013c4a:	6810      	ldr	r0, [r2, #0]
 8013c4c:	aa09      	add	r2, sp, #36	@ 0x24
 8013c4e:	47b0      	blx	r6
 8013c50:	2800      	cmp	r0, #0
 8013c52:	d0ed      	beq.n	8013c30 <wait_session_status+0x34>
 8013c54:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8013c58:	a80c      	add	r0, sp, #48	@ 0x30
 8013c5a:	f7f9 fe7f 	bl	800d95c <ucdr_init_buffer>
 8013c5e:	2600      	movs	r6, #0
 8013c60:	f10d 031e 	add.w	r3, sp, #30
 8013c64:	aa07      	add	r2, sp, #28
 8013c66:	a90c      	add	r1, sp, #48	@ 0x30
 8013c68:	4620      	mov	r0, r4
 8013c6a:	f88d 601c 	strb.w	r6, [sp, #28]
 8013c6e:	f000 fa87 	bl	8014180 <uxr_read_session_header>
 8013c72:	2800      	cmp	r0, #0
 8013c74:	d0dc      	beq.n	8013c30 <wait_session_status+0x34>
 8013c76:	4631      	mov	r1, r6
 8013c78:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8013c7c:	f000 ffb6 	bl	8014bec <uxr_stream_id_from_raw>
 8013c80:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8013c84:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8013c88:	9302      	str	r3, [sp, #8]
 8013c8a:	2f01      	cmp	r7, #1
 8013c8c:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8013c90:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8013c94:	d05c      	beq.n	8013d50 <wait_session_status+0x154>
 8013c96:	2f02      	cmp	r7, #2
 8013c98:	d020      	beq.n	8013cdc <wait_session_status+0xe0>
 8013c9a:	2f00      	cmp	r7, #0
 8013c9c:	d1c8      	bne.n	8013c30 <wait_session_status+0x34>
 8013c9e:	4639      	mov	r1, r7
 8013ca0:	4638      	mov	r0, r7
 8013ca2:	f000 ffa3 	bl	8014bec <uxr_stream_id_from_raw>
 8013ca6:	a90c      	add	r1, sp, #48	@ 0x30
 8013ca8:	4602      	mov	r2, r0
 8013caa:	900b      	str	r0, [sp, #44]	@ 0x2c
 8013cac:	4620      	mov	r0, r4
 8013cae:	f7ff fc01 	bl	80134b4 <read_submessage_list>
 8013cb2:	f001 f8ef 	bl	8014e94 <uxr_millis>
 8013cb6:	1b40      	subs	r0, r0, r5
 8013cb8:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	dcbe      	bgt.n	8013c3e <wait_session_status+0x42>
 8013cc0:	9b03      	ldr	r3, [sp, #12]
 8013cc2:	7960      	ldrb	r0, [r4, #5]
 8013cc4:	f10b 0b01 	add.w	fp, fp, #1
 8013cc8:	455b      	cmp	r3, fp
 8013cca:	d001      	beq.n	8013cd0 <wait_session_status+0xd4>
 8013ccc:	28ff      	cmp	r0, #255	@ 0xff
 8013cce:	d0a3      	beq.n	8013c18 <wait_session_status+0x1c>
 8013cd0:	38ff      	subs	r0, #255	@ 0xff
 8013cd2:	bf18      	it	ne
 8013cd4:	2001      	movne	r0, #1
 8013cd6:	b01d      	add	sp, #116	@ 0x74
 8013cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cdc:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 8013ce0:	9304      	str	r3, [sp, #16]
 8013ce2:	4631      	mov	r1, r6
 8013ce4:	f104 0008 	add.w	r0, r4, #8
 8013ce8:	f001 f86e 	bl	8014dc8 <uxr_get_input_reliable_stream>
 8013cec:	4680      	mov	r8, r0
 8013cee:	b348      	cbz	r0, 8013d44 <wait_session_status+0x148>
 8013cf0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013cf2:	9205      	str	r2, [sp, #20]
 8013cf4:	a80c      	add	r0, sp, #48	@ 0x30
 8013cf6:	f7f9 fe61 	bl	800d9bc <ucdr_buffer_remaining>
 8013cfa:	4603      	mov	r3, r0
 8013cfc:	f10d 001d 	add.w	r0, sp, #29
 8013d00:	9000      	str	r0, [sp, #0]
 8013d02:	9a05      	ldr	r2, [sp, #20]
 8013d04:	9902      	ldr	r1, [sp, #8]
 8013d06:	4640      	mov	r0, r8
 8013d08:	f005 fe7e 	bl	8019a08 <uxr_receive_reliable_message>
 8013d0c:	b1d0      	cbz	r0, 8013d44 <wait_session_status+0x148>
 8013d0e:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d03a      	beq.n	8013d8c <wait_session_status+0x190>
 8013d16:	9f04      	ldr	r7, [sp, #16]
 8013d18:	e00a      	b.n	8013d30 <wait_session_status+0x134>
 8013d1a:	f04f 0302 	mov.w	r3, #2
 8013d1e:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 8013d22:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 8013d26:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 8013d2a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013d2c:	f7ff fbc2 	bl	80134b4 <read_submessage_list>
 8013d30:	a914      	add	r1, sp, #80	@ 0x50
 8013d32:	2204      	movs	r2, #4
 8013d34:	4640      	mov	r0, r8
 8013d36:	f005 fee7 	bl	8019b08 <uxr_next_input_reliable_buffer_available>
 8013d3a:	4603      	mov	r3, r0
 8013d3c:	a914      	add	r1, sp, #80	@ 0x50
 8013d3e:	4620      	mov	r0, r4
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d1ea      	bne.n	8013d1a <wait_session_status+0x11e>
 8013d44:	9904      	ldr	r1, [sp, #16]
 8013d46:	4632      	mov	r2, r6
 8013d48:	4620      	mov	r0, r4
 8013d4a:	f7ff fa2f 	bl	80131ac <write_submessage_acknack.isra.0>
 8013d4e:	e76f      	b.n	8013c30 <wait_session_status+0x34>
 8013d50:	4631      	mov	r1, r6
 8013d52:	f104 0008 	add.w	r0, r4, #8
 8013d56:	f001 f82d 	bl	8014db4 <uxr_get_input_best_effort_stream>
 8013d5a:	2800      	cmp	r0, #0
 8013d5c:	f43f af68 	beq.w	8013c30 <wait_session_status+0x34>
 8013d60:	9902      	ldr	r1, [sp, #8]
 8013d62:	f005 fdbd 	bl	80198e0 <uxr_receive_best_effort_message>
 8013d66:	2800      	cmp	r0, #0
 8013d68:	f43f af62 	beq.w	8013c30 <wait_session_status+0x34>
 8013d6c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8013d70:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013d72:	a90c      	add	r1, sp, #48	@ 0x30
 8013d74:	4620      	mov	r0, r4
 8013d76:	f7ff fb9d 	bl	80134b4 <read_submessage_list>
 8013d7a:	e759      	b.n	8013c30 <wait_session_status+0x34>
 8013d7c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8013d7e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8013d82:	47a0      	blx	r4
 8013d84:	2001      	movs	r0, #1
 8013d86:	b01d      	add	sp, #116	@ 0x74
 8013d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d8c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8013d90:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013d92:	a90c      	add	r1, sp, #48	@ 0x30
 8013d94:	4620      	mov	r0, r4
 8013d96:	f7ff fb8d 	bl	80134b4 <read_submessage_list>
 8013d9a:	e7bc      	b.n	8013d16 <wait_session_status+0x11a>

08013d9c <uxr_delete_session_retries>:
 8013d9c:	b530      	push	{r4, r5, lr}
 8013d9e:	b08f      	sub	sp, #60	@ 0x3c
 8013da0:	4604      	mov	r4, r0
 8013da2:	460d      	mov	r5, r1
 8013da4:	f000 fa2e 	bl	8014204 <uxr_session_header_offset>
 8013da8:	2300      	movs	r3, #0
 8013daa:	2210      	movs	r2, #16
 8013dac:	9000      	str	r0, [sp, #0]
 8013dae:	a902      	add	r1, sp, #8
 8013db0:	a806      	add	r0, sp, #24
 8013db2:	f7f9 fdc1 	bl	800d938 <ucdr_init_buffer_origin_offset>
 8013db6:	a906      	add	r1, sp, #24
 8013db8:	4620      	mov	r0, r4
 8013dba:	f000 f973 	bl	80140a4 <uxr_buffer_delete_session>
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	4611      	mov	r1, r2
 8013dc2:	9b06      	ldr	r3, [sp, #24]
 8013dc4:	4620      	mov	r0, r4
 8013dc6:	f000 f9c7 	bl	8014158 <uxr_stamp_session_header>
 8013dca:	a806      	add	r0, sp, #24
 8013dcc:	f7f9 fdf2 	bl	800d9b4 <ucdr_buffer_length>
 8013dd0:	462b      	mov	r3, r5
 8013dd2:	4602      	mov	r2, r0
 8013dd4:	a902      	add	r1, sp, #8
 8013dd6:	4620      	mov	r0, r4
 8013dd8:	f7ff ff10 	bl	8013bfc <wait_session_status>
 8013ddc:	b118      	cbz	r0, 8013de6 <uxr_delete_session_retries+0x4a>
 8013dde:	7960      	ldrb	r0, [r4, #5]
 8013de0:	fab0 f080 	clz	r0, r0
 8013de4:	0940      	lsrs	r0, r0, #5
 8013de6:	b00f      	add	sp, #60	@ 0x3c
 8013de8:	bd30      	pop	{r4, r5, pc}
 8013dea:	bf00      	nop

08013dec <uxr_create_session>:
 8013dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013df0:	f100 0b08 	add.w	fp, r0, #8
 8013df4:	b0ab      	sub	sp, #172	@ 0xac
 8013df6:	4604      	mov	r4, r0
 8013df8:	4658      	mov	r0, fp
 8013dfa:	f000 ff2b 	bl	8014c54 <uxr_reset_stream_storage>
 8013dfe:	4620      	mov	r0, r4
 8013e00:	f000 fa00 	bl	8014204 <uxr_session_header_offset>
 8013e04:	2300      	movs	r3, #0
 8013e06:	9000      	str	r0, [sp, #0]
 8013e08:	221c      	movs	r2, #28
 8013e0a:	a90b      	add	r1, sp, #44	@ 0x2c
 8013e0c:	a812      	add	r0, sp, #72	@ 0x48
 8013e0e:	f7f9 fd93 	bl	800d938 <ucdr_init_buffer_origin_offset>
 8013e12:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8013e14:	8a1a      	ldrh	r2, [r3, #16]
 8013e16:	3a04      	subs	r2, #4
 8013e18:	b292      	uxth	r2, r2
 8013e1a:	a912      	add	r1, sp, #72	@ 0x48
 8013e1c:	4620      	mov	r0, r4
 8013e1e:	f000 f917 	bl	8014050 <uxr_buffer_create_session>
 8013e22:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8013e24:	4620      	mov	r0, r4
 8013e26:	f000 f983 	bl	8014130 <uxr_stamp_create_session_header>
 8013e2a:	a812      	add	r0, sp, #72	@ 0x48
 8013e2c:	f7f9 fdc2 	bl	800d9b4 <ucdr_buffer_length>
 8013e30:	23ff      	movs	r3, #255	@ 0xff
 8013e32:	7163      	strb	r3, [r4, #5]
 8013e34:	230a      	movs	r3, #10
 8013e36:	46da      	mov	sl, fp
 8013e38:	9303      	str	r3, [sp, #12]
 8013e3a:	4683      	mov	fp, r0
 8013e3c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8013e3e:	465a      	mov	r2, fp
 8013e40:	e9d3 0500 	ldrd	r0, r5, [r3]
 8013e44:	a90b      	add	r1, sp, #44	@ 0x2c
 8013e46:	47a8      	blx	r5
 8013e48:	f001 f824 	bl	8014e94 <uxr_millis>
 8013e4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8013e50:	4605      	mov	r5, r0
 8013e52:	e009      	b.n	8013e68 <uxr_create_session+0x7c>
 8013e54:	f001 f81e 	bl	8014e94 <uxr_millis>
 8013e58:	1b40      	subs	r0, r0, r5
 8013e5a:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	7962      	ldrb	r2, [r4, #5]
 8013e62:	dd38      	ble.n	8013ed6 <uxr_create_session+0xea>
 8013e64:	2aff      	cmp	r2, #255	@ 0xff
 8013e66:	d13c      	bne.n	8013ee2 <uxr_create_session+0xf6>
 8013e68:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8013e6a:	a907      	add	r1, sp, #28
 8013e6c:	6896      	ldr	r6, [r2, #8]
 8013e6e:	6810      	ldr	r0, [r2, #0]
 8013e70:	aa08      	add	r2, sp, #32
 8013e72:	47b0      	blx	r6
 8013e74:	2800      	cmp	r0, #0
 8013e76:	d0ed      	beq.n	8013e54 <uxr_create_session+0x68>
 8013e78:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8013e7c:	a81a      	add	r0, sp, #104	@ 0x68
 8013e7e:	f7f9 fd6d 	bl	800d95c <ucdr_init_buffer>
 8013e82:	2600      	movs	r6, #0
 8013e84:	f10d 031a 	add.w	r3, sp, #26
 8013e88:	aa06      	add	r2, sp, #24
 8013e8a:	a91a      	add	r1, sp, #104	@ 0x68
 8013e8c:	4620      	mov	r0, r4
 8013e8e:	f88d 6018 	strb.w	r6, [sp, #24]
 8013e92:	f000 f975 	bl	8014180 <uxr_read_session_header>
 8013e96:	2800      	cmp	r0, #0
 8013e98:	d0dc      	beq.n	8013e54 <uxr_create_session+0x68>
 8013e9a:	4631      	mov	r1, r6
 8013e9c:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8013ea0:	f000 fea4 	bl	8014bec <uxr_stream_id_from_raw>
 8013ea4:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8013ea8:	2e01      	cmp	r6, #1
 8013eaa:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8013eae:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 8013eb2:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8013eb6:	d053      	beq.n	8013f60 <uxr_create_session+0x174>
 8013eb8:	2e02      	cmp	r6, #2
 8013eba:	d018      	beq.n	8013eee <uxr_create_session+0x102>
 8013ebc:	2e00      	cmp	r6, #0
 8013ebe:	d1c9      	bne.n	8013e54 <uxr_create_session+0x68>
 8013ec0:	4631      	mov	r1, r6
 8013ec2:	4630      	mov	r0, r6
 8013ec4:	f000 fe92 	bl	8014bec <uxr_stream_id_from_raw>
 8013ec8:	a91a      	add	r1, sp, #104	@ 0x68
 8013eca:	4602      	mov	r2, r0
 8013ecc:	900a      	str	r0, [sp, #40]	@ 0x28
 8013ece:	4620      	mov	r0, r4
 8013ed0:	f7ff faf0 	bl	80134b4 <read_submessage_list>
 8013ed4:	e7be      	b.n	8013e54 <uxr_create_session+0x68>
 8013ed6:	9b03      	ldr	r3, [sp, #12]
 8013ed8:	3b01      	subs	r3, #1
 8013eda:	9303      	str	r3, [sp, #12]
 8013edc:	d001      	beq.n	8013ee2 <uxr_create_session+0xf6>
 8013ede:	2aff      	cmp	r2, #255	@ 0xff
 8013ee0:	d0ac      	beq.n	8013e3c <uxr_create_session+0x50>
 8013ee2:	2a00      	cmp	r2, #0
 8013ee4:	d051      	beq.n	8013f8a <uxr_create_session+0x19e>
 8013ee6:	2000      	movs	r0, #0
 8013ee8:	b02b      	add	sp, #172	@ 0xac
 8013eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013eee:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8013ef2:	9304      	str	r3, [sp, #16]
 8013ef4:	4639      	mov	r1, r7
 8013ef6:	4650      	mov	r0, sl
 8013ef8:	f000 ff66 	bl	8014dc8 <uxr_get_input_reliable_stream>
 8013efc:	4680      	mov	r8, r0
 8013efe:	b348      	cbz	r0, 8013f54 <uxr_create_session+0x168>
 8013f00:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013f02:	9205      	str	r2, [sp, #20]
 8013f04:	a81a      	add	r0, sp, #104	@ 0x68
 8013f06:	f7f9 fd59 	bl	800d9bc <ucdr_buffer_remaining>
 8013f0a:	4603      	mov	r3, r0
 8013f0c:	f10d 0019 	add.w	r0, sp, #25
 8013f10:	9000      	str	r0, [sp, #0]
 8013f12:	9a05      	ldr	r2, [sp, #20]
 8013f14:	4649      	mov	r1, r9
 8013f16:	4640      	mov	r0, r8
 8013f18:	f005 fd76 	bl	8019a08 <uxr_receive_reliable_message>
 8013f1c:	b1d0      	cbz	r0, 8013f54 <uxr_create_session+0x168>
 8013f1e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d038      	beq.n	8013f98 <uxr_create_session+0x1ac>
 8013f26:	9e04      	ldr	r6, [sp, #16]
 8013f28:	e00a      	b.n	8013f40 <uxr_create_session+0x154>
 8013f2a:	f04f 0302 	mov.w	r3, #2
 8013f2e:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 8013f32:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 8013f36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013f3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013f3c:	f7ff faba 	bl	80134b4 <read_submessage_list>
 8013f40:	a922      	add	r1, sp, #136	@ 0x88
 8013f42:	2204      	movs	r2, #4
 8013f44:	4640      	mov	r0, r8
 8013f46:	f005 fddf 	bl	8019b08 <uxr_next_input_reliable_buffer_available>
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	a922      	add	r1, sp, #136	@ 0x88
 8013f4e:	4620      	mov	r0, r4
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d1ea      	bne.n	8013f2a <uxr_create_session+0x13e>
 8013f54:	9904      	ldr	r1, [sp, #16]
 8013f56:	463a      	mov	r2, r7
 8013f58:	4620      	mov	r0, r4
 8013f5a:	f7ff f927 	bl	80131ac <write_submessage_acknack.isra.0>
 8013f5e:	e779      	b.n	8013e54 <uxr_create_session+0x68>
 8013f60:	4639      	mov	r1, r7
 8013f62:	4650      	mov	r0, sl
 8013f64:	f000 ff26 	bl	8014db4 <uxr_get_input_best_effort_stream>
 8013f68:	2800      	cmp	r0, #0
 8013f6a:	f43f af73 	beq.w	8013e54 <uxr_create_session+0x68>
 8013f6e:	4649      	mov	r1, r9
 8013f70:	f005 fcb6 	bl	80198e0 <uxr_receive_best_effort_message>
 8013f74:	2800      	cmp	r0, #0
 8013f76:	f43f af6d 	beq.w	8013e54 <uxr_create_session+0x68>
 8013f7a:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8013f7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013f80:	a91a      	add	r1, sp, #104	@ 0x68
 8013f82:	4620      	mov	r0, r4
 8013f84:	f7ff fa96 	bl	80134b4 <read_submessage_list>
 8013f88:	e764      	b.n	8013e54 <uxr_create_session+0x68>
 8013f8a:	4650      	mov	r0, sl
 8013f8c:	f000 fe62 	bl	8014c54 <uxr_reset_stream_storage>
 8013f90:	2001      	movs	r0, #1
 8013f92:	b02b      	add	sp, #172	@ 0xac
 8013f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f98:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 8013f9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013f9e:	a91a      	add	r1, sp, #104	@ 0x68
 8013fa0:	4620      	mov	r0, r4
 8013fa2:	f7ff fa87 	bl	80134b4 <read_submessage_list>
 8013fa6:	e7be      	b.n	8013f26 <uxr_create_session+0x13a>

08013fa8 <uxr_prepare_stream_to_write_submessage>:
 8013fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fac:	b082      	sub	sp, #8
 8013fae:	4682      	mov	sl, r0
 8013fb0:	4610      	mov	r0, r2
 8013fb2:	4615      	mov	r5, r2
 8013fb4:	461e      	mov	r6, r3
 8013fb6:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 8013fba:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 8013fbe:	9101      	str	r1, [sp, #4]
 8013fc0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8013fc4:	f000 ff60 	bl	8014e88 <uxr_submessage_padding>
 8013fc8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013fcc:	f105 0904 	add.w	r9, r5, #4
 8013fd0:	2b01      	cmp	r3, #1
 8013fd2:	4481      	add	r9, r0
 8013fd4:	d01d      	beq.n	8014012 <uxr_prepare_stream_to_write_submessage+0x6a>
 8013fd6:	2b02      	cmp	r3, #2
 8013fd8:	d116      	bne.n	8014008 <uxr_prepare_stream_to_write_submessage+0x60>
 8013fda:	4621      	mov	r1, r4
 8013fdc:	f10a 0008 	add.w	r0, sl, #8
 8013fe0:	f000 fede 	bl	8014da0 <uxr_get_output_reliable_stream>
 8013fe4:	4604      	mov	r4, r0
 8013fe6:	b158      	cbz	r0, 8014000 <uxr_prepare_stream_to_write_submessage+0x58>
 8013fe8:	4649      	mov	r1, r9
 8013fea:	4632      	mov	r2, r6
 8013fec:	f005 ff48 	bl	8019e80 <uxr_prepare_reliable_buffer_to_write>
 8013ff0:	4604      	mov	r4, r0
 8013ff2:	b12c      	cbz	r4, 8014000 <uxr_prepare_stream_to_write_submessage+0x58>
 8013ff4:	4643      	mov	r3, r8
 8013ff6:	b2aa      	uxth	r2, r5
 8013ff8:	4639      	mov	r1, r7
 8013ffa:	4630      	mov	r0, r6
 8013ffc:	f000 ff04 	bl	8014e08 <uxr_buffer_submessage_header>
 8014000:	4620      	mov	r0, r4
 8014002:	b002      	add	sp, #8
 8014004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014008:	2400      	movs	r4, #0
 801400a:	4620      	mov	r0, r4
 801400c:	b002      	add	sp, #8
 801400e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014012:	4621      	mov	r1, r4
 8014014:	f10a 0008 	add.w	r0, sl, #8
 8014018:	f000 feba 	bl	8014d90 <uxr_get_output_best_effort_stream>
 801401c:	4604      	mov	r4, r0
 801401e:	2800      	cmp	r0, #0
 8014020:	d0ee      	beq.n	8014000 <uxr_prepare_stream_to_write_submessage+0x58>
 8014022:	4649      	mov	r1, r9
 8014024:	4632      	mov	r2, r6
 8014026:	f005 fe5b 	bl	8019ce0 <uxr_prepare_best_effort_buffer_to_write>
 801402a:	4604      	mov	r4, r0
 801402c:	e7e1      	b.n	8013ff2 <uxr_prepare_stream_to_write_submessage+0x4a>
 801402e:	bf00      	nop

08014030 <uxr_init_session_info>:
 8014030:	0e13      	lsrs	r3, r2, #24
 8014032:	7043      	strb	r3, [r0, #1]
 8014034:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8014038:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 801403c:	7001      	strb	r1, [r0, #0]
 801403e:	70c3      	strb	r3, [r0, #3]
 8014040:	2109      	movs	r1, #9
 8014042:	23ff      	movs	r3, #255	@ 0xff
 8014044:	f880 c002 	strb.w	ip, [r0, #2]
 8014048:	7102      	strb	r2, [r0, #4]
 801404a:	80c1      	strh	r1, [r0, #6]
 801404c:	7143      	strb	r3, [r0, #5]
 801404e:	4770      	bx	lr

08014050 <uxr_buffer_create_session>:
 8014050:	b530      	push	{r4, r5, lr}
 8014052:	b089      	sub	sp, #36	@ 0x24
 8014054:	2300      	movs	r3, #0
 8014056:	4d12      	ldr	r5, [pc, #72]	@ (80140a0 <uxr_buffer_create_session+0x50>)
 8014058:	9307      	str	r3, [sp, #28]
 801405a:	f8ad 201c 	strh.w	r2, [sp, #28]
 801405e:	2201      	movs	r2, #1
 8014060:	9301      	str	r3, [sp, #4]
 8014062:	80c2      	strh	r2, [r0, #6]
 8014064:	f88d 2004 	strb.w	r2, [sp, #4]
 8014068:	682a      	ldr	r2, [r5, #0]
 801406a:	9200      	str	r2, [sp, #0]
 801406c:	88aa      	ldrh	r2, [r5, #4]
 801406e:	f8ad 2006 	strh.w	r2, [sp, #6]
 8014072:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8014076:	9202      	str	r2, [sp, #8]
 8014078:	460c      	mov	r4, r1
 801407a:	7802      	ldrb	r2, [r0, #0]
 801407c:	9303      	str	r3, [sp, #12]
 801407e:	4619      	mov	r1, r3
 8014080:	f88d 200c 	strb.w	r2, [sp, #12]
 8014084:	4620      	mov	r0, r4
 8014086:	2210      	movs	r2, #16
 8014088:	e9cd 3304 	strd	r3, r3, [sp, #16]
 801408c:	9306      	str	r3, [sp, #24]
 801408e:	f000 febb 	bl	8014e08 <uxr_buffer_submessage_header>
 8014092:	4669      	mov	r1, sp
 8014094:	4620      	mov	r0, r4
 8014096:	f001 feff 	bl	8015e98 <uxr_serialize_CREATE_CLIENT_Payload>
 801409a:	b009      	add	sp, #36	@ 0x24
 801409c:	bd30      	pop	{r4, r5, pc}
 801409e:	bf00      	nop
 80140a0:	0801cde8 	.word	0x0801cde8

080140a4 <uxr_buffer_delete_session>:
 80140a4:	b510      	push	{r4, lr}
 80140a6:	4b0c      	ldr	r3, [pc, #48]	@ (80140d8 <uxr_buffer_delete_session+0x34>)
 80140a8:	b082      	sub	sp, #8
 80140aa:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 80140ae:	f8ad c006 	strh.w	ip, [sp, #6]
 80140b2:	460c      	mov	r4, r1
 80140b4:	2202      	movs	r2, #2
 80140b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80140ba:	80c2      	strh	r2, [r0, #6]
 80140bc:	f8ad 3004 	strh.w	r3, [sp, #4]
 80140c0:	2204      	movs	r2, #4
 80140c2:	2300      	movs	r3, #0
 80140c4:	2103      	movs	r1, #3
 80140c6:	4620      	mov	r0, r4
 80140c8:	f000 fe9e 	bl	8014e08 <uxr_buffer_submessage_header>
 80140cc:	a901      	add	r1, sp, #4
 80140ce:	4620      	mov	r0, r4
 80140d0:	f001 ff9c 	bl	801600c <uxr_serialize_DELETE_Payload>
 80140d4:	b002      	add	sp, #8
 80140d6:	bd10      	pop	{r4, pc}
 80140d8:	0801cde8 	.word	0x0801cde8

080140dc <uxr_read_create_session_status>:
 80140dc:	b510      	push	{r4, lr}
 80140de:	b088      	sub	sp, #32
 80140e0:	4604      	mov	r4, r0
 80140e2:	4608      	mov	r0, r1
 80140e4:	a901      	add	r1, sp, #4
 80140e6:	f001 ffa1 	bl	801602c <uxr_deserialize_STATUS_AGENT_Payload>
 80140ea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80140ee:	7163      	strb	r3, [r4, #5]
 80140f0:	b008      	add	sp, #32
 80140f2:	bd10      	pop	{r4, pc}

080140f4 <uxr_read_delete_session_status>:
 80140f4:	b510      	push	{r4, lr}
 80140f6:	4604      	mov	r4, r0
 80140f8:	b084      	sub	sp, #16
 80140fa:	4608      	mov	r0, r1
 80140fc:	a902      	add	r1, sp, #8
 80140fe:	f001 ffc5 	bl	801608c <uxr_deserialize_STATUS_Payload>
 8014102:	88e3      	ldrh	r3, [r4, #6]
 8014104:	2b02      	cmp	r3, #2
 8014106:	d001      	beq.n	801410c <uxr_read_delete_session_status+0x18>
 8014108:	b004      	add	sp, #16
 801410a:	bd10      	pop	{r4, pc}
 801410c:	f10d 000a 	add.w	r0, sp, #10
 8014110:	f7fe fd9e 	bl	8012c50 <uxr_object_id_from_raw>
 8014114:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8014118:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801411c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8014120:	b29b      	uxth	r3, r3
 8014122:	2b02      	cmp	r3, #2
 8014124:	bf04      	itt	eq
 8014126:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 801412a:	7163      	strbeq	r3, [r4, #5]
 801412c:	b004      	add	sp, #16
 801412e:	bd10      	pop	{r4, pc}

08014130 <uxr_stamp_create_session_header>:
 8014130:	b510      	push	{r4, lr}
 8014132:	2208      	movs	r2, #8
 8014134:	b08a      	sub	sp, #40	@ 0x28
 8014136:	4604      	mov	r4, r0
 8014138:	eb0d 0002 	add.w	r0, sp, r2
 801413c:	f7f9 fc0e 	bl	800d95c <ucdr_init_buffer>
 8014140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014144:	9400      	str	r4, [sp, #0]
 8014146:	2300      	movs	r3, #0
 8014148:	461a      	mov	r2, r3
 801414a:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 801414e:	a802      	add	r0, sp, #8
 8014150:	f001 f854 	bl	80151fc <uxr_serialize_message_header>
 8014154:	b00a      	add	sp, #40	@ 0x28
 8014156:	bd10      	pop	{r4, pc}

08014158 <uxr_stamp_session_header>:
 8014158:	b530      	push	{r4, r5, lr}
 801415a:	b08d      	sub	sp, #52	@ 0x34
 801415c:	4604      	mov	r4, r0
 801415e:	460d      	mov	r5, r1
 8014160:	9203      	str	r2, [sp, #12]
 8014162:	4619      	mov	r1, r3
 8014164:	a804      	add	r0, sp, #16
 8014166:	2208      	movs	r2, #8
 8014168:	f7f9 fbf8 	bl	800d95c <ucdr_init_buffer>
 801416c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014170:	9b03      	ldr	r3, [sp, #12]
 8014172:	9400      	str	r4, [sp, #0]
 8014174:	462a      	mov	r2, r5
 8014176:	a804      	add	r0, sp, #16
 8014178:	f001 f840 	bl	80151fc <uxr_serialize_message_header>
 801417c:	b00d      	add	sp, #52	@ 0x34
 801417e:	bd30      	pop	{r4, r5, pc}

08014180 <uxr_read_session_header>:
 8014180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014184:	4607      	mov	r7, r0
 8014186:	b084      	sub	sp, #16
 8014188:	4608      	mov	r0, r1
 801418a:	460c      	mov	r4, r1
 801418c:	4615      	mov	r5, r2
 801418e:	461e      	mov	r6, r3
 8014190:	f7f9 fc14 	bl	800d9bc <ucdr_buffer_remaining>
 8014194:	2808      	cmp	r0, #8
 8014196:	d803      	bhi.n	80141a0 <uxr_read_session_header+0x20>
 8014198:	2000      	movs	r0, #0
 801419a:	b004      	add	sp, #16
 801419c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141a0:	f10d 080c 	add.w	r8, sp, #12
 80141a4:	4633      	mov	r3, r6
 80141a6:	462a      	mov	r2, r5
 80141a8:	f8cd 8000 	str.w	r8, [sp]
 80141ac:	4620      	mov	r0, r4
 80141ae:	f10d 010b 	add.w	r1, sp, #11
 80141b2:	f001 f841 	bl	8015238 <uxr_deserialize_message_header>
 80141b6:	783a      	ldrb	r2, [r7, #0]
 80141b8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80141bc:	4293      	cmp	r3, r2
 80141be:	d1eb      	bne.n	8014198 <uxr_read_session_header+0x18>
 80141c0:	061b      	lsls	r3, r3, #24
 80141c2:	d41c      	bmi.n	80141fe <uxr_read_session_header+0x7e>
 80141c4:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80141c8:	787b      	ldrb	r3, [r7, #1]
 80141ca:	429a      	cmp	r2, r3
 80141cc:	d003      	beq.n	80141d6 <uxr_read_session_header+0x56>
 80141ce:	2001      	movs	r0, #1
 80141d0:	f080 0001 	eor.w	r0, r0, #1
 80141d4:	e7e1      	b.n	801419a <uxr_read_session_header+0x1a>
 80141d6:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80141da:	78bb      	ldrb	r3, [r7, #2]
 80141dc:	429a      	cmp	r2, r3
 80141de:	f107 0102 	add.w	r1, r7, #2
 80141e2:	d1f4      	bne.n	80141ce <uxr_read_session_header+0x4e>
 80141e4:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80141e8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80141ec:	429a      	cmp	r2, r3
 80141ee:	d1ee      	bne.n	80141ce <uxr_read_session_header+0x4e>
 80141f0:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80141f4:	784b      	ldrb	r3, [r1, #1]
 80141f6:	429a      	cmp	r2, r3
 80141f8:	d1e9      	bne.n	80141ce <uxr_read_session_header+0x4e>
 80141fa:	2000      	movs	r0, #0
 80141fc:	e7e8      	b.n	80141d0 <uxr_read_session_header+0x50>
 80141fe:	2001      	movs	r0, #1
 8014200:	e7cb      	b.n	801419a <uxr_read_session_header+0x1a>
 8014202:	bf00      	nop

08014204 <uxr_session_header_offset>:
 8014204:	f990 3000 	ldrsb.w	r3, [r0]
 8014208:	2b00      	cmp	r3, #0
 801420a:	bfac      	ite	ge
 801420c:	2008      	movge	r0, #8
 801420e:	2004      	movlt	r0, #4
 8014210:	4770      	bx	lr
 8014212:	bf00      	nop

08014214 <uxr_init_base_object_request>:
 8014214:	b510      	push	{r4, lr}
 8014216:	88c3      	ldrh	r3, [r0, #6]
 8014218:	b082      	sub	sp, #8
 801421a:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 801421e:	9101      	str	r1, [sp, #4]
 8014220:	f1a3 010a 	sub.w	r1, r3, #10
 8014224:	b289      	uxth	r1, r1
 8014226:	42a1      	cmp	r1, r4
 8014228:	d80e      	bhi.n	8014248 <uxr_init_base_object_request+0x34>
 801422a:	3301      	adds	r3, #1
 801422c:	b29c      	uxth	r4, r3
 801422e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8014232:	b2db      	uxtb	r3, r3
 8014234:	80c4      	strh	r4, [r0, #6]
 8014236:	9801      	ldr	r0, [sp, #4]
 8014238:	7011      	strb	r1, [r2, #0]
 801423a:	7053      	strb	r3, [r2, #1]
 801423c:	1c91      	adds	r1, r2, #2
 801423e:	f7fe fd1b 	bl	8012c78 <uxr_object_id_to_raw>
 8014242:	4620      	mov	r0, r4
 8014244:	b002      	add	sp, #8
 8014246:	bd10      	pop	{r4, pc}
 8014248:	230a      	movs	r3, #10
 801424a:	2100      	movs	r1, #0
 801424c:	461c      	mov	r4, r3
 801424e:	e7f1      	b.n	8014234 <uxr_init_base_object_request+0x20>

08014250 <uxr_parse_base_object_request>:
 8014250:	b570      	push	{r4, r5, r6, lr}
 8014252:	4604      	mov	r4, r0
 8014254:	3002      	adds	r0, #2
 8014256:	460d      	mov	r5, r1
 8014258:	4616      	mov	r6, r2
 801425a:	f7fe fcf9 	bl	8012c50 <uxr_object_id_from_raw>
 801425e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8014262:	8028      	strh	r0, [r5, #0]
 8014264:	806b      	strh	r3, [r5, #2]
 8014266:	7822      	ldrb	r2, [r4, #0]
 8014268:	7863      	ldrb	r3, [r4, #1]
 801426a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 801426e:	8033      	strh	r3, [r6, #0]
 8014270:	bd70      	pop	{r4, r5, r6, pc}
 8014272:	bf00      	nop

08014274 <uxr_init_framing_io>:
 8014274:	2300      	movs	r3, #0
 8014276:	7041      	strb	r1, [r0, #1]
 8014278:	7003      	strb	r3, [r0, #0]
 801427a:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801427c:	4770      	bx	lr
 801427e:	bf00      	nop

08014280 <uxr_write_framed_msg>:
 8014280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014284:	4617      	mov	r7, r2
 8014286:	7842      	ldrb	r2, [r0, #1]
 8014288:	b083      	sub	sp, #12
 801428a:	460e      	mov	r6, r1
 801428c:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 8014290:	469a      	mov	sl, r3
 8014292:	2901      	cmp	r1, #1
 8014294:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 8014298:	4604      	mov	r4, r0
 801429a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 801429e:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 80142a2:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 80142a6:	f240 8137 	bls.w	8014518 <uxr_write_framed_msg+0x298>
 80142aa:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 80142ae:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 80142b2:	2901      	cmp	r1, #1
 80142b4:	f04f 0202 	mov.w	r2, #2
 80142b8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80142bc:	f240 808f 	bls.w	80143de <uxr_write_framed_msg+0x15e>
 80142c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80142c2:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 80142c6:	b2dd      	uxtb	r5, r3
 80142c8:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80142cc:	2203      	movs	r2, #3
 80142ce:	2901      	cmp	r1, #1
 80142d0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80142d4:	f240 809a 	bls.w	801440c <uxr_write_framed_msg+0x18c>
 80142d8:	18a1      	adds	r1, r4, r2
 80142da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80142dc:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 80142e0:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80142e4:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 80142e8:	3201      	adds	r2, #1
 80142ea:	2801      	cmp	r0, #1
 80142ec:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80142f0:	f240 80a0 	bls.w	8014434 <uxr_write_framed_msg+0x1b4>
 80142f4:	18a0      	adds	r0, r4, r2
 80142f6:	3201      	adds	r2, #1
 80142f8:	b2d2      	uxtb	r2, r2
 80142fa:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 80142fe:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014302:	2b00      	cmp	r3, #0
 8014304:	f000 80a9 	beq.w	801445a <uxr_write_framed_msg+0x1da>
 8014308:	f04f 0900 	mov.w	r9, #0
 801430c:	46c8      	mov	r8, r9
 801430e:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8014312:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8014316:	2901      	cmp	r1, #1
 8014318:	f240 80c3 	bls.w	80144a2 <uxr_write_framed_msg+0x222>
 801431c:	2a29      	cmp	r2, #41	@ 0x29
 801431e:	f200 809f 	bhi.w	8014460 <uxr_write_framed_msg+0x1e0>
 8014322:	18a1      	adds	r1, r4, r2
 8014324:	3201      	adds	r2, #1
 8014326:	b2d2      	uxtb	r2, r2
 8014328:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801432c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014330:	ea89 0303 	eor.w	r3, r9, r3
 8014334:	498c      	ldr	r1, [pc, #560]	@ (8014568 <uxr_write_framed_msg+0x2e8>)
 8014336:	b2db      	uxtb	r3, r3
 8014338:	f108 0801 	add.w	r8, r8, #1
 801433c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014340:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8014344:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014346:	4543      	cmp	r3, r8
 8014348:	d8e1      	bhi.n	801430e <uxr_write_framed_msg+0x8e>
 801434a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 801434e:	fa5f f889 	uxtb.w	r8, r9
 8014352:	9301      	str	r3, [sp, #4]
 8014354:	f04f 0900 	mov.w	r9, #0
 8014358:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 801435c:	fa5f f18a 	uxtb.w	r1, sl
 8014360:	2901      	cmp	r1, #1
 8014362:	d921      	bls.n	80143a8 <uxr_write_framed_msg+0x128>
 8014364:	2a29      	cmp	r2, #41	@ 0x29
 8014366:	f240 80af 	bls.w	80144c8 <uxr_write_framed_msg+0x248>
 801436a:	2500      	movs	r5, #0
 801436c:	e000      	b.n	8014370 <uxr_write_framed_msg+0xf0>
 801436e:	b160      	cbz	r0, 801438a <uxr_write_framed_msg+0x10a>
 8014370:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8014374:	1b52      	subs	r2, r2, r5
 8014376:	465b      	mov	r3, fp
 8014378:	4421      	add	r1, r4
 801437a:	4638      	mov	r0, r7
 801437c:	47b0      	blx	r6
 801437e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8014382:	4405      	add	r5, r0
 8014384:	4295      	cmp	r5, r2
 8014386:	d3f2      	bcc.n	801436e <uxr_write_framed_msg+0xee>
 8014388:	d003      	beq.n	8014392 <uxr_write_framed_msg+0x112>
 801438a:	2000      	movs	r0, #0
 801438c:	b003      	add	sp, #12
 801438e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014392:	fa5f f18a 	uxtb.w	r1, sl
 8014396:	f04f 0300 	mov.w	r3, #0
 801439a:	2901      	cmp	r1, #1
 801439c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80143a0:	f04f 0200 	mov.w	r2, #0
 80143a4:	f200 8090 	bhi.w	80144c8 <uxr_write_framed_msg+0x248>
 80143a8:	1c51      	adds	r1, r2, #1
 80143aa:	b2c9      	uxtb	r1, r1
 80143ac:	2929      	cmp	r1, #41	@ 0x29
 80143ae:	d8dc      	bhi.n	801436a <uxr_write_framed_msg+0xea>
 80143b0:	18a5      	adds	r5, r4, r2
 80143b2:	4421      	add	r1, r4
 80143b4:	3202      	adds	r2, #2
 80143b6:	f088 0820 	eor.w	r8, r8, #32
 80143ba:	4648      	mov	r0, r9
 80143bc:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 80143c0:	b2d2      	uxtb	r2, r2
 80143c2:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 80143c6:	f04f 0901 	mov.w	r9, #1
 80143ca:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80143ce:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80143d2:	2800      	cmp	r0, #0
 80143d4:	f040 8085 	bne.w	80144e2 <uxr_write_framed_msg+0x262>
 80143d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80143dc:	e7bc      	b.n	8014358 <uxr_write_framed_msg+0xd8>
 80143de:	4611      	mov	r1, r2
 80143e0:	f04f 0c03 	mov.w	ip, #3
 80143e4:	2204      	movs	r2, #4
 80143e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80143e8:	4421      	add	r1, r4
 80143ea:	b2dd      	uxtb	r5, r3
 80143ec:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 80143f0:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 80143f4:	44a4      	add	ip, r4
 80143f6:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80143fa:	f080 0020 	eor.w	r0, r0, #32
 80143fe:	2901      	cmp	r1, #1
 8014400:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 8014404:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014408:	f63f af66 	bhi.w	80142d8 <uxr_write_framed_msg+0x58>
 801440c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801440e:	18a0      	adds	r0, r4, r2
 8014410:	f085 0520 	eor.w	r5, r5, #32
 8014414:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8014418:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801441c:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 8014420:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8014424:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8014428:	3202      	adds	r2, #2
 801442a:	2801      	cmp	r0, #1
 801442c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014430:	f63f af60 	bhi.w	80142f4 <uxr_write_framed_msg+0x74>
 8014434:	1c50      	adds	r0, r2, #1
 8014436:	18a5      	adds	r5, r4, r2
 8014438:	fa54 f080 	uxtab	r0, r4, r0
 801443c:	3202      	adds	r2, #2
 801443e:	f081 0120 	eor.w	r1, r1, #32
 8014442:	b2d2      	uxtb	r2, r2
 8014444:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8014448:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 801444c:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8014450:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014454:	2b00      	cmp	r3, #0
 8014456:	f47f af57 	bne.w	8014308 <uxr_write_framed_msg+0x88>
 801445a:	9301      	str	r3, [sp, #4]
 801445c:	4698      	mov	r8, r3
 801445e:	e779      	b.n	8014354 <uxr_write_framed_msg+0xd4>
 8014460:	2500      	movs	r5, #0
 8014462:	e001      	b.n	8014468 <uxr_write_framed_msg+0x1e8>
 8014464:	2800      	cmp	r0, #0
 8014466:	d090      	beq.n	801438a <uxr_write_framed_msg+0x10a>
 8014468:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801446c:	1b52      	subs	r2, r2, r5
 801446e:	465b      	mov	r3, fp
 8014470:	4421      	add	r1, r4
 8014472:	4638      	mov	r0, r7
 8014474:	47b0      	blx	r6
 8014476:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801447a:	4405      	add	r5, r0
 801447c:	4295      	cmp	r5, r2
 801447e:	d3f1      	bcc.n	8014464 <uxr_write_framed_msg+0x1e4>
 8014480:	d183      	bne.n	801438a <uxr_write_framed_msg+0x10a>
 8014482:	f04f 0300 	mov.w	r3, #0
 8014486:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801448a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801448c:	4543      	cmp	r3, r8
 801448e:	d964      	bls.n	801455a <uxr_write_framed_msg+0x2da>
 8014490:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8014494:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8014498:	2901      	cmp	r1, #1
 801449a:	f04f 0200 	mov.w	r2, #0
 801449e:	f63f af3d 	bhi.w	801431c <uxr_write_framed_msg+0x9c>
 80144a2:	1c51      	adds	r1, r2, #1
 80144a4:	b2c9      	uxtb	r1, r1
 80144a6:	2929      	cmp	r1, #41	@ 0x29
 80144a8:	d8da      	bhi.n	8014460 <uxr_write_framed_msg+0x1e0>
 80144aa:	18a0      	adds	r0, r4, r2
 80144ac:	4421      	add	r1, r4
 80144ae:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 80144b2:	3202      	adds	r2, #2
 80144b4:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 80144b8:	b2d2      	uxtb	r2, r2
 80144ba:	f083 0020 	eor.w	r0, r3, #32
 80144be:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 80144c2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80144c6:	e733      	b.n	8014330 <uxr_write_framed_msg+0xb0>
 80144c8:	18a1      	adds	r1, r4, r2
 80144ca:	3201      	adds	r2, #1
 80144cc:	4648      	mov	r0, r9
 80144ce:	b2d2      	uxtb	r2, r2
 80144d0:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80144d4:	f04f 0901 	mov.w	r9, #1
 80144d8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80144dc:	2800      	cmp	r0, #0
 80144de:	f43f af7b 	beq.w	80143d8 <uxr_write_framed_msg+0x158>
 80144e2:	2500      	movs	r5, #0
 80144e4:	e002      	b.n	80144ec <uxr_write_framed_msg+0x26c>
 80144e6:	2800      	cmp	r0, #0
 80144e8:	f43f af4f 	beq.w	801438a <uxr_write_framed_msg+0x10a>
 80144ec:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80144f0:	1b52      	subs	r2, r2, r5
 80144f2:	465b      	mov	r3, fp
 80144f4:	4421      	add	r1, r4
 80144f6:	4638      	mov	r0, r7
 80144f8:	47b0      	blx	r6
 80144fa:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80144fe:	4405      	add	r5, r0
 8014500:	4295      	cmp	r5, r2
 8014502:	d3f0      	bcc.n	80144e6 <uxr_write_framed_msg+0x266>
 8014504:	f47f af41 	bne.w	801438a <uxr_write_framed_msg+0x10a>
 8014508:	2300      	movs	r3, #0
 801450a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801450e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014510:	b298      	uxth	r0, r3
 8014512:	b003      	add	sp, #12
 8014514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014518:	217d      	movs	r1, #125	@ 0x7d
 801451a:	f082 0220 	eor.w	r2, r2, #32
 801451e:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8014522:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8014526:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 801452a:	2901      	cmp	r1, #1
 801452c:	f04f 0203 	mov.w	r2, #3
 8014530:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014534:	d804      	bhi.n	8014540 <uxr_write_framed_msg+0x2c0>
 8014536:	4611      	mov	r1, r2
 8014538:	f04f 0c04 	mov.w	ip, #4
 801453c:	2205      	movs	r2, #5
 801453e:	e752      	b.n	80143e6 <uxr_write_framed_msg+0x166>
 8014540:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014542:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8014546:	b2dd      	uxtb	r5, r3
 8014548:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 801454c:	2204      	movs	r2, #4
 801454e:	2901      	cmp	r1, #1
 8014550:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8014554:	f63f aec0 	bhi.w	80142d8 <uxr_write_framed_msg+0x58>
 8014558:	e758      	b.n	801440c <uxr_write_framed_msg+0x18c>
 801455a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 801455e:	fa5f f889 	uxtb.w	r8, r9
 8014562:	9301      	str	r3, [sp, #4]
 8014564:	2200      	movs	r2, #0
 8014566:	e6f5      	b.n	8014354 <uxr_write_framed_msg+0xd4>
 8014568:	0801dabc 	.word	0x0801dabc

0801456c <uxr_framing_read_transport>:
 801456c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014570:	4604      	mov	r4, r0
 8014572:	b083      	sub	sp, #12
 8014574:	461f      	mov	r7, r3
 8014576:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801457a:	4689      	mov	r9, r1
 801457c:	4692      	mov	sl, r2
 801457e:	f000 fc89 	bl	8014e94 <uxr_millis>
 8014582:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8014586:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801458a:	42b3      	cmp	r3, r6
 801458c:	4680      	mov	r8, r0
 801458e:	d061      	beq.n	8014654 <uxr_framing_read_transport+0xe8>
 8014590:	d81c      	bhi.n	80145cc <uxr_framing_read_transport+0x60>
 8014592:	1e75      	subs	r5, r6, #1
 8014594:	1aed      	subs	r5, r5, r3
 8014596:	b2ed      	uxtb	r5, r5
 8014598:	2600      	movs	r6, #0
 801459a:	455d      	cmp	r5, fp
 801459c:	d81f      	bhi.n	80145de <uxr_framing_read_transport+0x72>
 801459e:	19ab      	adds	r3, r5, r6
 80145a0:	455b      	cmp	r3, fp
 80145a2:	bf84      	itt	hi
 80145a4:	ebab 0605 	subhi.w	r6, fp, r5
 80145a8:	b2f6      	uxtbhi	r6, r6
 80145aa:	b9ed      	cbnz	r5, 80145e8 <uxr_framing_read_transport+0x7c>
 80145ac:	f04f 0b00 	mov.w	fp, #0
 80145b0:	f000 fc70 	bl	8014e94 <uxr_millis>
 80145b4:	683b      	ldr	r3, [r7, #0]
 80145b6:	eba0 0808 	sub.w	r8, r0, r8
 80145ba:	eba3 0308 	sub.w	r3, r3, r8
 80145be:	4658      	mov	r0, fp
 80145c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80145c4:	603b      	str	r3, [r7, #0]
 80145c6:	b003      	add	sp, #12
 80145c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145cc:	2e00      	cmp	r6, #0
 80145ce:	d049      	beq.n	8014664 <uxr_framing_read_transport+0xf8>
 80145d0:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 80145d4:	b2ed      	uxtb	r5, r5
 80145d6:	3e01      	subs	r6, #1
 80145d8:	455d      	cmp	r5, fp
 80145da:	b2f6      	uxtb	r6, r6
 80145dc:	d9df      	bls.n	801459e <uxr_framing_read_transport+0x32>
 80145de:	fa5f f58b 	uxtb.w	r5, fp
 80145e2:	2600      	movs	r6, #0
 80145e4:	2d00      	cmp	r5, #0
 80145e6:	d0e1      	beq.n	80145ac <uxr_framing_read_transport+0x40>
 80145e8:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80145ec:	3102      	adds	r1, #2
 80145ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80145f0:	9300      	str	r3, [sp, #0]
 80145f2:	683b      	ldr	r3, [r7, #0]
 80145f4:	4421      	add	r1, r4
 80145f6:	462a      	mov	r2, r5
 80145f8:	4650      	mov	r0, sl
 80145fa:	47c8      	blx	r9
 80145fc:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8014600:	4a1a      	ldr	r2, [pc, #104]	@ (801466c <uxr_framing_read_transport+0x100>)
 8014602:	4403      	add	r3, r0
 8014604:	0859      	lsrs	r1, r3, #1
 8014606:	fba2 2101 	umull	r2, r1, r2, r1
 801460a:	0889      	lsrs	r1, r1, #2
 801460c:	222a      	movs	r2, #42	@ 0x2a
 801460e:	fb02 3111 	mls	r1, r2, r1, r3
 8014612:	4683      	mov	fp, r0
 8014614:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8014618:	2800      	cmp	r0, #0
 801461a:	d0c7      	beq.n	80145ac <uxr_framing_read_transport+0x40>
 801461c:	42a8      	cmp	r0, r5
 801461e:	d1c7      	bne.n	80145b0 <uxr_framing_read_transport+0x44>
 8014620:	2e00      	cmp	r6, #0
 8014622:	d0c5      	beq.n	80145b0 <uxr_framing_read_transport+0x44>
 8014624:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014626:	9300      	str	r3, [sp, #0]
 8014628:	3102      	adds	r1, #2
 801462a:	4632      	mov	r2, r6
 801462c:	4421      	add	r1, r4
 801462e:	2300      	movs	r3, #0
 8014630:	4650      	mov	r0, sl
 8014632:	47c8      	blx	r9
 8014634:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014638:	4a0c      	ldr	r2, [pc, #48]	@ (801466c <uxr_framing_read_transport+0x100>)
 801463a:	180b      	adds	r3, r1, r0
 801463c:	0859      	lsrs	r1, r3, #1
 801463e:	fba2 1201 	umull	r1, r2, r2, r1
 8014642:	0892      	lsrs	r2, r2, #2
 8014644:	212a      	movs	r1, #42	@ 0x2a
 8014646:	fb01 3312 	mls	r3, r1, r2, r3
 801464a:	eb00 0b05 	add.w	fp, r0, r5
 801464e:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8014652:	e7ad      	b.n	80145b0 <uxr_framing_read_transport+0x44>
 8014654:	2600      	movs	r6, #0
 8014656:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801465a:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801465c:	d9bf      	bls.n	80145de <uxr_framing_read_transport+0x72>
 801465e:	2102      	movs	r1, #2
 8014660:	2529      	movs	r5, #41	@ 0x29
 8014662:	e7c4      	b.n	80145ee <uxr_framing_read_transport+0x82>
 8014664:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8014668:	b2ed      	uxtb	r5, r5
 801466a:	e796      	b.n	801459a <uxr_framing_read_transport+0x2e>
 801466c:	30c30c31 	.word	0x30c30c31

08014670 <uxr_read_framed_msg>:
 8014670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014674:	461e      	mov	r6, r3
 8014676:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 801467a:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801467e:	429d      	cmp	r5, r3
 8014680:	b083      	sub	sp, #12
 8014682:	4604      	mov	r4, r0
 8014684:	4688      	mov	r8, r1
 8014686:	4691      	mov	r9, r2
 8014688:	f000 8188 	beq.w	801499c <uxr_read_framed_msg+0x32c>
 801468c:	7823      	ldrb	r3, [r4, #0]
 801468e:	4dc1      	ldr	r5, [pc, #772]	@ (8014994 <uxr_read_framed_msg+0x324>)
 8014690:	4fc1      	ldr	r7, [pc, #772]	@ (8014998 <uxr_read_framed_msg+0x328>)
 8014692:	2b07      	cmp	r3, #7
 8014694:	d8fd      	bhi.n	8014692 <uxr_read_framed_msg+0x22>
 8014696:	e8df f013 	tbh	[pc, r3, lsl #1]
 801469a:	0115      	.short	0x0115
 801469c:	00d600f6 	.word	0x00d600f6
 80146a0:	009000b9 	.word	0x009000b9
 80146a4:	0030004d 	.word	0x0030004d
 80146a8:	0008      	.short	0x0008
 80146aa:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80146ae:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80146b2:	4299      	cmp	r1, r3
 80146b4:	f000 814a 	beq.w	801494c <uxr_read_framed_msg+0x2dc>
 80146b8:	18e2      	adds	r2, r4, r3
 80146ba:	7892      	ldrb	r2, [r2, #2]
 80146bc:	2a7d      	cmp	r2, #125	@ 0x7d
 80146be:	f000 8199 	beq.w	80149f4 <uxr_read_framed_msg+0x384>
 80146c2:	3301      	adds	r3, #1
 80146c4:	0858      	lsrs	r0, r3, #1
 80146c6:	fba5 1000 	umull	r1, r0, r5, r0
 80146ca:	0880      	lsrs	r0, r0, #2
 80146cc:	212a      	movs	r1, #42	@ 0x2a
 80146ce:	fb01 3310 	mls	r3, r1, r0, r3
 80146d2:	2a7e      	cmp	r2, #126	@ 0x7e
 80146d4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80146d8:	f000 8252 	beq.w	8014b80 <uxr_read_framed_msg+0x510>
 80146dc:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 80146de:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 80146e0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80146e4:	b29b      	uxth	r3, r3
 80146e6:	2200      	movs	r2, #0
 80146e8:	4299      	cmp	r1, r3
 80146ea:	86a3      	strh	r3, [r4, #52]	@ 0x34
 80146ec:	7022      	strb	r2, [r4, #0]
 80146ee:	f000 8179 	beq.w	80149e4 <uxr_read_framed_msg+0x374>
 80146f2:	2000      	movs	r0, #0
 80146f4:	b003      	add	sp, #12
 80146f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146fa:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80146fe:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8014702:	4299      	cmp	r1, r3
 8014704:	f000 8131 	beq.w	801496a <uxr_read_framed_msg+0x2fa>
 8014708:	18e2      	adds	r2, r4, r3
 801470a:	7890      	ldrb	r0, [r2, #2]
 801470c:	287d      	cmp	r0, #125	@ 0x7d
 801470e:	f000 8190 	beq.w	8014a32 <uxr_read_framed_msg+0x3c2>
 8014712:	3301      	adds	r3, #1
 8014714:	085a      	lsrs	r2, r3, #1
 8014716:	fba5 1202 	umull	r1, r2, r5, r2
 801471a:	0892      	lsrs	r2, r2, #2
 801471c:	212a      	movs	r1, #42	@ 0x2a
 801471e:	fb01 3312 	mls	r3, r1, r2, r3
 8014722:	287e      	cmp	r0, #126	@ 0x7e
 8014724:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014728:	f000 821a 	beq.w	8014b60 <uxr_read_framed_msg+0x4f0>
 801472c:	2307      	movs	r3, #7
 801472e:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8014730:	7023      	strb	r3, [r4, #0]
 8014732:	e7ae      	b.n	8014692 <uxr_read_framed_msg+0x22>
 8014734:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8014736:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801473a:	459e      	cmp	lr, r3
 801473c:	d938      	bls.n	80147b0 <uxr_read_framed_msg+0x140>
 801473e:	ee07 8a90 	vmov	s15, r8
 8014742:	212a      	movs	r1, #42	@ 0x2a
 8014744:	e020      	b.n	8014788 <uxr_read_framed_msg+0x118>
 8014746:	f89b c002 	ldrb.w	ip, [fp, #2]
 801474a:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801474e:	f000 80d4 	beq.w	80148fa <uxr_read_framed_msg+0x28a>
 8014752:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8014756:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801475a:	f000 8219 	beq.w	8014b90 <uxr_read_framed_msg+0x520>
 801475e:	f806 c003 	strb.w	ip, [r6, r3]
 8014762:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8014766:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8014768:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801476c:	ea8a 000c 	eor.w	r0, sl, ip
 8014770:	b2c0      	uxtb	r0, r0
 8014772:	3301      	adds	r3, #1
 8014774:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8014778:	b29b      	uxth	r3, r3
 801477a:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 801477e:	4573      	cmp	r3, lr
 8014780:	8663      	strh	r3, [r4, #50]	@ 0x32
 8014782:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8014784:	f080 8120 	bcs.w	80149c8 <uxr_read_framed_msg+0x358>
 8014788:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801478c:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8014790:	f100 0c01 	add.w	ip, r0, #1
 8014794:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8014798:	fba5 8202 	umull	r8, r2, r5, r2
 801479c:	0892      	lsrs	r2, r2, #2
 801479e:	4582      	cmp	sl, r0
 80147a0:	eb04 0b00 	add.w	fp, r4, r0
 80147a4:	fb01 c212 	mls	r2, r1, r2, ip
 80147a8:	d1cd      	bne.n	8014746 <uxr_read_framed_msg+0xd6>
 80147aa:	ee17 8a90 	vmov	r8, s15
 80147ae:	459e      	cmp	lr, r3
 80147b0:	f040 8111 	bne.w	80149d6 <uxr_read_framed_msg+0x366>
 80147b4:	2306      	movs	r3, #6
 80147b6:	7023      	strb	r3, [r4, #0]
 80147b8:	e76b      	b.n	8014692 <uxr_read_framed_msg+0x22>
 80147ba:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 80147be:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80147c2:	4298      	cmp	r0, r3
 80147c4:	f000 80c2 	beq.w	801494c <uxr_read_framed_msg+0x2dc>
 80147c8:	18e2      	adds	r2, r4, r3
 80147ca:	7891      	ldrb	r1, [r2, #2]
 80147cc:	297d      	cmp	r1, #125	@ 0x7d
 80147ce:	f000 814c 	beq.w	8014a6a <uxr_read_framed_msg+0x3fa>
 80147d2:	3301      	adds	r3, #1
 80147d4:	085a      	lsrs	r2, r3, #1
 80147d6:	fba5 0202 	umull	r0, r2, r5, r2
 80147da:	0892      	lsrs	r2, r2, #2
 80147dc:	202a      	movs	r0, #42	@ 0x2a
 80147de:	fb00 3312 	mls	r3, r0, r2, r3
 80147e2:	297e      	cmp	r1, #126	@ 0x7e
 80147e4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80147e8:	f000 81ca 	beq.w	8014b80 <uxr_read_framed_msg+0x510>
 80147ec:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 80147ee:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80147f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80147f4:	b29b      	uxth	r3, r3
 80147f6:	2000      	movs	r0, #0
 80147f8:	428b      	cmp	r3, r1
 80147fa:	8623      	strh	r3, [r4, #48]	@ 0x30
 80147fc:	8660      	strh	r0, [r4, #50]	@ 0x32
 80147fe:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8014800:	f240 80df 	bls.w	80149c2 <uxr_read_framed_msg+0x352>
 8014804:	7020      	strb	r0, [r4, #0]
 8014806:	b003      	add	sp, #12
 8014808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801480c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8014810:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8014814:	4299      	cmp	r1, r3
 8014816:	f000 80a8 	beq.w	801496a <uxr_read_framed_msg+0x2fa>
 801481a:	18e2      	adds	r2, r4, r3
 801481c:	7890      	ldrb	r0, [r2, #2]
 801481e:	287d      	cmp	r0, #125	@ 0x7d
 8014820:	f000 8164 	beq.w	8014aec <uxr_read_framed_msg+0x47c>
 8014824:	3301      	adds	r3, #1
 8014826:	085a      	lsrs	r2, r3, #1
 8014828:	fba5 1202 	umull	r1, r2, r5, r2
 801482c:	0892      	lsrs	r2, r2, #2
 801482e:	212a      	movs	r1, #42	@ 0x2a
 8014830:	fb01 3312 	mls	r3, r1, r2, r3
 8014834:	287e      	cmp	r0, #126	@ 0x7e
 8014836:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801483a:	f000 8191 	beq.w	8014b60 <uxr_read_framed_msg+0x4f0>
 801483e:	2304      	movs	r3, #4
 8014840:	8620      	strh	r0, [r4, #48]	@ 0x30
 8014842:	7023      	strb	r3, [r4, #0]
 8014844:	e725      	b.n	8014692 <uxr_read_framed_msg+0x22>
 8014846:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801484a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801484e:	4290      	cmp	r0, r2
 8014850:	f000 80b3 	beq.w	80149ba <uxr_read_framed_msg+0x34a>
 8014854:	18a3      	adds	r3, r4, r2
 8014856:	7899      	ldrb	r1, [r3, #2]
 8014858:	297d      	cmp	r1, #125	@ 0x7d
 801485a:	f000 8164 	beq.w	8014b26 <uxr_read_framed_msg+0x4b6>
 801485e:	3201      	adds	r2, #1
 8014860:	0850      	lsrs	r0, r2, #1
 8014862:	fba5 3000 	umull	r3, r0, r5, r0
 8014866:	0880      	lsrs	r0, r0, #2
 8014868:	232a      	movs	r3, #42	@ 0x2a
 801486a:	fb03 2210 	mls	r2, r3, r0, r2
 801486e:	297e      	cmp	r1, #126	@ 0x7e
 8014870:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8014874:	f000 8188 	beq.w	8014b88 <uxr_read_framed_msg+0x518>
 8014878:	7863      	ldrb	r3, [r4, #1]
 801487a:	428b      	cmp	r3, r1
 801487c:	bf0c      	ite	eq
 801487e:	2303      	moveq	r3, #3
 8014880:	2300      	movne	r3, #0
 8014882:	7023      	strb	r3, [r4, #0]
 8014884:	e705      	b.n	8014692 <uxr_read_framed_msg+0x22>
 8014886:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801488a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801488e:	2200      	movs	r2, #0
 8014890:	4299      	cmp	r1, r3
 8014892:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8014896:	d06c      	beq.n	8014972 <uxr_read_framed_msg+0x302>
 8014898:	18e2      	adds	r2, r4, r3
 801489a:	7890      	ldrb	r0, [r2, #2]
 801489c:	287d      	cmp	r0, #125	@ 0x7d
 801489e:	f000 8101 	beq.w	8014aa4 <uxr_read_framed_msg+0x434>
 80148a2:	3301      	adds	r3, #1
 80148a4:	085a      	lsrs	r2, r3, #1
 80148a6:	fba5 1202 	umull	r1, r2, r5, r2
 80148aa:	0892      	lsrs	r2, r2, #2
 80148ac:	212a      	movs	r1, #42	@ 0x2a
 80148ae:	fb01 3312 	mls	r3, r1, r2, r3
 80148b2:	287e      	cmp	r0, #126	@ 0x7e
 80148b4:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 80148b8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80148bc:	d059      	beq.n	8014972 <uxr_read_framed_msg+0x302>
 80148be:	2302      	movs	r3, #2
 80148c0:	7023      	strb	r3, [r4, #0]
 80148c2:	e6e6      	b.n	8014692 <uxr_read_framed_msg+0x22>
 80148c4:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 80148c8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80148cc:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 80148d0:	1c51      	adds	r1, r2, #1
 80148d2:	084b      	lsrs	r3, r1, #1
 80148d4:	fba5 c303 	umull	ip, r3, r5, r3
 80148d8:	089b      	lsrs	r3, r3, #2
 80148da:	fb0e 1313 	mls	r3, lr, r3, r1
 80148de:	4592      	cmp	sl, r2
 80148e0:	eb04 0002 	add.w	r0, r4, r2
 80148e4:	b2da      	uxtb	r2, r3
 80148e6:	f43f af04 	beq.w	80146f2 <uxr_read_framed_msg+0x82>
 80148ea:	7883      	ldrb	r3, [r0, #2]
 80148ec:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80148f0:	2b7e      	cmp	r3, #126	@ 0x7e
 80148f2:	d1ed      	bne.n	80148d0 <uxr_read_framed_msg+0x260>
 80148f4:	2301      	movs	r3, #1
 80148f6:	7023      	strb	r3, [r4, #0]
 80148f8:	e6cb      	b.n	8014692 <uxr_read_framed_msg+0x22>
 80148fa:	f100 0c01 	add.w	ip, r0, #1
 80148fe:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8014902:	fba5 8202 	umull	r8, r2, r5, r2
 8014906:	0892      	lsrs	r2, r2, #2
 8014908:	fb01 c212 	mls	r2, r1, r2, ip
 801490c:	eb04 0c02 	add.w	ip, r4, r2
 8014910:	b2d2      	uxtb	r2, r2
 8014912:	4592      	cmp	sl, r2
 8014914:	f100 0002 	add.w	r0, r0, #2
 8014918:	f43f af47 	beq.w	80147aa <uxr_read_framed_msg+0x13a>
 801491c:	0842      	lsrs	r2, r0, #1
 801491e:	f89c a002 	ldrb.w	sl, [ip, #2]
 8014922:	fba5 8202 	umull	r8, r2, r5, r2
 8014926:	0892      	lsrs	r2, r2, #2
 8014928:	fb01 0012 	mls	r0, r1, r2, r0
 801492c:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8014930:	f08a 0c20 	eor.w	ip, sl, #32
 8014934:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8014938:	f47f af11 	bne.w	801475e <uxr_read_framed_msg+0xee>
 801493c:	459e      	cmp	lr, r3
 801493e:	ee17 8a90 	vmov	r8, s15
 8014942:	f43f af37 	beq.w	80147b4 <uxr_read_framed_msg+0x144>
 8014946:	2301      	movs	r3, #1
 8014948:	7023      	strb	r3, [r4, #0]
 801494a:	e6a2      	b.n	8014692 <uxr_read_framed_msg+0x22>
 801494c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801494e:	9300      	str	r3, [sp, #0]
 8014950:	2301      	movs	r3, #1
 8014952:	9301      	str	r3, [sp, #4]
 8014954:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014956:	464a      	mov	r2, r9
 8014958:	4641      	mov	r1, r8
 801495a:	4620      	mov	r0, r4
 801495c:	f7ff fe06 	bl	801456c <uxr_framing_read_transport>
 8014960:	2800      	cmp	r0, #0
 8014962:	f43f aec6 	beq.w	80146f2 <uxr_read_framed_msg+0x82>
 8014966:	7823      	ldrb	r3, [r4, #0]
 8014968:	e693      	b.n	8014692 <uxr_read_framed_msg+0x22>
 801496a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801496c:	9300      	str	r3, [sp, #0]
 801496e:	2302      	movs	r3, #2
 8014970:	e7ef      	b.n	8014952 <uxr_read_framed_msg+0x2e2>
 8014972:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014974:	9300      	str	r3, [sp, #0]
 8014976:	2304      	movs	r3, #4
 8014978:	9301      	str	r3, [sp, #4]
 801497a:	464a      	mov	r2, r9
 801497c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801497e:	4641      	mov	r1, r8
 8014980:	4620      	mov	r0, r4
 8014982:	f7ff fdf3 	bl	801456c <uxr_framing_read_transport>
 8014986:	2800      	cmp	r0, #0
 8014988:	d1ed      	bne.n	8014966 <uxr_read_framed_msg+0x2f6>
 801498a:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801498e:	2b7e      	cmp	r3, #126	@ 0x7e
 8014990:	d0e9      	beq.n	8014966 <uxr_read_framed_msg+0x2f6>
 8014992:	e6ae      	b.n	80146f2 <uxr_read_framed_msg+0x82>
 8014994:	30c30c31 	.word	0x30c30c31
 8014998:	0801dabc 	.word	0x0801dabc
 801499c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801499e:	9300      	str	r3, [sp, #0]
 80149a0:	2305      	movs	r3, #5
 80149a2:	9301      	str	r3, [sp, #4]
 80149a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149a6:	f7ff fde1 	bl	801456c <uxr_framing_read_transport>
 80149aa:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80149ae:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80149b2:	429a      	cmp	r2, r3
 80149b4:	f43f ae9d 	beq.w	80146f2 <uxr_read_framed_msg+0x82>
 80149b8:	e668      	b.n	801468c <uxr_read_framed_msg+0x1c>
 80149ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80149bc:	9300      	str	r3, [sp, #0]
 80149be:	2303      	movs	r3, #3
 80149c0:	e7c7      	b.n	8014952 <uxr_read_framed_msg+0x2e2>
 80149c2:	2305      	movs	r3, #5
 80149c4:	7023      	strb	r3, [r4, #0]
 80149c6:	e664      	b.n	8014692 <uxr_read_framed_msg+0x22>
 80149c8:	ee17 8a90 	vmov	r8, s15
 80149cc:	f43f aef2 	beq.w	80147b4 <uxr_read_framed_msg+0x144>
 80149d0:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 80149d4:	d08e      	beq.n	80148f4 <uxr_read_framed_msg+0x284>
 80149d6:	ebae 0303 	sub.w	r3, lr, r3
 80149da:	3302      	adds	r3, #2
 80149dc:	9301      	str	r3, [sp, #4]
 80149de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80149e0:	9300      	str	r3, [sp, #0]
 80149e2:	e7b7      	b.n	8014954 <uxr_read_framed_msg+0x2e4>
 80149e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80149e6:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 80149ea:	7013      	strb	r3, [r2, #0]
 80149ec:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 80149ee:	b003      	add	sp, #12
 80149f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149f4:	f103 0c01 	add.w	ip, r3, #1
 80149f8:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80149fc:	fba5 0202 	umull	r0, r2, r5, r2
 8014a00:	0892      	lsrs	r2, r2, #2
 8014a02:	202a      	movs	r0, #42	@ 0x2a
 8014a04:	fb00 c212 	mls	r2, r0, r2, ip
 8014a08:	fa5f fc82 	uxtb.w	ip, r2
 8014a0c:	4561      	cmp	r1, ip
 8014a0e:	d09d      	beq.n	801494c <uxr_read_framed_msg+0x2dc>
 8014a10:	3302      	adds	r3, #2
 8014a12:	4422      	add	r2, r4
 8014a14:	0859      	lsrs	r1, r3, #1
 8014a16:	7892      	ldrb	r2, [r2, #2]
 8014a18:	fba5 c101 	umull	ip, r1, r5, r1
 8014a1c:	0889      	lsrs	r1, r1, #2
 8014a1e:	fb00 3311 	mls	r3, r0, r1, r3
 8014a22:	2a7e      	cmp	r2, #126	@ 0x7e
 8014a24:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014a28:	f000 80aa 	beq.w	8014b80 <uxr_read_framed_msg+0x510>
 8014a2c:	f082 0220 	eor.w	r2, r2, #32
 8014a30:	e654      	b.n	80146dc <uxr_read_framed_msg+0x6c>
 8014a32:	1c58      	adds	r0, r3, #1
 8014a34:	0842      	lsrs	r2, r0, #1
 8014a36:	fba5 c202 	umull	ip, r2, r5, r2
 8014a3a:	0892      	lsrs	r2, r2, #2
 8014a3c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8014a40:	fb0c 0212 	mls	r2, ip, r2, r0
 8014a44:	b2d0      	uxtb	r0, r2
 8014a46:	4281      	cmp	r1, r0
 8014a48:	d08f      	beq.n	801496a <uxr_read_framed_msg+0x2fa>
 8014a4a:	4422      	add	r2, r4
 8014a4c:	3302      	adds	r3, #2
 8014a4e:	7890      	ldrb	r0, [r2, #2]
 8014a50:	085a      	lsrs	r2, r3, #1
 8014a52:	fba5 1202 	umull	r1, r2, r5, r2
 8014a56:	0892      	lsrs	r2, r2, #2
 8014a58:	fb0c 3312 	mls	r3, ip, r2, r3
 8014a5c:	287e      	cmp	r0, #126	@ 0x7e
 8014a5e:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014a62:	d07d      	beq.n	8014b60 <uxr_read_framed_msg+0x4f0>
 8014a64:	f080 0020 	eor.w	r0, r0, #32
 8014a68:	e660      	b.n	801472c <uxr_read_framed_msg+0xbc>
 8014a6a:	1c59      	adds	r1, r3, #1
 8014a6c:	084a      	lsrs	r2, r1, #1
 8014a6e:	fba5 c202 	umull	ip, r2, r5, r2
 8014a72:	0892      	lsrs	r2, r2, #2
 8014a74:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8014a78:	fb0c 1212 	mls	r2, ip, r2, r1
 8014a7c:	b2d1      	uxtb	r1, r2
 8014a7e:	4288      	cmp	r0, r1
 8014a80:	f43f af64 	beq.w	801494c <uxr_read_framed_msg+0x2dc>
 8014a84:	4422      	add	r2, r4
 8014a86:	3302      	adds	r3, #2
 8014a88:	7891      	ldrb	r1, [r2, #2]
 8014a8a:	085a      	lsrs	r2, r3, #1
 8014a8c:	fba5 0202 	umull	r0, r2, r5, r2
 8014a90:	0892      	lsrs	r2, r2, #2
 8014a92:	fb0c 3312 	mls	r3, ip, r2, r3
 8014a96:	297e      	cmp	r1, #126	@ 0x7e
 8014a98:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014a9c:	d070      	beq.n	8014b80 <uxr_read_framed_msg+0x510>
 8014a9e:	f081 0120 	eor.w	r1, r1, #32
 8014aa2:	e6a3      	b.n	80147ec <uxr_read_framed_msg+0x17c>
 8014aa4:	f103 0c01 	add.w	ip, r3, #1
 8014aa8:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8014aac:	fba5 0202 	umull	r0, r2, r5, r2
 8014ab0:	0892      	lsrs	r2, r2, #2
 8014ab2:	202a      	movs	r0, #42	@ 0x2a
 8014ab4:	fb00 c212 	mls	r2, r0, r2, ip
 8014ab8:	fa5f fc82 	uxtb.w	ip, r2
 8014abc:	4561      	cmp	r1, ip
 8014abe:	f43f af58 	beq.w	8014972 <uxr_read_framed_msg+0x302>
 8014ac2:	4422      	add	r2, r4
 8014ac4:	3302      	adds	r3, #2
 8014ac6:	7891      	ldrb	r1, [r2, #2]
 8014ac8:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8014acc:	085a      	lsrs	r2, r3, #1
 8014ace:	fba5 c202 	umull	ip, r2, r5, r2
 8014ad2:	0892      	lsrs	r2, r2, #2
 8014ad4:	fb00 3312 	mls	r3, r0, r2, r3
 8014ad8:	297e      	cmp	r1, #126	@ 0x7e
 8014ada:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014ade:	f43f af48 	beq.w	8014972 <uxr_read_framed_msg+0x302>
 8014ae2:	f081 0120 	eor.w	r1, r1, #32
 8014ae6:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8014aea:	e6e8      	b.n	80148be <uxr_read_framed_msg+0x24e>
 8014aec:	1c58      	adds	r0, r3, #1
 8014aee:	0842      	lsrs	r2, r0, #1
 8014af0:	fba5 c202 	umull	ip, r2, r5, r2
 8014af4:	0892      	lsrs	r2, r2, #2
 8014af6:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8014afa:	fb0c 0212 	mls	r2, ip, r2, r0
 8014afe:	b2d0      	uxtb	r0, r2
 8014b00:	4281      	cmp	r1, r0
 8014b02:	f43f af32 	beq.w	801496a <uxr_read_framed_msg+0x2fa>
 8014b06:	4422      	add	r2, r4
 8014b08:	3302      	adds	r3, #2
 8014b0a:	7890      	ldrb	r0, [r2, #2]
 8014b0c:	085a      	lsrs	r2, r3, #1
 8014b0e:	fba5 1202 	umull	r1, r2, r5, r2
 8014b12:	0892      	lsrs	r2, r2, #2
 8014b14:	fb0c 3312 	mls	r3, ip, r2, r3
 8014b18:	287e      	cmp	r0, #126	@ 0x7e
 8014b1a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8014b1e:	d01f      	beq.n	8014b60 <uxr_read_framed_msg+0x4f0>
 8014b20:	f080 0020 	eor.w	r0, r0, #32
 8014b24:	e68b      	b.n	801483e <uxr_read_framed_msg+0x1ce>
 8014b26:	1c51      	adds	r1, r2, #1
 8014b28:	084b      	lsrs	r3, r1, #1
 8014b2a:	fba5 c303 	umull	ip, r3, r5, r3
 8014b2e:	089b      	lsrs	r3, r3, #2
 8014b30:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8014b34:	fb0c 1313 	mls	r3, ip, r3, r1
 8014b38:	b2d9      	uxtb	r1, r3
 8014b3a:	4288      	cmp	r0, r1
 8014b3c:	f43f af3d 	beq.w	80149ba <uxr_read_framed_msg+0x34a>
 8014b40:	3202      	adds	r2, #2
 8014b42:	4423      	add	r3, r4
 8014b44:	0850      	lsrs	r0, r2, #1
 8014b46:	789b      	ldrb	r3, [r3, #2]
 8014b48:	fba5 1000 	umull	r1, r0, r5, r0
 8014b4c:	0880      	lsrs	r0, r0, #2
 8014b4e:	fb0c 2210 	mls	r2, ip, r0, r2
 8014b52:	2b7e      	cmp	r3, #126	@ 0x7e
 8014b54:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8014b58:	d016      	beq.n	8014b88 <uxr_read_framed_msg+0x518>
 8014b5a:	f083 0120 	eor.w	r1, r3, #32
 8014b5e:	e68b      	b.n	8014878 <uxr_read_framed_msg+0x208>
 8014b60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b62:	9300      	str	r3, [sp, #0]
 8014b64:	2302      	movs	r3, #2
 8014b66:	9301      	str	r3, [sp, #4]
 8014b68:	464a      	mov	r2, r9
 8014b6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014b6c:	4641      	mov	r1, r8
 8014b6e:	4620      	mov	r0, r4
 8014b70:	f7ff fcfc 	bl	801456c <uxr_framing_read_transport>
 8014b74:	2800      	cmp	r0, #0
 8014b76:	f47f aef6 	bne.w	8014966 <uxr_read_framed_msg+0x2f6>
 8014b7a:	2301      	movs	r3, #1
 8014b7c:	7023      	strb	r3, [r4, #0]
 8014b7e:	e588      	b.n	8014692 <uxr_read_framed_msg+0x22>
 8014b80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b82:	9300      	str	r3, [sp, #0]
 8014b84:	2301      	movs	r3, #1
 8014b86:	e7ee      	b.n	8014b66 <uxr_read_framed_msg+0x4f6>
 8014b88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b8a:	9300      	str	r3, [sp, #0]
 8014b8c:	2303      	movs	r3, #3
 8014b8e:	e7ea      	b.n	8014b66 <uxr_read_framed_msg+0x4f6>
 8014b90:	ee17 8a90 	vmov	r8, s15
 8014b94:	e6ae      	b.n	80148f4 <uxr_read_framed_msg+0x284>
 8014b96:	bf00      	nop

08014b98 <uxr_stream_id>:
 8014b98:	2901      	cmp	r1, #1
 8014b9a:	b082      	sub	sp, #8
 8014b9c:	d01d      	beq.n	8014bda <uxr_stream_id+0x42>
 8014b9e:	2902      	cmp	r1, #2
 8014ba0:	f04f 0c00 	mov.w	ip, #0
 8014ba4:	d01e      	beq.n	8014be4 <uxr_stream_id+0x4c>
 8014ba6:	2300      	movs	r3, #0
 8014ba8:	f36c 0307 	bfi	r3, ip, #0, #8
 8014bac:	f360 230f 	bfi	r3, r0, #8, #8
 8014bb0:	f361 4317 	bfi	r3, r1, #16, #8
 8014bb4:	f362 631f 	bfi	r3, r2, #24, #8
 8014bb8:	b2da      	uxtb	r2, r3
 8014bba:	2000      	movs	r0, #0
 8014bbc:	f362 0007 	bfi	r0, r2, #0, #8
 8014bc0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8014bc4:	f362 200f 	bfi	r0, r2, #8, #8
 8014bc8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8014bcc:	f362 4017 	bfi	r0, r2, #16, #8
 8014bd0:	0e1b      	lsrs	r3, r3, #24
 8014bd2:	f363 601f 	bfi	r0, r3, #24, #8
 8014bd6:	b002      	add	sp, #8
 8014bd8:	4770      	bx	lr
 8014bda:	f100 0c01 	add.w	ip, r0, #1
 8014bde:	fa5f fc8c 	uxtb.w	ip, ip
 8014be2:	e7e0      	b.n	8014ba6 <uxr_stream_id+0xe>
 8014be4:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8014be8:	e7dd      	b.n	8014ba6 <uxr_stream_id+0xe>
 8014bea:	bf00      	nop

08014bec <uxr_stream_id_from_raw>:
 8014bec:	b082      	sub	sp, #8
 8014bee:	b130      	cbz	r0, 8014bfe <uxr_stream_id_from_raw+0x12>
 8014bf0:	0603      	lsls	r3, r0, #24
 8014bf2:	d420      	bmi.n	8014c36 <uxr_stream_id_from_raw+0x4a>
 8014bf4:	1e42      	subs	r2, r0, #1
 8014bf6:	b2d2      	uxtb	r2, r2
 8014bf8:	f04f 0c01 	mov.w	ip, #1
 8014bfc:	e001      	b.n	8014c02 <uxr_stream_id_from_raw+0x16>
 8014bfe:	4684      	mov	ip, r0
 8014c00:	4602      	mov	r2, r0
 8014c02:	2300      	movs	r3, #0
 8014c04:	f360 0307 	bfi	r3, r0, #0, #8
 8014c08:	f362 230f 	bfi	r3, r2, #8, #8
 8014c0c:	f36c 4317 	bfi	r3, ip, #16, #8
 8014c10:	f361 631f 	bfi	r3, r1, #24, #8
 8014c14:	b2da      	uxtb	r2, r3
 8014c16:	2000      	movs	r0, #0
 8014c18:	f362 0007 	bfi	r0, r2, #0, #8
 8014c1c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8014c20:	f362 200f 	bfi	r0, r2, #8, #8
 8014c24:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8014c28:	f362 4017 	bfi	r0, r2, #16, #8
 8014c2c:	0e1b      	lsrs	r3, r3, #24
 8014c2e:	f363 601f 	bfi	r0, r3, #24, #8
 8014c32:	b002      	add	sp, #8
 8014c34:	4770      	bx	lr
 8014c36:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 8014c3a:	f04f 0c02 	mov.w	ip, #2
 8014c3e:	e7e0      	b.n	8014c02 <uxr_stream_id_from_raw+0x16>

08014c40 <uxr_init_stream_storage>:
 8014c40:	2300      	movs	r3, #0
 8014c42:	7403      	strb	r3, [r0, #16]
 8014c44:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8014c48:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8014c4c:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8014c50:	4770      	bx	lr
 8014c52:	bf00      	nop

08014c54 <uxr_reset_stream_storage>:
 8014c54:	b570      	push	{r4, r5, r6, lr}
 8014c56:	7c03      	ldrb	r3, [r0, #16]
 8014c58:	4604      	mov	r4, r0
 8014c5a:	b153      	cbz	r3, 8014c72 <uxr_reset_stream_storage+0x1e>
 8014c5c:	4606      	mov	r6, r0
 8014c5e:	2500      	movs	r5, #0
 8014c60:	4630      	mov	r0, r6
 8014c62:	f005 f837 	bl	8019cd4 <uxr_reset_output_best_effort_stream>
 8014c66:	7c23      	ldrb	r3, [r4, #16]
 8014c68:	3501      	adds	r5, #1
 8014c6a:	42ab      	cmp	r3, r5
 8014c6c:	f106 0610 	add.w	r6, r6, #16
 8014c70:	d8f6      	bhi.n	8014c60 <uxr_reset_stream_storage+0xc>
 8014c72:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8014c76:	b163      	cbz	r3, 8014c92 <uxr_reset_stream_storage+0x3e>
 8014c78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014c7c:	2500      	movs	r5, #0
 8014c7e:	4630      	mov	r0, r6
 8014c80:	f004 fe2a 	bl	80198d8 <uxr_reset_input_best_effort_stream>
 8014c84:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8014c88:	3501      	adds	r5, #1
 8014c8a:	42ab      	cmp	r3, r5
 8014c8c:	f106 0602 	add.w	r6, r6, #2
 8014c90:	d8f5      	bhi.n	8014c7e <uxr_reset_stream_storage+0x2a>
 8014c92:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8014c96:	b163      	cbz	r3, 8014cb2 <uxr_reset_stream_storage+0x5e>
 8014c98:	f104 0618 	add.w	r6, r4, #24
 8014c9c:	2500      	movs	r5, #0
 8014c9e:	4630      	mov	r0, r6
 8014ca0:	f005 f8c4 	bl	8019e2c <uxr_reset_output_reliable_stream>
 8014ca4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8014ca8:	3501      	adds	r5, #1
 8014caa:	42ab      	cmp	r3, r5
 8014cac:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 8014cb0:	d8f5      	bhi.n	8014c9e <uxr_reset_stream_storage+0x4a>
 8014cb2:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8014cb6:	b163      	cbz	r3, 8014cd2 <uxr_reset_stream_storage+0x7e>
 8014cb8:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8014cbc:	2500      	movs	r5, #0
 8014cbe:	4630      	mov	r0, r6
 8014cc0:	f004 fe7e 	bl	80199c0 <uxr_reset_input_reliable_stream>
 8014cc4:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 8014cc8:	3501      	adds	r5, #1
 8014cca:	42ab      	cmp	r3, r5
 8014ccc:	f106 0618 	add.w	r6, r6, #24
 8014cd0:	d8f5      	bhi.n	8014cbe <uxr_reset_stream_storage+0x6a>
 8014cd2:	bd70      	pop	{r4, r5, r6, pc}

08014cd4 <uxr_add_output_best_effort_buffer>:
 8014cd4:	b510      	push	{r4, lr}
 8014cd6:	7c04      	ldrb	r4, [r0, #16]
 8014cd8:	f104 0c01 	add.w	ip, r4, #1
 8014cdc:	b082      	sub	sp, #8
 8014cde:	f880 c010 	strb.w	ip, [r0, #16]
 8014ce2:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8014ce6:	f004 ffeb 	bl	8019cc0 <uxr_init_output_best_effort_stream>
 8014cea:	2201      	movs	r2, #1
 8014cec:	4611      	mov	r1, r2
 8014cee:	4620      	mov	r0, r4
 8014cf0:	b002      	add	sp, #8
 8014cf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014cf6:	f7ff bf4f 	b.w	8014b98 <uxr_stream_id>
 8014cfa:	bf00      	nop

08014cfc <uxr_add_output_reliable_buffer>:
 8014cfc:	b510      	push	{r4, lr}
 8014cfe:	b084      	sub	sp, #16
 8014d00:	4684      	mov	ip, r0
 8014d02:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8014d06:	9000      	str	r0, [sp, #0]
 8014d08:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8014d0c:	2028      	movs	r0, #40	@ 0x28
 8014d0e:	fb00 c004 	mla	r0, r0, r4, ip
 8014d12:	f104 0e01 	add.w	lr, r4, #1
 8014d16:	3018      	adds	r0, #24
 8014d18:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8014d1c:	f005 f84e 	bl	8019dbc <uxr_init_output_reliable_stream>
 8014d20:	2201      	movs	r2, #1
 8014d22:	2102      	movs	r1, #2
 8014d24:	4620      	mov	r0, r4
 8014d26:	b004      	add	sp, #16
 8014d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d2c:	f7ff bf34 	b.w	8014b98 <uxr_stream_id>

08014d30 <uxr_add_input_best_effort_buffer>:
 8014d30:	b510      	push	{r4, lr}
 8014d32:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8014d36:	4603      	mov	r3, r0
 8014d38:	1c62      	adds	r2, r4, #1
 8014d3a:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 8014d3e:	b082      	sub	sp, #8
 8014d40:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8014d44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014d48:	f004 fdc2 	bl	80198d0 <uxr_init_input_best_effort_stream>
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	2101      	movs	r1, #1
 8014d50:	4620      	mov	r0, r4
 8014d52:	b002      	add	sp, #8
 8014d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d58:	f7ff bf1e 	b.w	8014b98 <uxr_stream_id>

08014d5c <uxr_add_input_reliable_buffer>:
 8014d5c:	b510      	push	{r4, lr}
 8014d5e:	b084      	sub	sp, #16
 8014d60:	4684      	mov	ip, r0
 8014d62:	9806      	ldr	r0, [sp, #24]
 8014d64:	9000      	str	r0, [sp, #0]
 8014d66:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 8014d6a:	2018      	movs	r0, #24
 8014d6c:	fb00 c004 	mla	r0, r0, r4, ip
 8014d70:	f104 0e01 	add.w	lr, r4, #1
 8014d74:	3048      	adds	r0, #72	@ 0x48
 8014d76:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 8014d7a:	f004 fdf5 	bl	8019968 <uxr_init_input_reliable_stream>
 8014d7e:	2200      	movs	r2, #0
 8014d80:	2102      	movs	r1, #2
 8014d82:	4620      	mov	r0, r4
 8014d84:	b004      	add	sp, #16
 8014d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d8a:	f7ff bf05 	b.w	8014b98 <uxr_stream_id>
 8014d8e:	bf00      	nop

08014d90 <uxr_get_output_best_effort_stream>:
 8014d90:	7c03      	ldrb	r3, [r0, #16]
 8014d92:	428b      	cmp	r3, r1
 8014d94:	bf8c      	ite	hi
 8014d96:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 8014d9a:	2000      	movls	r0, #0
 8014d9c:	4770      	bx	lr
 8014d9e:	bf00      	nop

08014da0 <uxr_get_output_reliable_stream>:
 8014da0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8014da4:	428b      	cmp	r3, r1
 8014da6:	bf83      	ittte	hi
 8014da8:	2328      	movhi	r3, #40	@ 0x28
 8014daa:	fb03 0001 	mlahi	r0, r3, r1, r0
 8014dae:	3018      	addhi	r0, #24
 8014db0:	2000      	movls	r0, #0
 8014db2:	4770      	bx	lr

08014db4 <uxr_get_input_best_effort_stream>:
 8014db4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 8014db8:	428b      	cmp	r3, r1
 8014dba:	bf86      	itte	hi
 8014dbc:	3121      	addhi	r1, #33	@ 0x21
 8014dbe:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 8014dc2:	2000      	movls	r0, #0
 8014dc4:	4770      	bx	lr
 8014dc6:	bf00      	nop

08014dc8 <uxr_get_input_reliable_stream>:
 8014dc8:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 8014dcc:	428b      	cmp	r3, r1
 8014dce:	bf83      	ittte	hi
 8014dd0:	2318      	movhi	r3, #24
 8014dd2:	fb03 0001 	mlahi	r0, r3, r1, r0
 8014dd6:	3048      	addhi	r0, #72	@ 0x48
 8014dd8:	2000      	movls	r0, #0
 8014dda:	4770      	bx	lr

08014ddc <uxr_output_streams_confirmed>:
 8014ddc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8014de0:	b183      	cbz	r3, 8014e04 <uxr_output_streams_confirmed+0x28>
 8014de2:	b570      	push	{r4, r5, r6, lr}
 8014de4:	4606      	mov	r6, r0
 8014de6:	f100 0518 	add.w	r5, r0, #24
 8014dea:	2400      	movs	r4, #0
 8014dec:	e001      	b.n	8014df2 <uxr_output_streams_confirmed+0x16>
 8014dee:	3528      	adds	r5, #40	@ 0x28
 8014df0:	b138      	cbz	r0, 8014e02 <uxr_output_streams_confirmed+0x26>
 8014df2:	4628      	mov	r0, r5
 8014df4:	f005 fa8a 	bl	801a30c <uxr_is_output_up_to_date>
 8014df8:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8014dfc:	3401      	adds	r4, #1
 8014dfe:	42a3      	cmp	r3, r4
 8014e00:	d8f5      	bhi.n	8014dee <uxr_output_streams_confirmed+0x12>
 8014e02:	bd70      	pop	{r4, r5, r6, pc}
 8014e04:	2001      	movs	r0, #1
 8014e06:	4770      	bx	lr

08014e08 <uxr_buffer_submessage_header>:
 8014e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e0a:	4604      	mov	r4, r0
 8014e0c:	460e      	mov	r6, r1
 8014e0e:	2104      	movs	r1, #4
 8014e10:	4615      	mov	r5, r2
 8014e12:	461f      	mov	r7, r3
 8014e14:	f7f8 fdbc 	bl	800d990 <ucdr_align_to>
 8014e18:	2301      	movs	r3, #1
 8014e1a:	ea47 0203 	orr.w	r2, r7, r3
 8014e1e:	4631      	mov	r1, r6
 8014e20:	7523      	strb	r3, [r4, #20]
 8014e22:	4620      	mov	r0, r4
 8014e24:	462b      	mov	r3, r5
 8014e26:	f000 fa27 	bl	8015278 <uxr_serialize_submessage_header>
 8014e2a:	4620      	mov	r0, r4
 8014e2c:	f7f8 fdc6 	bl	800d9bc <ucdr_buffer_remaining>
 8014e30:	42a8      	cmp	r0, r5
 8014e32:	bf34      	ite	cc
 8014e34:	2000      	movcc	r0, #0
 8014e36:	2001      	movcs	r0, #1
 8014e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014e3a:	bf00      	nop

08014e3c <uxr_read_submessage_header>:
 8014e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e40:	4604      	mov	r4, r0
 8014e42:	460d      	mov	r5, r1
 8014e44:	2104      	movs	r1, #4
 8014e46:	4616      	mov	r6, r2
 8014e48:	4698      	mov	r8, r3
 8014e4a:	f7f8 fda1 	bl	800d990 <ucdr_align_to>
 8014e4e:	4620      	mov	r0, r4
 8014e50:	f7f8 fdb4 	bl	800d9bc <ucdr_buffer_remaining>
 8014e54:	2803      	cmp	r0, #3
 8014e56:	bf8c      	ite	hi
 8014e58:	2701      	movhi	r7, #1
 8014e5a:	2700      	movls	r7, #0
 8014e5c:	d802      	bhi.n	8014e64 <uxr_read_submessage_header+0x28>
 8014e5e:	4638      	mov	r0, r7
 8014e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e64:	4633      	mov	r3, r6
 8014e66:	4642      	mov	r2, r8
 8014e68:	4620      	mov	r0, r4
 8014e6a:	4629      	mov	r1, r5
 8014e6c:	f000 fa18 	bl	80152a0 <uxr_deserialize_submessage_header>
 8014e70:	f898 3000 	ldrb.w	r3, [r8]
 8014e74:	f003 0201 	and.w	r2, r3, #1
 8014e78:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8014e7c:	f888 3000 	strb.w	r3, [r8]
 8014e80:	7522      	strb	r2, [r4, #20]
 8014e82:	4638      	mov	r0, r7
 8014e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014e88 <uxr_submessage_padding>:
 8014e88:	f010 0003 	ands.w	r0, r0, #3
 8014e8c:	bf18      	it	ne
 8014e8e:	f1c0 0004 	rsbne	r0, r0, #4
 8014e92:	4770      	bx	lr

08014e94 <uxr_millis>:
 8014e94:	b510      	push	{r4, lr}
 8014e96:	b084      	sub	sp, #16
 8014e98:	4669      	mov	r1, sp
 8014e9a:	2001      	movs	r0, #1
 8014e9c:	f7ee fa6c 	bl	8003378 <clock_gettime>
 8014ea0:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8014ea4:	4906      	ldr	r1, [pc, #24]	@ (8014ec0 <uxr_millis+0x2c>)
 8014ea6:	fba0 0301 	umull	r0, r3, r0, r1
 8014eaa:	1900      	adds	r0, r0, r4
 8014eac:	fb01 3102 	mla	r1, r1, r2, r3
 8014eb0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8014eb4:	4a03      	ldr	r2, [pc, #12]	@ (8014ec4 <uxr_millis+0x30>)
 8014eb6:	2300      	movs	r3, #0
 8014eb8:	f7eb fe30 	bl	8000b1c <__aeabi_ldivmod>
 8014ebc:	b004      	add	sp, #16
 8014ebe:	bd10      	pop	{r4, pc}
 8014ec0:	3b9aca00 	.word	0x3b9aca00
 8014ec4:	000f4240 	.word	0x000f4240

08014ec8 <uxr_nanos>:
 8014ec8:	b510      	push	{r4, lr}
 8014eca:	b084      	sub	sp, #16
 8014ecc:	4669      	mov	r1, sp
 8014ece:	2001      	movs	r0, #1
 8014ed0:	f7ee fa52 	bl	8003378 <clock_gettime>
 8014ed4:	4a06      	ldr	r2, [pc, #24]	@ (8014ef0 <uxr_nanos+0x28>)
 8014ed6:	9800      	ldr	r0, [sp, #0]
 8014ed8:	9902      	ldr	r1, [sp, #8]
 8014eda:	9c01      	ldr	r4, [sp, #4]
 8014edc:	fba0 0302 	umull	r0, r3, r0, r2
 8014ee0:	1840      	adds	r0, r0, r1
 8014ee2:	fb02 3304 	mla	r3, r2, r4, r3
 8014ee6:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8014eea:	b004      	add	sp, #16
 8014eec:	bd10      	pop	{r4, pc}
 8014eee:	bf00      	nop
 8014ef0:	3b9aca00 	.word	0x3b9aca00

08014ef4 <on_full_output_buffer_fragmented>:
 8014ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ef8:	460c      	mov	r4, r1
 8014efa:	b08a      	sub	sp, #40	@ 0x28
 8014efc:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8014f00:	4606      	mov	r6, r0
 8014f02:	f104 0008 	add.w	r0, r4, #8
 8014f06:	f7ff ff4b 	bl	8014da0 <uxr_get_output_reliable_stream>
 8014f0a:	4605      	mov	r5, r0
 8014f0c:	f005 fa08 	bl	801a320 <get_available_free_slots>
 8014f10:	b968      	cbnz	r0, 8014f2e <on_full_output_buffer_fragmented+0x3a>
 8014f12:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8014f16:	4620      	mov	r0, r4
 8014f18:	4798      	blx	r3
 8014f1a:	b918      	cbnz	r0, 8014f24 <on_full_output_buffer_fragmented+0x30>
 8014f1c:	2001      	movs	r0, #1
 8014f1e:	b00a      	add	sp, #40	@ 0x28
 8014f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f24:	4628      	mov	r0, r5
 8014f26:	f005 f9fb 	bl	801a320 <get_available_free_slots>
 8014f2a:	2800      	cmp	r0, #0
 8014f2c:	d0f6      	beq.n	8014f1c <on_full_output_buffer_fragmented+0x28>
 8014f2e:	8929      	ldrh	r1, [r5, #8]
 8014f30:	89eb      	ldrh	r3, [r5, #14]
 8014f32:	7b28      	ldrb	r0, [r5, #12]
 8014f34:	686a      	ldr	r2, [r5, #4]
 8014f36:	fbb2 f8f1 	udiv	r8, r2, r1
 8014f3a:	fbb3 f2f1 	udiv	r2, r3, r1
 8014f3e:	fb01 3112 	mls	r1, r1, r2, r3
 8014f42:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 8014f46:	b289      	uxth	r1, r1
 8014f48:	fb08 f101 	mul.w	r1, r8, r1
 8014f4c:	30fc      	adds	r0, #252	@ 0xfc
 8014f4e:	f1a8 0804 	sub.w	r8, r8, #4
 8014f52:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8014f56:	4440      	add	r0, r8
 8014f58:	b287      	uxth	r7, r0
 8014f5a:	1bdb      	subs	r3, r3, r7
 8014f5c:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8014f60:	682b      	ldr	r3, [r5, #0]
 8014f62:	3104      	adds	r1, #4
 8014f64:	4419      	add	r1, r3
 8014f66:	4642      	mov	r2, r8
 8014f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f6c:	9300      	str	r3, [sp, #0]
 8014f6e:	a802      	add	r0, sp, #8
 8014f70:	2300      	movs	r3, #0
 8014f72:	f7f8 fce1 	bl	800d938 <ucdr_init_buffer_origin_offset>
 8014f76:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8014f7a:	f102 0308 	add.w	r3, r2, #8
 8014f7e:	4543      	cmp	r3, r8
 8014f80:	d928      	bls.n	8014fd4 <on_full_output_buffer_fragmented+0xe0>
 8014f82:	463a      	mov	r2, r7
 8014f84:	2300      	movs	r3, #0
 8014f86:	210d      	movs	r1, #13
 8014f88:	a802      	add	r0, sp, #8
 8014f8a:	f7ff ff3d 	bl	8014e08 <uxr_buffer_submessage_header>
 8014f8e:	8929      	ldrh	r1, [r5, #8]
 8014f90:	89eb      	ldrh	r3, [r5, #14]
 8014f92:	fbb3 f2f1 	udiv	r2, r3, r1
 8014f96:	fb01 3312 	mls	r3, r1, r2, r3
 8014f9a:	b29b      	uxth	r3, r3
 8014f9c:	686a      	ldr	r2, [r5, #4]
 8014f9e:	fbb2 f2f1 	udiv	r2, r2, r1
 8014fa2:	fb02 f303 	mul.w	r3, r2, r3
 8014fa6:	682a      	ldr	r2, [r5, #0]
 8014fa8:	f842 8003 	str.w	r8, [r2, r3]
 8014fac:	89e8      	ldrh	r0, [r5, #14]
 8014fae:	2101      	movs	r1, #1
 8014fb0:	f005 f9d6 	bl	801a360 <uxr_seq_num_add>
 8014fb4:	9904      	ldr	r1, [sp, #16]
 8014fb6:	9a03      	ldr	r2, [sp, #12]
 8014fb8:	81e8      	strh	r0, [r5, #14]
 8014fba:	1a52      	subs	r2, r2, r1
 8014fbc:	4630      	mov	r0, r6
 8014fbe:	f7f8 fccd 	bl	800d95c <ucdr_init_buffer>
 8014fc2:	4630      	mov	r0, r6
 8014fc4:	490f      	ldr	r1, [pc, #60]	@ (8015004 <on_full_output_buffer_fragmented+0x110>)
 8014fc6:	4622      	mov	r2, r4
 8014fc8:	f7f8 fc9c 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 8014fcc:	2000      	movs	r0, #0
 8014fce:	b00a      	add	sp, #40	@ 0x28
 8014fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fd4:	b292      	uxth	r2, r2
 8014fd6:	2302      	movs	r3, #2
 8014fd8:	210d      	movs	r1, #13
 8014fda:	a802      	add	r0, sp, #8
 8014fdc:	f7ff ff14 	bl	8014e08 <uxr_buffer_submessage_header>
 8014fe0:	8928      	ldrh	r0, [r5, #8]
 8014fe2:	89eb      	ldrh	r3, [r5, #14]
 8014fe4:	fbb3 f1f0 	udiv	r1, r3, r0
 8014fe8:	fb00 3311 	mls	r3, r0, r1, r3
 8014fec:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8014ff0:	6869      	ldr	r1, [r5, #4]
 8014ff2:	fbb1 f1f0 	udiv	r1, r1, r0
 8014ff6:	b29b      	uxth	r3, r3
 8014ff8:	fb01 f303 	mul.w	r3, r1, r3
 8014ffc:	6829      	ldr	r1, [r5, #0]
 8014ffe:	3208      	adds	r2, #8
 8015000:	50ca      	str	r2, [r1, r3]
 8015002:	e7d3      	b.n	8014fac <on_full_output_buffer_fragmented+0xb8>
 8015004:	08014ef5 	.word	0x08014ef5

08015008 <uxr_prepare_output_stream>:
 8015008:	b5f0      	push	{r4, r5, r6, r7, lr}
 801500a:	b087      	sub	sp, #28
 801500c:	2707      	movs	r7, #7
 801500e:	9202      	str	r2, [sp, #8]
 8015010:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8015012:	9103      	str	r1, [sp, #12]
 8015014:	2500      	movs	r5, #0
 8015016:	3204      	adds	r2, #4
 8015018:	e9cd 7500 	strd	r7, r5, [sp]
 801501c:	461c      	mov	r4, r3
 801501e:	4606      	mov	r6, r0
 8015020:	f7fe ffc2 	bl	8013fa8 <uxr_prepare_stream_to_write_submessage>
 8015024:	f080 0201 	eor.w	r2, r0, #1
 8015028:	b2d2      	uxtb	r2, r2
 801502a:	75a2      	strb	r2, [r4, #22]
 801502c:	b112      	cbz	r2, 8015034 <uxr_prepare_output_stream+0x2c>
 801502e:	4628      	mov	r0, r5
 8015030:	b007      	add	sp, #28
 8015032:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015034:	aa05      	add	r2, sp, #20
 8015036:	9902      	ldr	r1, [sp, #8]
 8015038:	4630      	mov	r0, r6
 801503a:	f7ff f8eb 	bl	8014214 <uxr_init_base_object_request>
 801503e:	a905      	add	r1, sp, #20
 8015040:	4605      	mov	r5, r0
 8015042:	4620      	mov	r0, r4
 8015044:	f001 f8a0 	bl	8016188 <uxr_serialize_WRITE_DATA_Payload_Data>
 8015048:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801504c:	69a6      	ldr	r6, [r4, #24]
 801504e:	69e7      	ldr	r7, [r4, #28]
 8015050:	1a52      	subs	r2, r2, r1
 8015052:	4620      	mov	r0, r4
 8015054:	f7f8 fc82 	bl	800d95c <ucdr_init_buffer>
 8015058:	4620      	mov	r0, r4
 801505a:	463a      	mov	r2, r7
 801505c:	4631      	mov	r1, r6
 801505e:	f7f8 fc51 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 8015062:	4628      	mov	r0, r5
 8015064:	b007      	add	sp, #28
 8015066:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015068 <uxr_prepare_output_stream_fragmented>:
 8015068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801506c:	b091      	sub	sp, #68	@ 0x44
 801506e:	4605      	mov	r5, r0
 8015070:	9105      	str	r1, [sp, #20]
 8015072:	3008      	adds	r0, #8
 8015074:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8015078:	461e      	mov	r6, r3
 801507a:	9204      	str	r2, [sp, #16]
 801507c:	f7ff fe90 	bl	8014da0 <uxr_get_output_reliable_stream>
 8015080:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8015084:	2b01      	cmp	r3, #1
 8015086:	f000 8091 	beq.w	80151ac <uxr_prepare_output_stream_fragmented+0x144>
 801508a:	4604      	mov	r4, r0
 801508c:	2800      	cmp	r0, #0
 801508e:	f000 808d 	beq.w	80151ac <uxr_prepare_output_stream_fragmented+0x144>
 8015092:	f005 f945 	bl	801a320 <get_available_free_slots>
 8015096:	2800      	cmp	r0, #0
 8015098:	f000 8083 	beq.w	80151a2 <uxr_prepare_output_stream_fragmented+0x13a>
 801509c:	8922      	ldrh	r2, [r4, #8]
 801509e:	89e7      	ldrh	r7, [r4, #14]
 80150a0:	fbb7 f9f2 	udiv	r9, r7, r2
 80150a4:	fb02 7919 	mls	r9, r2, r9, r7
 80150a8:	fa1f f989 	uxth.w	r9, r9
 80150ac:	6863      	ldr	r3, [r4, #4]
 80150ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80150b2:	6823      	ldr	r3, [r4, #0]
 80150b4:	9203      	str	r2, [sp, #12]
 80150b6:	fb02 f909 	mul.w	r9, r2, r9
 80150ba:	f109 0904 	add.w	r9, r9, #4
 80150be:	4499      	add	r9, r3
 80150c0:	7b23      	ldrb	r3, [r4, #12]
 80150c2:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80150c6:	4543      	cmp	r3, r8
 80150c8:	f1a2 0b04 	sub.w	fp, r2, #4
 80150cc:	d37a      	bcc.n	80151c4 <uxr_prepare_output_stream_fragmented+0x15c>
 80150ce:	f1ab 0a04 	sub.w	sl, fp, #4
 80150d2:	ebaa 0a03 	sub.w	sl, sl, r3
 80150d6:	465a      	mov	r2, fp
 80150d8:	2300      	movs	r3, #0
 80150da:	4649      	mov	r1, r9
 80150dc:	a808      	add	r0, sp, #32
 80150de:	f8cd 8000 	str.w	r8, [sp]
 80150e2:	f7f8 fc29 	bl	800d938 <ucdr_init_buffer_origin_offset>
 80150e6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80150e8:	fa1f fa8a 	uxth.w	sl, sl
 80150ec:	4652      	mov	r2, sl
 80150ee:	f103 0a08 	add.w	sl, r3, #8
 80150f2:	45da      	cmp	sl, fp
 80150f4:	bf34      	ite	cc
 80150f6:	2302      	movcc	r3, #2
 80150f8:	2300      	movcs	r3, #0
 80150fa:	210d      	movs	r1, #13
 80150fc:	a808      	add	r0, sp, #32
 80150fe:	f7ff fe83 	bl	8014e08 <uxr_buffer_submessage_header>
 8015102:	8921      	ldrh	r1, [r4, #8]
 8015104:	fbb7 f2f1 	udiv	r2, r7, r1
 8015108:	fb01 7212 	mls	r2, r1, r2, r7
 801510c:	b292      	uxth	r2, r2
 801510e:	6863      	ldr	r3, [r4, #4]
 8015110:	fbb3 f3f1 	udiv	r3, r3, r1
 8015114:	fb02 f303 	mul.w	r3, r2, r3
 8015118:	6822      	ldr	r2, [r4, #0]
 801511a:	4638      	mov	r0, r7
 801511c:	f842 b003 	str.w	fp, [r2, r3]
 8015120:	2101      	movs	r1, #1
 8015122:	f005 f91d 	bl	801a360 <uxr_seq_num_add>
 8015126:	9b03      	ldr	r3, [sp, #12]
 8015128:	f108 0104 	add.w	r1, r8, #4
 801512c:	f1a3 0208 	sub.w	r2, r3, #8
 8015130:	eba2 0208 	sub.w	r2, r2, r8
 8015134:	4449      	add	r1, r9
 8015136:	4607      	mov	r7, r0
 8015138:	4630      	mov	r0, r6
 801513a:	f7f8 fc0f 	bl	800d95c <ucdr_init_buffer>
 801513e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8015140:	81e7      	strh	r7, [r4, #14]
 8015142:	1d1a      	adds	r2, r3, #4
 8015144:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8015148:	bf28      	it	cs
 801514a:	2200      	movcs	r2, #0
 801514c:	2300      	movs	r3, #0
 801514e:	b292      	uxth	r2, r2
 8015150:	2107      	movs	r1, #7
 8015152:	4630      	mov	r0, r6
 8015154:	f7ff fe58 	bl	8014e08 <uxr_buffer_submessage_header>
 8015158:	9904      	ldr	r1, [sp, #16]
 801515a:	aa07      	add	r2, sp, #28
 801515c:	4628      	mov	r0, r5
 801515e:	f7ff f859 	bl	8014214 <uxr_init_base_object_request>
 8015162:	4604      	mov	r4, r0
 8015164:	b318      	cbz	r0, 80151ae <uxr_prepare_output_stream_fragmented+0x146>
 8015166:	a907      	add	r1, sp, #28
 8015168:	4630      	mov	r0, r6
 801516a:	f001 f80d 	bl	8016188 <uxr_serialize_WRITE_DATA_Payload_Data>
 801516e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8015172:	4630      	mov	r0, r6
 8015174:	1a52      	subs	r2, r2, r1
 8015176:	f7f8 fbf1 	bl	800d95c <ucdr_init_buffer>
 801517a:	9b05      	ldr	r3, [sp, #20]
 801517c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8015180:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8015182:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8015186:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8015188:	491b      	ldr	r1, [pc, #108]	@ (80151f8 <uxr_prepare_output_stream_fragmented+0x190>)
 801518a:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 801518e:	4630      	mov	r0, r6
 8015190:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8015194:	462a      	mov	r2, r5
 8015196:	f7f8 fbb5 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 801519a:	4620      	mov	r0, r4
 801519c:	b011      	add	sp, #68	@ 0x44
 801519e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151a2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80151a4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80151a6:	4628      	mov	r0, r5
 80151a8:	4798      	blx	r3
 80151aa:	b920      	cbnz	r0, 80151b6 <uxr_prepare_output_stream_fragmented+0x14e>
 80151ac:	2400      	movs	r4, #0
 80151ae:	4620      	mov	r0, r4
 80151b0:	b011      	add	sp, #68	@ 0x44
 80151b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151b6:	4620      	mov	r0, r4
 80151b8:	f005 f8b2 	bl	801a320 <get_available_free_slots>
 80151bc:	2800      	cmp	r0, #0
 80151be:	f47f af6d 	bne.w	801509c <uxr_prepare_output_stream_fragmented+0x34>
 80151c2:	e7f3      	b.n	80151ac <uxr_prepare_output_stream_fragmented+0x144>
 80151c4:	4638      	mov	r0, r7
 80151c6:	2101      	movs	r1, #1
 80151c8:	f005 f8ca 	bl	801a360 <uxr_seq_num_add>
 80151cc:	8921      	ldrh	r1, [r4, #8]
 80151ce:	fbb0 f2f1 	udiv	r2, r0, r1
 80151d2:	fb01 0912 	mls	r9, r1, r2, r0
 80151d6:	fa1f f289 	uxth.w	r2, r9
 80151da:	6863      	ldr	r3, [r4, #4]
 80151dc:	fbb3 f9f1 	udiv	r9, r3, r1
 80151e0:	6823      	ldr	r3, [r4, #0]
 80151e2:	fb02 f909 	mul.w	r9, r2, r9
 80151e6:	f109 0904 	add.w	r9, r9, #4
 80151ea:	4499      	add	r9, r3
 80151ec:	4607      	mov	r7, r0
 80151ee:	7b23      	ldrb	r3, [r4, #12]
 80151f0:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80151f4:	e76b      	b.n	80150ce <uxr_prepare_output_stream_fragmented+0x66>
 80151f6:	bf00      	nop
 80151f8:	08014ef5 	.word	0x08014ef5

080151fc <uxr_serialize_message_header>:
 80151fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80151fe:	b083      	sub	sp, #12
 8015200:	4616      	mov	r6, r2
 8015202:	4604      	mov	r4, r0
 8015204:	9301      	str	r3, [sp, #4]
 8015206:	460d      	mov	r5, r1
 8015208:	9f08      	ldr	r7, [sp, #32]
 801520a:	f7f7 f8c5 	bl	800c398 <ucdr_serialize_uint8_t>
 801520e:	4631      	mov	r1, r6
 8015210:	4620      	mov	r0, r4
 8015212:	f7f7 f8c1 	bl	800c398 <ucdr_serialize_uint8_t>
 8015216:	9a01      	ldr	r2, [sp, #4]
 8015218:	2101      	movs	r1, #1
 801521a:	4620      	mov	r0, r4
 801521c:	f7f7 f968 	bl	800c4f0 <ucdr_serialize_endian_uint16_t>
 8015220:	062b      	lsls	r3, r5, #24
 8015222:	d501      	bpl.n	8015228 <uxr_serialize_message_header+0x2c>
 8015224:	b003      	add	sp, #12
 8015226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015228:	2204      	movs	r2, #4
 801522a:	4639      	mov	r1, r7
 801522c:	4620      	mov	r0, r4
 801522e:	b003      	add	sp, #12
 8015230:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8015234:	f7fd b870 	b.w	8012318 <ucdr_serialize_array_uint8_t>

08015238 <uxr_deserialize_message_header>:
 8015238:	b5f0      	push	{r4, r5, r6, r7, lr}
 801523a:	b083      	sub	sp, #12
 801523c:	4616      	mov	r6, r2
 801523e:	4604      	mov	r4, r0
 8015240:	9301      	str	r3, [sp, #4]
 8015242:	460d      	mov	r5, r1
 8015244:	9f08      	ldr	r7, [sp, #32]
 8015246:	f7f7 f8bd 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 801524a:	4631      	mov	r1, r6
 801524c:	4620      	mov	r0, r4
 801524e:	f7f7 f8b9 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015252:	9a01      	ldr	r2, [sp, #4]
 8015254:	2101      	movs	r1, #1
 8015256:	4620      	mov	r0, r4
 8015258:	f7f7 fa3e 	bl	800c6d8 <ucdr_deserialize_endian_uint16_t>
 801525c:	f995 3000 	ldrsb.w	r3, [r5]
 8015260:	2b00      	cmp	r3, #0
 8015262:	da01      	bge.n	8015268 <uxr_deserialize_message_header+0x30>
 8015264:	b003      	add	sp, #12
 8015266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015268:	2204      	movs	r2, #4
 801526a:	4639      	mov	r1, r7
 801526c:	4620      	mov	r0, r4
 801526e:	b003      	add	sp, #12
 8015270:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8015274:	f7fd b8b4 	b.w	80123e0 <ucdr_deserialize_array_uint8_t>

08015278 <uxr_serialize_submessage_header>:
 8015278:	b530      	push	{r4, r5, lr}
 801527a:	b083      	sub	sp, #12
 801527c:	4615      	mov	r5, r2
 801527e:	4604      	mov	r4, r0
 8015280:	9301      	str	r3, [sp, #4]
 8015282:	f7f7 f889 	bl	800c398 <ucdr_serialize_uint8_t>
 8015286:	4629      	mov	r1, r5
 8015288:	4620      	mov	r0, r4
 801528a:	f7f7 f885 	bl	800c398 <ucdr_serialize_uint8_t>
 801528e:	9a01      	ldr	r2, [sp, #4]
 8015290:	2101      	movs	r1, #1
 8015292:	4620      	mov	r0, r4
 8015294:	b003      	add	sp, #12
 8015296:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801529a:	f7f7 b929 	b.w	800c4f0 <ucdr_serialize_endian_uint16_t>
 801529e:	bf00      	nop

080152a0 <uxr_deserialize_submessage_header>:
 80152a0:	b530      	push	{r4, r5, lr}
 80152a2:	b083      	sub	sp, #12
 80152a4:	4615      	mov	r5, r2
 80152a6:	4604      	mov	r4, r0
 80152a8:	9301      	str	r3, [sp, #4]
 80152aa:	f7f7 f88b 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 80152ae:	4629      	mov	r1, r5
 80152b0:	4620      	mov	r0, r4
 80152b2:	f7f7 f887 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 80152b6:	9a01      	ldr	r2, [sp, #4]
 80152b8:	2101      	movs	r1, #1
 80152ba:	4620      	mov	r0, r4
 80152bc:	b003      	add	sp, #12
 80152be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80152c2:	f7f7 ba09 	b.w	800c6d8 <ucdr_deserialize_endian_uint16_t>
 80152c6:	bf00      	nop

080152c8 <uxr_serialize_CLIENT_Representation>:
 80152c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80152cc:	2204      	movs	r2, #4
 80152ce:	460e      	mov	r6, r1
 80152d0:	4605      	mov	r5, r0
 80152d2:	f7fd f821 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80152d6:	2202      	movs	r2, #2
 80152d8:	4607      	mov	r7, r0
 80152da:	1d31      	adds	r1, r6, #4
 80152dc:	4628      	mov	r0, r5
 80152de:	f7fd f81b 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80152e2:	4038      	ands	r0, r7
 80152e4:	2202      	movs	r2, #2
 80152e6:	1db1      	adds	r1, r6, #6
 80152e8:	b2c7      	uxtb	r7, r0
 80152ea:	4628      	mov	r0, r5
 80152ec:	f7fd f814 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80152f0:	2204      	movs	r2, #4
 80152f2:	4007      	ands	r7, r0
 80152f4:	f106 0108 	add.w	r1, r6, #8
 80152f8:	4628      	mov	r0, r5
 80152fa:	f7fd f80d 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80152fe:	7b31      	ldrb	r1, [r6, #12]
 8015300:	4007      	ands	r7, r0
 8015302:	4628      	mov	r0, r5
 8015304:	f7f7 f848 	bl	800c398 <ucdr_serialize_uint8_t>
 8015308:	7b71      	ldrb	r1, [r6, #13]
 801530a:	4007      	ands	r7, r0
 801530c:	4628      	mov	r0, r5
 801530e:	f7f7 f815 	bl	800c33c <ucdr_serialize_bool>
 8015312:	7b73      	ldrb	r3, [r6, #13]
 8015314:	ea07 0800 	and.w	r8, r7, r0
 8015318:	b93b      	cbnz	r3, 801532a <uxr_serialize_CLIENT_Representation+0x62>
 801531a:	8bb1      	ldrh	r1, [r6, #28]
 801531c:	4628      	mov	r0, r5
 801531e:	f7f7 f867 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8015322:	ea08 0000 	and.w	r0, r8, r0
 8015326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801532a:	6931      	ldr	r1, [r6, #16]
 801532c:	4628      	mov	r0, r5
 801532e:	f7f7 fa49 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015332:	6933      	ldr	r3, [r6, #16]
 8015334:	b1e3      	cbz	r3, 8015370 <uxr_serialize_CLIENT_Representation+0xa8>
 8015336:	b1c0      	cbz	r0, 801536a <uxr_serialize_CLIENT_Representation+0xa2>
 8015338:	4637      	mov	r7, r6
 801533a:	f04f 0900 	mov.w	r9, #0
 801533e:	e001      	b.n	8015344 <uxr_serialize_CLIENT_Representation+0x7c>
 8015340:	3708      	adds	r7, #8
 8015342:	b194      	cbz	r4, 801536a <uxr_serialize_CLIENT_Representation+0xa2>
 8015344:	6979      	ldr	r1, [r7, #20]
 8015346:	4628      	mov	r0, r5
 8015348:	f004 faaa 	bl	80198a0 <ucdr_serialize_string>
 801534c:	69b9      	ldr	r1, [r7, #24]
 801534e:	4604      	mov	r4, r0
 8015350:	4628      	mov	r0, r5
 8015352:	f004 faa5 	bl	80198a0 <ucdr_serialize_string>
 8015356:	6933      	ldr	r3, [r6, #16]
 8015358:	f109 0901 	add.w	r9, r9, #1
 801535c:	4004      	ands	r4, r0
 801535e:	4599      	cmp	r9, r3
 8015360:	b2e4      	uxtb	r4, r4
 8015362:	d3ed      	bcc.n	8015340 <uxr_serialize_CLIENT_Representation+0x78>
 8015364:	ea08 0804 	and.w	r8, r8, r4
 8015368:	e7d7      	b.n	801531a <uxr_serialize_CLIENT_Representation+0x52>
 801536a:	f04f 0800 	mov.w	r8, #0
 801536e:	e7d4      	b.n	801531a <uxr_serialize_CLIENT_Representation+0x52>
 8015370:	ea08 0800 	and.w	r8, r8, r0
 8015374:	e7d1      	b.n	801531a <uxr_serialize_CLIENT_Representation+0x52>
 8015376:	bf00      	nop

08015378 <uxr_deserialize_CLIENT_Representation>:
 8015378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801537c:	2204      	movs	r2, #4
 801537e:	460c      	mov	r4, r1
 8015380:	4605      	mov	r5, r0
 8015382:	f7fd f82d 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015386:	2202      	movs	r2, #2
 8015388:	4607      	mov	r7, r0
 801538a:	1d21      	adds	r1, r4, #4
 801538c:	4628      	mov	r0, r5
 801538e:	f7fd f827 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015392:	4038      	ands	r0, r7
 8015394:	2202      	movs	r2, #2
 8015396:	1da1      	adds	r1, r4, #6
 8015398:	b2c6      	uxtb	r6, r0
 801539a:	4628      	mov	r0, r5
 801539c:	f7fd f820 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 80153a0:	2204      	movs	r2, #4
 80153a2:	4006      	ands	r6, r0
 80153a4:	f104 0108 	add.w	r1, r4, #8
 80153a8:	4628      	mov	r0, r5
 80153aa:	f7fd f819 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 80153ae:	f104 010c 	add.w	r1, r4, #12
 80153b2:	4006      	ands	r6, r0
 80153b4:	4628      	mov	r0, r5
 80153b6:	f7f7 f805 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 80153ba:	f104 010d 	add.w	r1, r4, #13
 80153be:	ea06 0700 	and.w	r7, r6, r0
 80153c2:	4628      	mov	r0, r5
 80153c4:	f7f6 ffd0 	bl	800c368 <ucdr_deserialize_bool>
 80153c8:	7b63      	ldrb	r3, [r4, #13]
 80153ca:	4007      	ands	r7, r0
 80153cc:	b93b      	cbnz	r3, 80153de <uxr_deserialize_CLIENT_Representation+0x66>
 80153ce:	f104 011c 	add.w	r1, r4, #28
 80153d2:	4628      	mov	r0, r5
 80153d4:	f7f7 f90c 	bl	800c5f0 <ucdr_deserialize_uint16_t>
 80153d8:	4038      	ands	r0, r7
 80153da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80153de:	f104 0110 	add.w	r1, r4, #16
 80153e2:	4628      	mov	r0, r5
 80153e4:	f7f7 fb1e 	bl	800ca24 <ucdr_deserialize_uint32_t>
 80153e8:	6923      	ldr	r3, [r4, #16]
 80153ea:	2b01      	cmp	r3, #1
 80153ec:	d903      	bls.n	80153f6 <uxr_deserialize_CLIENT_Representation+0x7e>
 80153ee:	2301      	movs	r3, #1
 80153f0:	75ab      	strb	r3, [r5, #22]
 80153f2:	2700      	movs	r7, #0
 80153f4:	e7eb      	b.n	80153ce <uxr_deserialize_CLIENT_Representation+0x56>
 80153f6:	b30b      	cbz	r3, 801543c <uxr_deserialize_CLIENT_Representation+0xc4>
 80153f8:	2800      	cmp	r0, #0
 80153fa:	d0fa      	beq.n	80153f2 <uxr_deserialize_CLIENT_Representation+0x7a>
 80153fc:	46a0      	mov	r8, r4
 80153fe:	f04f 0900 	mov.w	r9, #0
 8015402:	e001      	b.n	8015408 <uxr_deserialize_CLIENT_Representation+0x90>
 8015404:	2e00      	cmp	r6, #0
 8015406:	d0f4      	beq.n	80153f2 <uxr_deserialize_CLIENT_Representation+0x7a>
 8015408:	f8d8 1014 	ldr.w	r1, [r8, #20]
 801540c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015410:	4628      	mov	r0, r5
 8015412:	f004 fa55 	bl	80198c0 <ucdr_deserialize_string>
 8015416:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801541a:	4606      	mov	r6, r0
 801541c:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8015420:	4628      	mov	r0, r5
 8015422:	f004 fa4d 	bl	80198c0 <ucdr_deserialize_string>
 8015426:	6923      	ldr	r3, [r4, #16]
 8015428:	f109 0901 	add.w	r9, r9, #1
 801542c:	4006      	ands	r6, r0
 801542e:	4599      	cmp	r9, r3
 8015430:	f108 0808 	add.w	r8, r8, #8
 8015434:	b2f6      	uxtb	r6, r6
 8015436:	d3e5      	bcc.n	8015404 <uxr_deserialize_CLIENT_Representation+0x8c>
 8015438:	4037      	ands	r7, r6
 801543a:	e7c8      	b.n	80153ce <uxr_deserialize_CLIENT_Representation+0x56>
 801543c:	4007      	ands	r7, r0
 801543e:	e7c6      	b.n	80153ce <uxr_deserialize_CLIENT_Representation+0x56>

08015440 <uxr_serialize_AGENT_Representation>:
 8015440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015444:	2204      	movs	r2, #4
 8015446:	460f      	mov	r7, r1
 8015448:	4605      	mov	r5, r0
 801544a:	f7fc ff65 	bl	8012318 <ucdr_serialize_array_uint8_t>
 801544e:	2202      	movs	r2, #2
 8015450:	4604      	mov	r4, r0
 8015452:	1d39      	adds	r1, r7, #4
 8015454:	4628      	mov	r0, r5
 8015456:	f7fc ff5f 	bl	8012318 <ucdr_serialize_array_uint8_t>
 801545a:	4020      	ands	r0, r4
 801545c:	2202      	movs	r2, #2
 801545e:	1db9      	adds	r1, r7, #6
 8015460:	b2c4      	uxtb	r4, r0
 8015462:	4628      	mov	r0, r5
 8015464:	f7fc ff58 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015468:	7a39      	ldrb	r1, [r7, #8]
 801546a:	4004      	ands	r4, r0
 801546c:	4628      	mov	r0, r5
 801546e:	f7f6 ff65 	bl	800c33c <ucdr_serialize_bool>
 8015472:	7a3b      	ldrb	r3, [r7, #8]
 8015474:	ea00 0804 	and.w	r8, r0, r4
 8015478:	b913      	cbnz	r3, 8015480 <uxr_serialize_AGENT_Representation+0x40>
 801547a:	4640      	mov	r0, r8
 801547c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015480:	68f9      	ldr	r1, [r7, #12]
 8015482:	4628      	mov	r0, r5
 8015484:	f7f7 f99e 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015488:	68fb      	ldr	r3, [r7, #12]
 801548a:	b303      	cbz	r3, 80154ce <uxr_serialize_AGENT_Representation+0x8e>
 801548c:	b1d0      	cbz	r0, 80154c4 <uxr_serialize_AGENT_Representation+0x84>
 801548e:	463e      	mov	r6, r7
 8015490:	f04f 0900 	mov.w	r9, #0
 8015494:	e001      	b.n	801549a <uxr_serialize_AGENT_Representation+0x5a>
 8015496:	3608      	adds	r6, #8
 8015498:	b1a4      	cbz	r4, 80154c4 <uxr_serialize_AGENT_Representation+0x84>
 801549a:	6931      	ldr	r1, [r6, #16]
 801549c:	4628      	mov	r0, r5
 801549e:	f004 f9ff 	bl	80198a0 <ucdr_serialize_string>
 80154a2:	6971      	ldr	r1, [r6, #20]
 80154a4:	4604      	mov	r4, r0
 80154a6:	4628      	mov	r0, r5
 80154a8:	f004 f9fa 	bl	80198a0 <ucdr_serialize_string>
 80154ac:	68fb      	ldr	r3, [r7, #12]
 80154ae:	f109 0901 	add.w	r9, r9, #1
 80154b2:	4004      	ands	r4, r0
 80154b4:	4599      	cmp	r9, r3
 80154b6:	b2e4      	uxtb	r4, r4
 80154b8:	d3ed      	bcc.n	8015496 <uxr_serialize_AGENT_Representation+0x56>
 80154ba:	ea08 0804 	and.w	r8, r8, r4
 80154be:	4640      	mov	r0, r8
 80154c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80154c4:	f04f 0800 	mov.w	r8, #0
 80154c8:	4640      	mov	r0, r8
 80154ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80154ce:	ea08 0800 	and.w	r8, r8, r0
 80154d2:	e7d2      	b.n	801547a <uxr_serialize_AGENT_Representation+0x3a>

080154d4 <uxr_serialize_DATAWRITER_Representation>:
 80154d4:	b570      	push	{r4, r5, r6, lr}
 80154d6:	460d      	mov	r5, r1
 80154d8:	7809      	ldrb	r1, [r1, #0]
 80154da:	4606      	mov	r6, r0
 80154dc:	f7f6 ff5c 	bl	800c398 <ucdr_serialize_uint8_t>
 80154e0:	4604      	mov	r4, r0
 80154e2:	b130      	cbz	r0, 80154f2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80154e4:	782b      	ldrb	r3, [r5, #0]
 80154e6:	2b02      	cmp	r3, #2
 80154e8:	d00c      	beq.n	8015504 <uxr_serialize_DATAWRITER_Representation+0x30>
 80154ea:	2b03      	cmp	r3, #3
 80154ec:	d010      	beq.n	8015510 <uxr_serialize_DATAWRITER_Representation+0x3c>
 80154ee:	2b01      	cmp	r3, #1
 80154f0:	d008      	beq.n	8015504 <uxr_serialize_DATAWRITER_Representation+0x30>
 80154f2:	2202      	movs	r2, #2
 80154f4:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 80154f8:	4630      	mov	r0, r6
 80154fa:	f7fc ff0d 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80154fe:	4020      	ands	r0, r4
 8015500:	b2c0      	uxtb	r0, r0
 8015502:	bd70      	pop	{r4, r5, r6, pc}
 8015504:	6869      	ldr	r1, [r5, #4]
 8015506:	4630      	mov	r0, r6
 8015508:	f004 f9ca 	bl	80198a0 <ucdr_serialize_string>
 801550c:	4604      	mov	r4, r0
 801550e:	e7f0      	b.n	80154f2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015510:	4629      	mov	r1, r5
 8015512:	4630      	mov	r0, r6
 8015514:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8015518:	3104      	adds	r1, #4
 801551a:	f7fd f89b 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 801551e:	4604      	mov	r4, r0
 8015520:	e7e7      	b.n	80154f2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8015522:	bf00      	nop

08015524 <uxr_serialize_ObjectVariant.part.0>:
 8015524:	b570      	push	{r4, r5, r6, lr}
 8015526:	780b      	ldrb	r3, [r1, #0]
 8015528:	3b01      	subs	r3, #1
 801552a:	460c      	mov	r4, r1
 801552c:	4605      	mov	r5, r0
 801552e:	2b0d      	cmp	r3, #13
 8015530:	d854      	bhi.n	80155dc <uxr_serialize_ObjectVariant.part.0+0xb8>
 8015532:	e8df f003 	tbb	[pc, r3]
 8015536:	0730      	.short	0x0730
 8015538:	07071b1b 	.word	0x07071b1b
 801553c:	0c530707 	.word	0x0c530707
 8015540:	494e0c0c 	.word	0x494e0c0c
 8015544:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015548:	3104      	adds	r1, #4
 801554a:	f7ff bfc3 	b.w	80154d4 <uxr_serialize_DATAWRITER_Representation>
 801554e:	7909      	ldrb	r1, [r1, #4]
 8015550:	f7f6 ff22 	bl	800c398 <ucdr_serialize_uint8_t>
 8015554:	b1e8      	cbz	r0, 8015592 <uxr_serialize_ObjectVariant.part.0+0x6e>
 8015556:	7923      	ldrb	r3, [r4, #4]
 8015558:	2b01      	cmp	r3, #1
 801555a:	d001      	beq.n	8015560 <uxr_serialize_ObjectVariant.part.0+0x3c>
 801555c:	2b02      	cmp	r3, #2
 801555e:	d13d      	bne.n	80155dc <uxr_serialize_ObjectVariant.part.0+0xb8>
 8015560:	68a1      	ldr	r1, [r4, #8]
 8015562:	4628      	mov	r0, r5
 8015564:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015568:	f004 b99a 	b.w	80198a0 <ucdr_serialize_string>
 801556c:	7909      	ldrb	r1, [r1, #4]
 801556e:	f7f6 ff13 	bl	800c398 <ucdr_serialize_uint8_t>
 8015572:	4606      	mov	r6, r0
 8015574:	b120      	cbz	r0, 8015580 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8015576:	7923      	ldrb	r3, [r4, #4]
 8015578:	2b02      	cmp	r3, #2
 801557a:	d039      	beq.n	80155f0 <uxr_serialize_ObjectVariant.part.0+0xcc>
 801557c:	2b03      	cmp	r3, #3
 801557e:	d02f      	beq.n	80155e0 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8015580:	2202      	movs	r2, #2
 8015582:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8015586:	4628      	mov	r0, r5
 8015588:	f7fc fec6 	bl	8012318 <ucdr_serialize_array_uint8_t>
 801558c:	4030      	ands	r0, r6
 801558e:	b2c0      	uxtb	r0, r0
 8015590:	bd70      	pop	{r4, r5, r6, pc}
 8015592:	2000      	movs	r0, #0
 8015594:	bd70      	pop	{r4, r5, r6, pc}
 8015596:	7909      	ldrb	r1, [r1, #4]
 8015598:	f7f6 fefe 	bl	800c398 <ucdr_serialize_uint8_t>
 801559c:	4606      	mov	r6, r0
 801559e:	b158      	cbz	r0, 80155b8 <uxr_serialize_ObjectVariant.part.0+0x94>
 80155a0:	7923      	ldrb	r3, [r4, #4]
 80155a2:	2b02      	cmp	r3, #2
 80155a4:	d003      	beq.n	80155ae <uxr_serialize_ObjectVariant.part.0+0x8a>
 80155a6:	2b03      	cmp	r3, #3
 80155a8:	d028      	beq.n	80155fc <uxr_serialize_ObjectVariant.part.0+0xd8>
 80155aa:	2b01      	cmp	r3, #1
 80155ac:	d104      	bne.n	80155b8 <uxr_serialize_ObjectVariant.part.0+0x94>
 80155ae:	68a1      	ldr	r1, [r4, #8]
 80155b0:	4628      	mov	r0, r5
 80155b2:	f004 f975 	bl	80198a0 <ucdr_serialize_string>
 80155b6:	4606      	mov	r6, r0
 80155b8:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 80155bc:	4628      	mov	r0, r5
 80155be:	f7f7 fc27 	bl	800ce10 <ucdr_serialize_int16_t>
 80155c2:	4030      	ands	r0, r6
 80155c4:	b2c0      	uxtb	r0, r0
 80155c6:	bd70      	pop	{r4, r5, r6, pc}
 80155c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80155cc:	3104      	adds	r1, #4
 80155ce:	f7ff be7b 	b.w	80152c8 <uxr_serialize_CLIENT_Representation>
 80155d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80155d6:	3104      	adds	r1, #4
 80155d8:	f7ff bf32 	b.w	8015440 <uxr_serialize_AGENT_Representation>
 80155dc:	2001      	movs	r0, #1
 80155de:	bd70      	pop	{r4, r5, r6, pc}
 80155e0:	68a2      	ldr	r2, [r4, #8]
 80155e2:	f104 010c 	add.w	r1, r4, #12
 80155e6:	4628      	mov	r0, r5
 80155e8:	f7fd f834 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 80155ec:	4606      	mov	r6, r0
 80155ee:	e7c7      	b.n	8015580 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80155f0:	68a1      	ldr	r1, [r4, #8]
 80155f2:	4628      	mov	r0, r5
 80155f4:	f004 f954 	bl	80198a0 <ucdr_serialize_string>
 80155f8:	4606      	mov	r6, r0
 80155fa:	e7c1      	b.n	8015580 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80155fc:	68a2      	ldr	r2, [r4, #8]
 80155fe:	f104 010c 	add.w	r1, r4, #12
 8015602:	4628      	mov	r0, r5
 8015604:	f7fd f826 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 8015608:	4606      	mov	r6, r0
 801560a:	e7d5      	b.n	80155b8 <uxr_serialize_ObjectVariant.part.0+0x94>

0801560c <uxr_deserialize_DATAWRITER_Representation>:
 801560c:	b570      	push	{r4, r5, r6, lr}
 801560e:	4606      	mov	r6, r0
 8015610:	460d      	mov	r5, r1
 8015612:	f7f6 fed7 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015616:	4604      	mov	r4, r0
 8015618:	b130      	cbz	r0, 8015628 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801561a:	782b      	ldrb	r3, [r5, #0]
 801561c:	2b02      	cmp	r3, #2
 801561e:	d00c      	beq.n	801563a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8015620:	2b03      	cmp	r3, #3
 8015622:	d012      	beq.n	801564a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8015624:	2b01      	cmp	r3, #1
 8015626:	d008      	beq.n	801563a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8015628:	2202      	movs	r2, #2
 801562a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801562e:	4630      	mov	r0, r6
 8015630:	f7fc fed6 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015634:	4020      	ands	r0, r4
 8015636:	b2c0      	uxtb	r0, r0
 8015638:	bd70      	pop	{r4, r5, r6, pc}
 801563a:	6869      	ldr	r1, [r5, #4]
 801563c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015640:	4630      	mov	r0, r6
 8015642:	f004 f93d 	bl	80198c0 <ucdr_deserialize_string>
 8015646:	4604      	mov	r4, r0
 8015648:	e7ee      	b.n	8015628 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801564a:	1d2b      	adds	r3, r5, #4
 801564c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015650:	f105 0108 	add.w	r1, r5, #8
 8015654:	4630      	mov	r0, r6
 8015656:	f7fd f80f 	bl	8012678 <ucdr_deserialize_sequence_uint8_t>
 801565a:	4604      	mov	r4, r0
 801565c:	e7e4      	b.n	8015628 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801565e:	bf00      	nop

08015660 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8015660:	b570      	push	{r4, r5, r6, lr}
 8015662:	460d      	mov	r5, r1
 8015664:	7809      	ldrb	r1, [r1, #0]
 8015666:	4606      	mov	r6, r0
 8015668:	f7f6 fe68 	bl	800c33c <ucdr_serialize_bool>
 801566c:	782b      	ldrb	r3, [r5, #0]
 801566e:	4604      	mov	r4, r0
 8015670:	b94b      	cbnz	r3, 8015686 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8015672:	7a29      	ldrb	r1, [r5, #8]
 8015674:	4630      	mov	r0, r6
 8015676:	f7f6 fe61 	bl	800c33c <ucdr_serialize_bool>
 801567a:	7a2b      	ldrb	r3, [r5, #8]
 801567c:	4004      	ands	r4, r0
 801567e:	b2e4      	uxtb	r4, r4
 8015680:	b943      	cbnz	r3, 8015694 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8015682:	4620      	mov	r0, r4
 8015684:	bd70      	pop	{r4, r5, r6, pc}
 8015686:	6869      	ldr	r1, [r5, #4]
 8015688:	4630      	mov	r0, r6
 801568a:	f004 f909 	bl	80198a0 <ucdr_serialize_string>
 801568e:	4004      	ands	r4, r0
 8015690:	b2e4      	uxtb	r4, r4
 8015692:	e7ee      	b.n	8015672 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8015694:	68e9      	ldr	r1, [r5, #12]
 8015696:	4630      	mov	r0, r6
 8015698:	f004 f902 	bl	80198a0 <ucdr_serialize_string>
 801569c:	4004      	ands	r4, r0
 801569e:	4620      	mov	r0, r4
 80156a0:	bd70      	pop	{r4, r5, r6, pc}
 80156a2:	bf00      	nop

080156a4 <uxr_serialize_OBJK_Topic_Binary>:
 80156a4:	b570      	push	{r4, r5, r6, lr}
 80156a6:	460d      	mov	r5, r1
 80156a8:	6809      	ldr	r1, [r1, #0]
 80156aa:	4606      	mov	r6, r0
 80156ac:	f004 f8f8 	bl	80198a0 <ucdr_serialize_string>
 80156b0:	7929      	ldrb	r1, [r5, #4]
 80156b2:	4604      	mov	r4, r0
 80156b4:	4630      	mov	r0, r6
 80156b6:	f7f6 fe41 	bl	800c33c <ucdr_serialize_bool>
 80156ba:	792b      	ldrb	r3, [r5, #4]
 80156bc:	4004      	ands	r4, r0
 80156be:	b2e4      	uxtb	r4, r4
 80156c0:	b943      	cbnz	r3, 80156d4 <uxr_serialize_OBJK_Topic_Binary+0x30>
 80156c2:	7b29      	ldrb	r1, [r5, #12]
 80156c4:	4630      	mov	r0, r6
 80156c6:	f7f6 fe39 	bl	800c33c <ucdr_serialize_bool>
 80156ca:	7b2b      	ldrb	r3, [r5, #12]
 80156cc:	4004      	ands	r4, r0
 80156ce:	b93b      	cbnz	r3, 80156e0 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80156d0:	4620      	mov	r0, r4
 80156d2:	bd70      	pop	{r4, r5, r6, pc}
 80156d4:	68a9      	ldr	r1, [r5, #8]
 80156d6:	4630      	mov	r0, r6
 80156d8:	f004 f8e2 	bl	80198a0 <ucdr_serialize_string>
 80156dc:	4004      	ands	r4, r0
 80156de:	e7f0      	b.n	80156c2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80156e0:	6929      	ldr	r1, [r5, #16]
 80156e2:	4630      	mov	r0, r6
 80156e4:	f004 f8dc 	bl	80198a0 <ucdr_serialize_string>
 80156e8:	4004      	ands	r4, r0
 80156ea:	b2e4      	uxtb	r4, r4
 80156ec:	4620      	mov	r0, r4
 80156ee:	bd70      	pop	{r4, r5, r6, pc}

080156f0 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80156f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156f4:	460c      	mov	r4, r1
 80156f6:	7809      	ldrb	r1, [r1, #0]
 80156f8:	4606      	mov	r6, r0
 80156fa:	f7f6 fe1f 	bl	800c33c <ucdr_serialize_bool>
 80156fe:	7823      	ldrb	r3, [r4, #0]
 8015700:	4605      	mov	r5, r0
 8015702:	b96b      	cbnz	r3, 8015720 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8015704:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8015708:	4630      	mov	r0, r6
 801570a:	f7f6 fe17 	bl	800c33c <ucdr_serialize_bool>
 801570e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8015712:	4005      	ands	r5, r0
 8015714:	b2ed      	uxtb	r5, r5
 8015716:	2b00      	cmp	r3, #0
 8015718:	d169      	bne.n	80157ee <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 801571a:	4628      	mov	r0, r5
 801571c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015720:	6861      	ldr	r1, [r4, #4]
 8015722:	4630      	mov	r0, r6
 8015724:	f7f7 f84e 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015728:	6863      	ldr	r3, [r4, #4]
 801572a:	2b00      	cmp	r3, #0
 801572c:	d06b      	beq.n	8015806 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 801572e:	2800      	cmp	r0, #0
 8015730:	d067      	beq.n	8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015732:	68a1      	ldr	r1, [r4, #8]
 8015734:	4630      	mov	r0, r6
 8015736:	f004 f8b3 	bl	80198a0 <ucdr_serialize_string>
 801573a:	6863      	ldr	r3, [r4, #4]
 801573c:	2b01      	cmp	r3, #1
 801573e:	d953      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015740:	2800      	cmp	r0, #0
 8015742:	d05e      	beq.n	8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015744:	68e1      	ldr	r1, [r4, #12]
 8015746:	4630      	mov	r0, r6
 8015748:	f004 f8aa 	bl	80198a0 <ucdr_serialize_string>
 801574c:	6863      	ldr	r3, [r4, #4]
 801574e:	2b02      	cmp	r3, #2
 8015750:	d94a      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015752:	2800      	cmp	r0, #0
 8015754:	d055      	beq.n	8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015756:	6921      	ldr	r1, [r4, #16]
 8015758:	4630      	mov	r0, r6
 801575a:	f004 f8a1 	bl	80198a0 <ucdr_serialize_string>
 801575e:	6863      	ldr	r3, [r4, #4]
 8015760:	2b03      	cmp	r3, #3
 8015762:	d941      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015764:	2800      	cmp	r0, #0
 8015766:	d04c      	beq.n	8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015768:	6961      	ldr	r1, [r4, #20]
 801576a:	4630      	mov	r0, r6
 801576c:	f004 f898 	bl	80198a0 <ucdr_serialize_string>
 8015770:	6863      	ldr	r3, [r4, #4]
 8015772:	2b04      	cmp	r3, #4
 8015774:	d938      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015776:	2800      	cmp	r0, #0
 8015778:	d043      	beq.n	8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801577a:	69a1      	ldr	r1, [r4, #24]
 801577c:	4630      	mov	r0, r6
 801577e:	f004 f88f 	bl	80198a0 <ucdr_serialize_string>
 8015782:	6863      	ldr	r3, [r4, #4]
 8015784:	2b05      	cmp	r3, #5
 8015786:	d92f      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015788:	2800      	cmp	r0, #0
 801578a:	d03a      	beq.n	8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801578c:	69e1      	ldr	r1, [r4, #28]
 801578e:	4630      	mov	r0, r6
 8015790:	f004 f886 	bl	80198a0 <ucdr_serialize_string>
 8015794:	6863      	ldr	r3, [r4, #4]
 8015796:	2b06      	cmp	r3, #6
 8015798:	d926      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801579a:	b390      	cbz	r0, 8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801579c:	6a21      	ldr	r1, [r4, #32]
 801579e:	4630      	mov	r0, r6
 80157a0:	f004 f87e 	bl	80198a0 <ucdr_serialize_string>
 80157a4:	6863      	ldr	r3, [r4, #4]
 80157a6:	2b07      	cmp	r3, #7
 80157a8:	d91e      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80157aa:	b350      	cbz	r0, 8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80157ac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80157ae:	4630      	mov	r0, r6
 80157b0:	f004 f876 	bl	80198a0 <ucdr_serialize_string>
 80157b4:	6863      	ldr	r3, [r4, #4]
 80157b6:	2b08      	cmp	r3, #8
 80157b8:	d916      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80157ba:	b310      	cbz	r0, 8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80157bc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80157be:	4630      	mov	r0, r6
 80157c0:	f004 f86e 	bl	80198a0 <ucdr_serialize_string>
 80157c4:	6863      	ldr	r3, [r4, #4]
 80157c6:	2b09      	cmp	r3, #9
 80157c8:	d90e      	bls.n	80157e8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80157ca:	b1d0      	cbz	r0, 8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80157cc:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 80157d0:	2709      	movs	r7, #9
 80157d2:	e000      	b.n	80157d6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 80157d4:	b1a8      	cbz	r0, 8015802 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80157d6:	f858 1b04 	ldr.w	r1, [r8], #4
 80157da:	4630      	mov	r0, r6
 80157dc:	f004 f860 	bl	80198a0 <ucdr_serialize_string>
 80157e0:	6862      	ldr	r2, [r4, #4]
 80157e2:	3701      	adds	r7, #1
 80157e4:	4297      	cmp	r7, r2
 80157e6:	d3f5      	bcc.n	80157d4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 80157e8:	4005      	ands	r5, r0
 80157ea:	b2ed      	uxtb	r5, r5
 80157ec:	e78a      	b.n	8015704 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 80157ee:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80157f0:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80157f4:	4630      	mov	r0, r6
 80157f6:	f7fc ff2d 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 80157fa:	4005      	ands	r5, r0
 80157fc:	4628      	mov	r0, r5
 80157fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015802:	2500      	movs	r5, #0
 8015804:	e77e      	b.n	8015704 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8015806:	4028      	ands	r0, r5
 8015808:	b2c5      	uxtb	r5, r0
 801580a:	e77b      	b.n	8015704 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0801580c <uxr_serialize_OBJK_Publisher_Binary>:
 801580c:	b570      	push	{r4, r5, r6, lr}
 801580e:	460d      	mov	r5, r1
 8015810:	7809      	ldrb	r1, [r1, #0]
 8015812:	4606      	mov	r6, r0
 8015814:	f7f6 fd92 	bl	800c33c <ucdr_serialize_bool>
 8015818:	782b      	ldrb	r3, [r5, #0]
 801581a:	4604      	mov	r4, r0
 801581c:	b94b      	cbnz	r3, 8015832 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801581e:	7a29      	ldrb	r1, [r5, #8]
 8015820:	4630      	mov	r0, r6
 8015822:	f7f6 fd8b 	bl	800c33c <ucdr_serialize_bool>
 8015826:	7a2b      	ldrb	r3, [r5, #8]
 8015828:	4004      	ands	r4, r0
 801582a:	b2e4      	uxtb	r4, r4
 801582c:	b943      	cbnz	r3, 8015840 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801582e:	4620      	mov	r0, r4
 8015830:	bd70      	pop	{r4, r5, r6, pc}
 8015832:	6869      	ldr	r1, [r5, #4]
 8015834:	4630      	mov	r0, r6
 8015836:	f004 f833 	bl	80198a0 <ucdr_serialize_string>
 801583a:	4004      	ands	r4, r0
 801583c:	b2e4      	uxtb	r4, r4
 801583e:	e7ee      	b.n	801581e <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8015840:	f105 010c 	add.w	r1, r5, #12
 8015844:	4630      	mov	r0, r6
 8015846:	f7ff ff53 	bl	80156f0 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 801584a:	4004      	ands	r4, r0
 801584c:	4620      	mov	r0, r4
 801584e:	bd70      	pop	{r4, r5, r6, pc}

08015850 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8015850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015854:	460c      	mov	r4, r1
 8015856:	7809      	ldrb	r1, [r1, #0]
 8015858:	4606      	mov	r6, r0
 801585a:	f7f6 fd6f 	bl	800c33c <ucdr_serialize_bool>
 801585e:	7823      	ldrb	r3, [r4, #0]
 8015860:	4605      	mov	r5, r0
 8015862:	b96b      	cbnz	r3, 8015880 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8015864:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8015868:	4630      	mov	r0, r6
 801586a:	f7f6 fd67 	bl	800c33c <ucdr_serialize_bool>
 801586e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8015872:	4005      	ands	r5, r0
 8015874:	b2ed      	uxtb	r5, r5
 8015876:	2b00      	cmp	r3, #0
 8015878:	d169      	bne.n	801594e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 801587a:	4628      	mov	r0, r5
 801587c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015880:	6861      	ldr	r1, [r4, #4]
 8015882:	4630      	mov	r0, r6
 8015884:	f7f6 ff9e 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015888:	6863      	ldr	r3, [r4, #4]
 801588a:	2b00      	cmp	r3, #0
 801588c:	d06b      	beq.n	8015966 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 801588e:	2800      	cmp	r0, #0
 8015890:	d067      	beq.n	8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015892:	68a1      	ldr	r1, [r4, #8]
 8015894:	4630      	mov	r0, r6
 8015896:	f004 f803 	bl	80198a0 <ucdr_serialize_string>
 801589a:	6863      	ldr	r3, [r4, #4]
 801589c:	2b01      	cmp	r3, #1
 801589e:	d953      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80158a0:	2800      	cmp	r0, #0
 80158a2:	d05e      	beq.n	8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80158a4:	68e1      	ldr	r1, [r4, #12]
 80158a6:	4630      	mov	r0, r6
 80158a8:	f003 fffa 	bl	80198a0 <ucdr_serialize_string>
 80158ac:	6863      	ldr	r3, [r4, #4]
 80158ae:	2b02      	cmp	r3, #2
 80158b0:	d94a      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80158b2:	2800      	cmp	r0, #0
 80158b4:	d055      	beq.n	8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80158b6:	6921      	ldr	r1, [r4, #16]
 80158b8:	4630      	mov	r0, r6
 80158ba:	f003 fff1 	bl	80198a0 <ucdr_serialize_string>
 80158be:	6863      	ldr	r3, [r4, #4]
 80158c0:	2b03      	cmp	r3, #3
 80158c2:	d941      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80158c4:	2800      	cmp	r0, #0
 80158c6:	d04c      	beq.n	8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80158c8:	6961      	ldr	r1, [r4, #20]
 80158ca:	4630      	mov	r0, r6
 80158cc:	f003 ffe8 	bl	80198a0 <ucdr_serialize_string>
 80158d0:	6863      	ldr	r3, [r4, #4]
 80158d2:	2b04      	cmp	r3, #4
 80158d4:	d938      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80158d6:	2800      	cmp	r0, #0
 80158d8:	d043      	beq.n	8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80158da:	69a1      	ldr	r1, [r4, #24]
 80158dc:	4630      	mov	r0, r6
 80158de:	f003 ffdf 	bl	80198a0 <ucdr_serialize_string>
 80158e2:	6863      	ldr	r3, [r4, #4]
 80158e4:	2b05      	cmp	r3, #5
 80158e6:	d92f      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80158e8:	2800      	cmp	r0, #0
 80158ea:	d03a      	beq.n	8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80158ec:	69e1      	ldr	r1, [r4, #28]
 80158ee:	4630      	mov	r0, r6
 80158f0:	f003 ffd6 	bl	80198a0 <ucdr_serialize_string>
 80158f4:	6863      	ldr	r3, [r4, #4]
 80158f6:	2b06      	cmp	r3, #6
 80158f8:	d926      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80158fa:	b390      	cbz	r0, 8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80158fc:	6a21      	ldr	r1, [r4, #32]
 80158fe:	4630      	mov	r0, r6
 8015900:	f003 ffce 	bl	80198a0 <ucdr_serialize_string>
 8015904:	6863      	ldr	r3, [r4, #4]
 8015906:	2b07      	cmp	r3, #7
 8015908:	d91e      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801590a:	b350      	cbz	r0, 8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801590c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801590e:	4630      	mov	r0, r6
 8015910:	f003 ffc6 	bl	80198a0 <ucdr_serialize_string>
 8015914:	6863      	ldr	r3, [r4, #4]
 8015916:	2b08      	cmp	r3, #8
 8015918:	d916      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801591a:	b310      	cbz	r0, 8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801591c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801591e:	4630      	mov	r0, r6
 8015920:	f003 ffbe 	bl	80198a0 <ucdr_serialize_string>
 8015924:	6863      	ldr	r3, [r4, #4]
 8015926:	2b09      	cmp	r3, #9
 8015928:	d90e      	bls.n	8015948 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801592a:	b1d0      	cbz	r0, 8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801592c:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8015930:	2709      	movs	r7, #9
 8015932:	e000      	b.n	8015936 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8015934:	b1a8      	cbz	r0, 8015962 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8015936:	f858 1b04 	ldr.w	r1, [r8], #4
 801593a:	4630      	mov	r0, r6
 801593c:	f003 ffb0 	bl	80198a0 <ucdr_serialize_string>
 8015940:	6862      	ldr	r2, [r4, #4]
 8015942:	3701      	adds	r7, #1
 8015944:	4297      	cmp	r7, r2
 8015946:	d3f5      	bcc.n	8015934 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8015948:	4005      	ands	r5, r0
 801594a:	b2ed      	uxtb	r5, r5
 801594c:	e78a      	b.n	8015864 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801594e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8015950:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8015954:	4630      	mov	r0, r6
 8015956:	f7fc fe7d 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 801595a:	4005      	ands	r5, r0
 801595c:	4628      	mov	r0, r5
 801595e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015962:	2500      	movs	r5, #0
 8015964:	e77e      	b.n	8015864 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8015966:	4028      	ands	r0, r5
 8015968:	b2c5      	uxtb	r5, r0
 801596a:	e77b      	b.n	8015864 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

0801596c <uxr_serialize_OBJK_Subscriber_Binary>:
 801596c:	b570      	push	{r4, r5, r6, lr}
 801596e:	460d      	mov	r5, r1
 8015970:	7809      	ldrb	r1, [r1, #0]
 8015972:	4606      	mov	r6, r0
 8015974:	f7f6 fce2 	bl	800c33c <ucdr_serialize_bool>
 8015978:	782b      	ldrb	r3, [r5, #0]
 801597a:	4604      	mov	r4, r0
 801597c:	b94b      	cbnz	r3, 8015992 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801597e:	7a29      	ldrb	r1, [r5, #8]
 8015980:	4630      	mov	r0, r6
 8015982:	f7f6 fcdb 	bl	800c33c <ucdr_serialize_bool>
 8015986:	7a2b      	ldrb	r3, [r5, #8]
 8015988:	4004      	ands	r4, r0
 801598a:	b2e4      	uxtb	r4, r4
 801598c:	b943      	cbnz	r3, 80159a0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 801598e:	4620      	mov	r0, r4
 8015990:	bd70      	pop	{r4, r5, r6, pc}
 8015992:	6869      	ldr	r1, [r5, #4]
 8015994:	4630      	mov	r0, r6
 8015996:	f003 ff83 	bl	80198a0 <ucdr_serialize_string>
 801599a:	4004      	ands	r4, r0
 801599c:	b2e4      	uxtb	r4, r4
 801599e:	e7ee      	b.n	801597e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 80159a0:	f105 010c 	add.w	r1, r5, #12
 80159a4:	4630      	mov	r0, r6
 80159a6:	f7ff ff53 	bl	8015850 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 80159aa:	4004      	ands	r4, r0
 80159ac:	4620      	mov	r0, r4
 80159ae:	bd70      	pop	{r4, r5, r6, pc}

080159b0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80159b0:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 80159b4:	4688      	mov	r8, r1
 80159b6:	8809      	ldrh	r1, [r1, #0]
 80159b8:	4681      	mov	r9, r0
 80159ba:	f7f6 fd19 	bl	800c3f0 <ucdr_serialize_uint16_t>
 80159be:	f898 1002 	ldrb.w	r1, [r8, #2]
 80159c2:	4606      	mov	r6, r0
 80159c4:	4648      	mov	r0, r9
 80159c6:	f7f6 fcb9 	bl	800c33c <ucdr_serialize_bool>
 80159ca:	f898 3002 	ldrb.w	r3, [r8, #2]
 80159ce:	4006      	ands	r6, r0
 80159d0:	b2f5      	uxtb	r5, r6
 80159d2:	b9eb      	cbnz	r3, 8015a10 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 80159d4:	f898 1006 	ldrb.w	r1, [r8, #6]
 80159d8:	4648      	mov	r0, r9
 80159da:	f7f6 fcaf 	bl	800c33c <ucdr_serialize_bool>
 80159de:	f898 3006 	ldrb.w	r3, [r8, #6]
 80159e2:	4005      	ands	r5, r0
 80159e4:	bb7b      	cbnz	r3, 8015a46 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 80159e6:	f898 100c 	ldrb.w	r1, [r8, #12]
 80159ea:	4648      	mov	r0, r9
 80159ec:	f7f6 fca6 	bl	800c33c <ucdr_serialize_bool>
 80159f0:	f898 300c 	ldrb.w	r3, [r8, #12]
 80159f4:	4005      	ands	r5, r0
 80159f6:	b9f3      	cbnz	r3, 8015a36 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 80159f8:	f898 1014 	ldrb.w	r1, [r8, #20]
 80159fc:	4648      	mov	r0, r9
 80159fe:	f7f6 fc9d 	bl	800c33c <ucdr_serialize_bool>
 8015a02:	f898 3014 	ldrb.w	r3, [r8, #20]
 8015a06:	4005      	ands	r5, r0
 8015a08:	b94b      	cbnz	r3, 8015a1e <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8015a0a:	4628      	mov	r0, r5
 8015a0c:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8015a10:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8015a14:	4648      	mov	r0, r9
 8015a16:	f7f6 fceb 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8015a1a:	4005      	ands	r5, r0
 8015a1c:	e7da      	b.n	80159d4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8015a1e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8015a22:	f108 011c 	add.w	r1, r8, #28
 8015a26:	4648      	mov	r0, r9
 8015a28:	f7fc fe14 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 8015a2c:	4028      	ands	r0, r5
 8015a2e:	b2c5      	uxtb	r5, r0
 8015a30:	4628      	mov	r0, r5
 8015a32:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8015a36:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8015a3a:	4648      	mov	r0, r9
 8015a3c:	f7f6 fec2 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015a40:	4028      	ands	r0, r5
 8015a42:	b2c5      	uxtb	r5, r0
 8015a44:	e7d8      	b.n	80159f8 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8015a46:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8015a4a:	4648      	mov	r0, r9
 8015a4c:	f7f6 feba 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015a50:	4028      	ands	r0, r5
 8015a52:	b2c5      	uxtb	r5, r0
 8015a54:	e7c7      	b.n	80159e6 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8015a56:	bf00      	nop

08015a58 <uxr_serialize_OBJK_DataReader_Binary>:
 8015a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a5a:	2202      	movs	r2, #2
 8015a5c:	460c      	mov	r4, r1
 8015a5e:	4606      	mov	r6, r0
 8015a60:	f7fc fc5a 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015a64:	78a1      	ldrb	r1, [r4, #2]
 8015a66:	4605      	mov	r5, r0
 8015a68:	4630      	mov	r0, r6
 8015a6a:	f7f6 fc67 	bl	800c33c <ucdr_serialize_bool>
 8015a6e:	78a3      	ldrb	r3, [r4, #2]
 8015a70:	4005      	ands	r5, r0
 8015a72:	b2ed      	uxtb	r5, r5
 8015a74:	b90b      	cbnz	r3, 8015a7a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8015a76:	4628      	mov	r0, r5
 8015a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a7a:	f104 0108 	add.w	r1, r4, #8
 8015a7e:	4630      	mov	r0, r6
 8015a80:	f7ff ff96 	bl	80159b0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8015a84:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8015a88:	4607      	mov	r7, r0
 8015a8a:	4630      	mov	r0, r6
 8015a8c:	f7f6 fc56 	bl	800c33c <ucdr_serialize_bool>
 8015a90:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8015a94:	4038      	ands	r0, r7
 8015a96:	b2c7      	uxtb	r7, r0
 8015a98:	b95b      	cbnz	r3, 8015ab2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8015a9a:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8015a9e:	4630      	mov	r0, r6
 8015aa0:	f7f6 fc4c 	bl	800c33c <ucdr_serialize_bool>
 8015aa4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8015aa8:	4007      	ands	r7, r0
 8015aaa:	b94b      	cbnz	r3, 8015ac0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8015aac:	403d      	ands	r5, r7
 8015aae:	4628      	mov	r0, r5
 8015ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ab2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8015ab6:	4630      	mov	r0, r6
 8015ab8:	f7f7 f8da 	bl	800cc70 <ucdr_serialize_uint64_t>
 8015abc:	4007      	ands	r7, r0
 8015abe:	e7ec      	b.n	8015a9a <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8015ac0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8015ac2:	4630      	mov	r0, r6
 8015ac4:	f003 feec 	bl	80198a0 <ucdr_serialize_string>
 8015ac8:	4007      	ands	r7, r0
 8015aca:	b2ff      	uxtb	r7, r7
 8015acc:	e7ee      	b.n	8015aac <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8015ace:	bf00      	nop

08015ad0 <uxr_serialize_OBJK_DataWriter_Binary>:
 8015ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ad2:	2202      	movs	r2, #2
 8015ad4:	460d      	mov	r5, r1
 8015ad6:	4606      	mov	r6, r0
 8015ad8:	f7fc fc1e 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015adc:	78a9      	ldrb	r1, [r5, #2]
 8015ade:	4604      	mov	r4, r0
 8015ae0:	4630      	mov	r0, r6
 8015ae2:	f7f6 fc2b 	bl	800c33c <ucdr_serialize_bool>
 8015ae6:	78ab      	ldrb	r3, [r5, #2]
 8015ae8:	4004      	ands	r4, r0
 8015aea:	b2e4      	uxtb	r4, r4
 8015aec:	b90b      	cbnz	r3, 8015af2 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8015aee:	4620      	mov	r0, r4
 8015af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015af2:	f105 0108 	add.w	r1, r5, #8
 8015af6:	4630      	mov	r0, r6
 8015af8:	f7ff ff5a 	bl	80159b0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8015afc:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8015b00:	4607      	mov	r7, r0
 8015b02:	4630      	mov	r0, r6
 8015b04:	f7f6 fc1a 	bl	800c33c <ucdr_serialize_bool>
 8015b08:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8015b0c:	4038      	ands	r0, r7
 8015b0e:	b2c7      	uxtb	r7, r0
 8015b10:	b913      	cbnz	r3, 8015b18 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8015b12:	403c      	ands	r4, r7
 8015b14:	4620      	mov	r0, r4
 8015b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b18:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8015b1c:	4630      	mov	r0, r6
 8015b1e:	f7f7 f8a7 	bl	800cc70 <ucdr_serialize_uint64_t>
 8015b22:	4007      	ands	r7, r0
 8015b24:	e7f5      	b.n	8015b12 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8015b26:	bf00      	nop

08015b28 <uxr_deserialize_ObjectVariant>:
 8015b28:	b570      	push	{r4, r5, r6, lr}
 8015b2a:	4605      	mov	r5, r0
 8015b2c:	460e      	mov	r6, r1
 8015b2e:	f7f6 fc49 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015b32:	b168      	cbz	r0, 8015b50 <uxr_deserialize_ObjectVariant+0x28>
 8015b34:	7833      	ldrb	r3, [r6, #0]
 8015b36:	3b01      	subs	r3, #1
 8015b38:	4604      	mov	r4, r0
 8015b3a:	2b0d      	cmp	r3, #13
 8015b3c:	d809      	bhi.n	8015b52 <uxr_deserialize_ObjectVariant+0x2a>
 8015b3e:	e8df f003 	tbb	[pc, r3]
 8015b42:	0a41      	.short	0x0a41
 8015b44:	0a0a2323 	.word	0x0a0a2323
 8015b48:	10080a0a 	.word	0x10080a0a
 8015b4c:	565c1010 	.word	0x565c1010
 8015b50:	2400      	movs	r4, #0
 8015b52:	4620      	mov	r0, r4
 8015b54:	bd70      	pop	{r4, r5, r6, pc}
 8015b56:	1d31      	adds	r1, r6, #4
 8015b58:	4628      	mov	r0, r5
 8015b5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015b5e:	f7ff bd55 	b.w	801560c <uxr_deserialize_DATAWRITER_Representation>
 8015b62:	1d31      	adds	r1, r6, #4
 8015b64:	4628      	mov	r0, r5
 8015b66:	f7f6 fc2d 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015b6a:	2800      	cmp	r0, #0
 8015b6c:	d0f0      	beq.n	8015b50 <uxr_deserialize_ObjectVariant+0x28>
 8015b6e:	7933      	ldrb	r3, [r6, #4]
 8015b70:	2b01      	cmp	r3, #1
 8015b72:	d001      	beq.n	8015b78 <uxr_deserialize_ObjectVariant+0x50>
 8015b74:	2b02      	cmp	r3, #2
 8015b76:	d1ec      	bne.n	8015b52 <uxr_deserialize_ObjectVariant+0x2a>
 8015b78:	68b1      	ldr	r1, [r6, #8]
 8015b7a:	4628      	mov	r0, r5
 8015b7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015b80:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015b84:	f003 be9c 	b.w	80198c0 <ucdr_deserialize_string>
 8015b88:	1d31      	adds	r1, r6, #4
 8015b8a:	4628      	mov	r0, r5
 8015b8c:	f7f6 fc1a 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015b90:	4604      	mov	r4, r0
 8015b92:	b170      	cbz	r0, 8015bb2 <uxr_deserialize_ObjectVariant+0x8a>
 8015b94:	7933      	ldrb	r3, [r6, #4]
 8015b96:	2b02      	cmp	r3, #2
 8015b98:	d04c      	beq.n	8015c34 <uxr_deserialize_ObjectVariant+0x10c>
 8015b9a:	2b03      	cmp	r3, #3
 8015b9c:	d109      	bne.n	8015bb2 <uxr_deserialize_ObjectVariant+0x8a>
 8015b9e:	f106 0308 	add.w	r3, r6, #8
 8015ba2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015ba6:	f106 010c 	add.w	r1, r6, #12
 8015baa:	4628      	mov	r0, r5
 8015bac:	f7fc fd64 	bl	8012678 <ucdr_deserialize_sequence_uint8_t>
 8015bb0:	4604      	mov	r4, r0
 8015bb2:	2202      	movs	r2, #2
 8015bb4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8015bb8:	4628      	mov	r0, r5
 8015bba:	f7fc fc11 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015bbe:	4020      	ands	r0, r4
 8015bc0:	b2c4      	uxtb	r4, r0
 8015bc2:	e7c6      	b.n	8015b52 <uxr_deserialize_ObjectVariant+0x2a>
 8015bc4:	1d31      	adds	r1, r6, #4
 8015bc6:	4628      	mov	r0, r5
 8015bc8:	f7f6 fbfc 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015bcc:	4604      	mov	r4, r0
 8015bce:	b130      	cbz	r0, 8015bde <uxr_deserialize_ObjectVariant+0xb6>
 8015bd0:	7933      	ldrb	r3, [r6, #4]
 8015bd2:	2b02      	cmp	r3, #2
 8015bd4:	d036      	beq.n	8015c44 <uxr_deserialize_ObjectVariant+0x11c>
 8015bd6:	2b03      	cmp	r3, #3
 8015bd8:	d03c      	beq.n	8015c54 <uxr_deserialize_ObjectVariant+0x12c>
 8015bda:	2b01      	cmp	r3, #1
 8015bdc:	d032      	beq.n	8015c44 <uxr_deserialize_ObjectVariant+0x11c>
 8015bde:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8015be2:	4628      	mov	r0, r5
 8015be4:	f7f7 f994 	bl	800cf10 <ucdr_deserialize_int16_t>
 8015be8:	4020      	ands	r0, r4
 8015bea:	b2c4      	uxtb	r4, r0
 8015bec:	e7b1      	b.n	8015b52 <uxr_deserialize_ObjectVariant+0x2a>
 8015bee:	1d31      	adds	r1, r6, #4
 8015bf0:	4628      	mov	r0, r5
 8015bf2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015bf6:	f7ff bbbf 	b.w	8015378 <uxr_deserialize_CLIENT_Representation>
 8015bfa:	2204      	movs	r2, #4
 8015bfc:	18b1      	adds	r1, r6, r2
 8015bfe:	4628      	mov	r0, r5
 8015c00:	f7fc fbee 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015c04:	2202      	movs	r2, #2
 8015c06:	f106 0108 	add.w	r1, r6, #8
 8015c0a:	4604      	mov	r4, r0
 8015c0c:	4628      	mov	r0, r5
 8015c0e:	f7fc fbe7 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015c12:	2202      	movs	r2, #2
 8015c14:	4004      	ands	r4, r0
 8015c16:	f106 010a 	add.w	r1, r6, #10
 8015c1a:	4628      	mov	r0, r5
 8015c1c:	f7fc fbe0 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015c20:	b2e4      	uxtb	r4, r4
 8015c22:	4603      	mov	r3, r0
 8015c24:	f106 010c 	add.w	r1, r6, #12
 8015c28:	4628      	mov	r0, r5
 8015c2a:	401c      	ands	r4, r3
 8015c2c:	f7f6 fb9c 	bl	800c368 <ucdr_deserialize_bool>
 8015c30:	4004      	ands	r4, r0
 8015c32:	e78e      	b.n	8015b52 <uxr_deserialize_ObjectVariant+0x2a>
 8015c34:	68b1      	ldr	r1, [r6, #8]
 8015c36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015c3a:	4628      	mov	r0, r5
 8015c3c:	f003 fe40 	bl	80198c0 <ucdr_deserialize_string>
 8015c40:	4604      	mov	r4, r0
 8015c42:	e7b6      	b.n	8015bb2 <uxr_deserialize_ObjectVariant+0x8a>
 8015c44:	68b1      	ldr	r1, [r6, #8]
 8015c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015c4a:	4628      	mov	r0, r5
 8015c4c:	f003 fe38 	bl	80198c0 <ucdr_deserialize_string>
 8015c50:	4604      	mov	r4, r0
 8015c52:	e7c4      	b.n	8015bde <uxr_deserialize_ObjectVariant+0xb6>
 8015c54:	f106 0308 	add.w	r3, r6, #8
 8015c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015c5c:	f106 010c 	add.w	r1, r6, #12
 8015c60:	4628      	mov	r0, r5
 8015c62:	f7fc fd09 	bl	8012678 <ucdr_deserialize_sequence_uint8_t>
 8015c66:	4604      	mov	r4, r0
 8015c68:	e7b9      	b.n	8015bde <uxr_deserialize_ObjectVariant+0xb6>
 8015c6a:	bf00      	nop

08015c6c <uxr_deserialize_BaseObjectRequest>:
 8015c6c:	b570      	push	{r4, r5, r6, lr}
 8015c6e:	2202      	movs	r2, #2
 8015c70:	4605      	mov	r5, r0
 8015c72:	460e      	mov	r6, r1
 8015c74:	f7fc fbb4 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015c78:	2202      	movs	r2, #2
 8015c7a:	4604      	mov	r4, r0
 8015c7c:	18b1      	adds	r1, r6, r2
 8015c7e:	4628      	mov	r0, r5
 8015c80:	f7fc fbae 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015c84:	4020      	ands	r0, r4
 8015c86:	b2c0      	uxtb	r0, r0
 8015c88:	bd70      	pop	{r4, r5, r6, pc}
 8015c8a:	bf00      	nop

08015c8c <uxr_serialize_ActivityInfoVariant>:
 8015c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c90:	460d      	mov	r5, r1
 8015c92:	7809      	ldrb	r1, [r1, #0]
 8015c94:	4607      	mov	r7, r0
 8015c96:	f7f6 fb7f 	bl	800c398 <ucdr_serialize_uint8_t>
 8015c9a:	4681      	mov	r9, r0
 8015c9c:	b138      	cbz	r0, 8015cae <uxr_serialize_ActivityInfoVariant+0x22>
 8015c9e:	782b      	ldrb	r3, [r5, #0]
 8015ca0:	2b06      	cmp	r3, #6
 8015ca2:	f000 8082 	beq.w	8015daa <uxr_serialize_ActivityInfoVariant+0x11e>
 8015ca6:	2b0d      	cmp	r3, #13
 8015ca8:	d016      	beq.n	8015cd8 <uxr_serialize_ActivityInfoVariant+0x4c>
 8015caa:	2b05      	cmp	r3, #5
 8015cac:	d002      	beq.n	8015cb4 <uxr_serialize_ActivityInfoVariant+0x28>
 8015cae:	4648      	mov	r0, r9
 8015cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015cb4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8015cb8:	4638      	mov	r0, r7
 8015cba:	f7f7 f8a9 	bl	800ce10 <ucdr_serialize_int16_t>
 8015cbe:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8015cc2:	4681      	mov	r9, r0
 8015cc4:	4638      	mov	r0, r7
 8015cc6:	f7f6 ffd3 	bl	800cc70 <ucdr_serialize_uint64_t>
 8015cca:	ea09 0000 	and.w	r0, r9, r0
 8015cce:	fa5f f980 	uxtb.w	r9, r0
 8015cd2:	4648      	mov	r0, r9
 8015cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015cd8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8015cdc:	4638      	mov	r0, r7
 8015cde:	f7f7 f897 	bl	800ce10 <ucdr_serialize_int16_t>
 8015ce2:	68e9      	ldr	r1, [r5, #12]
 8015ce4:	4681      	mov	r9, r0
 8015ce6:	4638      	mov	r0, r7
 8015ce8:	f7f6 fd6c 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015cec:	68eb      	ldr	r3, [r5, #12]
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d0eb      	beq.n	8015cca <uxr_serialize_ActivityInfoVariant+0x3e>
 8015cf2:	b320      	cbz	r0, 8015d3e <uxr_serialize_ActivityInfoVariant+0xb2>
 8015cf4:	f105 080c 	add.w	r8, r5, #12
 8015cf8:	2600      	movs	r6, #0
 8015cfa:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 8015cfe:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8015d02:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8015d06:	4638      	mov	r0, r7
 8015d08:	f7f6 fb46 	bl	800c398 <ucdr_serialize_uint8_t>
 8015d0c:	2800      	cmp	r0, #0
 8015d0e:	d053      	beq.n	8015db8 <uxr_serialize_ActivityInfoVariant+0x12c>
 8015d10:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8015d14:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8015d18:	0074      	lsls	r4, r6, #1
 8015d1a:	00c9      	lsls	r1, r1, #3
 8015d1c:	2b03      	cmp	r3, #3
 8015d1e:	d854      	bhi.n	8015dca <uxr_serialize_ActivityInfoVariant+0x13e>
 8015d20:	e8df f003 	tbb	[pc, r3]
 8015d24:	02102132 	.word	0x02102132
 8015d28:	4441      	add	r1, r8
 8015d2a:	4638      	mov	r0, r7
 8015d2c:	6889      	ldr	r1, [r1, #8]
 8015d2e:	f003 fdb7 	bl	80198a0 <ucdr_serialize_string>
 8015d32:	68ea      	ldr	r2, [r5, #12]
 8015d34:	3601      	adds	r6, #1
 8015d36:	4296      	cmp	r6, r2
 8015d38:	d242      	bcs.n	8015dc0 <uxr_serialize_ActivityInfoVariant+0x134>
 8015d3a:	2800      	cmp	r0, #0
 8015d3c:	d1dd      	bne.n	8015cfa <uxr_serialize_ActivityInfoVariant+0x6e>
 8015d3e:	f04f 0900 	mov.w	r9, #0
 8015d42:	e7b4      	b.n	8015cae <uxr_serialize_ActivityInfoVariant+0x22>
 8015d44:	3108      	adds	r1, #8
 8015d46:	4441      	add	r1, r8
 8015d48:	2210      	movs	r2, #16
 8015d4a:	4638      	mov	r0, r7
 8015d4c:	f7fc fae4 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015d50:	4434      	add	r4, r6
 8015d52:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8015d56:	4604      	mov	r4, r0
 8015d58:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8015d5a:	4638      	mov	r0, r7
 8015d5c:	f7f6 fd32 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015d60:	4020      	ands	r0, r4
 8015d62:	b2c0      	uxtb	r0, r0
 8015d64:	e7e5      	b.n	8015d32 <uxr_serialize_ActivityInfoVariant+0xa6>
 8015d66:	3108      	adds	r1, #8
 8015d68:	4441      	add	r1, r8
 8015d6a:	2204      	movs	r2, #4
 8015d6c:	4638      	mov	r0, r7
 8015d6e:	f7fc fad3 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015d72:	4434      	add	r4, r6
 8015d74:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8015d78:	4604      	mov	r4, r0
 8015d7a:	8b19      	ldrh	r1, [r3, #24]
 8015d7c:	4638      	mov	r0, r7
 8015d7e:	f7f6 fb37 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8015d82:	4020      	ands	r0, r4
 8015d84:	b2c0      	uxtb	r0, r0
 8015d86:	e7d4      	b.n	8015d32 <uxr_serialize_ActivityInfoVariant+0xa6>
 8015d88:	3108      	adds	r1, #8
 8015d8a:	4441      	add	r1, r8
 8015d8c:	2202      	movs	r2, #2
 8015d8e:	4638      	mov	r0, r7
 8015d90:	f7fc fac2 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015d94:	4434      	add	r4, r6
 8015d96:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8015d9a:	4604      	mov	r4, r0
 8015d9c:	7d99      	ldrb	r1, [r3, #22]
 8015d9e:	4638      	mov	r0, r7
 8015da0:	f7f6 fafa 	bl	800c398 <ucdr_serialize_uint8_t>
 8015da4:	4020      	ands	r0, r4
 8015da6:	b2c0      	uxtb	r0, r0
 8015da8:	e7c3      	b.n	8015d32 <uxr_serialize_ActivityInfoVariant+0xa6>
 8015daa:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8015dae:	4638      	mov	r0, r7
 8015db0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015db4:	f7f7 b82c 	b.w	800ce10 <ucdr_serialize_int16_t>
 8015db8:	68ea      	ldr	r2, [r5, #12]
 8015dba:	3601      	adds	r6, #1
 8015dbc:	42b2      	cmp	r2, r6
 8015dbe:	d8be      	bhi.n	8015d3e <uxr_serialize_ActivityInfoVariant+0xb2>
 8015dc0:	ea09 0900 	and.w	r9, r9, r0
 8015dc4:	fa5f f989 	uxtb.w	r9, r9
 8015dc8:	e771      	b.n	8015cae <uxr_serialize_ActivityInfoVariant+0x22>
 8015dca:	68eb      	ldr	r3, [r5, #12]
 8015dcc:	3601      	adds	r6, #1
 8015dce:	429e      	cmp	r6, r3
 8015dd0:	f10a 0a18 	add.w	sl, sl, #24
 8015dd4:	d395      	bcc.n	8015d02 <uxr_serialize_ActivityInfoVariant+0x76>
 8015dd6:	e76a      	b.n	8015cae <uxr_serialize_ActivityInfoVariant+0x22>

08015dd8 <uxr_deserialize_BaseObjectReply>:
 8015dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ddc:	2202      	movs	r2, #2
 8015dde:	4606      	mov	r6, r0
 8015de0:	460f      	mov	r7, r1
 8015de2:	f7fc fafd 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015de6:	2202      	movs	r2, #2
 8015de8:	18b9      	adds	r1, r7, r2
 8015dea:	4605      	mov	r5, r0
 8015dec:	4630      	mov	r0, r6
 8015dee:	f7fc faf7 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015df2:	1d39      	adds	r1, r7, #4
 8015df4:	4680      	mov	r8, r0
 8015df6:	4630      	mov	r0, r6
 8015df8:	f7f6 fae4 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015dfc:	1d79      	adds	r1, r7, #5
 8015dfe:	4604      	mov	r4, r0
 8015e00:	4630      	mov	r0, r6
 8015e02:	f7f6 fadf 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8015e06:	ea05 0508 	and.w	r5, r5, r8
 8015e0a:	402c      	ands	r4, r5
 8015e0c:	4020      	ands	r0, r4
 8015e0e:	b2c0      	uxtb	r0, r0
 8015e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015e14 <uxr_serialize_ReadSpecification>:
 8015e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e18:	460e      	mov	r6, r1
 8015e1a:	7809      	ldrb	r1, [r1, #0]
 8015e1c:	4607      	mov	r7, r0
 8015e1e:	f7f6 fabb 	bl	800c398 <ucdr_serialize_uint8_t>
 8015e22:	7871      	ldrb	r1, [r6, #1]
 8015e24:	4604      	mov	r4, r0
 8015e26:	4638      	mov	r0, r7
 8015e28:	f7f6 fab6 	bl	800c398 <ucdr_serialize_uint8_t>
 8015e2c:	78b1      	ldrb	r1, [r6, #2]
 8015e2e:	4004      	ands	r4, r0
 8015e30:	4638      	mov	r0, r7
 8015e32:	f7f6 fa83 	bl	800c33c <ucdr_serialize_bool>
 8015e36:	78b3      	ldrb	r3, [r6, #2]
 8015e38:	b2e4      	uxtb	r4, r4
 8015e3a:	4004      	ands	r4, r0
 8015e3c:	b94b      	cbnz	r3, 8015e52 <uxr_serialize_ReadSpecification+0x3e>
 8015e3e:	7a31      	ldrb	r1, [r6, #8]
 8015e40:	4638      	mov	r0, r7
 8015e42:	f7f6 fa7b 	bl	800c33c <ucdr_serialize_bool>
 8015e46:	7a33      	ldrb	r3, [r6, #8]
 8015e48:	4004      	ands	r4, r0
 8015e4a:	b943      	cbnz	r3, 8015e5e <uxr_serialize_ReadSpecification+0x4a>
 8015e4c:	4620      	mov	r0, r4
 8015e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015e52:	6871      	ldr	r1, [r6, #4]
 8015e54:	4638      	mov	r0, r7
 8015e56:	f003 fd23 	bl	80198a0 <ucdr_serialize_string>
 8015e5a:	4004      	ands	r4, r0
 8015e5c:	e7ef      	b.n	8015e3e <uxr_serialize_ReadSpecification+0x2a>
 8015e5e:	8971      	ldrh	r1, [r6, #10]
 8015e60:	4638      	mov	r0, r7
 8015e62:	f7f6 fac5 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8015e66:	89b1      	ldrh	r1, [r6, #12]
 8015e68:	4605      	mov	r5, r0
 8015e6a:	4638      	mov	r0, r7
 8015e6c:	f7f6 fac0 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8015e70:	89f1      	ldrh	r1, [r6, #14]
 8015e72:	4005      	ands	r5, r0
 8015e74:	4638      	mov	r0, r7
 8015e76:	f7f6 fabb 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8015e7a:	8a31      	ldrh	r1, [r6, #16]
 8015e7c:	4680      	mov	r8, r0
 8015e7e:	4638      	mov	r0, r7
 8015e80:	f7f6 fab6 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8015e84:	b2ed      	uxtb	r5, r5
 8015e86:	4025      	ands	r5, r4
 8015e88:	ea08 0505 	and.w	r5, r8, r5
 8015e8c:	ea00 0405 	and.w	r4, r0, r5
 8015e90:	4620      	mov	r0, r4
 8015e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015e96:	bf00      	nop

08015e98 <uxr_serialize_CREATE_CLIENT_Payload>:
 8015e98:	f7ff ba16 	b.w	80152c8 <uxr_serialize_CLIENT_Representation>

08015e9c <uxr_serialize_CREATE_Payload>:
 8015e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e9e:	2202      	movs	r2, #2
 8015ea0:	4607      	mov	r7, r0
 8015ea2:	460e      	mov	r6, r1
 8015ea4:	f7fc fa38 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015ea8:	2202      	movs	r2, #2
 8015eaa:	18b1      	adds	r1, r6, r2
 8015eac:	4605      	mov	r5, r0
 8015eae:	4638      	mov	r0, r7
 8015eb0:	f7fc fa32 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015eb4:	7931      	ldrb	r1, [r6, #4]
 8015eb6:	4604      	mov	r4, r0
 8015eb8:	4638      	mov	r0, r7
 8015eba:	f7f6 fa6d 	bl	800c398 <ucdr_serialize_uint8_t>
 8015ebe:	b170      	cbz	r0, 8015ede <uxr_serialize_CREATE_Payload+0x42>
 8015ec0:	7933      	ldrb	r3, [r6, #4]
 8015ec2:	402c      	ands	r4, r5
 8015ec4:	3b01      	subs	r3, #1
 8015ec6:	b2e4      	uxtb	r4, r4
 8015ec8:	2b0d      	cmp	r3, #13
 8015eca:	d809      	bhi.n	8015ee0 <uxr_serialize_CREATE_Payload+0x44>
 8015ecc:	e8df f003 	tbb	[pc, r3]
 8015ed0:	23230a4c 	.word	0x23230a4c
 8015ed4:	0a0a0a0a 	.word	0x0a0a0a0a
 8015ed8:	12121208 	.word	0x12121208
 8015edc:	3e45      	.short	0x3e45
 8015ede:	2400      	movs	r4, #0
 8015ee0:	4620      	mov	r0, r4
 8015ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ee4:	f106 0108 	add.w	r1, r6, #8
 8015ee8:	4638      	mov	r0, r7
 8015eea:	f7ff faf3 	bl	80154d4 <uxr_serialize_DATAWRITER_Representation>
 8015eee:	4004      	ands	r4, r0
 8015ef0:	4620      	mov	r0, r4
 8015ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ef4:	7a31      	ldrb	r1, [r6, #8]
 8015ef6:	4638      	mov	r0, r7
 8015ef8:	f7f6 fa4e 	bl	800c398 <ucdr_serialize_uint8_t>
 8015efc:	2800      	cmp	r0, #0
 8015efe:	d0ee      	beq.n	8015ede <uxr_serialize_CREATE_Payload+0x42>
 8015f00:	7a33      	ldrb	r3, [r6, #8]
 8015f02:	2b01      	cmp	r3, #1
 8015f04:	d001      	beq.n	8015f0a <uxr_serialize_CREATE_Payload+0x6e>
 8015f06:	2b02      	cmp	r3, #2
 8015f08:	d1ea      	bne.n	8015ee0 <uxr_serialize_CREATE_Payload+0x44>
 8015f0a:	68f1      	ldr	r1, [r6, #12]
 8015f0c:	4638      	mov	r0, r7
 8015f0e:	f003 fcc7 	bl	80198a0 <ucdr_serialize_string>
 8015f12:	4004      	ands	r4, r0
 8015f14:	e7e4      	b.n	8015ee0 <uxr_serialize_CREATE_Payload+0x44>
 8015f16:	7a31      	ldrb	r1, [r6, #8]
 8015f18:	4638      	mov	r0, r7
 8015f1a:	f7f6 fa3d 	bl	800c398 <ucdr_serialize_uint8_t>
 8015f1e:	4605      	mov	r5, r0
 8015f20:	b158      	cbz	r0, 8015f3a <uxr_serialize_CREATE_Payload+0x9e>
 8015f22:	7a33      	ldrb	r3, [r6, #8]
 8015f24:	2b02      	cmp	r3, #2
 8015f26:	d034      	beq.n	8015f92 <uxr_serialize_CREATE_Payload+0xf6>
 8015f28:	2b03      	cmp	r3, #3
 8015f2a:	d106      	bne.n	8015f3a <uxr_serialize_CREATE_Payload+0x9e>
 8015f2c:	68f2      	ldr	r2, [r6, #12]
 8015f2e:	f106 0110 	add.w	r1, r6, #16
 8015f32:	4638      	mov	r0, r7
 8015f34:	f7fc fb8e 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 8015f38:	4605      	mov	r5, r0
 8015f3a:	2202      	movs	r2, #2
 8015f3c:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 8015f40:	4638      	mov	r0, r7
 8015f42:	f7fc f9e9 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015f46:	4028      	ands	r0, r5
 8015f48:	4004      	ands	r4, r0
 8015f4a:	e7c9      	b.n	8015ee0 <uxr_serialize_CREATE_Payload+0x44>
 8015f4c:	f106 0108 	add.w	r1, r6, #8
 8015f50:	4638      	mov	r0, r7
 8015f52:	f7ff f9b9 	bl	80152c8 <uxr_serialize_CLIENT_Representation>
 8015f56:	4004      	ands	r4, r0
 8015f58:	e7c2      	b.n	8015ee0 <uxr_serialize_CREATE_Payload+0x44>
 8015f5a:	f106 0108 	add.w	r1, r6, #8
 8015f5e:	4638      	mov	r0, r7
 8015f60:	f7ff fa6e 	bl	8015440 <uxr_serialize_AGENT_Representation>
 8015f64:	4004      	ands	r4, r0
 8015f66:	e7bb      	b.n	8015ee0 <uxr_serialize_CREATE_Payload+0x44>
 8015f68:	7a31      	ldrb	r1, [r6, #8]
 8015f6a:	4638      	mov	r0, r7
 8015f6c:	f7f6 fa14 	bl	800c398 <ucdr_serialize_uint8_t>
 8015f70:	4605      	mov	r5, r0
 8015f72:	b130      	cbz	r0, 8015f82 <uxr_serialize_CREATE_Payload+0xe6>
 8015f74:	7a33      	ldrb	r3, [r6, #8]
 8015f76:	2b02      	cmp	r3, #2
 8015f78:	d011      	beq.n	8015f9e <uxr_serialize_CREATE_Payload+0x102>
 8015f7a:	2b03      	cmp	r3, #3
 8015f7c:	d015      	beq.n	8015faa <uxr_serialize_CREATE_Payload+0x10e>
 8015f7e:	2b01      	cmp	r3, #1
 8015f80:	d00d      	beq.n	8015f9e <uxr_serialize_CREATE_Payload+0x102>
 8015f82:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 8015f86:	4638      	mov	r0, r7
 8015f88:	f7f6 ff42 	bl	800ce10 <ucdr_serialize_int16_t>
 8015f8c:	4028      	ands	r0, r5
 8015f8e:	4004      	ands	r4, r0
 8015f90:	e7a6      	b.n	8015ee0 <uxr_serialize_CREATE_Payload+0x44>
 8015f92:	68f1      	ldr	r1, [r6, #12]
 8015f94:	4638      	mov	r0, r7
 8015f96:	f003 fc83 	bl	80198a0 <ucdr_serialize_string>
 8015f9a:	4605      	mov	r5, r0
 8015f9c:	e7cd      	b.n	8015f3a <uxr_serialize_CREATE_Payload+0x9e>
 8015f9e:	68f1      	ldr	r1, [r6, #12]
 8015fa0:	4638      	mov	r0, r7
 8015fa2:	f003 fc7d 	bl	80198a0 <ucdr_serialize_string>
 8015fa6:	4605      	mov	r5, r0
 8015fa8:	e7eb      	b.n	8015f82 <uxr_serialize_CREATE_Payload+0xe6>
 8015faa:	68f2      	ldr	r2, [r6, #12]
 8015fac:	f106 0110 	add.w	r1, r6, #16
 8015fb0:	4638      	mov	r0, r7
 8015fb2:	f7fc fb4f 	bl	8012654 <ucdr_serialize_sequence_uint8_t>
 8015fb6:	4605      	mov	r5, r0
 8015fb8:	e7e3      	b.n	8015f82 <uxr_serialize_CREATE_Payload+0xe6>
 8015fba:	bf00      	nop

08015fbc <uxr_serialize_GET_INFO_Payload>:
 8015fbc:	b570      	push	{r4, r5, r6, lr}
 8015fbe:	2202      	movs	r2, #2
 8015fc0:	4605      	mov	r5, r0
 8015fc2:	460e      	mov	r6, r1
 8015fc4:	f7fc f9a8 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015fc8:	2202      	movs	r2, #2
 8015fca:	18b1      	adds	r1, r6, r2
 8015fcc:	4604      	mov	r4, r0
 8015fce:	4628      	mov	r0, r5
 8015fd0:	f7fc f9a2 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8015fd4:	6871      	ldr	r1, [r6, #4]
 8015fd6:	4004      	ands	r4, r0
 8015fd8:	4628      	mov	r0, r5
 8015fda:	f7f6 fbf3 	bl	800c7c4 <ucdr_serialize_uint32_t>
 8015fde:	b2e4      	uxtb	r4, r4
 8015fe0:	4020      	ands	r0, r4
 8015fe2:	bd70      	pop	{r4, r5, r6, pc}

08015fe4 <uxr_deserialize_GET_INFO_Payload>:
 8015fe4:	b570      	push	{r4, r5, r6, lr}
 8015fe6:	2202      	movs	r2, #2
 8015fe8:	4605      	mov	r5, r0
 8015fea:	460e      	mov	r6, r1
 8015fec:	f7fc f9f8 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015ff0:	2202      	movs	r2, #2
 8015ff2:	18b1      	adds	r1, r6, r2
 8015ff4:	4604      	mov	r4, r0
 8015ff6:	4628      	mov	r0, r5
 8015ff8:	f7fc f9f2 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8015ffc:	1d31      	adds	r1, r6, #4
 8015ffe:	4004      	ands	r4, r0
 8016000:	4628      	mov	r0, r5
 8016002:	f7f6 fd0f 	bl	800ca24 <ucdr_deserialize_uint32_t>
 8016006:	b2e4      	uxtb	r4, r4
 8016008:	4020      	ands	r0, r4
 801600a:	bd70      	pop	{r4, r5, r6, pc}

0801600c <uxr_serialize_DELETE_Payload>:
 801600c:	b570      	push	{r4, r5, r6, lr}
 801600e:	2202      	movs	r2, #2
 8016010:	4605      	mov	r5, r0
 8016012:	460e      	mov	r6, r1
 8016014:	f7fc f980 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8016018:	2202      	movs	r2, #2
 801601a:	4604      	mov	r4, r0
 801601c:	18b1      	adds	r1, r6, r2
 801601e:	4628      	mov	r0, r5
 8016020:	f7fc f97a 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8016024:	4020      	ands	r0, r4
 8016026:	b2c0      	uxtb	r0, r0
 8016028:	bd70      	pop	{r4, r5, r6, pc}
 801602a:	bf00      	nop

0801602c <uxr_deserialize_STATUS_AGENT_Payload>:
 801602c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016030:	4605      	mov	r5, r0
 8016032:	460e      	mov	r6, r1
 8016034:	f7f6 f9c6 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8016038:	1c71      	adds	r1, r6, #1
 801603a:	4604      	mov	r4, r0
 801603c:	4628      	mov	r0, r5
 801603e:	f7f6 f9c1 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8016042:	2204      	movs	r2, #4
 8016044:	18b1      	adds	r1, r6, r2
 8016046:	4680      	mov	r8, r0
 8016048:	4628      	mov	r0, r5
 801604a:	f7fc f9c9 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 801604e:	f106 0108 	add.w	r1, r6, #8
 8016052:	4607      	mov	r7, r0
 8016054:	2202      	movs	r2, #2
 8016056:	4628      	mov	r0, r5
 8016058:	f7fc f9c2 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 801605c:	ea04 0308 	and.w	r3, r4, r8
 8016060:	b2db      	uxtb	r3, r3
 8016062:	ea03 0407 	and.w	r4, r3, r7
 8016066:	2202      	movs	r2, #2
 8016068:	4607      	mov	r7, r0
 801606a:	f106 010a 	add.w	r1, r6, #10
 801606e:	4628      	mov	r0, r5
 8016070:	f7fc f9b6 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8016074:	f106 010c 	add.w	r1, r6, #12
 8016078:	4603      	mov	r3, r0
 801607a:	4628      	mov	r0, r5
 801607c:	461d      	mov	r5, r3
 801607e:	f7f6 f973 	bl	800c368 <ucdr_deserialize_bool>
 8016082:	403c      	ands	r4, r7
 8016084:	4025      	ands	r5, r4
 8016086:	4028      	ands	r0, r5
 8016088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801608c <uxr_deserialize_STATUS_Payload>:
 801608c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016090:	2202      	movs	r2, #2
 8016092:	4606      	mov	r6, r0
 8016094:	460f      	mov	r7, r1
 8016096:	f7fc f9a3 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 801609a:	2202      	movs	r2, #2
 801609c:	18b9      	adds	r1, r7, r2
 801609e:	4605      	mov	r5, r0
 80160a0:	4630      	mov	r0, r6
 80160a2:	f7fc f99d 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 80160a6:	1d39      	adds	r1, r7, #4
 80160a8:	4680      	mov	r8, r0
 80160aa:	4630      	mov	r0, r6
 80160ac:	f7f6 f98a 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 80160b0:	1d79      	adds	r1, r7, #5
 80160b2:	4604      	mov	r4, r0
 80160b4:	4630      	mov	r0, r6
 80160b6:	f7f6 f985 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 80160ba:	ea05 0508 	and.w	r5, r5, r8
 80160be:	402c      	ands	r4, r5
 80160c0:	4020      	ands	r0, r4
 80160c2:	b2c0      	uxtb	r0, r0
 80160c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080160c8 <uxr_serialize_INFO_Payload>:
 80160c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80160cc:	2202      	movs	r2, #2
 80160ce:	460c      	mov	r4, r1
 80160d0:	4605      	mov	r5, r0
 80160d2:	f7fc f921 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80160d6:	2202      	movs	r2, #2
 80160d8:	18a1      	adds	r1, r4, r2
 80160da:	4680      	mov	r8, r0
 80160dc:	4628      	mov	r0, r5
 80160de:	f7fc f91b 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80160e2:	7921      	ldrb	r1, [r4, #4]
 80160e4:	4607      	mov	r7, r0
 80160e6:	4628      	mov	r0, r5
 80160e8:	f7f6 f956 	bl	800c398 <ucdr_serialize_uint8_t>
 80160ec:	7961      	ldrb	r1, [r4, #5]
 80160ee:	4606      	mov	r6, r0
 80160f0:	4628      	mov	r0, r5
 80160f2:	f7f6 f951 	bl	800c398 <ucdr_serialize_uint8_t>
 80160f6:	ea08 0807 	and.w	r8, r8, r7
 80160fa:	ea06 0608 	and.w	r6, r6, r8
 80160fe:	4006      	ands	r6, r0
 8016100:	7a21      	ldrb	r1, [r4, #8]
 8016102:	4628      	mov	r0, r5
 8016104:	f7f6 f91a 	bl	800c33c <ucdr_serialize_bool>
 8016108:	7a23      	ldrb	r3, [r4, #8]
 801610a:	b2f7      	uxtb	r7, r6
 801610c:	4606      	mov	r6, r0
 801610e:	b96b      	cbnz	r3, 801612c <uxr_serialize_INFO_Payload+0x64>
 8016110:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8016114:	4628      	mov	r0, r5
 8016116:	f7f6 f911 	bl	800c33c <ucdr_serialize_bool>
 801611a:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 801611e:	4030      	ands	r0, r6
 8016120:	b2c6      	uxtb	r6, r0
 8016122:	b983      	cbnz	r3, 8016146 <uxr_serialize_INFO_Payload+0x7e>
 8016124:	ea06 0007 	and.w	r0, r6, r7
 8016128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801612c:	7b21      	ldrb	r1, [r4, #12]
 801612e:	4628      	mov	r0, r5
 8016130:	f7f6 f932 	bl	800c398 <ucdr_serialize_uint8_t>
 8016134:	b188      	cbz	r0, 801615a <uxr_serialize_INFO_Payload+0x92>
 8016136:	f104 010c 	add.w	r1, r4, #12
 801613a:	4628      	mov	r0, r5
 801613c:	f7ff f9f2 	bl	8015524 <uxr_serialize_ObjectVariant.part.0>
 8016140:	4030      	ands	r0, r6
 8016142:	b2c6      	uxtb	r6, r0
 8016144:	e7e4      	b.n	8016110 <uxr_serialize_INFO_Payload+0x48>
 8016146:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 801614a:	4628      	mov	r0, r5
 801614c:	f7ff fd9e 	bl	8015c8c <uxr_serialize_ActivityInfoVariant>
 8016150:	4006      	ands	r6, r0
 8016152:	ea06 0007 	and.w	r0, r6, r7
 8016156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801615a:	4606      	mov	r6, r0
 801615c:	e7d8      	b.n	8016110 <uxr_serialize_INFO_Payload+0x48>
 801615e:	bf00      	nop

08016160 <uxr_serialize_READ_DATA_Payload>:
 8016160:	b570      	push	{r4, r5, r6, lr}
 8016162:	2202      	movs	r2, #2
 8016164:	4605      	mov	r5, r0
 8016166:	460e      	mov	r6, r1
 8016168:	f7fc f8d6 	bl	8012318 <ucdr_serialize_array_uint8_t>
 801616c:	2202      	movs	r2, #2
 801616e:	18b1      	adds	r1, r6, r2
 8016170:	4604      	mov	r4, r0
 8016172:	4628      	mov	r0, r5
 8016174:	f7fc f8d0 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8016178:	1d31      	adds	r1, r6, #4
 801617a:	4004      	ands	r4, r0
 801617c:	4628      	mov	r0, r5
 801617e:	f7ff fe49 	bl	8015e14 <uxr_serialize_ReadSpecification>
 8016182:	b2e4      	uxtb	r4, r4
 8016184:	4020      	ands	r0, r4
 8016186:	bd70      	pop	{r4, r5, r6, pc}

08016188 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8016188:	b570      	push	{r4, r5, r6, lr}
 801618a:	2202      	movs	r2, #2
 801618c:	4605      	mov	r5, r0
 801618e:	460e      	mov	r6, r1
 8016190:	f7fc f8c2 	bl	8012318 <ucdr_serialize_array_uint8_t>
 8016194:	2202      	movs	r2, #2
 8016196:	4604      	mov	r4, r0
 8016198:	18b1      	adds	r1, r6, r2
 801619a:	4628      	mov	r0, r5
 801619c:	f7fc f8bc 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80161a0:	4020      	ands	r0, r4
 80161a2:	b2c0      	uxtb	r0, r0
 80161a4:	bd70      	pop	{r4, r5, r6, pc}
 80161a6:	bf00      	nop

080161a8 <uxr_serialize_ACKNACK_Payload>:
 80161a8:	b570      	push	{r4, r5, r6, lr}
 80161aa:	460c      	mov	r4, r1
 80161ac:	460e      	mov	r6, r1
 80161ae:	f834 1b02 	ldrh.w	r1, [r4], #2
 80161b2:	4605      	mov	r5, r0
 80161b4:	f7f6 f91c 	bl	800c3f0 <ucdr_serialize_uint16_t>
 80161b8:	2202      	movs	r2, #2
 80161ba:	4621      	mov	r1, r4
 80161bc:	4604      	mov	r4, r0
 80161be:	4628      	mov	r0, r5
 80161c0:	f7fc f8aa 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80161c4:	7931      	ldrb	r1, [r6, #4]
 80161c6:	4004      	ands	r4, r0
 80161c8:	4628      	mov	r0, r5
 80161ca:	f7f6 f8e5 	bl	800c398 <ucdr_serialize_uint8_t>
 80161ce:	b2e4      	uxtb	r4, r4
 80161d0:	4020      	ands	r0, r4
 80161d2:	bd70      	pop	{r4, r5, r6, pc}

080161d4 <uxr_deserialize_ACKNACK_Payload>:
 80161d4:	b570      	push	{r4, r5, r6, lr}
 80161d6:	4605      	mov	r5, r0
 80161d8:	460e      	mov	r6, r1
 80161da:	f7f6 fa09 	bl	800c5f0 <ucdr_deserialize_uint16_t>
 80161de:	2202      	movs	r2, #2
 80161e0:	18b1      	adds	r1, r6, r2
 80161e2:	4604      	mov	r4, r0
 80161e4:	4628      	mov	r0, r5
 80161e6:	f7fc f8fb 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 80161ea:	1d31      	adds	r1, r6, #4
 80161ec:	4004      	ands	r4, r0
 80161ee:	4628      	mov	r0, r5
 80161f0:	f7f6 f8e8 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 80161f4:	b2e4      	uxtb	r4, r4
 80161f6:	4020      	ands	r0, r4
 80161f8:	bd70      	pop	{r4, r5, r6, pc}
 80161fa:	bf00      	nop

080161fc <uxr_serialize_HEARTBEAT_Payload>:
 80161fc:	b570      	push	{r4, r5, r6, lr}
 80161fe:	460d      	mov	r5, r1
 8016200:	8809      	ldrh	r1, [r1, #0]
 8016202:	4606      	mov	r6, r0
 8016204:	f7f6 f8f4 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8016208:	8869      	ldrh	r1, [r5, #2]
 801620a:	4604      	mov	r4, r0
 801620c:	4630      	mov	r0, r6
 801620e:	f7f6 f8ef 	bl	800c3f0 <ucdr_serialize_uint16_t>
 8016212:	7929      	ldrb	r1, [r5, #4]
 8016214:	4004      	ands	r4, r0
 8016216:	4630      	mov	r0, r6
 8016218:	f7f6 f8be 	bl	800c398 <ucdr_serialize_uint8_t>
 801621c:	b2e4      	uxtb	r4, r4
 801621e:	4020      	ands	r0, r4
 8016220:	bd70      	pop	{r4, r5, r6, pc}
 8016222:	bf00      	nop

08016224 <uxr_deserialize_HEARTBEAT_Payload>:
 8016224:	b570      	push	{r4, r5, r6, lr}
 8016226:	4605      	mov	r5, r0
 8016228:	460e      	mov	r6, r1
 801622a:	f7f6 f9e1 	bl	800c5f0 <ucdr_deserialize_uint16_t>
 801622e:	1cb1      	adds	r1, r6, #2
 8016230:	4604      	mov	r4, r0
 8016232:	4628      	mov	r0, r5
 8016234:	f7f6 f9dc 	bl	800c5f0 <ucdr_deserialize_uint16_t>
 8016238:	1d31      	adds	r1, r6, #4
 801623a:	4004      	ands	r4, r0
 801623c:	4628      	mov	r0, r5
 801623e:	f7f6 f8c1 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8016242:	b2e4      	uxtb	r4, r4
 8016244:	4020      	ands	r0, r4
 8016246:	bd70      	pop	{r4, r5, r6, pc}

08016248 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8016248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801624c:	4605      	mov	r5, r0
 801624e:	460e      	mov	r6, r1
 8016250:	f7f6 ff6a 	bl	800d128 <ucdr_deserialize_int32_t>
 8016254:	1d31      	adds	r1, r6, #4
 8016256:	4607      	mov	r7, r0
 8016258:	4628      	mov	r0, r5
 801625a:	f7f6 fbe3 	bl	800ca24 <ucdr_deserialize_uint32_t>
 801625e:	f106 0108 	add.w	r1, r6, #8
 8016262:	4680      	mov	r8, r0
 8016264:	4628      	mov	r0, r5
 8016266:	f7f6 ff5f 	bl	800d128 <ucdr_deserialize_int32_t>
 801626a:	f106 010c 	add.w	r1, r6, #12
 801626e:	4604      	mov	r4, r0
 8016270:	4628      	mov	r0, r5
 8016272:	f7f6 fbd7 	bl	800ca24 <ucdr_deserialize_uint32_t>
 8016276:	ea07 0708 	and.w	r7, r7, r8
 801627a:	403c      	ands	r4, r7
 801627c:	f106 0110 	add.w	r1, r6, #16
 8016280:	4004      	ands	r4, r0
 8016282:	4628      	mov	r0, r5
 8016284:	f7f6 ff50 	bl	800d128 <ucdr_deserialize_int32_t>
 8016288:	f106 0114 	add.w	r1, r6, #20
 801628c:	4607      	mov	r7, r0
 801628e:	4628      	mov	r0, r5
 8016290:	f7f6 fbc8 	bl	800ca24 <ucdr_deserialize_uint32_t>
 8016294:	b2e4      	uxtb	r4, r4
 8016296:	403c      	ands	r4, r7
 8016298:	4020      	ands	r0, r4
 801629a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801629e:	bf00      	nop

080162a0 <uxr_serialize_SampleIdentity>:
 80162a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162a4:	220c      	movs	r2, #12
 80162a6:	4604      	mov	r4, r0
 80162a8:	460d      	mov	r5, r1
 80162aa:	f7fc f835 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80162ae:	2203      	movs	r2, #3
 80162b0:	f105 010c 	add.w	r1, r5, #12
 80162b4:	4607      	mov	r7, r0
 80162b6:	4620      	mov	r0, r4
 80162b8:	f7fc f82e 	bl	8012318 <ucdr_serialize_array_uint8_t>
 80162bc:	7be9      	ldrb	r1, [r5, #15]
 80162be:	4680      	mov	r8, r0
 80162c0:	4620      	mov	r0, r4
 80162c2:	f7f6 f869 	bl	800c398 <ucdr_serialize_uint8_t>
 80162c6:	6929      	ldr	r1, [r5, #16]
 80162c8:	4606      	mov	r6, r0
 80162ca:	4620      	mov	r0, r4
 80162cc:	f7f6 fe94 	bl	800cff8 <ucdr_serialize_int32_t>
 80162d0:	6969      	ldr	r1, [r5, #20]
 80162d2:	4603      	mov	r3, r0
 80162d4:	4620      	mov	r0, r4
 80162d6:	ea07 0708 	and.w	r7, r7, r8
 80162da:	461c      	mov	r4, r3
 80162dc:	f7f6 fa72 	bl	800c7c4 <ucdr_serialize_uint32_t>
 80162e0:	403e      	ands	r6, r7
 80162e2:	4034      	ands	r4, r6
 80162e4:	4020      	ands	r0, r4
 80162e6:	b2c0      	uxtb	r0, r0
 80162e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080162ec <uxr_deserialize_SampleIdentity>:
 80162ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162f0:	220c      	movs	r2, #12
 80162f2:	4604      	mov	r4, r0
 80162f4:	460d      	mov	r5, r1
 80162f6:	f7fc f873 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 80162fa:	2203      	movs	r2, #3
 80162fc:	f105 010c 	add.w	r1, r5, #12
 8016300:	4607      	mov	r7, r0
 8016302:	4620      	mov	r0, r4
 8016304:	f7fc f86c 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8016308:	f105 010f 	add.w	r1, r5, #15
 801630c:	4680      	mov	r8, r0
 801630e:	4620      	mov	r0, r4
 8016310:	f7f6 f858 	bl	800c3c4 <ucdr_deserialize_uint8_t>
 8016314:	f105 0110 	add.w	r1, r5, #16
 8016318:	4606      	mov	r6, r0
 801631a:	4620      	mov	r0, r4
 801631c:	f7f6 ff04 	bl	800d128 <ucdr_deserialize_int32_t>
 8016320:	f105 0114 	add.w	r1, r5, #20
 8016324:	4603      	mov	r3, r0
 8016326:	4620      	mov	r0, r4
 8016328:	ea07 0708 	and.w	r7, r7, r8
 801632c:	461c      	mov	r4, r3
 801632e:	f7f6 fb79 	bl	800ca24 <ucdr_deserialize_uint32_t>
 8016332:	403e      	ands	r6, r7
 8016334:	4034      	ands	r4, r6
 8016336:	4020      	ands	r0, r4
 8016338:	b2c0      	uxtb	r0, r0
 801633a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801633e:	bf00      	nop

08016340 <nav_msgs__msg__Odometry__init>:
 8016340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016344:	4605      	mov	r5, r0
 8016346:	b3c0      	cbz	r0, 80163ba <nav_msgs__msg__Odometry__init+0x7a>
 8016348:	f003 f8e8 	bl	801951c <std_msgs__msg__Header__init>
 801634c:	4604      	mov	r4, r0
 801634e:	b310      	cbz	r0, 8016396 <nav_msgs__msg__Odometry__init+0x56>
 8016350:	f105 0614 	add.w	r6, r5, #20
 8016354:	4630      	mov	r0, r6
 8016356:	f003 f883 	bl	8019460 <rosidl_runtime_c__String__init>
 801635a:	4604      	mov	r4, r0
 801635c:	2800      	cmp	r0, #0
 801635e:	d040      	beq.n	80163e2 <nav_msgs__msg__Odometry__init+0xa2>
 8016360:	f105 0720 	add.w	r7, r5, #32
 8016364:	4638      	mov	r0, r7
 8016366:	f003 f915 	bl	8019594 <geometry_msgs__msg__PoseWithCovariance__init>
 801636a:	4604      	mov	r4, r0
 801636c:	b348      	cbz	r0, 80163c2 <nav_msgs__msg__Odometry__init+0x82>
 801636e:	f505 78bc 	add.w	r8, r5, #376	@ 0x178
 8016372:	4640      	mov	r0, r8
 8016374:	f003 f924 	bl	80195c0 <geometry_msgs__msg__TwistWithCovariance__init>
 8016378:	4604      	mov	r4, r0
 801637a:	b9d8      	cbnz	r0, 80163b4 <nav_msgs__msg__Odometry__init+0x74>
 801637c:	4628      	mov	r0, r5
 801637e:	f003 f8f1 	bl	8019564 <std_msgs__msg__Header__fini>
 8016382:	4630      	mov	r0, r6
 8016384:	f003 f882 	bl	801948c <rosidl_runtime_c__String__fini>
 8016388:	4638      	mov	r0, r7
 801638a:	f003 f915 	bl	80195b8 <geometry_msgs__msg__PoseWithCovariance__fini>
 801638e:	4640      	mov	r0, r8
 8016390:	f003 f928 	bl	80195e4 <geometry_msgs__msg__TwistWithCovariance__fini>
 8016394:	e00e      	b.n	80163b4 <nav_msgs__msg__Odometry__init+0x74>
 8016396:	4628      	mov	r0, r5
 8016398:	f003 f8e4 	bl	8019564 <std_msgs__msg__Header__fini>
 801639c:	f105 0014 	add.w	r0, r5, #20
 80163a0:	f003 f874 	bl	801948c <rosidl_runtime_c__String__fini>
 80163a4:	f105 0020 	add.w	r0, r5, #32
 80163a8:	f003 f906 	bl	80195b8 <geometry_msgs__msg__PoseWithCovariance__fini>
 80163ac:	f505 70bc 	add.w	r0, r5, #376	@ 0x178
 80163b0:	f003 f918 	bl	80195e4 <geometry_msgs__msg__TwistWithCovariance__fini>
 80163b4:	4620      	mov	r0, r4
 80163b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80163ba:	4604      	mov	r4, r0
 80163bc:	4620      	mov	r0, r4
 80163be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80163c2:	4628      	mov	r0, r5
 80163c4:	f003 f8ce 	bl	8019564 <std_msgs__msg__Header__fini>
 80163c8:	4630      	mov	r0, r6
 80163ca:	f003 f85f 	bl	801948c <rosidl_runtime_c__String__fini>
 80163ce:	4638      	mov	r0, r7
 80163d0:	f003 f8f2 	bl	80195b8 <geometry_msgs__msg__PoseWithCovariance__fini>
 80163d4:	f505 70bc 	add.w	r0, r5, #376	@ 0x178
 80163d8:	f003 f904 	bl	80195e4 <geometry_msgs__msg__TwistWithCovariance__fini>
 80163dc:	4620      	mov	r0, r4
 80163de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80163e2:	4628      	mov	r0, r5
 80163e4:	f003 f8be 	bl	8019564 <std_msgs__msg__Header__fini>
 80163e8:	4630      	mov	r0, r6
 80163ea:	e7d9      	b.n	80163a0 <nav_msgs__msg__Odometry__init+0x60>

080163ec <nav_msgs__msg__Odometry__fini>:
 80163ec:	b188      	cbz	r0, 8016412 <nav_msgs__msg__Odometry__fini+0x26>
 80163ee:	b510      	push	{r4, lr}
 80163f0:	4604      	mov	r4, r0
 80163f2:	f003 f8b7 	bl	8019564 <std_msgs__msg__Header__fini>
 80163f6:	f104 0014 	add.w	r0, r4, #20
 80163fa:	f003 f847 	bl	801948c <rosidl_runtime_c__String__fini>
 80163fe:	f104 0020 	add.w	r0, r4, #32
 8016402:	f003 f8d9 	bl	80195b8 <geometry_msgs__msg__PoseWithCovariance__fini>
 8016406:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 801640a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801640e:	f003 b8e9 	b.w	80195e4 <geometry_msgs__msg__TwistWithCovariance__fini>
 8016412:	4770      	bx	lr

08016414 <rcl_client_get_rmw_handle>:
 8016414:	b118      	cbz	r0, 801641e <rcl_client_get_rmw_handle+0xa>
 8016416:	6800      	ldr	r0, [r0, #0]
 8016418:	b108      	cbz	r0, 801641e <rcl_client_get_rmw_handle+0xa>
 801641a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801641e:	4770      	bx	lr

08016420 <rcl_send_request>:
 8016420:	b570      	push	{r4, r5, r6, lr}
 8016422:	b082      	sub	sp, #8
 8016424:	b1e8      	cbz	r0, 8016462 <rcl_send_request+0x42>
 8016426:	4604      	mov	r4, r0
 8016428:	6800      	ldr	r0, [r0, #0]
 801642a:	b1d0      	cbz	r0, 8016462 <rcl_send_request+0x42>
 801642c:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8016430:	b1bb      	cbz	r3, 8016462 <rcl_send_request+0x42>
 8016432:	460e      	mov	r6, r1
 8016434:	b1d1      	cbz	r1, 801646c <rcl_send_request+0x4c>
 8016436:	4615      	mov	r5, r2
 8016438:	b1c2      	cbz	r2, 801646c <rcl_send_request+0x4c>
 801643a:	2105      	movs	r1, #5
 801643c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8016440:	f7f9 fca8 	bl	800fd94 <__atomic_load_8>
 8016444:	6823      	ldr	r3, [r4, #0]
 8016446:	e9c5 0100 	strd	r0, r1, [r5]
 801644a:	462a      	mov	r2, r5
 801644c:	4631      	mov	r1, r6
 801644e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8016452:	f002 fcff 	bl	8018e54 <rmw_send_request>
 8016456:	4606      	mov	r6, r0
 8016458:	b160      	cbz	r0, 8016474 <rcl_send_request+0x54>
 801645a:	2601      	movs	r6, #1
 801645c:	4630      	mov	r0, r6
 801645e:	b002      	add	sp, #8
 8016460:	bd70      	pop	{r4, r5, r6, pc}
 8016462:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8016466:	4630      	mov	r0, r6
 8016468:	b002      	add	sp, #8
 801646a:	bd70      	pop	{r4, r5, r6, pc}
 801646c:	260b      	movs	r6, #11
 801646e:	4630      	mov	r0, r6
 8016470:	b002      	add	sp, #8
 8016472:	bd70      	pop	{r4, r5, r6, pc}
 8016474:	6820      	ldr	r0, [r4, #0]
 8016476:	2105      	movs	r1, #5
 8016478:	e9d5 2300 	ldrd	r2, r3, [r5]
 801647c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8016480:	9100      	str	r1, [sp, #0]
 8016482:	f7f9 fcf3 	bl	800fe6c <__atomic_exchange_8>
 8016486:	4630      	mov	r0, r6
 8016488:	b002      	add	sp, #8
 801648a:	bd70      	pop	{r4, r5, r6, pc}
 801648c:	0000      	movs	r0, r0
	...

08016490 <rcl_take_response>:
 8016490:	b570      	push	{r4, r5, r6, lr}
 8016492:	468e      	mov	lr, r1
 8016494:	460c      	mov	r4, r1
 8016496:	4616      	mov	r6, r2
 8016498:	4605      	mov	r5, r0
 801649a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801649e:	b08c      	sub	sp, #48	@ 0x30
 80164a0:	f10d 0c18 	add.w	ip, sp, #24
 80164a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80164a8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80164ac:	e88c 0003 	stmia.w	ip, {r0, r1}
 80164b0:	b35d      	cbz	r5, 801650a <rcl_take_response+0x7a>
 80164b2:	682b      	ldr	r3, [r5, #0]
 80164b4:	b34b      	cbz	r3, 801650a <rcl_take_response+0x7a>
 80164b6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80164ba:	b330      	cbz	r0, 801650a <rcl_take_response+0x7a>
 80164bc:	b346      	cbz	r6, 8016510 <rcl_take_response+0x80>
 80164be:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8016518 <rcl_take_response+0x88>
 80164c2:	2300      	movs	r3, #0
 80164c4:	f88d 3007 	strb.w	r3, [sp, #7]
 80164c8:	4632      	mov	r2, r6
 80164ca:	f10d 0307 	add.w	r3, sp, #7
 80164ce:	a902      	add	r1, sp, #8
 80164d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80164d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80164d8:	f002 fdc4 	bl	8019064 <rmw_take_response>
 80164dc:	4605      	mov	r5, r0
 80164de:	b9c8      	cbnz	r0, 8016514 <rcl_take_response+0x84>
 80164e0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80164e4:	f240 13f5 	movw	r3, #501	@ 0x1f5
 80164e8:	2a00      	cmp	r2, #0
 80164ea:	bf08      	it	eq
 80164ec:	461d      	moveq	r5, r3
 80164ee:	f10d 0e18 	add.w	lr, sp, #24
 80164f2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80164f6:	46a4      	mov	ip, r4
 80164f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80164fc:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016500:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016504:	4628      	mov	r0, r5
 8016506:	b00c      	add	sp, #48	@ 0x30
 8016508:	bd70      	pop	{r4, r5, r6, pc}
 801650a:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 801650e:	e7ee      	b.n	80164ee <rcl_take_response+0x5e>
 8016510:	250b      	movs	r5, #11
 8016512:	e7ec      	b.n	80164ee <rcl_take_response+0x5e>
 8016514:	2501      	movs	r5, #1
 8016516:	e7ea      	b.n	80164ee <rcl_take_response+0x5e>
	...

08016520 <rcl_client_is_valid>:
 8016520:	b130      	cbz	r0, 8016530 <rcl_client_is_valid+0x10>
 8016522:	6800      	ldr	r0, [r0, #0]
 8016524:	b120      	cbz	r0, 8016530 <rcl_client_is_valid+0x10>
 8016526:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801652a:	3800      	subs	r0, #0
 801652c:	bf18      	it	ne
 801652e:	2001      	movne	r0, #1
 8016530:	4770      	bx	lr
 8016532:	bf00      	nop

08016534 <rcl_convert_rmw_ret_to_rcl_ret>:
 8016534:	280b      	cmp	r0, #11
 8016536:	dc0d      	bgt.n	8016554 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8016538:	2800      	cmp	r0, #0
 801653a:	db09      	blt.n	8016550 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801653c:	280b      	cmp	r0, #11
 801653e:	d807      	bhi.n	8016550 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8016540:	e8df f000 	tbb	[pc, r0]
 8016544:	07060607 	.word	0x07060607
 8016548:	06060606 	.word	0x06060606
 801654c:	07070606 	.word	0x07070606
 8016550:	2001      	movs	r0, #1
 8016552:	4770      	bx	lr
 8016554:	28cb      	cmp	r0, #203	@ 0xcb
 8016556:	bf18      	it	ne
 8016558:	2001      	movne	r0, #1
 801655a:	4770      	bx	lr

0801655c <rcl_get_zero_initialized_guard_condition>:
 801655c:	4a03      	ldr	r2, [pc, #12]	@ (801656c <rcl_get_zero_initialized_guard_condition+0x10>)
 801655e:	4603      	mov	r3, r0
 8016560:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016564:	e883 0003 	stmia.w	r3, {r0, r1}
 8016568:	4618      	mov	r0, r3
 801656a:	4770      	bx	lr
 801656c:	0801dcbc 	.word	0x0801dcbc

08016570 <rcl_guard_condition_init>:
 8016570:	b082      	sub	sp, #8
 8016572:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016574:	b087      	sub	sp, #28
 8016576:	ac0c      	add	r4, sp, #48	@ 0x30
 8016578:	e884 000c 	stmia.w	r4, {r2, r3}
 801657c:	46a6      	mov	lr, r4
 801657e:	460d      	mov	r5, r1
 8016580:	4604      	mov	r4, r0
 8016582:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016586:	f10d 0c04 	add.w	ip, sp, #4
 801658a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801658e:	f8de 3000 	ldr.w	r3, [lr]
 8016592:	f8cc 3000 	str.w	r3, [ip]
 8016596:	a801      	add	r0, sp, #4
 8016598:	f7f9 fbee 	bl	800fd78 <rcutils_allocator_is_valid>
 801659c:	b338      	cbz	r0, 80165ee <rcl_guard_condition_init+0x7e>
 801659e:	b334      	cbz	r4, 80165ee <rcl_guard_condition_init+0x7e>
 80165a0:	6866      	ldr	r6, [r4, #4]
 80165a2:	b9ee      	cbnz	r6, 80165e0 <rcl_guard_condition_init+0x70>
 80165a4:	b31d      	cbz	r5, 80165ee <rcl_guard_condition_init+0x7e>
 80165a6:	4628      	mov	r0, r5
 80165a8:	f7f7 fb50 	bl	800dc4c <rcl_context_is_valid>
 80165ac:	b308      	cbz	r0, 80165f2 <rcl_guard_condition_init+0x82>
 80165ae:	9b01      	ldr	r3, [sp, #4]
 80165b0:	9905      	ldr	r1, [sp, #20]
 80165b2:	201c      	movs	r0, #28
 80165b4:	4798      	blx	r3
 80165b6:	4607      	mov	r7, r0
 80165b8:	6060      	str	r0, [r4, #4]
 80165ba:	b310      	cbz	r0, 8016602 <rcl_guard_condition_init+0x92>
 80165bc:	6828      	ldr	r0, [r5, #0]
 80165be:	3028      	adds	r0, #40	@ 0x28
 80165c0:	f002 fbae 	bl	8018d20 <rmw_create_guard_condition>
 80165c4:	6038      	str	r0, [r7, #0]
 80165c6:	6860      	ldr	r0, [r4, #4]
 80165c8:	6805      	ldr	r5, [r0, #0]
 80165ca:	b1a5      	cbz	r5, 80165f6 <rcl_guard_condition_init+0x86>
 80165cc:	2301      	movs	r3, #1
 80165ce:	ac01      	add	r4, sp, #4
 80165d0:	7103      	strb	r3, [r0, #4]
 80165d2:	f100 0708 	add.w	r7, r0, #8
 80165d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80165d8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80165da:	6823      	ldr	r3, [r4, #0]
 80165dc:	603b      	str	r3, [r7, #0]
 80165de:	e000      	b.n	80165e2 <rcl_guard_condition_init+0x72>
 80165e0:	2664      	movs	r6, #100	@ 0x64
 80165e2:	4630      	mov	r0, r6
 80165e4:	b007      	add	sp, #28
 80165e6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80165ea:	b002      	add	sp, #8
 80165ec:	4770      	bx	lr
 80165ee:	260b      	movs	r6, #11
 80165f0:	e7f7      	b.n	80165e2 <rcl_guard_condition_init+0x72>
 80165f2:	2665      	movs	r6, #101	@ 0x65
 80165f4:	e7f5      	b.n	80165e2 <rcl_guard_condition_init+0x72>
 80165f6:	9b02      	ldr	r3, [sp, #8]
 80165f8:	9905      	ldr	r1, [sp, #20]
 80165fa:	4798      	blx	r3
 80165fc:	2601      	movs	r6, #1
 80165fe:	6065      	str	r5, [r4, #4]
 8016600:	e7ef      	b.n	80165e2 <rcl_guard_condition_init+0x72>
 8016602:	260a      	movs	r6, #10
 8016604:	e7ed      	b.n	80165e2 <rcl_guard_condition_init+0x72>
 8016606:	bf00      	nop

08016608 <rcl_guard_condition_init_from_rmw>:
 8016608:	b082      	sub	sp, #8
 801660a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801660e:	b086      	sub	sp, #24
 8016610:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8016614:	4604      	mov	r4, r0
 8016616:	f84c 3f04 	str.w	r3, [ip, #4]!
 801661a:	460e      	mov	r6, r1
 801661c:	4617      	mov	r7, r2
 801661e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016622:	f10d 0e04 	add.w	lr, sp, #4
 8016626:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801662a:	f8dc 3000 	ldr.w	r3, [ip]
 801662e:	f8ce 3000 	str.w	r3, [lr]
 8016632:	a801      	add	r0, sp, #4
 8016634:	f7f9 fba0 	bl	800fd78 <rcutils_allocator_is_valid>
 8016638:	b350      	cbz	r0, 8016690 <rcl_guard_condition_init_from_rmw+0x88>
 801663a:	b34c      	cbz	r4, 8016690 <rcl_guard_condition_init_from_rmw+0x88>
 801663c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016640:	f1b8 0f00 	cmp.w	r8, #0
 8016644:	d11e      	bne.n	8016684 <rcl_guard_condition_init_from_rmw+0x7c>
 8016646:	b31f      	cbz	r7, 8016690 <rcl_guard_condition_init_from_rmw+0x88>
 8016648:	4638      	mov	r0, r7
 801664a:	f7f7 faff 	bl	800dc4c <rcl_context_is_valid>
 801664e:	b328      	cbz	r0, 801669c <rcl_guard_condition_init_from_rmw+0x94>
 8016650:	9b01      	ldr	r3, [sp, #4]
 8016652:	9905      	ldr	r1, [sp, #20]
 8016654:	201c      	movs	r0, #28
 8016656:	4798      	blx	r3
 8016658:	4605      	mov	r5, r0
 801665a:	6060      	str	r0, [r4, #4]
 801665c:	b358      	cbz	r0, 80166b6 <rcl_guard_condition_init_from_rmw+0xae>
 801665e:	b1fe      	cbz	r6, 80166a0 <rcl_guard_condition_init_from_rmw+0x98>
 8016660:	6006      	str	r6, [r0, #0]
 8016662:	f880 8004 	strb.w	r8, [r0, #4]
 8016666:	ac01      	add	r4, sp, #4
 8016668:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801666a:	f105 0c08 	add.w	ip, r5, #8
 801666e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016672:	6823      	ldr	r3, [r4, #0]
 8016674:	f8cc 3000 	str.w	r3, [ip]
 8016678:	2000      	movs	r0, #0
 801667a:	b006      	add	sp, #24
 801667c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016680:	b002      	add	sp, #8
 8016682:	4770      	bx	lr
 8016684:	2064      	movs	r0, #100	@ 0x64
 8016686:	b006      	add	sp, #24
 8016688:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801668c:	b002      	add	sp, #8
 801668e:	4770      	bx	lr
 8016690:	200b      	movs	r0, #11
 8016692:	b006      	add	sp, #24
 8016694:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016698:	b002      	add	sp, #8
 801669a:	4770      	bx	lr
 801669c:	2065      	movs	r0, #101	@ 0x65
 801669e:	e7f2      	b.n	8016686 <rcl_guard_condition_init_from_rmw+0x7e>
 80166a0:	6838      	ldr	r0, [r7, #0]
 80166a2:	3028      	adds	r0, #40	@ 0x28
 80166a4:	f002 fb3c 	bl	8018d20 <rmw_create_guard_condition>
 80166a8:	6028      	str	r0, [r5, #0]
 80166aa:	6865      	ldr	r5, [r4, #4]
 80166ac:	682e      	ldr	r6, [r5, #0]
 80166ae:	b126      	cbz	r6, 80166ba <rcl_guard_condition_init_from_rmw+0xb2>
 80166b0:	2301      	movs	r3, #1
 80166b2:	712b      	strb	r3, [r5, #4]
 80166b4:	e7d7      	b.n	8016666 <rcl_guard_condition_init_from_rmw+0x5e>
 80166b6:	200a      	movs	r0, #10
 80166b8:	e7e5      	b.n	8016686 <rcl_guard_condition_init_from_rmw+0x7e>
 80166ba:	4628      	mov	r0, r5
 80166bc:	9b02      	ldr	r3, [sp, #8]
 80166be:	9905      	ldr	r1, [sp, #20]
 80166c0:	4798      	blx	r3
 80166c2:	6066      	str	r6, [r4, #4]
 80166c4:	2001      	movs	r0, #1
 80166c6:	e7de      	b.n	8016686 <rcl_guard_condition_init_from_rmw+0x7e>

080166c8 <rcl_guard_condition_fini>:
 80166c8:	b570      	push	{r4, r5, r6, lr}
 80166ca:	b082      	sub	sp, #8
 80166cc:	b1f0      	cbz	r0, 801670c <rcl_guard_condition_fini+0x44>
 80166ce:	6843      	ldr	r3, [r0, #4]
 80166d0:	4604      	mov	r4, r0
 80166d2:	b163      	cbz	r3, 80166ee <rcl_guard_condition_fini+0x26>
 80166d4:	6818      	ldr	r0, [r3, #0]
 80166d6:	68de      	ldr	r6, [r3, #12]
 80166d8:	6999      	ldr	r1, [r3, #24]
 80166da:	b160      	cbz	r0, 80166f6 <rcl_guard_condition_fini+0x2e>
 80166dc:	791d      	ldrb	r5, [r3, #4]
 80166de:	b965      	cbnz	r5, 80166fa <rcl_guard_condition_fini+0x32>
 80166e0:	4618      	mov	r0, r3
 80166e2:	47b0      	blx	r6
 80166e4:	2300      	movs	r3, #0
 80166e6:	4628      	mov	r0, r5
 80166e8:	6063      	str	r3, [r4, #4]
 80166ea:	b002      	add	sp, #8
 80166ec:	bd70      	pop	{r4, r5, r6, pc}
 80166ee:	461d      	mov	r5, r3
 80166f0:	4628      	mov	r0, r5
 80166f2:	b002      	add	sp, #8
 80166f4:	bd70      	pop	{r4, r5, r6, pc}
 80166f6:	4605      	mov	r5, r0
 80166f8:	e7f2      	b.n	80166e0 <rcl_guard_condition_fini+0x18>
 80166fa:	9101      	str	r1, [sp, #4]
 80166fc:	f002 fb24 	bl	8018d48 <rmw_destroy_guard_condition>
 8016700:	1e05      	subs	r5, r0, #0
 8016702:	6863      	ldr	r3, [r4, #4]
 8016704:	9901      	ldr	r1, [sp, #4]
 8016706:	bf18      	it	ne
 8016708:	2501      	movne	r5, #1
 801670a:	e7e9      	b.n	80166e0 <rcl_guard_condition_fini+0x18>
 801670c:	250b      	movs	r5, #11
 801670e:	4628      	mov	r0, r5
 8016710:	b002      	add	sp, #8
 8016712:	bd70      	pop	{r4, r5, r6, pc}

08016714 <rcl_guard_condition_get_default_options>:
 8016714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016716:	b087      	sub	sp, #28
 8016718:	4606      	mov	r6, r0
 801671a:	4668      	mov	r0, sp
 801671c:	f7f9 fb1e 	bl	800fd5c <rcutils_get_default_allocator>
 8016720:	4b09      	ldr	r3, [pc, #36]	@ (8016748 <rcl_guard_condition_get_default_options+0x34>)
 8016722:	46ee      	mov	lr, sp
 8016724:	469c      	mov	ip, r3
 8016726:	461d      	mov	r5, r3
 8016728:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801672c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016732:	4634      	mov	r4, r6
 8016734:	f8de 7000 	ldr.w	r7, [lr]
 8016738:	f8cc 7000 	str.w	r7, [ip]
 801673c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801673e:	4630      	mov	r0, r6
 8016740:	6027      	str	r7, [r4, #0]
 8016742:	b007      	add	sp, #28
 8016744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016746:	bf00      	nop
 8016748:	20011a80 	.word	0x20011a80

0801674c <rcl_trigger_guard_condition>:
 801674c:	b148      	cbz	r0, 8016762 <rcl_trigger_guard_condition+0x16>
 801674e:	b508      	push	{r3, lr}
 8016750:	6843      	ldr	r3, [r0, #4]
 8016752:	b143      	cbz	r3, 8016766 <rcl_trigger_guard_condition+0x1a>
 8016754:	6818      	ldr	r0, [r3, #0]
 8016756:	f002 fccf 	bl	80190f8 <rmw_trigger_guard_condition>
 801675a:	3800      	subs	r0, #0
 801675c:	bf18      	it	ne
 801675e:	2001      	movne	r0, #1
 8016760:	bd08      	pop	{r3, pc}
 8016762:	200b      	movs	r0, #11
 8016764:	4770      	bx	lr
 8016766:	200b      	movs	r0, #11
 8016768:	bd08      	pop	{r3, pc}
 801676a:	bf00      	nop

0801676c <rcl_guard_condition_get_rmw_handle>:
 801676c:	b110      	cbz	r0, 8016774 <rcl_guard_condition_get_rmw_handle+0x8>
 801676e:	6840      	ldr	r0, [r0, #4]
 8016770:	b100      	cbz	r0, 8016774 <rcl_guard_condition_get_rmw_handle+0x8>
 8016772:	6800      	ldr	r0, [r0, #0]
 8016774:	4770      	bx	lr
 8016776:	bf00      	nop

08016778 <rcl_init>:
 8016778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801677c:	1e05      	subs	r5, r0, #0
 801677e:	b09c      	sub	sp, #112	@ 0x70
 8016780:	460e      	mov	r6, r1
 8016782:	4690      	mov	r8, r2
 8016784:	461f      	mov	r7, r3
 8016786:	f340 8099 	ble.w	80168bc <rcl_init+0x144>
 801678a:	2900      	cmp	r1, #0
 801678c:	f000 8099 	beq.w	80168c2 <rcl_init+0x14a>
 8016790:	f1a1 0e04 	sub.w	lr, r1, #4
 8016794:	f04f 0c00 	mov.w	ip, #0
 8016798:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 801679c:	f10c 0c01 	add.w	ip, ip, #1
 80167a0:	2c00      	cmp	r4, #0
 80167a2:	f000 808e 	beq.w	80168c2 <rcl_init+0x14a>
 80167a6:	4565      	cmp	r5, ip
 80167a8:	d1f6      	bne.n	8016798 <rcl_init+0x20>
 80167aa:	f1b8 0f00 	cmp.w	r8, #0
 80167ae:	f000 8088 	beq.w	80168c2 <rcl_init+0x14a>
 80167b2:	f8d8 4000 	ldr.w	r4, [r8]
 80167b6:	2c00      	cmp	r4, #0
 80167b8:	f000 8083 	beq.w	80168c2 <rcl_init+0x14a>
 80167bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80167be:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80167c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80167c6:	6823      	ldr	r3, [r4, #0]
 80167c8:	f8cc 3000 	str.w	r3, [ip]
 80167cc:	a817      	add	r0, sp, #92	@ 0x5c
 80167ce:	f7f9 fad3 	bl	800fd78 <rcutils_allocator_is_valid>
 80167d2:	2800      	cmp	r0, #0
 80167d4:	d075      	beq.n	80168c2 <rcl_init+0x14a>
 80167d6:	2f00      	cmp	r7, #0
 80167d8:	d073      	beq.n	80168c2 <rcl_init+0x14a>
 80167da:	683b      	ldr	r3, [r7, #0]
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d175      	bne.n	80168cc <rcl_init+0x154>
 80167e0:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 80167e4:	2178      	movs	r1, #120	@ 0x78
 80167e6:	2001      	movs	r0, #1
 80167e8:	4798      	blx	r3
 80167ea:	4604      	mov	r4, r0
 80167ec:	6038      	str	r0, [r7, #0]
 80167ee:	2800      	cmp	r0, #0
 80167f0:	f000 80a0 	beq.w	8016934 <rcl_init+0x1bc>
 80167f4:	a802      	add	r0, sp, #8
 80167f6:	f002 f833 	bl	8018860 <rmw_get_zero_initialized_context>
 80167fa:	a902      	add	r1, sp, #8
 80167fc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8016800:	2250      	movs	r2, #80	@ 0x50
 8016802:	ac17      	add	r4, sp, #92	@ 0x5c
 8016804:	f005 fc53 	bl	801c0ae <memcpy>
 8016808:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801680a:	f8d7 e000 	ldr.w	lr, [r7]
 801680e:	46f4      	mov	ip, lr
 8016810:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016814:	6823      	ldr	r3, [r4, #0]
 8016816:	f8cc 3000 	str.w	r3, [ip]
 801681a:	f10e 0114 	add.w	r1, lr, #20
 801681e:	4640      	mov	r0, r8
 8016820:	f7f7 fb26 	bl	800de70 <rcl_init_options_copy>
 8016824:	4604      	mov	r4, r0
 8016826:	2800      	cmp	r0, #0
 8016828:	d144      	bne.n	80168b4 <rcl_init+0x13c>
 801682a:	f8d7 9000 	ldr.w	r9, [r7]
 801682e:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8016832:	f8c9 0020 	str.w	r0, [r9, #32]
 8016836:	f8c9 5018 	str.w	r5, [r9, #24]
 801683a:	f8c9 801c 	str.w	r8, [r9, #28]
 801683e:	2d00      	cmp	r5, #0
 8016840:	d04b      	beq.n	80168da <rcl_init+0x162>
 8016842:	2e00      	cmp	r6, #0
 8016844:	d049      	beq.n	80168da <rcl_init+0x162>
 8016846:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 801684a:	2104      	movs	r1, #4
 801684c:	4628      	mov	r0, r5
 801684e:	4798      	blx	r3
 8016850:	f8c9 0020 	str.w	r0, [r9, #32]
 8016854:	f8d7 9000 	ldr.w	r9, [r7]
 8016858:	f8d9 3020 	ldr.w	r3, [r9, #32]
 801685c:	46ca      	mov	sl, r9
 801685e:	b343      	cbz	r3, 80168b2 <rcl_init+0x13a>
 8016860:	2d01      	cmp	r5, #1
 8016862:	f178 0300 	sbcs.w	r3, r8, #0
 8016866:	db38      	blt.n	80168da <rcl_init+0x162>
 8016868:	2400      	movs	r4, #0
 801686a:	3e04      	subs	r6, #4
 801686c:	46a1      	mov	r9, r4
 801686e:	e00b      	b.n	8016888 <rcl_init+0x110>
 8016870:	6831      	ldr	r1, [r6, #0]
 8016872:	f005 fc1c 	bl	801c0ae <memcpy>
 8016876:	3401      	adds	r4, #1
 8016878:	f149 0900 	adc.w	r9, r9, #0
 801687c:	45c8      	cmp	r8, r9
 801687e:	bf08      	it	eq
 8016880:	42a5      	cmpeq	r5, r4
 8016882:	d028      	beq.n	80168d6 <rcl_init+0x15e>
 8016884:	f8d7 a000 	ldr.w	sl, [r7]
 8016888:	f856 0f04 	ldr.w	r0, [r6, #4]!
 801688c:	f7e9 fcca 	bl	8000224 <strlen>
 8016890:	1c42      	adds	r2, r0, #1
 8016892:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016894:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8016896:	f8da a020 	ldr.w	sl, [sl, #32]
 801689a:	9201      	str	r2, [sp, #4]
 801689c:	4610      	mov	r0, r2
 801689e:	4798      	blx	r3
 80168a0:	683b      	ldr	r3, [r7, #0]
 80168a2:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 80168a6:	6a1b      	ldr	r3, [r3, #32]
 80168a8:	9a01      	ldr	r2, [sp, #4]
 80168aa:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80168ae:	2800      	cmp	r0, #0
 80168b0:	d1de      	bne.n	8016870 <rcl_init+0xf8>
 80168b2:	240a      	movs	r4, #10
 80168b4:	4638      	mov	r0, r7
 80168b6:	f7f7 f9d5 	bl	800dc64 <__cleanup_context>
 80168ba:	e003      	b.n	80168c4 <rcl_init+0x14c>
 80168bc:	2900      	cmp	r1, #0
 80168be:	f43f af74 	beq.w	80167aa <rcl_init+0x32>
 80168c2:	240b      	movs	r4, #11
 80168c4:	4620      	mov	r0, r4
 80168c6:	b01c      	add	sp, #112	@ 0x70
 80168c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80168cc:	2464      	movs	r4, #100	@ 0x64
 80168ce:	4620      	mov	r0, r4
 80168d0:	b01c      	add	sp, #112	@ 0x70
 80168d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80168d6:	f8d7 9000 	ldr.w	r9, [r7]
 80168da:	491d      	ldr	r1, [pc, #116]	@ (8016950 <rcl_init+0x1d8>)
 80168dc:	680b      	ldr	r3, [r1, #0]
 80168de:	3301      	adds	r3, #1
 80168e0:	d023      	beq.n	801692a <rcl_init+0x1b2>
 80168e2:	600b      	str	r3, [r1, #0]
 80168e4:	461a      	mov	r2, r3
 80168e6:	2400      	movs	r4, #0
 80168e8:	f8d9 0014 	ldr.w	r0, [r9, #20]
 80168ec:	607b      	str	r3, [r7, #4]
 80168ee:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80168f0:	6182      	str	r2, [r0, #24]
 80168f2:	3301      	adds	r3, #1
 80168f4:	61c4      	str	r4, [r0, #28]
 80168f6:	d01f      	beq.n	8016938 <rcl_init+0x1c0>
 80168f8:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 80168fc:	b94b      	cbnz	r3, 8016912 <rcl_init+0x19a>
 80168fe:	3030      	adds	r0, #48	@ 0x30
 8016900:	f000 f846 	bl	8016990 <rcl_get_localhost_only>
 8016904:	4604      	mov	r4, r0
 8016906:	2800      	cmp	r0, #0
 8016908:	d1d4      	bne.n	80168b4 <rcl_init+0x13c>
 801690a:	f8d7 9000 	ldr.w	r9, [r7]
 801690e:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8016912:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 8016916:	3018      	adds	r0, #24
 8016918:	f7f9 ff5e 	bl	80107d8 <rmw_init>
 801691c:	4604      	mov	r4, r0
 801691e:	2800      	cmp	r0, #0
 8016920:	d0d0      	beq.n	80168c4 <rcl_init+0x14c>
 8016922:	f7ff fe07 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 8016926:	4604      	mov	r4, r0
 8016928:	e7c4      	b.n	80168b4 <rcl_init+0x13c>
 801692a:	2201      	movs	r2, #1
 801692c:	461c      	mov	r4, r3
 801692e:	600a      	str	r2, [r1, #0]
 8016930:	4613      	mov	r3, r2
 8016932:	e7d9      	b.n	80168e8 <rcl_init+0x170>
 8016934:	240a      	movs	r4, #10
 8016936:	e7c5      	b.n	80168c4 <rcl_init+0x14c>
 8016938:	3024      	adds	r0, #36	@ 0x24
 801693a:	f003 fd31 	bl	801a3a0 <rcl_get_default_domain_id>
 801693e:	4604      	mov	r4, r0
 8016940:	2800      	cmp	r0, #0
 8016942:	d1b7      	bne.n	80168b4 <rcl_init+0x13c>
 8016944:	f8d7 9000 	ldr.w	r9, [r7]
 8016948:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801694c:	e7d4      	b.n	80168f8 <rcl_init+0x180>
 801694e:	bf00      	nop
 8016950:	20011a94 	.word	0x20011a94

08016954 <rcl_shutdown>:
 8016954:	b1a8      	cbz	r0, 8016982 <rcl_shutdown+0x2e>
 8016956:	6803      	ldr	r3, [r0, #0]
 8016958:	b510      	push	{r4, lr}
 801695a:	4604      	mov	r4, r0
 801695c:	b173      	cbz	r3, 801697c <rcl_shutdown+0x28>
 801695e:	f7f7 f975 	bl	800dc4c <rcl_context_is_valid>
 8016962:	b140      	cbz	r0, 8016976 <rcl_shutdown+0x22>
 8016964:	6820      	ldr	r0, [r4, #0]
 8016966:	3028      	adds	r0, #40	@ 0x28
 8016968:	f7fa f86c 	bl	8010a44 <rmw_shutdown>
 801696c:	4603      	mov	r3, r0
 801696e:	b958      	cbnz	r0, 8016988 <rcl_shutdown+0x34>
 8016970:	6060      	str	r0, [r4, #4]
 8016972:	4618      	mov	r0, r3
 8016974:	bd10      	pop	{r4, pc}
 8016976:	236a      	movs	r3, #106	@ 0x6a
 8016978:	4618      	mov	r0, r3
 801697a:	bd10      	pop	{r4, pc}
 801697c:	230b      	movs	r3, #11
 801697e:	4618      	mov	r0, r3
 8016980:	bd10      	pop	{r4, pc}
 8016982:	230b      	movs	r3, #11
 8016984:	4618      	mov	r0, r3
 8016986:	4770      	bx	lr
 8016988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801698c:	f7ff bdd2 	b.w	8016534 <rcl_convert_rmw_ret_to_rcl_ret>

08016990 <rcl_get_localhost_only>:
 8016990:	b510      	push	{r4, lr}
 8016992:	b082      	sub	sp, #8
 8016994:	2300      	movs	r3, #0
 8016996:	9301      	str	r3, [sp, #4]
 8016998:	b1b8      	cbz	r0, 80169ca <rcl_get_localhost_only+0x3a>
 801699a:	4604      	mov	r4, r0
 801699c:	a901      	add	r1, sp, #4
 801699e:	480c      	ldr	r0, [pc, #48]	@ (80169d0 <rcl_get_localhost_only+0x40>)
 80169a0:	f7f9 fa9c 	bl	800fedc <rcutils_get_env>
 80169a4:	b110      	cbz	r0, 80169ac <rcl_get_localhost_only+0x1c>
 80169a6:	2001      	movs	r0, #1
 80169a8:	b002      	add	sp, #8
 80169aa:	bd10      	pop	{r4, pc}
 80169ac:	9b01      	ldr	r3, [sp, #4]
 80169ae:	b113      	cbz	r3, 80169b6 <rcl_get_localhost_only+0x26>
 80169b0:	781a      	ldrb	r2, [r3, #0]
 80169b2:	2a31      	cmp	r2, #49	@ 0x31
 80169b4:	d004      	beq.n	80169c0 <rcl_get_localhost_only+0x30>
 80169b6:	2302      	movs	r3, #2
 80169b8:	2000      	movs	r0, #0
 80169ba:	7023      	strb	r3, [r4, #0]
 80169bc:	b002      	add	sp, #8
 80169be:	bd10      	pop	{r4, pc}
 80169c0:	785b      	ldrb	r3, [r3, #1]
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	d1f7      	bne.n	80169b6 <rcl_get_localhost_only+0x26>
 80169c6:	2301      	movs	r3, #1
 80169c8:	e7f6      	b.n	80169b8 <rcl_get_localhost_only+0x28>
 80169ca:	200b      	movs	r0, #11
 80169cc:	b002      	add	sp, #8
 80169ce:	bd10      	pop	{r4, pc}
 80169d0:	0801d5ac 	.word	0x0801d5ac

080169d4 <rcl_node_resolve_name>:
 80169d4:	b082      	sub	sp, #8
 80169d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169da:	b091      	sub	sp, #68	@ 0x44
 80169dc:	ac1a      	add	r4, sp, #104	@ 0x68
 80169de:	e884 000c 	stmia.w	r4, {r2, r3}
 80169e2:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 80169e6:	2800      	cmp	r0, #0
 80169e8:	d03b      	beq.n	8016a62 <rcl_node_resolve_name+0x8e>
 80169ea:	460c      	mov	r4, r1
 80169ec:	4605      	mov	r5, r0
 80169ee:	f7f7 fc4f 	bl	800e290 <rcl_node_get_options>
 80169f2:	2800      	cmp	r0, #0
 80169f4:	d037      	beq.n	8016a66 <rcl_node_resolve_name+0x92>
 80169f6:	4628      	mov	r0, r5
 80169f8:	f7f7 fc3a 	bl	800e270 <rcl_node_get_name>
 80169fc:	4606      	mov	r6, r0
 80169fe:	4628      	mov	r0, r5
 8016a00:	f7f7 fc3e 	bl	800e280 <rcl_node_get_namespace>
 8016a04:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8016a08:	4681      	mov	r9, r0
 8016a0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016a0e:	ad0b      	add	r5, sp, #44	@ 0x2c
 8016a10:	46ac      	mov	ip, r5
 8016a12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016a16:	f8de 3000 	ldr.w	r3, [lr]
 8016a1a:	f8cc 3000 	str.w	r3, [ip]
 8016a1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016a20:	b1fb      	cbz	r3, 8016a62 <rcl_node_resolve_name+0x8e>
 8016a22:	468a      	mov	sl, r1
 8016a24:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8016a28:	f001 fdee 	bl	8018608 <rcutils_get_zero_initialized_string_map>
 8016a2c:	ab10      	add	r3, sp, #64	@ 0x40
 8016a2e:	9008      	str	r0, [sp, #32]
 8016a30:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8016a34:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8016a38:	2100      	movs	r1, #0
 8016a3a:	e895 000c 	ldmia.w	r5, {r2, r3}
 8016a3e:	a808      	add	r0, sp, #32
 8016a40:	f001 fe5a 	bl	80186f8 <rcutils_string_map_init>
 8016a44:	4607      	mov	r7, r0
 8016a46:	b180      	cbz	r0, 8016a6a <rcl_node_resolve_name+0x96>
 8016a48:	f7f9 fa60 	bl	800ff0c <rcutils_get_error_string>
 8016a4c:	f7f9 fa74 	bl	800ff38 <rcutils_reset_error>
 8016a50:	2f0a      	cmp	r7, #10
 8016a52:	bf18      	it	ne
 8016a54:	2701      	movne	r7, #1
 8016a56:	4638      	mov	r0, r7
 8016a58:	b011      	add	sp, #68	@ 0x44
 8016a5a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a5e:	b002      	add	sp, #8
 8016a60:	4770      	bx	lr
 8016a62:	270b      	movs	r7, #11
 8016a64:	e7f7      	b.n	8016a56 <rcl_node_resolve_name+0x82>
 8016a66:	2701      	movs	r7, #1
 8016a68:	e7f5      	b.n	8016a56 <rcl_node_resolve_name+0x82>
 8016a6a:	9009      	str	r0, [sp, #36]	@ 0x24
 8016a6c:	9007      	str	r0, [sp, #28]
 8016a6e:	a808      	add	r0, sp, #32
 8016a70:	f003 fe28 	bl	801a6c4 <rcl_get_default_topic_name_substitutions>
 8016a74:	4607      	mov	r7, r0
 8016a76:	b1a8      	cbz	r0, 8016aa4 <rcl_node_resolve_name+0xd0>
 8016a78:	280a      	cmp	r0, #10
 8016a7a:	9c07      	ldr	r4, [sp, #28]
 8016a7c:	d000      	beq.n	8016a80 <rcl_node_resolve_name+0xac>
 8016a7e:	2701      	movs	r7, #1
 8016a80:	a808      	add	r0, sp, #32
 8016a82:	f001 fe79 	bl	8018778 <rcutils_string_map_fini>
 8016a86:	2800      	cmp	r0, #0
 8016a88:	d13d      	bne.n	8016b06 <rcl_node_resolve_name+0x132>
 8016a8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016a8c:	4659      	mov	r1, fp
 8016a8e:	47d0      	blx	sl
 8016a90:	4659      	mov	r1, fp
 8016a92:	4620      	mov	r0, r4
 8016a94:	47d0      	blx	sl
 8016a96:	f1b8 0f00 	cmp.w	r8, #0
 8016a9a:	d0dc      	beq.n	8016a56 <rcl_node_resolve_name+0x82>
 8016a9c:	2f67      	cmp	r7, #103	@ 0x67
 8016a9e:	bf08      	it	eq
 8016aa0:	2768      	moveq	r7, #104	@ 0x68
 8016aa2:	e7d8      	b.n	8016a56 <rcl_node_resolve_name+0x82>
 8016aa4:	ab09      	add	r3, sp, #36	@ 0x24
 8016aa6:	9305      	str	r3, [sp, #20]
 8016aa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016aaa:	46ec      	mov	ip, sp
 8016aac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016ab0:	682b      	ldr	r3, [r5, #0]
 8016ab2:	f8cc 3000 	str.w	r3, [ip]
 8016ab6:	464a      	mov	r2, r9
 8016ab8:	4631      	mov	r1, r6
 8016aba:	4620      	mov	r0, r4
 8016abc:	ab08      	add	r3, sp, #32
 8016abe:	f003 fca3 	bl	801a408 <rcl_expand_topic_name>
 8016ac2:	4607      	mov	r7, r0
 8016ac4:	b9b8      	cbnz	r0, 8016af6 <rcl_node_resolve_name+0x122>
 8016ac6:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8016ac8:	9009      	str	r0, [sp, #36]	@ 0x24
 8016aca:	4602      	mov	r2, r0
 8016acc:	a90a      	add	r1, sp, #40	@ 0x28
 8016ace:	4620      	mov	r0, r4
 8016ad0:	f001 ff5a 	bl	8018988 <rmw_validate_full_topic_name>
 8016ad4:	b988      	cbnz	r0, 8016afa <rcl_node_resolve_name+0x126>
 8016ad6:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8016ad8:	b9d5      	cbnz	r5, 8016b10 <rcl_node_resolve_name+0x13c>
 8016ada:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016adc:	a808      	add	r0, sp, #32
 8016ade:	601c      	str	r4, [r3, #0]
 8016ae0:	f001 fe4a 	bl	8018778 <rcutils_string_map_fini>
 8016ae4:	4607      	mov	r7, r0
 8016ae6:	b1a8      	cbz	r0, 8016b14 <rcl_node_resolve_name+0x140>
 8016ae8:	f7f9 fa10 	bl	800ff0c <rcutils_get_error_string>
 8016aec:	462c      	mov	r4, r5
 8016aee:	f7f9 fa23 	bl	800ff38 <rcutils_reset_error>
 8016af2:	2701      	movs	r7, #1
 8016af4:	e7c9      	b.n	8016a8a <rcl_node_resolve_name+0xb6>
 8016af6:	9c07      	ldr	r4, [sp, #28]
 8016af8:	e7c2      	b.n	8016a80 <rcl_node_resolve_name+0xac>
 8016afa:	f7f9 fa07 	bl	800ff0c <rcutils_get_error_string>
 8016afe:	2701      	movs	r7, #1
 8016b00:	f7f9 fa1a 	bl	800ff38 <rcutils_reset_error>
 8016b04:	e7bc      	b.n	8016a80 <rcl_node_resolve_name+0xac>
 8016b06:	f7f9 fa01 	bl	800ff0c <rcutils_get_error_string>
 8016b0a:	f7f9 fa15 	bl	800ff38 <rcutils_reset_error>
 8016b0e:	e7bc      	b.n	8016a8a <rcl_node_resolve_name+0xb6>
 8016b10:	2767      	movs	r7, #103	@ 0x67
 8016b12:	e7b5      	b.n	8016a80 <rcl_node_resolve_name+0xac>
 8016b14:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016b16:	4659      	mov	r1, fp
 8016b18:	47d0      	blx	sl
 8016b1a:	4659      	mov	r1, fp
 8016b1c:	4638      	mov	r0, r7
 8016b1e:	47d0      	blx	sl
 8016b20:	e799      	b.n	8016a56 <rcl_node_resolve_name+0x82>
 8016b22:	bf00      	nop

08016b24 <rcl_service_get_rmw_handle>:
 8016b24:	b118      	cbz	r0, 8016b2e <rcl_service_get_rmw_handle+0xa>
 8016b26:	6800      	ldr	r0, [r0, #0]
 8016b28:	b108      	cbz	r0, 8016b2e <rcl_service_get_rmw_handle+0xa>
 8016b2a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8016b2e:	4770      	bx	lr

08016b30 <rcl_take_request>:
 8016b30:	b570      	push	{r4, r5, r6, lr}
 8016b32:	468e      	mov	lr, r1
 8016b34:	460c      	mov	r4, r1
 8016b36:	4616      	mov	r6, r2
 8016b38:	4605      	mov	r5, r0
 8016b3a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016b3e:	b08c      	sub	sp, #48	@ 0x30
 8016b40:	f10d 0c18 	add.w	ip, sp, #24
 8016b44:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016b48:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016b4c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016b50:	b30d      	cbz	r5, 8016b96 <rcl_take_request+0x66>
 8016b52:	682b      	ldr	r3, [r5, #0]
 8016b54:	b1fb      	cbz	r3, 8016b96 <rcl_take_request+0x66>
 8016b56:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8016b5a:	b1e0      	cbz	r0, 8016b96 <rcl_take_request+0x66>
 8016b5c:	b336      	cbz	r6, 8016bac <rcl_take_request+0x7c>
 8016b5e:	2300      	movs	r3, #0
 8016b60:	f88d 3007 	strb.w	r3, [sp, #7]
 8016b64:	4632      	mov	r2, r6
 8016b66:	f10d 0307 	add.w	r3, sp, #7
 8016b6a:	a902      	add	r1, sp, #8
 8016b6c:	f002 f9c0 	bl	8018ef0 <rmw_take_request>
 8016b70:	4605      	mov	r5, r0
 8016b72:	b198      	cbz	r0, 8016b9c <rcl_take_request+0x6c>
 8016b74:	280a      	cmp	r0, #10
 8016b76:	bf18      	it	ne
 8016b78:	2501      	movne	r5, #1
 8016b7a:	f10d 0e18 	add.w	lr, sp, #24
 8016b7e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016b82:	46a4      	mov	ip, r4
 8016b84:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016b88:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016b8c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016b90:	4628      	mov	r0, r5
 8016b92:	b00c      	add	sp, #48	@ 0x30
 8016b94:	bd70      	pop	{r4, r5, r6, pc}
 8016b96:	f44f 7516 	mov.w	r5, #600	@ 0x258
 8016b9a:	e7ee      	b.n	8016b7a <rcl_take_request+0x4a>
 8016b9c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8016ba0:	f240 2359 	movw	r3, #601	@ 0x259
 8016ba4:	2a00      	cmp	r2, #0
 8016ba6:	bf08      	it	eq
 8016ba8:	461d      	moveq	r5, r3
 8016baa:	e7e6      	b.n	8016b7a <rcl_take_request+0x4a>
 8016bac:	250b      	movs	r5, #11
 8016bae:	e7e4      	b.n	8016b7a <rcl_take_request+0x4a>

08016bb0 <rcl_send_response>:
 8016bb0:	b170      	cbz	r0, 8016bd0 <rcl_send_response+0x20>
 8016bb2:	6800      	ldr	r0, [r0, #0]
 8016bb4:	b160      	cbz	r0, 8016bd0 <rcl_send_response+0x20>
 8016bb6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8016bba:	b148      	cbz	r0, 8016bd0 <rcl_send_response+0x20>
 8016bbc:	b159      	cbz	r1, 8016bd6 <rcl_send_response+0x26>
 8016bbe:	b510      	push	{r4, lr}
 8016bc0:	b15a      	cbz	r2, 8016bda <rcl_send_response+0x2a>
 8016bc2:	f002 f9f3 	bl	8018fac <rmw_send_response>
 8016bc6:	b110      	cbz	r0, 8016bce <rcl_send_response+0x1e>
 8016bc8:	2802      	cmp	r0, #2
 8016bca:	bf18      	it	ne
 8016bcc:	2001      	movne	r0, #1
 8016bce:	bd10      	pop	{r4, pc}
 8016bd0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8016bd4:	4770      	bx	lr
 8016bd6:	200b      	movs	r0, #11
 8016bd8:	4770      	bx	lr
 8016bda:	200b      	movs	r0, #11
 8016bdc:	bd10      	pop	{r4, pc}
 8016bde:	bf00      	nop

08016be0 <rcl_service_is_valid>:
 8016be0:	b130      	cbz	r0, 8016bf0 <rcl_service_is_valid+0x10>
 8016be2:	6800      	ldr	r0, [r0, #0]
 8016be4:	b120      	cbz	r0, 8016bf0 <rcl_service_is_valid+0x10>
 8016be6:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8016bea:	3800      	subs	r0, #0
 8016bec:	bf18      	it	ne
 8016bee:	2001      	movne	r0, #1
 8016bf0:	4770      	bx	lr
 8016bf2:	bf00      	nop

08016bf4 <rcl_get_system_time>:
 8016bf4:	4608      	mov	r0, r1
 8016bf6:	f7f9 bb13 	b.w	8010220 <rcutils_system_time_now>
 8016bfa:	bf00      	nop

08016bfc <rcl_get_steady_time>:
 8016bfc:	4608      	mov	r0, r1
 8016bfe:	f7f9 bb37 	b.w	8010270 <rcutils_steady_time_now>
 8016c02:	bf00      	nop

08016c04 <rcl_get_ros_time>:
 8016c04:	7a03      	ldrb	r3, [r0, #8]
 8016c06:	b510      	push	{r4, lr}
 8016c08:	460c      	mov	r4, r1
 8016c0a:	b133      	cbz	r3, 8016c1a <rcl_get_ros_time+0x16>
 8016c0c:	2105      	movs	r1, #5
 8016c0e:	f7f9 f8c1 	bl	800fd94 <__atomic_load_8>
 8016c12:	e9c4 0100 	strd	r0, r1, [r4]
 8016c16:	2000      	movs	r0, #0
 8016c18:	bd10      	pop	{r4, pc}
 8016c1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016c1e:	4608      	mov	r0, r1
 8016c20:	f7f9 bafe 	b.w	8010220 <rcutils_system_time_now>

08016c24 <rcl_clock_init>:
 8016c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c26:	4605      	mov	r5, r0
 8016c28:	4610      	mov	r0, r2
 8016c2a:	4614      	mov	r4, r2
 8016c2c:	460e      	mov	r6, r1
 8016c2e:	f7f9 f8a3 	bl	800fd78 <rcutils_allocator_is_valid>
 8016c32:	b128      	cbz	r0, 8016c40 <rcl_clock_init+0x1c>
 8016c34:	2d03      	cmp	r5, #3
 8016c36:	d803      	bhi.n	8016c40 <rcl_clock_init+0x1c>
 8016c38:	e8df f005 	tbb	[pc, r5]
 8016c3c:	06532e1d 	.word	0x06532e1d
 8016c40:	f04f 0c0b 	mov.w	ip, #11
 8016c44:	4660      	mov	r0, ip
 8016c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c48:	2e00      	cmp	r6, #0
 8016c4a:	d0f9      	beq.n	8016c40 <rcl_clock_init+0x1c>
 8016c4c:	2c00      	cmp	r4, #0
 8016c4e:	d0f7      	beq.n	8016c40 <rcl_clock_init+0x1c>
 8016c50:	2300      	movs	r3, #0
 8016c52:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8016c56:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 8016d0c <rcl_clock_init+0xe8>
 8016c5a:	6133      	str	r3, [r6, #16]
 8016c5c:	f106 0514 	add.w	r5, r6, #20
 8016c60:	469c      	mov	ip, r3
 8016c62:	2703      	movs	r7, #3
 8016c64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016c66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016c68:	6823      	ldr	r3, [r4, #0]
 8016c6a:	602b      	str	r3, [r5, #0]
 8016c6c:	7037      	strb	r7, [r6, #0]
 8016c6e:	f8c6 e00c 	str.w	lr, [r6, #12]
 8016c72:	4660      	mov	r0, ip
 8016c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c76:	2e00      	cmp	r6, #0
 8016c78:	d0e2      	beq.n	8016c40 <rcl_clock_init+0x1c>
 8016c7a:	2300      	movs	r3, #0
 8016c7c:	7033      	strb	r3, [r6, #0]
 8016c7e:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8016c82:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8016c86:	469c      	mov	ip, r3
 8016c88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016c8a:	f106 0514 	add.w	r5, r6, #20
 8016c8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016c90:	6823      	ldr	r3, [r4, #0]
 8016c92:	602b      	str	r3, [r5, #0]
 8016c94:	4660      	mov	r0, ip
 8016c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c98:	2e00      	cmp	r6, #0
 8016c9a:	d0d1      	beq.n	8016c40 <rcl_clock_init+0x1c>
 8016c9c:	2c00      	cmp	r4, #0
 8016c9e:	d0cf      	beq.n	8016c40 <rcl_clock_init+0x1c>
 8016ca0:	2700      	movs	r7, #0
 8016ca2:	7037      	strb	r7, [r6, #0]
 8016ca4:	46a4      	mov	ip, r4
 8016ca6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016caa:	f106 0514 	add.w	r5, r6, #20
 8016cae:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8016cb2:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8016cb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016cb8:	f8dc 3000 	ldr.w	r3, [ip]
 8016cbc:	602b      	str	r3, [r5, #0]
 8016cbe:	6921      	ldr	r1, [r4, #16]
 8016cc0:	6823      	ldr	r3, [r4, #0]
 8016cc2:	2010      	movs	r0, #16
 8016cc4:	4798      	blx	r3
 8016cc6:	6130      	str	r0, [r6, #16]
 8016cc8:	b1d0      	cbz	r0, 8016d00 <rcl_clock_init+0xdc>
 8016cca:	2200      	movs	r2, #0
 8016ccc:	2300      	movs	r3, #0
 8016cce:	e9c0 2300 	strd	r2, r3, [r0]
 8016cd2:	2301      	movs	r3, #1
 8016cd4:	7207      	strb	r7, [r0, #8]
 8016cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8016d08 <rcl_clock_init+0xe4>)
 8016cd8:	7033      	strb	r3, [r6, #0]
 8016cda:	46bc      	mov	ip, r7
 8016cdc:	60f2      	str	r2, [r6, #12]
 8016cde:	4660      	mov	r0, ip
 8016ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016ce2:	2e00      	cmp	r6, #0
 8016ce4:	d0ac      	beq.n	8016c40 <rcl_clock_init+0x1c>
 8016ce6:	2c00      	cmp	r4, #0
 8016ce8:	d0aa      	beq.n	8016c40 <rcl_clock_init+0x1c>
 8016cea:	2300      	movs	r3, #0
 8016cec:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8016cf0:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 8016d10 <rcl_clock_init+0xec>
 8016cf4:	6133      	str	r3, [r6, #16]
 8016cf6:	f106 0514 	add.w	r5, r6, #20
 8016cfa:	469c      	mov	ip, r3
 8016cfc:	2702      	movs	r7, #2
 8016cfe:	e7b1      	b.n	8016c64 <rcl_clock_init+0x40>
 8016d00:	f04f 0c0a 	mov.w	ip, #10
 8016d04:	e79e      	b.n	8016c44 <rcl_clock_init+0x20>
 8016d06:	bf00      	nop
 8016d08:	08016c05 	.word	0x08016c05
 8016d0c:	08016bfd 	.word	0x08016bfd
 8016d10:	08016bf5 	.word	0x08016bf5

08016d14 <rcl_clock_fini>:
 8016d14:	2800      	cmp	r0, #0
 8016d16:	d02c      	beq.n	8016d72 <rcl_clock_fini+0x5e>
 8016d18:	b538      	push	{r3, r4, r5, lr}
 8016d1a:	4604      	mov	r4, r0
 8016d1c:	3014      	adds	r0, #20
 8016d1e:	f7f9 f82b 	bl	800fd78 <rcutils_allocator_is_valid>
 8016d22:	b140      	cbz	r0, 8016d36 <rcl_clock_fini+0x22>
 8016d24:	7823      	ldrb	r3, [r4, #0]
 8016d26:	2b02      	cmp	r3, #2
 8016d28:	d007      	beq.n	8016d3a <rcl_clock_fini+0x26>
 8016d2a:	2b03      	cmp	r3, #3
 8016d2c:	d005      	beq.n	8016d3a <rcl_clock_fini+0x26>
 8016d2e:	2b01      	cmp	r3, #1
 8016d30:	d00f      	beq.n	8016d52 <rcl_clock_fini+0x3e>
 8016d32:	200b      	movs	r0, #11
 8016d34:	bd38      	pop	{r3, r4, r5, pc}
 8016d36:	2001      	movs	r0, #1
 8016d38:	bd38      	pop	{r3, r4, r5, pc}
 8016d3a:	68a0      	ldr	r0, [r4, #8]
 8016d3c:	2800      	cmp	r0, #0
 8016d3e:	d0f9      	beq.n	8016d34 <rcl_clock_fini+0x20>
 8016d40:	2500      	movs	r5, #0
 8016d42:	6860      	ldr	r0, [r4, #4]
 8016d44:	69a3      	ldr	r3, [r4, #24]
 8016d46:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8016d48:	60a5      	str	r5, [r4, #8]
 8016d4a:	4798      	blx	r3
 8016d4c:	6065      	str	r5, [r4, #4]
 8016d4e:	4628      	mov	r0, r5
 8016d50:	bd38      	pop	{r3, r4, r5, pc}
 8016d52:	68a3      	ldr	r3, [r4, #8]
 8016d54:	b133      	cbz	r3, 8016d64 <rcl_clock_fini+0x50>
 8016d56:	2500      	movs	r5, #0
 8016d58:	69a3      	ldr	r3, [r4, #24]
 8016d5a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8016d5c:	6860      	ldr	r0, [r4, #4]
 8016d5e:	60a5      	str	r5, [r4, #8]
 8016d60:	4798      	blx	r3
 8016d62:	6065      	str	r5, [r4, #4]
 8016d64:	6920      	ldr	r0, [r4, #16]
 8016d66:	69a3      	ldr	r3, [r4, #24]
 8016d68:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8016d6a:	4798      	blx	r3
 8016d6c:	2000      	movs	r0, #0
 8016d6e:	6120      	str	r0, [r4, #16]
 8016d70:	bd38      	pop	{r3, r4, r5, pc}
 8016d72:	200b      	movs	r0, #11
 8016d74:	4770      	bx	lr
 8016d76:	bf00      	nop

08016d78 <rcl_clock_get_now>:
 8016d78:	b140      	cbz	r0, 8016d8c <rcl_clock_get_now+0x14>
 8016d7a:	b139      	cbz	r1, 8016d8c <rcl_clock_get_now+0x14>
 8016d7c:	7803      	ldrb	r3, [r0, #0]
 8016d7e:	b11b      	cbz	r3, 8016d88 <rcl_clock_get_now+0x10>
 8016d80:	68c3      	ldr	r3, [r0, #12]
 8016d82:	b10b      	cbz	r3, 8016d88 <rcl_clock_get_now+0x10>
 8016d84:	6900      	ldr	r0, [r0, #16]
 8016d86:	4718      	bx	r3
 8016d88:	2001      	movs	r0, #1
 8016d8a:	4770      	bx	lr
 8016d8c:	200b      	movs	r0, #11
 8016d8e:	4770      	bx	lr

08016d90 <rcl_clock_add_jump_callback>:
 8016d90:	b082      	sub	sp, #8
 8016d92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d96:	a906      	add	r1, sp, #24
 8016d98:	e881 000c 	stmia.w	r1, {r2, r3}
 8016d9c:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 8016da0:	b320      	cbz	r0, 8016dec <rcl_clock_add_jump_callback+0x5c>
 8016da2:	4604      	mov	r4, r0
 8016da4:	3014      	adds	r0, #20
 8016da6:	f7f8 ffe7 	bl	800fd78 <rcutils_allocator_is_valid>
 8016daa:	b1f8      	cbz	r0, 8016dec <rcl_clock_add_jump_callback+0x5c>
 8016dac:	b1f6      	cbz	r6, 8016dec <rcl_clock_add_jump_callback+0x5c>
 8016dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	db1b      	blt.n	8016dec <rcl_clock_add_jump_callback+0x5c>
 8016db4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8016db8:	2a01      	cmp	r2, #1
 8016dba:	f173 0300 	sbcs.w	r3, r3, #0
 8016dbe:	da15      	bge.n	8016dec <rcl_clock_add_jump_callback+0x5c>
 8016dc0:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 8016dc4:	2f00      	cmp	r7, #0
 8016dc6:	d042      	beq.n	8016e4e <rcl_clock_add_jump_callback+0xbe>
 8016dc8:	2300      	movs	r3, #0
 8016dca:	4602      	mov	r2, r0
 8016dcc:	e003      	b.n	8016dd6 <rcl_clock_add_jump_callback+0x46>
 8016dce:	42bb      	cmp	r3, r7
 8016dd0:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8016dd4:	d011      	beq.n	8016dfa <rcl_clock_add_jump_callback+0x6a>
 8016dd6:	6811      	ldr	r1, [r2, #0]
 8016dd8:	42b1      	cmp	r1, r6
 8016dda:	f103 0301 	add.w	r3, r3, #1
 8016dde:	d1f6      	bne.n	8016dce <rcl_clock_add_jump_callback+0x3e>
 8016de0:	6a11      	ldr	r1, [r2, #32]
 8016de2:	42a9      	cmp	r1, r5
 8016de4:	d1f3      	bne.n	8016dce <rcl_clock_add_jump_callback+0x3e>
 8016de6:	f04f 0e01 	mov.w	lr, #1
 8016dea:	e001      	b.n	8016df0 <rcl_clock_add_jump_callback+0x60>
 8016dec:	f04f 0e0b 	mov.w	lr, #11
 8016df0:	4670      	mov	r0, lr
 8016df2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016df6:	b002      	add	sp, #8
 8016df8:	4770      	bx	lr
 8016dfa:	3301      	adds	r3, #1
 8016dfc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8016e00:	00d9      	lsls	r1, r3, #3
 8016e02:	69e3      	ldr	r3, [r4, #28]
 8016e04:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8016e06:	4798      	blx	r3
 8016e08:	b1f0      	cbz	r0, 8016e48 <rcl_clock_add_jump_callback+0xb8>
 8016e0a:	68a3      	ldr	r3, [r4, #8]
 8016e0c:	6060      	str	r0, [r4, #4]
 8016e0e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8016e12:	f10d 0c18 	add.w	ip, sp, #24
 8016e16:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 8016e1a:	f103 0801 	add.w	r8, r3, #1
 8016e1e:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8016e22:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016e26:	f106 0708 	add.w	r7, r6, #8
 8016e2a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016e2c:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8016e30:	f04f 0e00 	mov.w	lr, #0
 8016e34:	e887 0003 	stmia.w	r7, {r0, r1}
 8016e38:	6235      	str	r5, [r6, #32]
 8016e3a:	4670      	mov	r0, lr
 8016e3c:	f8c4 8008 	str.w	r8, [r4, #8]
 8016e40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016e44:	b002      	add	sp, #8
 8016e46:	4770      	bx	lr
 8016e48:	f04f 0e0a 	mov.w	lr, #10
 8016e4c:	e7d0      	b.n	8016df0 <rcl_clock_add_jump_callback+0x60>
 8016e4e:	2128      	movs	r1, #40	@ 0x28
 8016e50:	e7d7      	b.n	8016e02 <rcl_clock_add_jump_callback+0x72>
 8016e52:	bf00      	nop

08016e54 <rcl_clock_remove_jump_callback>:
 8016e54:	2800      	cmp	r0, #0
 8016e56:	d057      	beq.n	8016f08 <rcl_clock_remove_jump_callback+0xb4>
 8016e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e5c:	4605      	mov	r5, r0
 8016e5e:	3014      	adds	r0, #20
 8016e60:	4688      	mov	r8, r1
 8016e62:	4692      	mov	sl, r2
 8016e64:	f7f8 ff88 	bl	800fd78 <rcutils_allocator_is_valid>
 8016e68:	2800      	cmp	r0, #0
 8016e6a:	d03b      	beq.n	8016ee4 <rcl_clock_remove_jump_callback+0x90>
 8016e6c:	f1b8 0f00 	cmp.w	r8, #0
 8016e70:	d038      	beq.n	8016ee4 <rcl_clock_remove_jump_callback+0x90>
 8016e72:	68ae      	ldr	r6, [r5, #8]
 8016e74:	b166      	cbz	r6, 8016e90 <rcl_clock_remove_jump_callback+0x3c>
 8016e76:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8016e7a:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 8016e7e:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 8016e82:	464c      	mov	r4, r9
 8016e84:	6823      	ldr	r3, [r4, #0]
 8016e86:	4543      	cmp	r3, r8
 8016e88:	d005      	beq.n	8016e96 <rcl_clock_remove_jump_callback+0x42>
 8016e8a:	3428      	adds	r4, #40	@ 0x28
 8016e8c:	42a7      	cmp	r7, r4
 8016e8e:	d1f9      	bne.n	8016e84 <rcl_clock_remove_jump_callback+0x30>
 8016e90:	2001      	movs	r0, #1
 8016e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e96:	6a23      	ldr	r3, [r4, #32]
 8016e98:	3428      	adds	r4, #40	@ 0x28
 8016e9a:	42bc      	cmp	r4, r7
 8016e9c:	d02d      	beq.n	8016efa <rcl_clock_remove_jump_callback+0xa6>
 8016e9e:	4553      	cmp	r3, sl
 8016ea0:	d1f0      	bne.n	8016e84 <rcl_clock_remove_jump_callback+0x30>
 8016ea2:	46a6      	mov	lr, r4
 8016ea4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016ea8:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8016eac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016eb0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016eb4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016eb8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8016ebc:	3428      	adds	r4, #40	@ 0x28
 8016ebe:	42a7      	cmp	r7, r4
 8016ec0:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016ec4:	d1ed      	bne.n	8016ea2 <rcl_clock_remove_jump_callback+0x4e>
 8016ec6:	3e01      	subs	r6, #1
 8016ec8:	60ae      	str	r6, [r5, #8]
 8016eca:	b176      	cbz	r6, 8016eea <rcl_clock_remove_jump_callback+0x96>
 8016ecc:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8016ed0:	69eb      	ldr	r3, [r5, #28]
 8016ed2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8016ed4:	00f1      	lsls	r1, r6, #3
 8016ed6:	4648      	mov	r0, r9
 8016ed8:	4798      	blx	r3
 8016eda:	b1b8      	cbz	r0, 8016f0c <rcl_clock_remove_jump_callback+0xb8>
 8016edc:	6068      	str	r0, [r5, #4]
 8016ede:	2000      	movs	r0, #0
 8016ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ee4:	200b      	movs	r0, #11
 8016ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016eea:	4648      	mov	r0, r9
 8016eec:	69ab      	ldr	r3, [r5, #24]
 8016eee:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8016ef0:	4798      	blx	r3
 8016ef2:	606e      	str	r6, [r5, #4]
 8016ef4:	4630      	mov	r0, r6
 8016ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016efa:	4553      	cmp	r3, sl
 8016efc:	d1c8      	bne.n	8016e90 <rcl_clock_remove_jump_callback+0x3c>
 8016efe:	3e01      	subs	r6, #1
 8016f00:	60ae      	str	r6, [r5, #8]
 8016f02:	2e00      	cmp	r6, #0
 8016f04:	d1e2      	bne.n	8016ecc <rcl_clock_remove_jump_callback+0x78>
 8016f06:	e7f0      	b.n	8016eea <rcl_clock_remove_jump_callback+0x96>
 8016f08:	200b      	movs	r0, #11
 8016f0a:	4770      	bx	lr
 8016f0c:	200a      	movs	r0, #10
 8016f0e:	e7ea      	b.n	8016ee6 <rcl_clock_remove_jump_callback+0x92>

08016f10 <rcl_get_zero_initialized_wait_set>:
 8016f10:	b510      	push	{r4, lr}
 8016f12:	4c08      	ldr	r4, [pc, #32]	@ (8016f34 <rcl_get_zero_initialized_wait_set+0x24>)
 8016f14:	4686      	mov	lr, r0
 8016f16:	4684      	mov	ip, r0
 8016f18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016f1a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016f1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016f20:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016f24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016f26:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016f2a:	6823      	ldr	r3, [r4, #0]
 8016f2c:	f8cc 3000 	str.w	r3, [ip]
 8016f30:	4670      	mov	r0, lr
 8016f32:	bd10      	pop	{r4, pc}
 8016f34:	0801dcc4 	.word	0x0801dcc4

08016f38 <rcl_wait_set_is_valid>:
 8016f38:	b118      	cbz	r0, 8016f42 <rcl_wait_set_is_valid+0xa>
 8016f3a:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8016f3c:	3800      	subs	r0, #0
 8016f3e:	bf18      	it	ne
 8016f40:	2001      	movne	r0, #1
 8016f42:	4770      	bx	lr

08016f44 <rcl_wait_set_fini>:
 8016f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f48:	b082      	sub	sp, #8
 8016f4a:	2800      	cmp	r0, #0
 8016f4c:	f000 8095 	beq.w	801707a <rcl_wait_set_fini+0x136>
 8016f50:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8016f52:	4604      	mov	r4, r0
 8016f54:	2e00      	cmp	r6, #0
 8016f56:	f000 808c 	beq.w	8017072 <rcl_wait_set_fini+0x12e>
 8016f5a:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 8016f5c:	f002 fa5e 	bl	801941c <rmw_destroy_wait_set>
 8016f60:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016f62:	1e06      	subs	r6, r0, #0
 8016f64:	bf18      	it	ne
 8016f66:	f44f 7661 	movne.w	r6, #900	@ 0x384
 8016f6a:	2d00      	cmp	r5, #0
 8016f6c:	f000 8081 	beq.w	8017072 <rcl_wait_set_fini+0x12e>
 8016f70:	6820      	ldr	r0, [r4, #0]
 8016f72:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8016f76:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8016f78:	2700      	movs	r7, #0
 8016f7a:	6067      	str	r7, [r4, #4]
 8016f7c:	602f      	str	r7, [r5, #0]
 8016f7e:	b120      	cbz	r0, 8016f8a <rcl_wait_set_fini+0x46>
 8016f80:	9101      	str	r1, [sp, #4]
 8016f82:	47c0      	blx	r8
 8016f84:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016f86:	9901      	ldr	r1, [sp, #4]
 8016f88:	6027      	str	r7, [r4, #0]
 8016f8a:	68a8      	ldr	r0, [r5, #8]
 8016f8c:	b120      	cbz	r0, 8016f98 <rcl_wait_set_fini+0x54>
 8016f8e:	47c0      	blx	r8
 8016f90:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016f92:	2300      	movs	r3, #0
 8016f94:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8016f98:	68a0      	ldr	r0, [r4, #8]
 8016f9a:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8016f9c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8016f9e:	f04f 0800 	mov.w	r8, #0
 8016fa2:	f8c4 800c 	str.w	r8, [r4, #12]
 8016fa6:	f8c5 800c 	str.w	r8, [r5, #12]
 8016faa:	b128      	cbz	r0, 8016fb8 <rcl_wait_set_fini+0x74>
 8016fac:	47b8      	blx	r7
 8016fae:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016fb0:	f8c4 8008 	str.w	r8, [r4, #8]
 8016fb4:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8016fb6:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8016fb8:	6968      	ldr	r0, [r5, #20]
 8016fba:	f04f 0800 	mov.w	r8, #0
 8016fbe:	f8c5 8010 	str.w	r8, [r5, #16]
 8016fc2:	b128      	cbz	r0, 8016fd0 <rcl_wait_set_fini+0x8c>
 8016fc4:	47b8      	blx	r7
 8016fc6:	f8c5 8014 	str.w	r8, [r5, #20]
 8016fca:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016fcc:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8016fce:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8016fd0:	6920      	ldr	r0, [r4, #16]
 8016fd2:	f04f 0800 	mov.w	r8, #0
 8016fd6:	f8c4 8014 	str.w	r8, [r4, #20]
 8016fda:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 8016fde:	b128      	cbz	r0, 8016fec <rcl_wait_set_fini+0xa8>
 8016fe0:	47b8      	blx	r7
 8016fe2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8016fe4:	f8c4 8010 	str.w	r8, [r4, #16]
 8016fe8:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8016fea:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8016fec:	69a0      	ldr	r0, [r4, #24]
 8016fee:	f04f 0800 	mov.w	r8, #0
 8016ff2:	f8c4 801c 	str.w	r8, [r4, #28]
 8016ff6:	f8c5 8018 	str.w	r8, [r5, #24]
 8016ffa:	b128      	cbz	r0, 8017008 <rcl_wait_set_fini+0xc4>
 8016ffc:	9101      	str	r1, [sp, #4]
 8016ffe:	47b8      	blx	r7
 8017000:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8017002:	9901      	ldr	r1, [sp, #4]
 8017004:	f8c4 8018 	str.w	r8, [r4, #24]
 8017008:	6a28      	ldr	r0, [r5, #32]
 801700a:	b120      	cbz	r0, 8017016 <rcl_wait_set_fini+0xd2>
 801700c:	47b8      	blx	r7
 801700e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8017010:	2300      	movs	r3, #0
 8017012:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8017016:	6a20      	ldr	r0, [r4, #32]
 8017018:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801701c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801701e:	2700      	movs	r7, #0
 8017020:	6267      	str	r7, [r4, #36]	@ 0x24
 8017022:	626f      	str	r7, [r5, #36]	@ 0x24
 8017024:	b120      	cbz	r0, 8017030 <rcl_wait_set_fini+0xec>
 8017026:	9101      	str	r1, [sp, #4]
 8017028:	47c0      	blx	r8
 801702a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801702c:	9901      	ldr	r1, [sp, #4]
 801702e:	6227      	str	r7, [r4, #32]
 8017030:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8017032:	b120      	cbz	r0, 801703e <rcl_wait_set_fini+0xfa>
 8017034:	47c0      	blx	r8
 8017036:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8017038:	2300      	movs	r3, #0
 801703a:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 801703e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8017040:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8017044:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8017046:	2700      	movs	r7, #0
 8017048:	62e7      	str	r7, [r4, #44]	@ 0x2c
 801704a:	632f      	str	r7, [r5, #48]	@ 0x30
 801704c:	b120      	cbz	r0, 8017058 <rcl_wait_set_fini+0x114>
 801704e:	9101      	str	r1, [sp, #4]
 8017050:	47c0      	blx	r8
 8017052:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8017054:	9901      	ldr	r1, [sp, #4]
 8017056:	62a7      	str	r7, [r4, #40]	@ 0x28
 8017058:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 801705a:	b120      	cbz	r0, 8017066 <rcl_wait_set_fini+0x122>
 801705c:	47c0      	blx	r8
 801705e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8017060:	2300      	movs	r3, #0
 8017062:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 8017066:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8017068:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801706a:	4628      	mov	r0, r5
 801706c:	4798      	blx	r3
 801706e:	2300      	movs	r3, #0
 8017070:	6323      	str	r3, [r4, #48]	@ 0x30
 8017072:	4630      	mov	r0, r6
 8017074:	b002      	add	sp, #8
 8017076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801707a:	260b      	movs	r6, #11
 801707c:	4630      	mov	r0, r6
 801707e:	b002      	add	sp, #8
 8017080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017084 <rcl_wait_set_add_subscription>:
 8017084:	b318      	cbz	r0, 80170ce <rcl_wait_set_add_subscription+0x4a>
 8017086:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8017088:	b570      	push	{r4, r5, r6, lr}
 801708a:	4604      	mov	r4, r0
 801708c:	b30b      	cbz	r3, 80170d2 <rcl_wait_set_add_subscription+0x4e>
 801708e:	b319      	cbz	r1, 80170d8 <rcl_wait_set_add_subscription+0x54>
 8017090:	681d      	ldr	r5, [r3, #0]
 8017092:	6840      	ldr	r0, [r0, #4]
 8017094:	4285      	cmp	r5, r0
 8017096:	d217      	bcs.n	80170c8 <rcl_wait_set_add_subscription+0x44>
 8017098:	6820      	ldr	r0, [r4, #0]
 801709a:	1c6e      	adds	r6, r5, #1
 801709c:	601e      	str	r6, [r3, #0]
 801709e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80170a2:	b102      	cbz	r2, 80170a6 <rcl_wait_set_add_subscription+0x22>
 80170a4:	6015      	str	r5, [r2, #0]
 80170a6:	4608      	mov	r0, r1
 80170a8:	f7f7 fbf6 	bl	800e898 <rcl_subscription_get_rmw_handle>
 80170ac:	b150      	cbz	r0, 80170c4 <rcl_wait_set_add_subscription+0x40>
 80170ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80170b0:	6842      	ldr	r2, [r0, #4]
 80170b2:	689b      	ldr	r3, [r3, #8]
 80170b4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80170b8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80170ba:	6853      	ldr	r3, [r2, #4]
 80170bc:	3301      	adds	r3, #1
 80170be:	2000      	movs	r0, #0
 80170c0:	6053      	str	r3, [r2, #4]
 80170c2:	bd70      	pop	{r4, r5, r6, pc}
 80170c4:	2001      	movs	r0, #1
 80170c6:	bd70      	pop	{r4, r5, r6, pc}
 80170c8:	f240 3086 	movw	r0, #902	@ 0x386
 80170cc:	bd70      	pop	{r4, r5, r6, pc}
 80170ce:	200b      	movs	r0, #11
 80170d0:	4770      	bx	lr
 80170d2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80170d6:	bd70      	pop	{r4, r5, r6, pc}
 80170d8:	200b      	movs	r0, #11
 80170da:	bd70      	pop	{r4, r5, r6, pc}

080170dc <rcl_wait_set_clear>:
 80170dc:	2800      	cmp	r0, #0
 80170de:	d073      	beq.n	80171c8 <rcl_wait_set_clear+0xec>
 80170e0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80170e2:	b510      	push	{r4, lr}
 80170e4:	4604      	mov	r4, r0
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d070      	beq.n	80171cc <rcl_wait_set_clear+0xf0>
 80170ea:	6800      	ldr	r0, [r0, #0]
 80170ec:	b138      	cbz	r0, 80170fe <rcl_wait_set_clear+0x22>
 80170ee:	6862      	ldr	r2, [r4, #4]
 80170f0:	2100      	movs	r1, #0
 80170f2:	0092      	lsls	r2, r2, #2
 80170f4:	f004 ff12 	bl	801bf1c <memset>
 80170f8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80170fa:	2200      	movs	r2, #0
 80170fc:	601a      	str	r2, [r3, #0]
 80170fe:	68a0      	ldr	r0, [r4, #8]
 8017100:	b138      	cbz	r0, 8017112 <rcl_wait_set_clear+0x36>
 8017102:	68e2      	ldr	r2, [r4, #12]
 8017104:	2100      	movs	r1, #0
 8017106:	0092      	lsls	r2, r2, #2
 8017108:	f004 ff08 	bl	801bf1c <memset>
 801710c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801710e:	2200      	movs	r2, #0
 8017110:	60da      	str	r2, [r3, #12]
 8017112:	69a0      	ldr	r0, [r4, #24]
 8017114:	b138      	cbz	r0, 8017126 <rcl_wait_set_clear+0x4a>
 8017116:	69e2      	ldr	r2, [r4, #28]
 8017118:	2100      	movs	r1, #0
 801711a:	0092      	lsls	r2, r2, #2
 801711c:	f004 fefe 	bl	801bf1c <memset>
 8017120:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017122:	2200      	movs	r2, #0
 8017124:	619a      	str	r2, [r3, #24]
 8017126:	6a20      	ldr	r0, [r4, #32]
 8017128:	b138      	cbz	r0, 801713a <rcl_wait_set_clear+0x5e>
 801712a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801712c:	2100      	movs	r1, #0
 801712e:	0092      	lsls	r2, r2, #2
 8017130:	f004 fef4 	bl	801bf1c <memset>
 8017134:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017136:	2200      	movs	r2, #0
 8017138:	625a      	str	r2, [r3, #36]	@ 0x24
 801713a:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 801713c:	b138      	cbz	r0, 801714e <rcl_wait_set_clear+0x72>
 801713e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8017140:	2100      	movs	r1, #0
 8017142:	0092      	lsls	r2, r2, #2
 8017144:	f004 feea 	bl	801bf1c <memset>
 8017148:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801714a:	2200      	movs	r2, #0
 801714c:	631a      	str	r2, [r3, #48]	@ 0x30
 801714e:	6920      	ldr	r0, [r4, #16]
 8017150:	b138      	cbz	r0, 8017162 <rcl_wait_set_clear+0x86>
 8017152:	6962      	ldr	r2, [r4, #20]
 8017154:	2100      	movs	r1, #0
 8017156:	0092      	lsls	r2, r2, #2
 8017158:	f004 fee0 	bl	801bf1c <memset>
 801715c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801715e:	2200      	movs	r2, #0
 8017160:	641a      	str	r2, [r3, #64]	@ 0x40
 8017162:	6898      	ldr	r0, [r3, #8]
 8017164:	b138      	cbz	r0, 8017176 <rcl_wait_set_clear+0x9a>
 8017166:	685a      	ldr	r2, [r3, #4]
 8017168:	2100      	movs	r1, #0
 801716a:	0092      	lsls	r2, r2, #2
 801716c:	f004 fed6 	bl	801bf1c <memset>
 8017170:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017172:	2200      	movs	r2, #0
 8017174:	605a      	str	r2, [r3, #4]
 8017176:	6958      	ldr	r0, [r3, #20]
 8017178:	b138      	cbz	r0, 801718a <rcl_wait_set_clear+0xae>
 801717a:	691a      	ldr	r2, [r3, #16]
 801717c:	2100      	movs	r1, #0
 801717e:	0092      	lsls	r2, r2, #2
 8017180:	f004 fecc 	bl	801bf1c <memset>
 8017184:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017186:	2200      	movs	r2, #0
 8017188:	611a      	str	r2, [r3, #16]
 801718a:	6a18      	ldr	r0, [r3, #32]
 801718c:	b138      	cbz	r0, 801719e <rcl_wait_set_clear+0xc2>
 801718e:	69da      	ldr	r2, [r3, #28]
 8017190:	2100      	movs	r1, #0
 8017192:	0092      	lsls	r2, r2, #2
 8017194:	f004 fec2 	bl	801bf1c <memset>
 8017198:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801719a:	2200      	movs	r2, #0
 801719c:	61da      	str	r2, [r3, #28]
 801719e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80171a0:	b138      	cbz	r0, 80171b2 <rcl_wait_set_clear+0xd6>
 80171a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80171a4:	2100      	movs	r1, #0
 80171a6:	0092      	lsls	r2, r2, #2
 80171a8:	f004 feb8 	bl	801bf1c <memset>
 80171ac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80171ae:	2200      	movs	r2, #0
 80171b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80171b2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80171b4:	b138      	cbz	r0, 80171c6 <rcl_wait_set_clear+0xea>
 80171b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80171b8:	2100      	movs	r1, #0
 80171ba:	0092      	lsls	r2, r2, #2
 80171bc:	f004 feae 	bl	801bf1c <memset>
 80171c0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80171c2:	2000      	movs	r0, #0
 80171c4:	6358      	str	r0, [r3, #52]	@ 0x34
 80171c6:	bd10      	pop	{r4, pc}
 80171c8:	200b      	movs	r0, #11
 80171ca:	4770      	bx	lr
 80171cc:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80171d0:	bd10      	pop	{r4, pc}
 80171d2:	bf00      	nop

080171d4 <rcl_wait_set_resize>:
 80171d4:	2800      	cmp	r0, #0
 80171d6:	f000 8185 	beq.w	80174e4 <rcl_wait_set_resize+0x310>
 80171da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171de:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80171e0:	b083      	sub	sp, #12
 80171e2:	4605      	mov	r5, r0
 80171e4:	2c00      	cmp	r4, #0
 80171e6:	f000 817f 	beq.w	80174e8 <rcl_wait_set_resize+0x314>
 80171ea:	f04f 0900 	mov.w	r9, #0
 80171ee:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 80171f2:	461f      	mov	r7, r3
 80171f4:	4688      	mov	r8, r1
 80171f6:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 80171fa:	4616      	mov	r6, r2
 80171fc:	f8c0 9004 	str.w	r9, [r0, #4]
 8017200:	f8c4 9000 	str.w	r9, [r4]
 8017204:	2900      	cmp	r1, #0
 8017206:	f000 80bd 	beq.w	8017384 <rcl_wait_set_resize+0x1b0>
 801720a:	008c      	lsls	r4, r1, #2
 801720c:	6800      	ldr	r0, [r0, #0]
 801720e:	9301      	str	r3, [sp, #4]
 8017210:	4652      	mov	r2, sl
 8017212:	4621      	mov	r1, r4
 8017214:	4798      	blx	r3
 8017216:	9b01      	ldr	r3, [sp, #4]
 8017218:	6028      	str	r0, [r5, #0]
 801721a:	2800      	cmp	r0, #0
 801721c:	f000 80cb 	beq.w	80173b6 <rcl_wait_set_resize+0x1e2>
 8017220:	4622      	mov	r2, r4
 8017222:	4649      	mov	r1, r9
 8017224:	9301      	str	r3, [sp, #4]
 8017226:	f004 fe79 	bl	801bf1c <memset>
 801722a:	f8c5 8004 	str.w	r8, [r5, #4]
 801722e:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8017232:	9b01      	ldr	r3, [sp, #4]
 8017234:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8017238:	f8c8 9004 	str.w	r9, [r8, #4]
 801723c:	4652      	mov	r2, sl
 801723e:	4621      	mov	r1, r4
 8017240:	4798      	blx	r3
 8017242:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8017244:	f8c8 0008 	str.w	r0, [r8, #8]
 8017248:	689b      	ldr	r3, [r3, #8]
 801724a:	2b00      	cmp	r3, #0
 801724c:	f000 80ac 	beq.w	80173a8 <rcl_wait_set_resize+0x1d4>
 8017250:	4622      	mov	r2, r4
 8017252:	4649      	mov	r1, r9
 8017254:	4618      	mov	r0, r3
 8017256:	f004 fe61 	bl	801bf1c <memset>
 801725a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801725c:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8017260:	f04f 0800 	mov.w	r8, #0
 8017264:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8017268:	f8c5 800c 	str.w	r8, [r5, #12]
 801726c:	f8c4 800c 	str.w	r8, [r4, #12]
 8017270:	2e00      	cmp	r6, #0
 8017272:	f040 80a4 	bne.w	80173be <rcl_wait_set_resize+0x1ea>
 8017276:	68a8      	ldr	r0, [r5, #8]
 8017278:	b128      	cbz	r0, 8017286 <rcl_wait_set_resize+0xb2>
 801727a:	4649      	mov	r1, r9
 801727c:	4790      	blx	r2
 801727e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8017280:	60ae      	str	r6, [r5, #8]
 8017282:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8017286:	f04f 0800 	mov.w	r8, #0
 801728a:	19f6      	adds	r6, r6, r7
 801728c:	f8c4 8010 	str.w	r8, [r4, #16]
 8017290:	f040 80ac 	bne.w	80173ec <rcl_wait_set_resize+0x218>
 8017294:	6960      	ldr	r0, [r4, #20]
 8017296:	b130      	cbz	r0, 80172a6 <rcl_wait_set_resize+0xd2>
 8017298:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 801729a:	4649      	mov	r1, r9
 801729c:	4798      	blx	r3
 801729e:	6166      	str	r6, [r4, #20]
 80172a0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80172a2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80172a6:	2600      	movs	r6, #0
 80172a8:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 80172ac:	616e      	str	r6, [r5, #20]
 80172ae:	6426      	str	r6, [r4, #64]	@ 0x40
 80172b0:	2f00      	cmp	r7, #0
 80172b2:	f040 80ad 	bne.w	8017410 <rcl_wait_set_resize+0x23c>
 80172b6:	6928      	ldr	r0, [r5, #16]
 80172b8:	b138      	cbz	r0, 80172ca <rcl_wait_set_resize+0xf6>
 80172ba:	4649      	mov	r1, r9
 80172bc:	47d0      	blx	sl
 80172be:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80172c0:	612f      	str	r7, [r5, #16]
 80172c2:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 80172c6:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80172ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80172cc:	2600      	movs	r6, #0
 80172ce:	61ee      	str	r6, [r5, #28]
 80172d0:	61a6      	str	r6, [r4, #24]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	f040 80af 	bne.w	8017436 <rcl_wait_set_resize+0x262>
 80172d8:	69a8      	ldr	r0, [r5, #24]
 80172da:	b120      	cbz	r0, 80172e6 <rcl_wait_set_resize+0x112>
 80172dc:	4649      	mov	r1, r9
 80172de:	47d0      	blx	sl
 80172e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80172e2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80172e4:	61ab      	str	r3, [r5, #24]
 80172e6:	6a20      	ldr	r0, [r4, #32]
 80172e8:	b128      	cbz	r0, 80172f6 <rcl_wait_set_resize+0x122>
 80172ea:	4649      	mov	r1, r9
 80172ec:	47d0      	blx	sl
 80172ee:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80172f0:	2300      	movs	r3, #0
 80172f2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80172f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80172f8:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80172fa:	2600      	movs	r6, #0
 80172fc:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8017300:	626e      	str	r6, [r5, #36]	@ 0x24
 8017302:	6266      	str	r6, [r4, #36]	@ 0x24
 8017304:	2b00      	cmp	r3, #0
 8017306:	f000 80b6 	beq.w	8017476 <rcl_wait_set_resize+0x2a2>
 801730a:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 801730e:	6a28      	ldr	r0, [r5, #32]
 8017310:	463a      	mov	r2, r7
 8017312:	4651      	mov	r1, sl
 8017314:	47c8      	blx	r9
 8017316:	6228      	str	r0, [r5, #32]
 8017318:	2800      	cmp	r0, #0
 801731a:	d04c      	beq.n	80173b6 <rcl_wait_set_resize+0x1e2>
 801731c:	4652      	mov	r2, sl
 801731e:	4631      	mov	r1, r6
 8017320:	f004 fdfc 	bl	801bf1c <memset>
 8017324:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8017326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017328:	626b      	str	r3, [r5, #36]	@ 0x24
 801732a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801732c:	62a6      	str	r6, [r4, #40]	@ 0x28
 801732e:	463a      	mov	r2, r7
 8017330:	4651      	mov	r1, sl
 8017332:	47c8      	blx	r9
 8017334:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8017336:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8017338:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 801733a:	2c00      	cmp	r4, #0
 801733c:	f000 80f0 	beq.w	8017520 <rcl_wait_set_resize+0x34c>
 8017340:	4620      	mov	r0, r4
 8017342:	4652      	mov	r2, sl
 8017344:	4631      	mov	r1, r6
 8017346:	f004 fde9 	bl	801bf1c <memset>
 801734a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801734c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801734e:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8017350:	2600      	movs	r6, #0
 8017352:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8017356:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8017358:	6326      	str	r6, [r4, #48]	@ 0x30
 801735a:	2b00      	cmp	r3, #0
 801735c:	f040 809d 	bne.w	801749a <rcl_wait_set_resize+0x2c6>
 8017360:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8017362:	b120      	cbz	r0, 801736e <rcl_wait_set_resize+0x19a>
 8017364:	4639      	mov	r1, r7
 8017366:	47c0      	blx	r8
 8017368:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801736a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801736c:	62ab      	str	r3, [r5, #40]	@ 0x28
 801736e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017370:	b310      	cbz	r0, 80173b8 <rcl_wait_set_resize+0x1e4>
 8017372:	4639      	mov	r1, r7
 8017374:	47c0      	blx	r8
 8017376:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8017378:	2000      	movs	r0, #0
 801737a:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 801737e:	b003      	add	sp, #12
 8017380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017384:	6800      	ldr	r0, [r0, #0]
 8017386:	b120      	cbz	r0, 8017392 <rcl_wait_set_resize+0x1be>
 8017388:	4651      	mov	r1, sl
 801738a:	47d8      	blx	fp
 801738c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801738e:	f8c5 8000 	str.w	r8, [r5]
 8017392:	68a0      	ldr	r0, [r4, #8]
 8017394:	2800      	cmp	r0, #0
 8017396:	f43f af61 	beq.w	801725c <rcl_wait_set_resize+0x88>
 801739a:	4651      	mov	r1, sl
 801739c:	47d8      	blx	fp
 801739e:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80173a0:	2300      	movs	r3, #0
 80173a2:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80173a6:	e759      	b.n	801725c <rcl_wait_set_resize+0x88>
 80173a8:	6828      	ldr	r0, [r5, #0]
 80173aa:	9301      	str	r3, [sp, #4]
 80173ac:	4651      	mov	r1, sl
 80173ae:	47d8      	blx	fp
 80173b0:	9b01      	ldr	r3, [sp, #4]
 80173b2:	e9c5 3300 	strd	r3, r3, [r5]
 80173b6:	200a      	movs	r0, #10
 80173b8:	b003      	add	sp, #12
 80173ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173be:	00b4      	lsls	r4, r6, #2
 80173c0:	68a8      	ldr	r0, [r5, #8]
 80173c2:	464a      	mov	r2, r9
 80173c4:	4621      	mov	r1, r4
 80173c6:	4798      	blx	r3
 80173c8:	60a8      	str	r0, [r5, #8]
 80173ca:	2800      	cmp	r0, #0
 80173cc:	d0f3      	beq.n	80173b6 <rcl_wait_set_resize+0x1e2>
 80173ce:	4622      	mov	r2, r4
 80173d0:	4641      	mov	r1, r8
 80173d2:	f004 fda3 	bl	801bf1c <memset>
 80173d6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80173d8:	60ee      	str	r6, [r5, #12]
 80173da:	f04f 0800 	mov.w	r8, #0
 80173de:	19f6      	adds	r6, r6, r7
 80173e0:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80173e4:	f8c4 8010 	str.w	r8, [r4, #16]
 80173e8:	f43f af54 	beq.w	8017294 <rcl_wait_set_resize+0xc0>
 80173ec:	00b6      	lsls	r6, r6, #2
 80173ee:	464a      	mov	r2, r9
 80173f0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80173f2:	6960      	ldr	r0, [r4, #20]
 80173f4:	4631      	mov	r1, r6
 80173f6:	4798      	blx	r3
 80173f8:	4681      	mov	r9, r0
 80173fa:	6160      	str	r0, [r4, #20]
 80173fc:	2800      	cmp	r0, #0
 80173fe:	d076      	beq.n	80174ee <rcl_wait_set_resize+0x31a>
 8017400:	4632      	mov	r2, r6
 8017402:	4641      	mov	r1, r8
 8017404:	f004 fd8a 	bl	801bf1c <memset>
 8017408:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801740a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801740e:	e74a      	b.n	80172a6 <rcl_wait_set_resize+0xd2>
 8017410:	00bc      	lsls	r4, r7, #2
 8017412:	6928      	ldr	r0, [r5, #16]
 8017414:	464a      	mov	r2, r9
 8017416:	4621      	mov	r1, r4
 8017418:	47c0      	blx	r8
 801741a:	6128      	str	r0, [r5, #16]
 801741c:	2800      	cmp	r0, #0
 801741e:	d0ca      	beq.n	80173b6 <rcl_wait_set_resize+0x1e2>
 8017420:	4622      	mov	r2, r4
 8017422:	4631      	mov	r1, r6
 8017424:	f004 fd7a 	bl	801bf1c <memset>
 8017428:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801742a:	616f      	str	r7, [r5, #20]
 801742c:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8017430:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8017434:	e749      	b.n	80172ca <rcl_wait_set_resize+0xf6>
 8017436:	009c      	lsls	r4, r3, #2
 8017438:	69a8      	ldr	r0, [r5, #24]
 801743a:	464a      	mov	r2, r9
 801743c:	4621      	mov	r1, r4
 801743e:	47c0      	blx	r8
 8017440:	61a8      	str	r0, [r5, #24]
 8017442:	2800      	cmp	r0, #0
 8017444:	d0b7      	beq.n	80173b6 <rcl_wait_set_resize+0x1e2>
 8017446:	4622      	mov	r2, r4
 8017448:	4631      	mov	r1, r6
 801744a:	f004 fd67 	bl	801bf1c <memset>
 801744e:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8017450:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017452:	61eb      	str	r3, [r5, #28]
 8017454:	6a38      	ldr	r0, [r7, #32]
 8017456:	61fe      	str	r6, [r7, #28]
 8017458:	464a      	mov	r2, r9
 801745a:	4621      	mov	r1, r4
 801745c:	47c0      	blx	r8
 801745e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8017460:	6238      	str	r0, [r7, #32]
 8017462:	6a1f      	ldr	r7, [r3, #32]
 8017464:	2f00      	cmp	r7, #0
 8017466:	d054      	beq.n	8017512 <rcl_wait_set_resize+0x33e>
 8017468:	4622      	mov	r2, r4
 801746a:	4631      	mov	r1, r6
 801746c:	4638      	mov	r0, r7
 801746e:	f004 fd55 	bl	801bf1c <memset>
 8017472:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8017474:	e73f      	b.n	80172f6 <rcl_wait_set_resize+0x122>
 8017476:	6a28      	ldr	r0, [r5, #32]
 8017478:	b120      	cbz	r0, 8017484 <rcl_wait_set_resize+0x2b0>
 801747a:	4639      	mov	r1, r7
 801747c:	47c0      	blx	r8
 801747e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017480:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8017482:	622b      	str	r3, [r5, #32]
 8017484:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8017486:	2800      	cmp	r0, #0
 8017488:	f43f af60 	beq.w	801734c <rcl_wait_set_resize+0x178>
 801748c:	4639      	mov	r1, r7
 801748e:	47c0      	blx	r8
 8017490:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8017492:	2300      	movs	r3, #0
 8017494:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8017498:	e758      	b.n	801734c <rcl_wait_set_resize+0x178>
 801749a:	009c      	lsls	r4, r3, #2
 801749c:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801749e:	463a      	mov	r2, r7
 80174a0:	4621      	mov	r1, r4
 80174a2:	47c8      	blx	r9
 80174a4:	62a8      	str	r0, [r5, #40]	@ 0x28
 80174a6:	2800      	cmp	r0, #0
 80174a8:	d085      	beq.n	80173b6 <rcl_wait_set_resize+0x1e2>
 80174aa:	4622      	mov	r2, r4
 80174ac:	4631      	mov	r1, r6
 80174ae:	f004 fd35 	bl	801bf1c <memset>
 80174b2:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 80174b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80174b8:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80174ba:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 80174be:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 80174c2:	463a      	mov	r2, r7
 80174c4:	4621      	mov	r1, r4
 80174c6:	47c8      	blx	r9
 80174c8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80174ca:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 80174ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80174d0:	b36b      	cbz	r3, 801752e <rcl_wait_set_resize+0x35a>
 80174d2:	4622      	mov	r2, r4
 80174d4:	4631      	mov	r1, r6
 80174d6:	4618      	mov	r0, r3
 80174d8:	f004 fd20 	bl	801bf1c <memset>
 80174dc:	4630      	mov	r0, r6
 80174de:	b003      	add	sp, #12
 80174e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174e4:	200b      	movs	r0, #11
 80174e6:	4770      	bx	lr
 80174e8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80174ec:	e764      	b.n	80173b8 <rcl_wait_set_resize+0x1e4>
 80174ee:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80174f0:	68a8      	ldr	r0, [r5, #8]
 80174f2:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80174f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80174f6:	4798      	blx	r3
 80174f8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80174fa:	6928      	ldr	r0, [r5, #16]
 80174fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80174fe:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8017500:	f8c5 900c 	str.w	r9, [r5, #12]
 8017504:	f8c5 9008 	str.w	r9, [r5, #8]
 8017508:	4790      	blx	r2
 801750a:	e9c5 9904 	strd	r9, r9, [r5, #16]
 801750e:	200a      	movs	r0, #10
 8017510:	e752      	b.n	80173b8 <rcl_wait_set_resize+0x1e4>
 8017512:	69a8      	ldr	r0, [r5, #24]
 8017514:	4649      	mov	r1, r9
 8017516:	47d0      	blx	sl
 8017518:	e9c5 7706 	strd	r7, r7, [r5, #24]
 801751c:	200a      	movs	r0, #10
 801751e:	e74b      	b.n	80173b8 <rcl_wait_set_resize+0x1e4>
 8017520:	6a28      	ldr	r0, [r5, #32]
 8017522:	4639      	mov	r1, r7
 8017524:	47c0      	blx	r8
 8017526:	e9c5 4408 	strd	r4, r4, [r5, #32]
 801752a:	200a      	movs	r0, #10
 801752c:	e744      	b.n	80173b8 <rcl_wait_set_resize+0x1e4>
 801752e:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8017530:	9301      	str	r3, [sp, #4]
 8017532:	4639      	mov	r1, r7
 8017534:	47c0      	blx	r8
 8017536:	9b01      	ldr	r3, [sp, #4]
 8017538:	200a      	movs	r0, #10
 801753a:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 801753e:	e73b      	b.n	80173b8 <rcl_wait_set_resize+0x1e4>

08017540 <rcl_wait_set_init>:
 8017540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017544:	b084      	sub	sp, #16
 8017546:	4604      	mov	r4, r0
 8017548:	a810      	add	r0, sp, #64	@ 0x40
 801754a:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 801754e:	460f      	mov	r7, r1
 8017550:	4690      	mov	r8, r2
 8017552:	4699      	mov	r9, r3
 8017554:	f7f8 fc10 	bl	800fd78 <rcutils_allocator_is_valid>
 8017558:	2800      	cmp	r0, #0
 801755a:	d06b      	beq.n	8017634 <rcl_wait_set_init+0xf4>
 801755c:	2c00      	cmp	r4, #0
 801755e:	d069      	beq.n	8017634 <rcl_wait_set_init+0xf4>
 8017560:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8017562:	b125      	cbz	r5, 801756e <rcl_wait_set_init+0x2e>
 8017564:	2564      	movs	r5, #100	@ 0x64
 8017566:	4628      	mov	r0, r5
 8017568:	b004      	add	sp, #16
 801756a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801756e:	f1ba 0f00 	cmp.w	sl, #0
 8017572:	d05f      	beq.n	8017634 <rcl_wait_set_init+0xf4>
 8017574:	4650      	mov	r0, sl
 8017576:	f7f6 fb69 	bl	800dc4c <rcl_context_is_valid>
 801757a:	2800      	cmp	r0, #0
 801757c:	d067      	beq.n	801764e <rcl_wait_set_init+0x10e>
 801757e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017580:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8017582:	205c      	movs	r0, #92	@ 0x5c
 8017584:	4798      	blx	r3
 8017586:	6320      	str	r0, [r4, #48]	@ 0x30
 8017588:	2800      	cmp	r0, #0
 801758a:	d062      	beq.n	8017652 <rcl_wait_set_init+0x112>
 801758c:	4629      	mov	r1, r5
 801758e:	225c      	movs	r2, #92	@ 0x5c
 8017590:	f004 fcc4 	bl	801bf1c <memset>
 8017594:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8017598:	eb03 0e02 	add.w	lr, r3, r2
 801759c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801759e:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 80175a0:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80175a4:	449e      	add	lr, r3
 80175a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80175aa:	e9c6 5501 	strd	r5, r5, [r6, #4]
 80175ae:	e9c6 5504 	strd	r5, r5, [r6, #16]
 80175b2:	e9c6 5507 	strd	r5, r5, [r6, #28]
 80175b6:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 80175ba:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 80175be:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 80175c2:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 80175c6:	f8da a000 	ldr.w	sl, [sl]
 80175ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80175cc:	44c6      	add	lr, r8
 80175ce:	f8dc 3000 	ldr.w	r3, [ip]
 80175d2:	602b      	str	r3, [r5, #0]
 80175d4:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 80175d8:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 80175dc:	f001 ff14 	bl	8019408 <rmw_create_wait_set>
 80175e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80175e2:	63f0      	str	r0, [r6, #60]	@ 0x3c
 80175e4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80175e6:	b350      	cbz	r0, 801763e <rcl_wait_set_init+0xfe>
 80175e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80175ea:	9302      	str	r3, [sp, #8]
 80175ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80175ee:	9301      	str	r3, [sp, #4]
 80175f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80175f2:	9300      	str	r3, [sp, #0]
 80175f4:	4642      	mov	r2, r8
 80175f6:	464b      	mov	r3, r9
 80175f8:	4639      	mov	r1, r7
 80175fa:	4620      	mov	r0, r4
 80175fc:	f7ff fdea 	bl	80171d4 <rcl_wait_set_resize>
 8017600:	4605      	mov	r5, r0
 8017602:	2800      	cmp	r0, #0
 8017604:	d0af      	beq.n	8017566 <rcl_wait_set_init+0x26>
 8017606:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017608:	bb2b      	cbnz	r3, 8017656 <rcl_wait_set_init+0x116>
 801760a:	2600      	movs	r6, #0
 801760c:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8017610:	9600      	str	r6, [sp, #0]
 8017612:	4633      	mov	r3, r6
 8017614:	4632      	mov	r2, r6
 8017616:	4631      	mov	r1, r6
 8017618:	4620      	mov	r0, r4
 801761a:	f7ff fddb 	bl	80171d4 <rcl_wait_set_resize>
 801761e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8017620:	2800      	cmp	r0, #0
 8017622:	d0a0      	beq.n	8017566 <rcl_wait_set_init+0x26>
 8017624:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8017626:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8017628:	4798      	blx	r3
 801762a:	4628      	mov	r0, r5
 801762c:	6326      	str	r6, [r4, #48]	@ 0x30
 801762e:	b004      	add	sp, #16
 8017630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017634:	250b      	movs	r5, #11
 8017636:	4628      	mov	r0, r5
 8017638:	b004      	add	sp, #16
 801763a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801763e:	2501      	movs	r5, #1
 8017640:	f001 feec 	bl	801941c <rmw_destroy_wait_set>
 8017644:	2800      	cmp	r0, #0
 8017646:	bf18      	it	ne
 8017648:	f44f 7561 	movne.w	r5, #900	@ 0x384
 801764c:	e7dd      	b.n	801760a <rcl_wait_set_init+0xca>
 801764e:	2565      	movs	r5, #101	@ 0x65
 8017650:	e789      	b.n	8017566 <rcl_wait_set_init+0x26>
 8017652:	250a      	movs	r5, #10
 8017654:	e787      	b.n	8017566 <rcl_wait_set_init+0x26>
 8017656:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8017658:	e7f2      	b.n	8017640 <rcl_wait_set_init+0x100>
 801765a:	bf00      	nop

0801765c <rcl_wait_set_add_guard_condition>:
 801765c:	b318      	cbz	r0, 80176a6 <rcl_wait_set_add_guard_condition+0x4a>
 801765e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8017660:	b570      	push	{r4, r5, r6, lr}
 8017662:	4604      	mov	r4, r0
 8017664:	b30b      	cbz	r3, 80176aa <rcl_wait_set_add_guard_condition+0x4e>
 8017666:	b319      	cbz	r1, 80176b0 <rcl_wait_set_add_guard_condition+0x54>
 8017668:	68dd      	ldr	r5, [r3, #12]
 801766a:	68c0      	ldr	r0, [r0, #12]
 801766c:	4285      	cmp	r5, r0
 801766e:	d217      	bcs.n	80176a0 <rcl_wait_set_add_guard_condition+0x44>
 8017670:	68a0      	ldr	r0, [r4, #8]
 8017672:	1c6e      	adds	r6, r5, #1
 8017674:	60de      	str	r6, [r3, #12]
 8017676:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801767a:	b102      	cbz	r2, 801767e <rcl_wait_set_add_guard_condition+0x22>
 801767c:	6015      	str	r5, [r2, #0]
 801767e:	4608      	mov	r0, r1
 8017680:	f7ff f874 	bl	801676c <rcl_guard_condition_get_rmw_handle>
 8017684:	b150      	cbz	r0, 801769c <rcl_wait_set_add_guard_condition+0x40>
 8017686:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017688:	6842      	ldr	r2, [r0, #4]
 801768a:	695b      	ldr	r3, [r3, #20]
 801768c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017690:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8017692:	6913      	ldr	r3, [r2, #16]
 8017694:	3301      	adds	r3, #1
 8017696:	2000      	movs	r0, #0
 8017698:	6113      	str	r3, [r2, #16]
 801769a:	bd70      	pop	{r4, r5, r6, pc}
 801769c:	2001      	movs	r0, #1
 801769e:	bd70      	pop	{r4, r5, r6, pc}
 80176a0:	f240 3086 	movw	r0, #902	@ 0x386
 80176a4:	bd70      	pop	{r4, r5, r6, pc}
 80176a6:	200b      	movs	r0, #11
 80176a8:	4770      	bx	lr
 80176aa:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80176ae:	bd70      	pop	{r4, r5, r6, pc}
 80176b0:	200b      	movs	r0, #11
 80176b2:	bd70      	pop	{r4, r5, r6, pc}

080176b4 <rcl_wait_set_add_timer>:
 80176b4:	b328      	cbz	r0, 8017702 <rcl_wait_set_add_timer+0x4e>
 80176b6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80176b8:	b570      	push	{r4, r5, r6, lr}
 80176ba:	4604      	mov	r4, r0
 80176bc:	b31b      	cbz	r3, 8017706 <rcl_wait_set_add_timer+0x52>
 80176be:	b329      	cbz	r1, 801770c <rcl_wait_set_add_timer+0x58>
 80176c0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80176c2:	6965      	ldr	r5, [r4, #20]
 80176c4:	42a8      	cmp	r0, r5
 80176c6:	d219      	bcs.n	80176fc <rcl_wait_set_add_timer+0x48>
 80176c8:	6925      	ldr	r5, [r4, #16]
 80176ca:	1c46      	adds	r6, r0, #1
 80176cc:	641e      	str	r6, [r3, #64]	@ 0x40
 80176ce:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80176d2:	b102      	cbz	r2, 80176d6 <rcl_wait_set_add_timer+0x22>
 80176d4:	6010      	str	r0, [r2, #0]
 80176d6:	4608      	mov	r0, r1
 80176d8:	f7f7 fb5e 	bl	800ed98 <rcl_timer_get_guard_condition>
 80176dc:	b168      	cbz	r0, 80176fa <rcl_wait_set_add_timer+0x46>
 80176de:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80176e0:	68e3      	ldr	r3, [r4, #12]
 80176e2:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80176e4:	3b01      	subs	r3, #1
 80176e6:	441d      	add	r5, r3
 80176e8:	f7ff f840 	bl	801676c <rcl_guard_condition_get_rmw_handle>
 80176ec:	b180      	cbz	r0, 8017710 <rcl_wait_set_add_timer+0x5c>
 80176ee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80176f0:	6842      	ldr	r2, [r0, #4]
 80176f2:	695b      	ldr	r3, [r3, #20]
 80176f4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80176f8:	2000      	movs	r0, #0
 80176fa:	bd70      	pop	{r4, r5, r6, pc}
 80176fc:	f240 3086 	movw	r0, #902	@ 0x386
 8017700:	bd70      	pop	{r4, r5, r6, pc}
 8017702:	200b      	movs	r0, #11
 8017704:	4770      	bx	lr
 8017706:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801770a:	bd70      	pop	{r4, r5, r6, pc}
 801770c:	200b      	movs	r0, #11
 801770e:	bd70      	pop	{r4, r5, r6, pc}
 8017710:	2001      	movs	r0, #1
 8017712:	bd70      	pop	{r4, r5, r6, pc}

08017714 <rcl_wait_set_add_client>:
 8017714:	b318      	cbz	r0, 801775e <rcl_wait_set_add_client+0x4a>
 8017716:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8017718:	b570      	push	{r4, r5, r6, lr}
 801771a:	4604      	mov	r4, r0
 801771c:	b30b      	cbz	r3, 8017762 <rcl_wait_set_add_client+0x4e>
 801771e:	b319      	cbz	r1, 8017768 <rcl_wait_set_add_client+0x54>
 8017720:	699d      	ldr	r5, [r3, #24]
 8017722:	69c0      	ldr	r0, [r0, #28]
 8017724:	4285      	cmp	r5, r0
 8017726:	d217      	bcs.n	8017758 <rcl_wait_set_add_client+0x44>
 8017728:	69a0      	ldr	r0, [r4, #24]
 801772a:	1c6e      	adds	r6, r5, #1
 801772c:	619e      	str	r6, [r3, #24]
 801772e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8017732:	b102      	cbz	r2, 8017736 <rcl_wait_set_add_client+0x22>
 8017734:	6015      	str	r5, [r2, #0]
 8017736:	4608      	mov	r0, r1
 8017738:	f7fe fe6c 	bl	8016414 <rcl_client_get_rmw_handle>
 801773c:	b150      	cbz	r0, 8017754 <rcl_wait_set_add_client+0x40>
 801773e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017740:	6842      	ldr	r2, [r0, #4]
 8017742:	6a1b      	ldr	r3, [r3, #32]
 8017744:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017748:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801774a:	69d3      	ldr	r3, [r2, #28]
 801774c:	3301      	adds	r3, #1
 801774e:	2000      	movs	r0, #0
 8017750:	61d3      	str	r3, [r2, #28]
 8017752:	bd70      	pop	{r4, r5, r6, pc}
 8017754:	2001      	movs	r0, #1
 8017756:	bd70      	pop	{r4, r5, r6, pc}
 8017758:	f240 3086 	movw	r0, #902	@ 0x386
 801775c:	bd70      	pop	{r4, r5, r6, pc}
 801775e:	200b      	movs	r0, #11
 8017760:	4770      	bx	lr
 8017762:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8017766:	bd70      	pop	{r4, r5, r6, pc}
 8017768:	200b      	movs	r0, #11
 801776a:	bd70      	pop	{r4, r5, r6, pc}

0801776c <rcl_wait_set_add_service>:
 801776c:	b318      	cbz	r0, 80177b6 <rcl_wait_set_add_service+0x4a>
 801776e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8017770:	b570      	push	{r4, r5, r6, lr}
 8017772:	4604      	mov	r4, r0
 8017774:	b30b      	cbz	r3, 80177ba <rcl_wait_set_add_service+0x4e>
 8017776:	b319      	cbz	r1, 80177c0 <rcl_wait_set_add_service+0x54>
 8017778:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 801777a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 801777c:	4285      	cmp	r5, r0
 801777e:	d217      	bcs.n	80177b0 <rcl_wait_set_add_service+0x44>
 8017780:	6a20      	ldr	r0, [r4, #32]
 8017782:	1c6e      	adds	r6, r5, #1
 8017784:	625e      	str	r6, [r3, #36]	@ 0x24
 8017786:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801778a:	b102      	cbz	r2, 801778e <rcl_wait_set_add_service+0x22>
 801778c:	6015      	str	r5, [r2, #0]
 801778e:	4608      	mov	r0, r1
 8017790:	f7ff f9c8 	bl	8016b24 <rcl_service_get_rmw_handle>
 8017794:	b150      	cbz	r0, 80177ac <rcl_wait_set_add_service+0x40>
 8017796:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8017798:	6842      	ldr	r2, [r0, #4]
 801779a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801779c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80177a0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80177a2:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80177a4:	3301      	adds	r3, #1
 80177a6:	2000      	movs	r0, #0
 80177a8:	6293      	str	r3, [r2, #40]	@ 0x28
 80177aa:	bd70      	pop	{r4, r5, r6, pc}
 80177ac:	2001      	movs	r0, #1
 80177ae:	bd70      	pop	{r4, r5, r6, pc}
 80177b0:	f240 3086 	movw	r0, #902	@ 0x386
 80177b4:	bd70      	pop	{r4, r5, r6, pc}
 80177b6:	200b      	movs	r0, #11
 80177b8:	4770      	bx	lr
 80177ba:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80177be:	bd70      	pop	{r4, r5, r6, pc}
 80177c0:	200b      	movs	r0, #11
 80177c2:	bd70      	pop	{r4, r5, r6, pc}
 80177c4:	0000      	movs	r0, r0
	...

080177c8 <rcl_wait>:
 80177c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177cc:	ed2d 8b02 	vpush	{d8}
 80177d0:	b08d      	sub	sp, #52	@ 0x34
 80177d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80177d6:	2800      	cmp	r0, #0
 80177d8:	f000 8143 	beq.w	8017a62 <rcl_wait+0x29a>
 80177dc:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80177de:	4605      	mov	r5, r0
 80177e0:	2e00      	cmp	r6, #0
 80177e2:	f000 8112 	beq.w	8017a0a <rcl_wait+0x242>
 80177e6:	6843      	ldr	r3, [r0, #4]
 80177e8:	b983      	cbnz	r3, 801780c <rcl_wait+0x44>
 80177ea:	68eb      	ldr	r3, [r5, #12]
 80177ec:	b973      	cbnz	r3, 801780c <rcl_wait+0x44>
 80177ee:	696b      	ldr	r3, [r5, #20]
 80177f0:	b963      	cbnz	r3, 801780c <rcl_wait+0x44>
 80177f2:	69eb      	ldr	r3, [r5, #28]
 80177f4:	b953      	cbnz	r3, 801780c <rcl_wait+0x44>
 80177f6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80177f8:	b943      	cbnz	r3, 801780c <rcl_wait+0x44>
 80177fa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80177fc:	b933      	cbnz	r3, 801780c <rcl_wait+0x44>
 80177fe:	f240 3085 	movw	r0, #901	@ 0x385
 8017802:	b00d      	add	sp, #52	@ 0x34
 8017804:	ecbd 8b02 	vpop	{d8}
 8017808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801780c:	9b04      	ldr	r3, [sp, #16]
 801780e:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8017810:	2b01      	cmp	r3, #1
 8017812:	9b05      	ldr	r3, [sp, #20]
 8017814:	f173 0300 	sbcs.w	r3, r3, #0
 8017818:	f2c0 80f0 	blt.w	80179fc <rcl_wait+0x234>
 801781c:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8017820:	4643      	mov	r3, r8
 8017822:	2a00      	cmp	r2, #0
 8017824:	f000 8133 	beq.w	8017a8e <rcl_wait+0x2c6>
 8017828:	2400      	movs	r4, #0
 801782a:	4613      	mov	r3, r2
 801782c:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 8017aa0 <rcl_wait+0x2d8>
 8017830:	46a2      	mov	sl, r4
 8017832:	46a3      	mov	fp, r4
 8017834:	f240 3921 	movw	r9, #801	@ 0x321
 8017838:	4632      	mov	r2, r6
 801783a:	e014      	b.n	8017866 <rcl_wait+0x9e>
 801783c:	2800      	cmp	r0, #0
 801783e:	d1e0      	bne.n	8017802 <rcl_wait+0x3a>
 8017840:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017844:	4542      	cmp	r2, r8
 8017846:	eb73 0107 	sbcs.w	r1, r3, r7
 801784a:	da03      	bge.n	8017854 <rcl_wait+0x8c>
 801784c:	4690      	mov	r8, r2
 801784e:	461f      	mov	r7, r3
 8017850:	f04f 0b01 	mov.w	fp, #1
 8017854:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8017856:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8017858:	3401      	adds	r4, #1
 801785a:	f14a 0a00 	adc.w	sl, sl, #0
 801785e:	429c      	cmp	r4, r3
 8017860:	f17a 0100 	sbcs.w	r1, sl, #0
 8017864:	d228      	bcs.n	80178b8 <rcl_wait+0xf0>
 8017866:	6928      	ldr	r0, [r5, #16]
 8017868:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801786c:	a908      	add	r1, sp, #32
 801786e:	00a6      	lsls	r6, r4, #2
 8017870:	2800      	cmp	r0, #0
 8017872:	d0f1      	beq.n	8017858 <rcl_wait+0x90>
 8017874:	68eb      	ldr	r3, [r5, #12]
 8017876:	f8d2 c014 	ldr.w	ip, [r2, #20]
 801787a:	4423      	add	r3, r4
 801787c:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8017880:	f1be 0f00 	cmp.w	lr, #0
 8017884:	d006      	beq.n	8017894 <rcl_wait+0xcc>
 8017886:	6913      	ldr	r3, [r2, #16]
 8017888:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801788c:	3301      	adds	r3, #1
 801788e:	6113      	str	r3, [r2, #16]
 8017890:	692b      	ldr	r3, [r5, #16]
 8017892:	5998      	ldr	r0, [r3, r6]
 8017894:	ed8d 8b08 	vstr	d8, [sp, #32]
 8017898:	f7f7 fa4c 	bl	800ed34 <rcl_timer_get_time_until_next_call>
 801789c:	4548      	cmp	r0, r9
 801789e:	d1cd      	bne.n	801783c <rcl_wait+0x74>
 80178a0:	692b      	ldr	r3, [r5, #16]
 80178a2:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80178a4:	2100      	movs	r1, #0
 80178a6:	5199      	str	r1, [r3, r6]
 80178a8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80178aa:	3401      	adds	r4, #1
 80178ac:	f14a 0a00 	adc.w	sl, sl, #0
 80178b0:	429c      	cmp	r4, r3
 80178b2:	f17a 0100 	sbcs.w	r1, sl, #0
 80178b6:	d3d6      	bcc.n	8017866 <rcl_wait+0x9e>
 80178b8:	4616      	mov	r6, r2
 80178ba:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80178be:	4313      	orrs	r3, r2
 80178c0:	46d9      	mov	r9, fp
 80178c2:	f040 80a9 	bne.w	8017a18 <rcl_wait+0x250>
 80178c6:	2300      	movs	r3, #0
 80178c8:	2200      	movs	r2, #0
 80178ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80178ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80178d2:	ab08      	add	r3, sp, #32
 80178d4:	9302      	str	r3, [sp, #8]
 80178d6:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 80178d8:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 80178dc:	e9cd 3200 	strd	r3, r2, [sp]
 80178e0:	f106 0110 	add.w	r1, r6, #16
 80178e4:	f106 031c 	add.w	r3, r6, #28
 80178e8:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 80178ec:	1d30      	adds	r0, r6, #4
 80178ee:	f001 fc13 	bl	8019118 <rmw_wait>
 80178f2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80178f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80178f6:	4680      	mov	r8, r0
 80178f8:	b1ca      	cbz	r2, 801792e <rcl_wait+0x166>
 80178fa:	2400      	movs	r4, #0
 80178fc:	4627      	mov	r7, r4
 80178fe:	692a      	ldr	r2, [r5, #16]
 8017900:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8017904:	f10d 011f 	add.w	r1, sp, #31
 8017908:	00a6      	lsls	r6, r4, #2
 801790a:	b160      	cbz	r0, 8017926 <rcl_wait+0x15e>
 801790c:	f88d 701f 	strb.w	r7, [sp, #31]
 8017910:	f7f7 f9d6 	bl	800ecc0 <rcl_timer_is_ready>
 8017914:	2800      	cmp	r0, #0
 8017916:	f47f af74 	bne.w	8017802 <rcl_wait+0x3a>
 801791a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801791e:	b90b      	cbnz	r3, 8017924 <rcl_wait+0x15c>
 8017920:	692a      	ldr	r2, [r5, #16]
 8017922:	5193      	str	r3, [r2, r6]
 8017924:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8017926:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8017928:	3401      	adds	r4, #1
 801792a:	42a2      	cmp	r2, r4
 801792c:	d8e7      	bhi.n	80178fe <rcl_wait+0x136>
 801792e:	f038 0002 	bics.w	r0, r8, #2
 8017932:	f040 8090 	bne.w	8017a56 <rcl_wait+0x28e>
 8017936:	686e      	ldr	r6, [r5, #4]
 8017938:	4602      	mov	r2, r0
 801793a:	b91e      	cbnz	r6, 8017944 <rcl_wait+0x17c>
 801793c:	e00d      	b.n	801795a <rcl_wait+0x192>
 801793e:	3201      	adds	r2, #1
 8017940:	42b2      	cmp	r2, r6
 8017942:	d00a      	beq.n	801795a <rcl_wait+0x192>
 8017944:	6899      	ldr	r1, [r3, #8]
 8017946:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801794a:	2900      	cmp	r1, #0
 801794c:	d1f7      	bne.n	801793e <rcl_wait+0x176>
 801794e:	682c      	ldr	r4, [r5, #0]
 8017950:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8017954:	3201      	adds	r2, #1
 8017956:	42b2      	cmp	r2, r6
 8017958:	d1f4      	bne.n	8017944 <rcl_wait+0x17c>
 801795a:	68ee      	ldr	r6, [r5, #12]
 801795c:	2200      	movs	r2, #0
 801795e:	b91e      	cbnz	r6, 8017968 <rcl_wait+0x1a0>
 8017960:	e00d      	b.n	801797e <rcl_wait+0x1b6>
 8017962:	3201      	adds	r2, #1
 8017964:	42b2      	cmp	r2, r6
 8017966:	d00a      	beq.n	801797e <rcl_wait+0x1b6>
 8017968:	6959      	ldr	r1, [r3, #20]
 801796a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801796e:	2900      	cmp	r1, #0
 8017970:	d1f7      	bne.n	8017962 <rcl_wait+0x19a>
 8017972:	68ac      	ldr	r4, [r5, #8]
 8017974:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8017978:	3201      	adds	r2, #1
 801797a:	42b2      	cmp	r2, r6
 801797c:	d1f4      	bne.n	8017968 <rcl_wait+0x1a0>
 801797e:	69ee      	ldr	r6, [r5, #28]
 8017980:	2200      	movs	r2, #0
 8017982:	b91e      	cbnz	r6, 801798c <rcl_wait+0x1c4>
 8017984:	e00d      	b.n	80179a2 <rcl_wait+0x1da>
 8017986:	3201      	adds	r2, #1
 8017988:	42b2      	cmp	r2, r6
 801798a:	d00a      	beq.n	80179a2 <rcl_wait+0x1da>
 801798c:	6a19      	ldr	r1, [r3, #32]
 801798e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8017992:	2900      	cmp	r1, #0
 8017994:	d1f7      	bne.n	8017986 <rcl_wait+0x1be>
 8017996:	69ac      	ldr	r4, [r5, #24]
 8017998:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801799c:	3201      	adds	r2, #1
 801799e:	42b2      	cmp	r2, r6
 80179a0:	d1f4      	bne.n	801798c <rcl_wait+0x1c4>
 80179a2:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 80179a4:	2200      	movs	r2, #0
 80179a6:	b91e      	cbnz	r6, 80179b0 <rcl_wait+0x1e8>
 80179a8:	e00d      	b.n	80179c6 <rcl_wait+0x1fe>
 80179aa:	3201      	adds	r2, #1
 80179ac:	4296      	cmp	r6, r2
 80179ae:	d00a      	beq.n	80179c6 <rcl_wait+0x1fe>
 80179b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80179b2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80179b6:	2900      	cmp	r1, #0
 80179b8:	d1f7      	bne.n	80179aa <rcl_wait+0x1e2>
 80179ba:	6a2c      	ldr	r4, [r5, #32]
 80179bc:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80179c0:	3201      	adds	r2, #1
 80179c2:	4296      	cmp	r6, r2
 80179c4:	d1f4      	bne.n	80179b0 <rcl_wait+0x1e8>
 80179c6:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 80179c8:	2200      	movs	r2, #0
 80179ca:	b91e      	cbnz	r6, 80179d4 <rcl_wait+0x20c>
 80179cc:	e00d      	b.n	80179ea <rcl_wait+0x222>
 80179ce:	3201      	adds	r2, #1
 80179d0:	42b2      	cmp	r2, r6
 80179d2:	d00a      	beq.n	80179ea <rcl_wait+0x222>
 80179d4:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80179d6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80179da:	2900      	cmp	r1, #0
 80179dc:	d1f7      	bne.n	80179ce <rcl_wait+0x206>
 80179de:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 80179e0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80179e4:	3201      	adds	r2, #1
 80179e6:	42b2      	cmp	r2, r6
 80179e8:	d1f4      	bne.n	80179d4 <rcl_wait+0x20c>
 80179ea:	f1b8 0f02 	cmp.w	r8, #2
 80179ee:	f47f af08 	bne.w	8017802 <rcl_wait+0x3a>
 80179f2:	464b      	mov	r3, r9
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	bf08      	it	eq
 80179f8:	2002      	moveq	r0, #2
 80179fa:	e702      	b.n	8017802 <rcl_wait+0x3a>
 80179fc:	2a00      	cmp	r2, #0
 80179fe:	d03a      	beq.n	8017a76 <rcl_wait+0x2ae>
 8017a00:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8017a04:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8017a08:	e70e      	b.n	8017828 <rcl_wait+0x60>
 8017a0a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8017a0e:	b00d      	add	sp, #52	@ 0x34
 8017a10:	ecbd 8b02 	vpop	{d8}
 8017a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a18:	9b04      	ldr	r3, [sp, #16]
 8017a1a:	2b01      	cmp	r3, #1
 8017a1c:	9b05      	ldr	r3, [sp, #20]
 8017a1e:	f173 0300 	sbcs.w	r3, r3, #0
 8017a22:	db24      	blt.n	8017a6e <rcl_wait+0x2a6>
 8017a24:	2f00      	cmp	r7, #0
 8017a26:	bfbc      	itt	lt
 8017a28:	f04f 0800 	movlt.w	r8, #0
 8017a2c:	4647      	movlt	r7, r8
 8017a2e:	a31e      	add	r3, pc, #120	@ (adr r3, 8017aa8 <rcl_wait+0x2e0>)
 8017a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a34:	4640      	mov	r0, r8
 8017a36:	4639      	mov	r1, r7
 8017a38:	f7e9 f870 	bl	8000b1c <__aeabi_ldivmod>
 8017a3c:	a31a      	add	r3, pc, #104	@ (adr r3, 8017aa8 <rcl_wait+0x2e0>)
 8017a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a42:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017a46:	4640      	mov	r0, r8
 8017a48:	4639      	mov	r1, r7
 8017a4a:	f7e9 f867 	bl	8000b1c <__aeabi_ldivmod>
 8017a4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8017a52:	ab08      	add	r3, sp, #32
 8017a54:	e73e      	b.n	80178d4 <rcl_wait+0x10c>
 8017a56:	2001      	movs	r0, #1
 8017a58:	b00d      	add	sp, #52	@ 0x34
 8017a5a:	ecbd 8b02 	vpop	{d8}
 8017a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a62:	200b      	movs	r0, #11
 8017a64:	b00d      	add	sp, #52	@ 0x34
 8017a66:	ecbd 8b02 	vpop	{d8}
 8017a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a6e:	465b      	mov	r3, fp
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d1d7      	bne.n	8017a24 <rcl_wait+0x25c>
 8017a74:	e72e      	b.n	80178d4 <rcl_wait+0x10c>
 8017a76:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8017a7a:	430b      	orrs	r3, r1
 8017a7c:	bf08      	it	eq
 8017a7e:	4691      	moveq	r9, r2
 8017a80:	f43f af21 	beq.w	80178c6 <rcl_wait+0xfe>
 8017a84:	9b04      	ldr	r3, [sp, #16]
 8017a86:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8017a8a:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8017a8e:	2b01      	cmp	r3, #1
 8017a90:	9b05      	ldr	r3, [sp, #20]
 8017a92:	f173 0300 	sbcs.w	r3, r3, #0
 8017a96:	f04f 0300 	mov.w	r3, #0
 8017a9a:	4699      	mov	r9, r3
 8017a9c:	dac2      	bge.n	8017a24 <rcl_wait+0x25c>
 8017a9e:	e719      	b.n	80178d4 <rcl_wait+0x10c>
 8017aa0:	ffffffff 	.word	0xffffffff
 8017aa4:	7fffffff 	.word	0x7fffffff
 8017aa8:	3b9aca00 	.word	0x3b9aca00
 8017aac:	00000000 	.word	0x00000000

08017ab0 <rcl_action_take_goal_response>:
 8017ab0:	2800      	cmp	r0, #0
 8017ab2:	d039      	beq.n	8017b28 <rcl_action_take_goal_response+0x78>
 8017ab4:	b570      	push	{r4, r5, r6, lr}
 8017ab6:	4604      	mov	r4, r0
 8017ab8:	6800      	ldr	r0, [r0, #0]
 8017aba:	b380      	cbz	r0, 8017b1e <rcl_action_take_goal_response+0x6e>
 8017abc:	460d      	mov	r5, r1
 8017abe:	4616      	mov	r6, r2
 8017ac0:	f7fe fd2e 	bl	8016520 <rcl_client_is_valid>
 8017ac4:	b330      	cbz	r0, 8017b14 <rcl_action_take_goal_response+0x64>
 8017ac6:	6820      	ldr	r0, [r4, #0]
 8017ac8:	3004      	adds	r0, #4
 8017aca:	f7fe fd29 	bl	8016520 <rcl_client_is_valid>
 8017ace:	b308      	cbz	r0, 8017b14 <rcl_action_take_goal_response+0x64>
 8017ad0:	6820      	ldr	r0, [r4, #0]
 8017ad2:	3008      	adds	r0, #8
 8017ad4:	f7fe fd24 	bl	8016520 <rcl_client_is_valid>
 8017ad8:	b1e0      	cbz	r0, 8017b14 <rcl_action_take_goal_response+0x64>
 8017ada:	6820      	ldr	r0, [r4, #0]
 8017adc:	300c      	adds	r0, #12
 8017ade:	f7f6 fee1 	bl	800e8a4 <rcl_subscription_is_valid>
 8017ae2:	b1b8      	cbz	r0, 8017b14 <rcl_action_take_goal_response+0x64>
 8017ae4:	6820      	ldr	r0, [r4, #0]
 8017ae6:	3010      	adds	r0, #16
 8017ae8:	f7f6 fedc 	bl	800e8a4 <rcl_subscription_is_valid>
 8017aec:	b190      	cbz	r0, 8017b14 <rcl_action_take_goal_response+0x64>
 8017aee:	b1cd      	cbz	r5, 8017b24 <rcl_action_take_goal_response+0x74>
 8017af0:	b1c6      	cbz	r6, 8017b24 <rcl_action_take_goal_response+0x74>
 8017af2:	6820      	ldr	r0, [r4, #0]
 8017af4:	4632      	mov	r2, r6
 8017af6:	4629      	mov	r1, r5
 8017af8:	f7fe fcca 	bl	8016490 <rcl_take_response>
 8017afc:	b148      	cbz	r0, 8017b12 <rcl_action_take_goal_response+0x62>
 8017afe:	280a      	cmp	r0, #10
 8017b00:	d007      	beq.n	8017b12 <rcl_action_take_goal_response+0x62>
 8017b02:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8017b06:	f640 0337 	movw	r3, #2103	@ 0x837
 8017b0a:	4290      	cmp	r0, r2
 8017b0c:	bf0c      	ite	eq
 8017b0e:	4618      	moveq	r0, r3
 8017b10:	2001      	movne	r0, #1
 8017b12:	bd70      	pop	{r4, r5, r6, pc}
 8017b14:	f7f8 fa10 	bl	800ff38 <rcutils_reset_error>
 8017b18:	f640 0036 	movw	r0, #2102	@ 0x836
 8017b1c:	bd70      	pop	{r4, r5, r6, pc}
 8017b1e:	f640 0036 	movw	r0, #2102	@ 0x836
 8017b22:	bd70      	pop	{r4, r5, r6, pc}
 8017b24:	200b      	movs	r0, #11
 8017b26:	bd70      	pop	{r4, r5, r6, pc}
 8017b28:	f640 0036 	movw	r0, #2102	@ 0x836
 8017b2c:	4770      	bx	lr
 8017b2e:	bf00      	nop

08017b30 <rcl_action_send_result_request>:
 8017b30:	b390      	cbz	r0, 8017b98 <rcl_action_send_result_request+0x68>
 8017b32:	b570      	push	{r4, r5, r6, lr}
 8017b34:	4604      	mov	r4, r0
 8017b36:	6800      	ldr	r0, [r0, #0]
 8017b38:	b348      	cbz	r0, 8017b8e <rcl_action_send_result_request+0x5e>
 8017b3a:	460d      	mov	r5, r1
 8017b3c:	4616      	mov	r6, r2
 8017b3e:	f7fe fcef 	bl	8016520 <rcl_client_is_valid>
 8017b42:	b1f8      	cbz	r0, 8017b84 <rcl_action_send_result_request+0x54>
 8017b44:	6820      	ldr	r0, [r4, #0]
 8017b46:	3004      	adds	r0, #4
 8017b48:	f7fe fcea 	bl	8016520 <rcl_client_is_valid>
 8017b4c:	b1d0      	cbz	r0, 8017b84 <rcl_action_send_result_request+0x54>
 8017b4e:	6820      	ldr	r0, [r4, #0]
 8017b50:	3008      	adds	r0, #8
 8017b52:	f7fe fce5 	bl	8016520 <rcl_client_is_valid>
 8017b56:	b1a8      	cbz	r0, 8017b84 <rcl_action_send_result_request+0x54>
 8017b58:	6820      	ldr	r0, [r4, #0]
 8017b5a:	300c      	adds	r0, #12
 8017b5c:	f7f6 fea2 	bl	800e8a4 <rcl_subscription_is_valid>
 8017b60:	b180      	cbz	r0, 8017b84 <rcl_action_send_result_request+0x54>
 8017b62:	6820      	ldr	r0, [r4, #0]
 8017b64:	3010      	adds	r0, #16
 8017b66:	f7f6 fe9d 	bl	800e8a4 <rcl_subscription_is_valid>
 8017b6a:	b158      	cbz	r0, 8017b84 <rcl_action_send_result_request+0x54>
 8017b6c:	b195      	cbz	r5, 8017b94 <rcl_action_send_result_request+0x64>
 8017b6e:	b18e      	cbz	r6, 8017b94 <rcl_action_send_result_request+0x64>
 8017b70:	6820      	ldr	r0, [r4, #0]
 8017b72:	4632      	mov	r2, r6
 8017b74:	4629      	mov	r1, r5
 8017b76:	3008      	adds	r0, #8
 8017b78:	f7fe fc52 	bl	8016420 <rcl_send_request>
 8017b7c:	3800      	subs	r0, #0
 8017b7e:	bf18      	it	ne
 8017b80:	2001      	movne	r0, #1
 8017b82:	bd70      	pop	{r4, r5, r6, pc}
 8017b84:	f7f8 f9d8 	bl	800ff38 <rcutils_reset_error>
 8017b88:	f640 0036 	movw	r0, #2102	@ 0x836
 8017b8c:	bd70      	pop	{r4, r5, r6, pc}
 8017b8e:	f640 0036 	movw	r0, #2102	@ 0x836
 8017b92:	bd70      	pop	{r4, r5, r6, pc}
 8017b94:	200b      	movs	r0, #11
 8017b96:	bd70      	pop	{r4, r5, r6, pc}
 8017b98:	f640 0036 	movw	r0, #2102	@ 0x836
 8017b9c:	4770      	bx	lr
 8017b9e:	bf00      	nop

08017ba0 <rcl_action_take_result_response>:
 8017ba0:	2800      	cmp	r0, #0
 8017ba2:	d03a      	beq.n	8017c1a <rcl_action_take_result_response+0x7a>
 8017ba4:	b570      	push	{r4, r5, r6, lr}
 8017ba6:	4604      	mov	r4, r0
 8017ba8:	6800      	ldr	r0, [r0, #0]
 8017baa:	b388      	cbz	r0, 8017c10 <rcl_action_take_result_response+0x70>
 8017bac:	460d      	mov	r5, r1
 8017bae:	4616      	mov	r6, r2
 8017bb0:	f7fe fcb6 	bl	8016520 <rcl_client_is_valid>
 8017bb4:	b338      	cbz	r0, 8017c06 <rcl_action_take_result_response+0x66>
 8017bb6:	6820      	ldr	r0, [r4, #0]
 8017bb8:	3004      	adds	r0, #4
 8017bba:	f7fe fcb1 	bl	8016520 <rcl_client_is_valid>
 8017bbe:	b310      	cbz	r0, 8017c06 <rcl_action_take_result_response+0x66>
 8017bc0:	6820      	ldr	r0, [r4, #0]
 8017bc2:	3008      	adds	r0, #8
 8017bc4:	f7fe fcac 	bl	8016520 <rcl_client_is_valid>
 8017bc8:	b1e8      	cbz	r0, 8017c06 <rcl_action_take_result_response+0x66>
 8017bca:	6820      	ldr	r0, [r4, #0]
 8017bcc:	300c      	adds	r0, #12
 8017bce:	f7f6 fe69 	bl	800e8a4 <rcl_subscription_is_valid>
 8017bd2:	b1c0      	cbz	r0, 8017c06 <rcl_action_take_result_response+0x66>
 8017bd4:	6820      	ldr	r0, [r4, #0]
 8017bd6:	3010      	adds	r0, #16
 8017bd8:	f7f6 fe64 	bl	800e8a4 <rcl_subscription_is_valid>
 8017bdc:	b198      	cbz	r0, 8017c06 <rcl_action_take_result_response+0x66>
 8017bde:	b1d5      	cbz	r5, 8017c16 <rcl_action_take_result_response+0x76>
 8017be0:	b1ce      	cbz	r6, 8017c16 <rcl_action_take_result_response+0x76>
 8017be2:	6820      	ldr	r0, [r4, #0]
 8017be4:	4632      	mov	r2, r6
 8017be6:	4629      	mov	r1, r5
 8017be8:	3008      	adds	r0, #8
 8017bea:	f7fe fc51 	bl	8016490 <rcl_take_response>
 8017bee:	b148      	cbz	r0, 8017c04 <rcl_action_take_result_response+0x64>
 8017bf0:	280a      	cmp	r0, #10
 8017bf2:	d007      	beq.n	8017c04 <rcl_action_take_result_response+0x64>
 8017bf4:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8017bf8:	f640 0337 	movw	r3, #2103	@ 0x837
 8017bfc:	4290      	cmp	r0, r2
 8017bfe:	bf0c      	ite	eq
 8017c00:	4618      	moveq	r0, r3
 8017c02:	2001      	movne	r0, #1
 8017c04:	bd70      	pop	{r4, r5, r6, pc}
 8017c06:	f7f8 f997 	bl	800ff38 <rcutils_reset_error>
 8017c0a:	f640 0036 	movw	r0, #2102	@ 0x836
 8017c0e:	bd70      	pop	{r4, r5, r6, pc}
 8017c10:	f640 0036 	movw	r0, #2102	@ 0x836
 8017c14:	bd70      	pop	{r4, r5, r6, pc}
 8017c16:	200b      	movs	r0, #11
 8017c18:	bd70      	pop	{r4, r5, r6, pc}
 8017c1a:	f640 0036 	movw	r0, #2102	@ 0x836
 8017c1e:	4770      	bx	lr

08017c20 <rcl_action_take_cancel_response>:
 8017c20:	2800      	cmp	r0, #0
 8017c22:	d03a      	beq.n	8017c9a <rcl_action_take_cancel_response+0x7a>
 8017c24:	b570      	push	{r4, r5, r6, lr}
 8017c26:	4604      	mov	r4, r0
 8017c28:	6800      	ldr	r0, [r0, #0]
 8017c2a:	b388      	cbz	r0, 8017c90 <rcl_action_take_cancel_response+0x70>
 8017c2c:	460d      	mov	r5, r1
 8017c2e:	4616      	mov	r6, r2
 8017c30:	f7fe fc76 	bl	8016520 <rcl_client_is_valid>
 8017c34:	b338      	cbz	r0, 8017c86 <rcl_action_take_cancel_response+0x66>
 8017c36:	6820      	ldr	r0, [r4, #0]
 8017c38:	3004      	adds	r0, #4
 8017c3a:	f7fe fc71 	bl	8016520 <rcl_client_is_valid>
 8017c3e:	b310      	cbz	r0, 8017c86 <rcl_action_take_cancel_response+0x66>
 8017c40:	6820      	ldr	r0, [r4, #0]
 8017c42:	3008      	adds	r0, #8
 8017c44:	f7fe fc6c 	bl	8016520 <rcl_client_is_valid>
 8017c48:	b1e8      	cbz	r0, 8017c86 <rcl_action_take_cancel_response+0x66>
 8017c4a:	6820      	ldr	r0, [r4, #0]
 8017c4c:	300c      	adds	r0, #12
 8017c4e:	f7f6 fe29 	bl	800e8a4 <rcl_subscription_is_valid>
 8017c52:	b1c0      	cbz	r0, 8017c86 <rcl_action_take_cancel_response+0x66>
 8017c54:	6820      	ldr	r0, [r4, #0]
 8017c56:	3010      	adds	r0, #16
 8017c58:	f7f6 fe24 	bl	800e8a4 <rcl_subscription_is_valid>
 8017c5c:	b198      	cbz	r0, 8017c86 <rcl_action_take_cancel_response+0x66>
 8017c5e:	b1d5      	cbz	r5, 8017c96 <rcl_action_take_cancel_response+0x76>
 8017c60:	b1ce      	cbz	r6, 8017c96 <rcl_action_take_cancel_response+0x76>
 8017c62:	6820      	ldr	r0, [r4, #0]
 8017c64:	4632      	mov	r2, r6
 8017c66:	4629      	mov	r1, r5
 8017c68:	3004      	adds	r0, #4
 8017c6a:	f7fe fc11 	bl	8016490 <rcl_take_response>
 8017c6e:	b148      	cbz	r0, 8017c84 <rcl_action_take_cancel_response+0x64>
 8017c70:	280a      	cmp	r0, #10
 8017c72:	d007      	beq.n	8017c84 <rcl_action_take_cancel_response+0x64>
 8017c74:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8017c78:	f640 0337 	movw	r3, #2103	@ 0x837
 8017c7c:	4290      	cmp	r0, r2
 8017c7e:	bf0c      	ite	eq
 8017c80:	4618      	moveq	r0, r3
 8017c82:	2001      	movne	r0, #1
 8017c84:	bd70      	pop	{r4, r5, r6, pc}
 8017c86:	f7f8 f957 	bl	800ff38 <rcutils_reset_error>
 8017c8a:	f640 0036 	movw	r0, #2102	@ 0x836
 8017c8e:	bd70      	pop	{r4, r5, r6, pc}
 8017c90:	f640 0036 	movw	r0, #2102	@ 0x836
 8017c94:	bd70      	pop	{r4, r5, r6, pc}
 8017c96:	200b      	movs	r0, #11
 8017c98:	bd70      	pop	{r4, r5, r6, pc}
 8017c9a:	f640 0036 	movw	r0, #2102	@ 0x836
 8017c9e:	4770      	bx	lr

08017ca0 <rcl_action_take_feedback>:
 8017ca0:	2800      	cmp	r0, #0
 8017ca2:	d038      	beq.n	8017d16 <rcl_action_take_feedback+0x76>
 8017ca4:	b530      	push	{r4, r5, lr}
 8017ca6:	4604      	mov	r4, r0
 8017ca8:	6800      	ldr	r0, [r0, #0]
 8017caa:	b091      	sub	sp, #68	@ 0x44
 8017cac:	b378      	cbz	r0, 8017d0e <rcl_action_take_feedback+0x6e>
 8017cae:	460d      	mov	r5, r1
 8017cb0:	f7fe fc36 	bl	8016520 <rcl_client_is_valid>
 8017cb4:	b328      	cbz	r0, 8017d02 <rcl_action_take_feedback+0x62>
 8017cb6:	6820      	ldr	r0, [r4, #0]
 8017cb8:	3004      	adds	r0, #4
 8017cba:	f7fe fc31 	bl	8016520 <rcl_client_is_valid>
 8017cbe:	b300      	cbz	r0, 8017d02 <rcl_action_take_feedback+0x62>
 8017cc0:	6820      	ldr	r0, [r4, #0]
 8017cc2:	3008      	adds	r0, #8
 8017cc4:	f7fe fc2c 	bl	8016520 <rcl_client_is_valid>
 8017cc8:	b1d8      	cbz	r0, 8017d02 <rcl_action_take_feedback+0x62>
 8017cca:	6820      	ldr	r0, [r4, #0]
 8017ccc:	300c      	adds	r0, #12
 8017cce:	f7f6 fde9 	bl	800e8a4 <rcl_subscription_is_valid>
 8017cd2:	b1b0      	cbz	r0, 8017d02 <rcl_action_take_feedback+0x62>
 8017cd4:	6820      	ldr	r0, [r4, #0]
 8017cd6:	3010      	adds	r0, #16
 8017cd8:	f7f6 fde4 	bl	800e8a4 <rcl_subscription_is_valid>
 8017cdc:	b188      	cbz	r0, 8017d02 <rcl_action_take_feedback+0x62>
 8017cde:	b1ed      	cbz	r5, 8017d1c <rcl_action_take_feedback+0x7c>
 8017ce0:	6820      	ldr	r0, [r4, #0]
 8017ce2:	2300      	movs	r3, #0
 8017ce4:	466a      	mov	r2, sp
 8017ce6:	4629      	mov	r1, r5
 8017ce8:	300c      	adds	r0, #12
 8017cea:	f7f6 fd7d 	bl	800e7e8 <rcl_take>
 8017cee:	b160      	cbz	r0, 8017d0a <rcl_action_take_feedback+0x6a>
 8017cf0:	f240 1391 	movw	r3, #401	@ 0x191
 8017cf4:	4298      	cmp	r0, r3
 8017cf6:	d014      	beq.n	8017d22 <rcl_action_take_feedback+0x82>
 8017cf8:	280a      	cmp	r0, #10
 8017cfa:	bf18      	it	ne
 8017cfc:	2001      	movne	r0, #1
 8017cfe:	b011      	add	sp, #68	@ 0x44
 8017d00:	bd30      	pop	{r4, r5, pc}
 8017d02:	f7f8 f919 	bl	800ff38 <rcutils_reset_error>
 8017d06:	f640 0036 	movw	r0, #2102	@ 0x836
 8017d0a:	b011      	add	sp, #68	@ 0x44
 8017d0c:	bd30      	pop	{r4, r5, pc}
 8017d0e:	f640 0036 	movw	r0, #2102	@ 0x836
 8017d12:	b011      	add	sp, #68	@ 0x44
 8017d14:	bd30      	pop	{r4, r5, pc}
 8017d16:	f640 0036 	movw	r0, #2102	@ 0x836
 8017d1a:	4770      	bx	lr
 8017d1c:	200b      	movs	r0, #11
 8017d1e:	b011      	add	sp, #68	@ 0x44
 8017d20:	bd30      	pop	{r4, r5, pc}
 8017d22:	f640 0037 	movw	r0, #2103	@ 0x837
 8017d26:	e7f0      	b.n	8017d0a <rcl_action_take_feedback+0x6a>

08017d28 <rcl_action_wait_set_add_action_client>:
 8017d28:	2800      	cmp	r0, #0
 8017d2a:	d048      	beq.n	8017dbe <rcl_action_wait_set_add_action_client+0x96>
 8017d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d2e:	460c      	mov	r4, r1
 8017d30:	2900      	cmp	r1, #0
 8017d32:	d03c      	beq.n	8017dae <rcl_action_wait_set_add_action_client+0x86>
 8017d34:	4605      	mov	r5, r0
 8017d36:	6808      	ldr	r0, [r1, #0]
 8017d38:	2800      	cmp	r0, #0
 8017d3a:	d038      	beq.n	8017dae <rcl_action_wait_set_add_action_client+0x86>
 8017d3c:	4617      	mov	r7, r2
 8017d3e:	461e      	mov	r6, r3
 8017d40:	f7fe fbee 	bl	8016520 <rcl_client_is_valid>
 8017d44:	b3b0      	cbz	r0, 8017db4 <rcl_action_wait_set_add_action_client+0x8c>
 8017d46:	6820      	ldr	r0, [r4, #0]
 8017d48:	3004      	adds	r0, #4
 8017d4a:	f7fe fbe9 	bl	8016520 <rcl_client_is_valid>
 8017d4e:	b388      	cbz	r0, 8017db4 <rcl_action_wait_set_add_action_client+0x8c>
 8017d50:	6820      	ldr	r0, [r4, #0]
 8017d52:	3008      	adds	r0, #8
 8017d54:	f7fe fbe4 	bl	8016520 <rcl_client_is_valid>
 8017d58:	b360      	cbz	r0, 8017db4 <rcl_action_wait_set_add_action_client+0x8c>
 8017d5a:	6820      	ldr	r0, [r4, #0]
 8017d5c:	300c      	adds	r0, #12
 8017d5e:	f7f6 fda1 	bl	800e8a4 <rcl_subscription_is_valid>
 8017d62:	b338      	cbz	r0, 8017db4 <rcl_action_wait_set_add_action_client+0x8c>
 8017d64:	6820      	ldr	r0, [r4, #0]
 8017d66:	3010      	adds	r0, #16
 8017d68:	f7f6 fd9c 	bl	800e8a4 <rcl_subscription_is_valid>
 8017d6c:	b310      	cbz	r0, 8017db4 <rcl_action_wait_set_add_action_client+0x8c>
 8017d6e:	6821      	ldr	r1, [r4, #0]
 8017d70:	4628      	mov	r0, r5
 8017d72:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8017d76:	f7ff fccd 	bl	8017714 <rcl_wait_set_add_client>
 8017d7a:	b9b8      	cbnz	r0, 8017dac <rcl_action_wait_set_add_action_client+0x84>
 8017d7c:	6821      	ldr	r1, [r4, #0]
 8017d7e:	4628      	mov	r0, r5
 8017d80:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8017d84:	3104      	adds	r1, #4
 8017d86:	f7ff fcc5 	bl	8017714 <rcl_wait_set_add_client>
 8017d8a:	b978      	cbnz	r0, 8017dac <rcl_action_wait_set_add_action_client+0x84>
 8017d8c:	6821      	ldr	r1, [r4, #0]
 8017d8e:	4628      	mov	r0, r5
 8017d90:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8017d94:	3108      	adds	r1, #8
 8017d96:	f7ff fcbd 	bl	8017714 <rcl_wait_set_add_client>
 8017d9a:	b938      	cbnz	r0, 8017dac <rcl_action_wait_set_add_action_client+0x84>
 8017d9c:	6821      	ldr	r1, [r4, #0]
 8017d9e:	4628      	mov	r0, r5
 8017da0:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8017da4:	310c      	adds	r1, #12
 8017da6:	f7ff f96d 	bl	8017084 <rcl_wait_set_add_subscription>
 8017daa:	b158      	cbz	r0, 8017dc4 <rcl_action_wait_set_add_action_client+0x9c>
 8017dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017dae:	f640 0036 	movw	r0, #2102	@ 0x836
 8017db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017db4:	f7f8 f8c0 	bl	800ff38 <rcutils_reset_error>
 8017db8:	f640 0036 	movw	r0, #2102	@ 0x836
 8017dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017dbe:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8017dc2:	4770      	bx	lr
 8017dc4:	6821      	ldr	r1, [r4, #0]
 8017dc6:	4628      	mov	r0, r5
 8017dc8:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8017dcc:	3110      	adds	r1, #16
 8017dce:	f7ff f959 	bl	8017084 <rcl_wait_set_add_subscription>
 8017dd2:	2800      	cmp	r0, #0
 8017dd4:	d1ea      	bne.n	8017dac <rcl_action_wait_set_add_action_client+0x84>
 8017dd6:	b11f      	cbz	r7, 8017de0 <rcl_action_wait_set_add_action_client+0xb8>
 8017dd8:	6823      	ldr	r3, [r4, #0]
 8017dda:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8017dde:	603b      	str	r3, [r7, #0]
 8017de0:	2e00      	cmp	r6, #0
 8017de2:	d0e3      	beq.n	8017dac <rcl_action_wait_set_add_action_client+0x84>
 8017de4:	6823      	ldr	r3, [r4, #0]
 8017de6:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8017dea:	6033      	str	r3, [r6, #0]
 8017dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017dee:	bf00      	nop

08017df0 <rcl_action_client_wait_set_get_entities_ready>:
 8017df0:	2800      	cmp	r0, #0
 8017df2:	f000 808d 	beq.w	8017f10 <rcl_action_client_wait_set_get_entities_ready+0x120>
 8017df6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017dfa:	460c      	mov	r4, r1
 8017dfc:	2900      	cmp	r1, #0
 8017dfe:	d077      	beq.n	8017ef0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8017e00:	4605      	mov	r5, r0
 8017e02:	6808      	ldr	r0, [r1, #0]
 8017e04:	2800      	cmp	r0, #0
 8017e06:	d073      	beq.n	8017ef0 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8017e08:	4616      	mov	r6, r2
 8017e0a:	461f      	mov	r7, r3
 8017e0c:	f7fe fb88 	bl	8016520 <rcl_client_is_valid>
 8017e10:	2800      	cmp	r0, #0
 8017e12:	d071      	beq.n	8017ef8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8017e14:	6820      	ldr	r0, [r4, #0]
 8017e16:	3004      	adds	r0, #4
 8017e18:	f7fe fb82 	bl	8016520 <rcl_client_is_valid>
 8017e1c:	2800      	cmp	r0, #0
 8017e1e:	d06b      	beq.n	8017ef8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8017e20:	6820      	ldr	r0, [r4, #0]
 8017e22:	3008      	adds	r0, #8
 8017e24:	f7fe fb7c 	bl	8016520 <rcl_client_is_valid>
 8017e28:	2800      	cmp	r0, #0
 8017e2a:	d065      	beq.n	8017ef8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8017e2c:	6820      	ldr	r0, [r4, #0]
 8017e2e:	300c      	adds	r0, #12
 8017e30:	f7f6 fd38 	bl	800e8a4 <rcl_subscription_is_valid>
 8017e34:	2800      	cmp	r0, #0
 8017e36:	d05f      	beq.n	8017ef8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8017e38:	6820      	ldr	r0, [r4, #0]
 8017e3a:	3010      	adds	r0, #16
 8017e3c:	f7f6 fd32 	bl	800e8a4 <rcl_subscription_is_valid>
 8017e40:	2800      	cmp	r0, #0
 8017e42:	d059      	beq.n	8017ef8 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8017e44:	2e00      	cmp	r6, #0
 8017e46:	d060      	beq.n	8017f0a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8017e48:	2f00      	cmp	r7, #0
 8017e4a:	d05e      	beq.n	8017f0a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8017e4c:	9b06      	ldr	r3, [sp, #24]
 8017e4e:	2b00      	cmp	r3, #0
 8017e50:	d05b      	beq.n	8017f0a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8017e52:	9b07      	ldr	r3, [sp, #28]
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d058      	beq.n	8017f0a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8017e58:	9b08      	ldr	r3, [sp, #32]
 8017e5a:	2b00      	cmp	r3, #0
 8017e5c:	d055      	beq.n	8017f0a <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8017e5e:	6823      	ldr	r3, [r4, #0]
 8017e60:	686a      	ldr	r2, [r5, #4]
 8017e62:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 8017e66:	428a      	cmp	r2, r1
 8017e68:	d94c      	bls.n	8017f04 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8017e6a:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8017e6e:	4282      	cmp	r2, r0
 8017e70:	d948      	bls.n	8017f04 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8017e72:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 8017e76:	69ea      	ldr	r2, [r5, #28]
 8017e78:	42a2      	cmp	r2, r4
 8017e7a:	d943      	bls.n	8017f04 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8017e7c:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8017e80:	4562      	cmp	r2, ip
 8017e82:	d93f      	bls.n	8017f04 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8017e84:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8017e88:	4572      	cmp	r2, lr
 8017e8a:	d93b      	bls.n	8017f04 <rcl_action_client_wait_set_get_entities_ready+0x114>
 8017e8c:	69aa      	ldr	r2, [r5, #24]
 8017e8e:	682d      	ldr	r5, [r5, #0]
 8017e90:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8017e94:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8017e98:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8017e9c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8017ea0:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8017ea4:	f103 0c0c 	add.w	ip, r3, #12
 8017ea8:	eba5 050c 	sub.w	r5, r5, ip
 8017eac:	fab5 f585 	clz	r5, r5
 8017eb0:	096d      	lsrs	r5, r5, #5
 8017eb2:	7035      	strb	r5, [r6, #0]
 8017eb4:	f103 0510 	add.w	r5, r3, #16
 8017eb8:	1b64      	subs	r4, r4, r5
 8017eba:	fab4 f484 	clz	r4, r4
 8017ebe:	0964      	lsrs	r4, r4, #5
 8017ec0:	703c      	strb	r4, [r7, #0]
 8017ec2:	eba3 0008 	sub.w	r0, r3, r8
 8017ec6:	1d1c      	adds	r4, r3, #4
 8017ec8:	3308      	adds	r3, #8
 8017eca:	1ad3      	subs	r3, r2, r3
 8017ecc:	fab0 f080 	clz	r0, r0
 8017ed0:	9a06      	ldr	r2, [sp, #24]
 8017ed2:	0940      	lsrs	r0, r0, #5
 8017ed4:	1b09      	subs	r1, r1, r4
 8017ed6:	7010      	strb	r0, [r2, #0]
 8017ed8:	fab1 f181 	clz	r1, r1
 8017edc:	9a07      	ldr	r2, [sp, #28]
 8017ede:	0949      	lsrs	r1, r1, #5
 8017ee0:	7011      	strb	r1, [r2, #0]
 8017ee2:	fab3 f383 	clz	r3, r3
 8017ee6:	9a08      	ldr	r2, [sp, #32]
 8017ee8:	095b      	lsrs	r3, r3, #5
 8017eea:	2000      	movs	r0, #0
 8017eec:	7013      	strb	r3, [r2, #0]
 8017eee:	e001      	b.n	8017ef4 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8017ef0:	f640 0036 	movw	r0, #2102	@ 0x836
 8017ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ef8:	f7f8 f81e 	bl	800ff38 <rcutils_reset_error>
 8017efc:	f640 0036 	movw	r0, #2102	@ 0x836
 8017f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f04:	2001      	movs	r0, #1
 8017f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f0a:	200b      	movs	r0, #11
 8017f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f10:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8017f14:	4770      	bx	lr
 8017f16:	bf00      	nop

08017f18 <rcl_action_take_goal_request>:
 8017f18:	2800      	cmp	r0, #0
 8017f1a:	d039      	beq.n	8017f90 <rcl_action_take_goal_request+0x78>
 8017f1c:	b570      	push	{r4, r5, r6, lr}
 8017f1e:	4604      	mov	r4, r0
 8017f20:	6800      	ldr	r0, [r0, #0]
 8017f22:	b380      	cbz	r0, 8017f86 <rcl_action_take_goal_request+0x6e>
 8017f24:	460d      	mov	r5, r1
 8017f26:	4616      	mov	r6, r2
 8017f28:	f7fe fe5a 	bl	8016be0 <rcl_service_is_valid>
 8017f2c:	b330      	cbz	r0, 8017f7c <rcl_action_take_goal_request+0x64>
 8017f2e:	6820      	ldr	r0, [r4, #0]
 8017f30:	3004      	adds	r0, #4
 8017f32:	f7fe fe55 	bl	8016be0 <rcl_service_is_valid>
 8017f36:	b308      	cbz	r0, 8017f7c <rcl_action_take_goal_request+0x64>
 8017f38:	6820      	ldr	r0, [r4, #0]
 8017f3a:	3008      	adds	r0, #8
 8017f3c:	f7fe fe50 	bl	8016be0 <rcl_service_is_valid>
 8017f40:	b1e0      	cbz	r0, 8017f7c <rcl_action_take_goal_request+0x64>
 8017f42:	6820      	ldr	r0, [r4, #0]
 8017f44:	300c      	adds	r0, #12
 8017f46:	f7f6 fafd 	bl	800e544 <rcl_publisher_is_valid>
 8017f4a:	b1b8      	cbz	r0, 8017f7c <rcl_action_take_goal_request+0x64>
 8017f4c:	6820      	ldr	r0, [r4, #0]
 8017f4e:	3010      	adds	r0, #16
 8017f50:	f7f6 faf8 	bl	800e544 <rcl_publisher_is_valid>
 8017f54:	b190      	cbz	r0, 8017f7c <rcl_action_take_goal_request+0x64>
 8017f56:	b1cd      	cbz	r5, 8017f8c <rcl_action_take_goal_request+0x74>
 8017f58:	b1c6      	cbz	r6, 8017f8c <rcl_action_take_goal_request+0x74>
 8017f5a:	6820      	ldr	r0, [r4, #0]
 8017f5c:	4632      	mov	r2, r6
 8017f5e:	4629      	mov	r1, r5
 8017f60:	f7fe fde6 	bl	8016b30 <rcl_take_request>
 8017f64:	b148      	cbz	r0, 8017f7a <rcl_action_take_goal_request+0x62>
 8017f66:	280a      	cmp	r0, #10
 8017f68:	d007      	beq.n	8017f7a <rcl_action_take_goal_request+0x62>
 8017f6a:	f240 2259 	movw	r2, #601	@ 0x259
 8017f6e:	f640 0399 	movw	r3, #2201	@ 0x899
 8017f72:	4290      	cmp	r0, r2
 8017f74:	bf0c      	ite	eq
 8017f76:	4618      	moveq	r0, r3
 8017f78:	2001      	movne	r0, #1
 8017f7a:	bd70      	pop	{r4, r5, r6, pc}
 8017f7c:	f7f7 ffdc 	bl	800ff38 <rcutils_reset_error>
 8017f80:	f640 0098 	movw	r0, #2200	@ 0x898
 8017f84:	bd70      	pop	{r4, r5, r6, pc}
 8017f86:	f640 0098 	movw	r0, #2200	@ 0x898
 8017f8a:	bd70      	pop	{r4, r5, r6, pc}
 8017f8c:	200b      	movs	r0, #11
 8017f8e:	bd70      	pop	{r4, r5, r6, pc}
 8017f90:	f640 0098 	movw	r0, #2200	@ 0x898
 8017f94:	4770      	bx	lr
 8017f96:	bf00      	nop

08017f98 <rcl_action_send_goal_response>:
 8017f98:	b390      	cbz	r0, 8018000 <rcl_action_send_goal_response+0x68>
 8017f9a:	b570      	push	{r4, r5, r6, lr}
 8017f9c:	4604      	mov	r4, r0
 8017f9e:	6800      	ldr	r0, [r0, #0]
 8017fa0:	b348      	cbz	r0, 8017ff6 <rcl_action_send_goal_response+0x5e>
 8017fa2:	460d      	mov	r5, r1
 8017fa4:	4616      	mov	r6, r2
 8017fa6:	f7fe fe1b 	bl	8016be0 <rcl_service_is_valid>
 8017faa:	b1f8      	cbz	r0, 8017fec <rcl_action_send_goal_response+0x54>
 8017fac:	6820      	ldr	r0, [r4, #0]
 8017fae:	3004      	adds	r0, #4
 8017fb0:	f7fe fe16 	bl	8016be0 <rcl_service_is_valid>
 8017fb4:	b1d0      	cbz	r0, 8017fec <rcl_action_send_goal_response+0x54>
 8017fb6:	6820      	ldr	r0, [r4, #0]
 8017fb8:	3008      	adds	r0, #8
 8017fba:	f7fe fe11 	bl	8016be0 <rcl_service_is_valid>
 8017fbe:	b1a8      	cbz	r0, 8017fec <rcl_action_send_goal_response+0x54>
 8017fc0:	6820      	ldr	r0, [r4, #0]
 8017fc2:	300c      	adds	r0, #12
 8017fc4:	f7f6 fabe 	bl	800e544 <rcl_publisher_is_valid>
 8017fc8:	b180      	cbz	r0, 8017fec <rcl_action_send_goal_response+0x54>
 8017fca:	6820      	ldr	r0, [r4, #0]
 8017fcc:	3010      	adds	r0, #16
 8017fce:	f7f6 fab9 	bl	800e544 <rcl_publisher_is_valid>
 8017fd2:	b158      	cbz	r0, 8017fec <rcl_action_send_goal_response+0x54>
 8017fd4:	b195      	cbz	r5, 8017ffc <rcl_action_send_goal_response+0x64>
 8017fd6:	b18e      	cbz	r6, 8017ffc <rcl_action_send_goal_response+0x64>
 8017fd8:	6820      	ldr	r0, [r4, #0]
 8017fda:	4632      	mov	r2, r6
 8017fdc:	4629      	mov	r1, r5
 8017fde:	f7fe fde7 	bl	8016bb0 <rcl_send_response>
 8017fe2:	b110      	cbz	r0, 8017fea <rcl_action_send_goal_response+0x52>
 8017fe4:	2802      	cmp	r0, #2
 8017fe6:	bf18      	it	ne
 8017fe8:	2001      	movne	r0, #1
 8017fea:	bd70      	pop	{r4, r5, r6, pc}
 8017fec:	f7f7 ffa4 	bl	800ff38 <rcutils_reset_error>
 8017ff0:	f640 0098 	movw	r0, #2200	@ 0x898
 8017ff4:	bd70      	pop	{r4, r5, r6, pc}
 8017ff6:	f640 0098 	movw	r0, #2200	@ 0x898
 8017ffa:	bd70      	pop	{r4, r5, r6, pc}
 8017ffc:	200b      	movs	r0, #11
 8017ffe:	bd70      	pop	{r4, r5, r6, pc}
 8018000:	f640 0098 	movw	r0, #2200	@ 0x898
 8018004:	4770      	bx	lr
 8018006:	bf00      	nop

08018008 <rcl_action_take_result_request>:
 8018008:	2800      	cmp	r0, #0
 801800a:	d03a      	beq.n	8018082 <rcl_action_take_result_request+0x7a>
 801800c:	b570      	push	{r4, r5, r6, lr}
 801800e:	4604      	mov	r4, r0
 8018010:	6800      	ldr	r0, [r0, #0]
 8018012:	b388      	cbz	r0, 8018078 <rcl_action_take_result_request+0x70>
 8018014:	460d      	mov	r5, r1
 8018016:	4616      	mov	r6, r2
 8018018:	f7fe fde2 	bl	8016be0 <rcl_service_is_valid>
 801801c:	b338      	cbz	r0, 801806e <rcl_action_take_result_request+0x66>
 801801e:	6820      	ldr	r0, [r4, #0]
 8018020:	3004      	adds	r0, #4
 8018022:	f7fe fddd 	bl	8016be0 <rcl_service_is_valid>
 8018026:	b310      	cbz	r0, 801806e <rcl_action_take_result_request+0x66>
 8018028:	6820      	ldr	r0, [r4, #0]
 801802a:	3008      	adds	r0, #8
 801802c:	f7fe fdd8 	bl	8016be0 <rcl_service_is_valid>
 8018030:	b1e8      	cbz	r0, 801806e <rcl_action_take_result_request+0x66>
 8018032:	6820      	ldr	r0, [r4, #0]
 8018034:	300c      	adds	r0, #12
 8018036:	f7f6 fa85 	bl	800e544 <rcl_publisher_is_valid>
 801803a:	b1c0      	cbz	r0, 801806e <rcl_action_take_result_request+0x66>
 801803c:	6820      	ldr	r0, [r4, #0]
 801803e:	3010      	adds	r0, #16
 8018040:	f7f6 fa80 	bl	800e544 <rcl_publisher_is_valid>
 8018044:	b198      	cbz	r0, 801806e <rcl_action_take_result_request+0x66>
 8018046:	b1d5      	cbz	r5, 801807e <rcl_action_take_result_request+0x76>
 8018048:	b1ce      	cbz	r6, 801807e <rcl_action_take_result_request+0x76>
 801804a:	6820      	ldr	r0, [r4, #0]
 801804c:	4632      	mov	r2, r6
 801804e:	4629      	mov	r1, r5
 8018050:	3008      	adds	r0, #8
 8018052:	f7fe fd6d 	bl	8016b30 <rcl_take_request>
 8018056:	b148      	cbz	r0, 801806c <rcl_action_take_result_request+0x64>
 8018058:	280a      	cmp	r0, #10
 801805a:	d007      	beq.n	801806c <rcl_action_take_result_request+0x64>
 801805c:	f240 2259 	movw	r2, #601	@ 0x259
 8018060:	f640 0399 	movw	r3, #2201	@ 0x899
 8018064:	4290      	cmp	r0, r2
 8018066:	bf0c      	ite	eq
 8018068:	4618      	moveq	r0, r3
 801806a:	2001      	movne	r0, #1
 801806c:	bd70      	pop	{r4, r5, r6, pc}
 801806e:	f7f7 ff63 	bl	800ff38 <rcutils_reset_error>
 8018072:	f640 0098 	movw	r0, #2200	@ 0x898
 8018076:	bd70      	pop	{r4, r5, r6, pc}
 8018078:	f640 0098 	movw	r0, #2200	@ 0x898
 801807c:	bd70      	pop	{r4, r5, r6, pc}
 801807e:	200b      	movs	r0, #11
 8018080:	bd70      	pop	{r4, r5, r6, pc}
 8018082:	f640 0098 	movw	r0, #2200	@ 0x898
 8018086:	4770      	bx	lr

08018088 <rcl_action_take_cancel_request>:
 8018088:	2800      	cmp	r0, #0
 801808a:	d03a      	beq.n	8018102 <rcl_action_take_cancel_request+0x7a>
 801808c:	b570      	push	{r4, r5, r6, lr}
 801808e:	4604      	mov	r4, r0
 8018090:	6800      	ldr	r0, [r0, #0]
 8018092:	b388      	cbz	r0, 80180f8 <rcl_action_take_cancel_request+0x70>
 8018094:	460d      	mov	r5, r1
 8018096:	4616      	mov	r6, r2
 8018098:	f7fe fda2 	bl	8016be0 <rcl_service_is_valid>
 801809c:	b338      	cbz	r0, 80180ee <rcl_action_take_cancel_request+0x66>
 801809e:	6820      	ldr	r0, [r4, #0]
 80180a0:	3004      	adds	r0, #4
 80180a2:	f7fe fd9d 	bl	8016be0 <rcl_service_is_valid>
 80180a6:	b310      	cbz	r0, 80180ee <rcl_action_take_cancel_request+0x66>
 80180a8:	6820      	ldr	r0, [r4, #0]
 80180aa:	3008      	adds	r0, #8
 80180ac:	f7fe fd98 	bl	8016be0 <rcl_service_is_valid>
 80180b0:	b1e8      	cbz	r0, 80180ee <rcl_action_take_cancel_request+0x66>
 80180b2:	6820      	ldr	r0, [r4, #0]
 80180b4:	300c      	adds	r0, #12
 80180b6:	f7f6 fa45 	bl	800e544 <rcl_publisher_is_valid>
 80180ba:	b1c0      	cbz	r0, 80180ee <rcl_action_take_cancel_request+0x66>
 80180bc:	6820      	ldr	r0, [r4, #0]
 80180be:	3010      	adds	r0, #16
 80180c0:	f7f6 fa40 	bl	800e544 <rcl_publisher_is_valid>
 80180c4:	b198      	cbz	r0, 80180ee <rcl_action_take_cancel_request+0x66>
 80180c6:	b1d5      	cbz	r5, 80180fe <rcl_action_take_cancel_request+0x76>
 80180c8:	b1ce      	cbz	r6, 80180fe <rcl_action_take_cancel_request+0x76>
 80180ca:	6820      	ldr	r0, [r4, #0]
 80180cc:	4632      	mov	r2, r6
 80180ce:	4629      	mov	r1, r5
 80180d0:	3004      	adds	r0, #4
 80180d2:	f7fe fd2d 	bl	8016b30 <rcl_take_request>
 80180d6:	b148      	cbz	r0, 80180ec <rcl_action_take_cancel_request+0x64>
 80180d8:	280a      	cmp	r0, #10
 80180da:	d007      	beq.n	80180ec <rcl_action_take_cancel_request+0x64>
 80180dc:	f240 2259 	movw	r2, #601	@ 0x259
 80180e0:	f640 0399 	movw	r3, #2201	@ 0x899
 80180e4:	4290      	cmp	r0, r2
 80180e6:	bf0c      	ite	eq
 80180e8:	4618      	moveq	r0, r3
 80180ea:	2001      	movne	r0, #1
 80180ec:	bd70      	pop	{r4, r5, r6, pc}
 80180ee:	f7f7 ff23 	bl	800ff38 <rcutils_reset_error>
 80180f2:	f640 0098 	movw	r0, #2200	@ 0x898
 80180f6:	bd70      	pop	{r4, r5, r6, pc}
 80180f8:	f640 0098 	movw	r0, #2200	@ 0x898
 80180fc:	bd70      	pop	{r4, r5, r6, pc}
 80180fe:	200b      	movs	r0, #11
 8018100:	bd70      	pop	{r4, r5, r6, pc}
 8018102:	f640 0098 	movw	r0, #2200	@ 0x898
 8018106:	4770      	bx	lr

08018108 <rcl_action_send_cancel_response>:
 8018108:	b398      	cbz	r0, 8018172 <rcl_action_send_cancel_response+0x6a>
 801810a:	b570      	push	{r4, r5, r6, lr}
 801810c:	4604      	mov	r4, r0
 801810e:	6800      	ldr	r0, [r0, #0]
 8018110:	b350      	cbz	r0, 8018168 <rcl_action_send_cancel_response+0x60>
 8018112:	460d      	mov	r5, r1
 8018114:	4616      	mov	r6, r2
 8018116:	f7fe fd63 	bl	8016be0 <rcl_service_is_valid>
 801811a:	b300      	cbz	r0, 801815e <rcl_action_send_cancel_response+0x56>
 801811c:	6820      	ldr	r0, [r4, #0]
 801811e:	3004      	adds	r0, #4
 8018120:	f7fe fd5e 	bl	8016be0 <rcl_service_is_valid>
 8018124:	b1d8      	cbz	r0, 801815e <rcl_action_send_cancel_response+0x56>
 8018126:	6820      	ldr	r0, [r4, #0]
 8018128:	3008      	adds	r0, #8
 801812a:	f7fe fd59 	bl	8016be0 <rcl_service_is_valid>
 801812e:	b1b0      	cbz	r0, 801815e <rcl_action_send_cancel_response+0x56>
 8018130:	6820      	ldr	r0, [r4, #0]
 8018132:	300c      	adds	r0, #12
 8018134:	f7f6 fa06 	bl	800e544 <rcl_publisher_is_valid>
 8018138:	b188      	cbz	r0, 801815e <rcl_action_send_cancel_response+0x56>
 801813a:	6820      	ldr	r0, [r4, #0]
 801813c:	3010      	adds	r0, #16
 801813e:	f7f6 fa01 	bl	800e544 <rcl_publisher_is_valid>
 8018142:	b160      	cbz	r0, 801815e <rcl_action_send_cancel_response+0x56>
 8018144:	b19d      	cbz	r5, 801816e <rcl_action_send_cancel_response+0x66>
 8018146:	b196      	cbz	r6, 801816e <rcl_action_send_cancel_response+0x66>
 8018148:	6820      	ldr	r0, [r4, #0]
 801814a:	4632      	mov	r2, r6
 801814c:	4629      	mov	r1, r5
 801814e:	3004      	adds	r0, #4
 8018150:	f7fe fd2e 	bl	8016bb0 <rcl_send_response>
 8018154:	b110      	cbz	r0, 801815c <rcl_action_send_cancel_response+0x54>
 8018156:	2802      	cmp	r0, #2
 8018158:	bf18      	it	ne
 801815a:	2001      	movne	r0, #1
 801815c:	bd70      	pop	{r4, r5, r6, pc}
 801815e:	f7f7 feeb 	bl	800ff38 <rcutils_reset_error>
 8018162:	f640 0098 	movw	r0, #2200	@ 0x898
 8018166:	bd70      	pop	{r4, r5, r6, pc}
 8018168:	f640 0098 	movw	r0, #2200	@ 0x898
 801816c:	bd70      	pop	{r4, r5, r6, pc}
 801816e:	200b      	movs	r0, #11
 8018170:	bd70      	pop	{r4, r5, r6, pc}
 8018172:	f640 0098 	movw	r0, #2200	@ 0x898
 8018176:	4770      	bx	lr

08018178 <rcl_action_wait_set_add_action_server>:
 8018178:	2800      	cmp	r0, #0
 801817a:	d04d      	beq.n	8018218 <rcl_action_wait_set_add_action_server+0xa0>
 801817c:	b570      	push	{r4, r5, r6, lr}
 801817e:	460c      	mov	r4, r1
 8018180:	b159      	cbz	r1, 801819a <rcl_action_wait_set_add_action_server+0x22>
 8018182:	4605      	mov	r5, r0
 8018184:	6808      	ldr	r0, [r1, #0]
 8018186:	b140      	cbz	r0, 801819a <rcl_action_wait_set_add_action_server+0x22>
 8018188:	4616      	mov	r6, r2
 801818a:	f7fe fd29 	bl	8016be0 <rcl_service_is_valid>
 801818e:	b120      	cbz	r0, 801819a <rcl_action_wait_set_add_action_server+0x22>
 8018190:	6820      	ldr	r0, [r4, #0]
 8018192:	3004      	adds	r0, #4
 8018194:	f7fe fd24 	bl	8016be0 <rcl_service_is_valid>
 8018198:	b910      	cbnz	r0, 80181a0 <rcl_action_wait_set_add_action_server+0x28>
 801819a:	f640 0098 	movw	r0, #2200	@ 0x898
 801819e:	bd70      	pop	{r4, r5, r6, pc}
 80181a0:	6820      	ldr	r0, [r4, #0]
 80181a2:	3008      	adds	r0, #8
 80181a4:	f7fe fd1c 	bl	8016be0 <rcl_service_is_valid>
 80181a8:	2800      	cmp	r0, #0
 80181aa:	d0f6      	beq.n	801819a <rcl_action_wait_set_add_action_server+0x22>
 80181ac:	6820      	ldr	r0, [r4, #0]
 80181ae:	300c      	adds	r0, #12
 80181b0:	f7f6 f9e0 	bl	800e574 <rcl_publisher_is_valid_except_context>
 80181b4:	2800      	cmp	r0, #0
 80181b6:	d0f0      	beq.n	801819a <rcl_action_wait_set_add_action_server+0x22>
 80181b8:	6820      	ldr	r0, [r4, #0]
 80181ba:	3010      	adds	r0, #16
 80181bc:	f7f6 f9da 	bl	800e574 <rcl_publisher_is_valid_except_context>
 80181c0:	2800      	cmp	r0, #0
 80181c2:	d0ea      	beq.n	801819a <rcl_action_wait_set_add_action_server+0x22>
 80181c4:	6821      	ldr	r1, [r4, #0]
 80181c6:	4628      	mov	r0, r5
 80181c8:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 80181cc:	f7ff face 	bl	801776c <rcl_wait_set_add_service>
 80181d0:	2800      	cmp	r0, #0
 80181d2:	d1e4      	bne.n	801819e <rcl_action_wait_set_add_action_server+0x26>
 80181d4:	6821      	ldr	r1, [r4, #0]
 80181d6:	4628      	mov	r0, r5
 80181d8:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 80181dc:	3104      	adds	r1, #4
 80181de:	f7ff fac5 	bl	801776c <rcl_wait_set_add_service>
 80181e2:	2800      	cmp	r0, #0
 80181e4:	d1db      	bne.n	801819e <rcl_action_wait_set_add_action_server+0x26>
 80181e6:	6821      	ldr	r1, [r4, #0]
 80181e8:	4628      	mov	r0, r5
 80181ea:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 80181ee:	3108      	adds	r1, #8
 80181f0:	f7ff fabc 	bl	801776c <rcl_wait_set_add_service>
 80181f4:	2800      	cmp	r0, #0
 80181f6:	d1d2      	bne.n	801819e <rcl_action_wait_set_add_action_server+0x26>
 80181f8:	6821      	ldr	r1, [r4, #0]
 80181fa:	4628      	mov	r0, r5
 80181fc:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8018200:	3114      	adds	r1, #20
 8018202:	f7ff fa57 	bl	80176b4 <rcl_wait_set_add_timer>
 8018206:	2800      	cmp	r0, #0
 8018208:	d1c9      	bne.n	801819e <rcl_action_wait_set_add_action_server+0x26>
 801820a:	2e00      	cmp	r6, #0
 801820c:	d0c7      	beq.n	801819e <rcl_action_wait_set_add_action_server+0x26>
 801820e:	6823      	ldr	r3, [r4, #0]
 8018210:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8018214:	6033      	str	r3, [r6, #0]
 8018216:	bd70      	pop	{r4, r5, r6, pc}
 8018218:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801821c:	4770      	bx	lr
 801821e:	bf00      	nop

08018220 <rcl_action_server_wait_set_get_entities_ready>:
 8018220:	2800      	cmp	r0, #0
 8018222:	d05a      	beq.n	80182da <rcl_action_server_wait_set_get_entities_ready+0xba>
 8018224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018226:	460c      	mov	r4, r1
 8018228:	b161      	cbz	r1, 8018244 <rcl_action_server_wait_set_get_entities_ready+0x24>
 801822a:	4605      	mov	r5, r0
 801822c:	6808      	ldr	r0, [r1, #0]
 801822e:	b148      	cbz	r0, 8018244 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8018230:	4616      	mov	r6, r2
 8018232:	461f      	mov	r7, r3
 8018234:	f7fe fcd4 	bl	8016be0 <rcl_service_is_valid>
 8018238:	b120      	cbz	r0, 8018244 <rcl_action_server_wait_set_get_entities_ready+0x24>
 801823a:	6820      	ldr	r0, [r4, #0]
 801823c:	3004      	adds	r0, #4
 801823e:	f7fe fccf 	bl	8016be0 <rcl_service_is_valid>
 8018242:	b910      	cbnz	r0, 801824a <rcl_action_server_wait_set_get_entities_ready+0x2a>
 8018244:	f640 0098 	movw	r0, #2200	@ 0x898
 8018248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801824a:	6820      	ldr	r0, [r4, #0]
 801824c:	3008      	adds	r0, #8
 801824e:	f7fe fcc7 	bl	8016be0 <rcl_service_is_valid>
 8018252:	2800      	cmp	r0, #0
 8018254:	d0f6      	beq.n	8018244 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8018256:	6820      	ldr	r0, [r4, #0]
 8018258:	300c      	adds	r0, #12
 801825a:	f7f6 f98b 	bl	800e574 <rcl_publisher_is_valid_except_context>
 801825e:	2800      	cmp	r0, #0
 8018260:	d0f0      	beq.n	8018244 <rcl_action_server_wait_set_get_entities_ready+0x24>
 8018262:	6820      	ldr	r0, [r4, #0]
 8018264:	3010      	adds	r0, #16
 8018266:	f7f6 f985 	bl	800e574 <rcl_publisher_is_valid_except_context>
 801826a:	2800      	cmp	r0, #0
 801826c:	d0ea      	beq.n	8018244 <rcl_action_server_wait_set_get_entities_ready+0x24>
 801826e:	b3be      	cbz	r6, 80182e0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8018270:	b3b7      	cbz	r7, 80182e0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8018272:	9b06      	ldr	r3, [sp, #24]
 8018274:	b3a3      	cbz	r3, 80182e0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8018276:	9b07      	ldr	r3, [sp, #28]
 8018278:	b393      	cbz	r3, 80182e0 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 801827a:	6821      	ldr	r1, [r4, #0]
 801827c:	692a      	ldr	r2, [r5, #16]
 801827e:	6a2c      	ldr	r4, [r5, #32]
 8018280:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8018284:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8018288:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 801828c:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8018290:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8018294:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8018298:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 801829c:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 80182a0:	1a64      	subs	r4, r4, r1
 80182a2:	fab4 f484 	clz	r4, r4
 80182a6:	0964      	lsrs	r4, r4, #5
 80182a8:	7034      	strb	r4, [r6, #0]
 80182aa:	1d0c      	adds	r4, r1, #4
 80182ac:	1b1b      	subs	r3, r3, r4
 80182ae:	fab3 f383 	clz	r3, r3
 80182b2:	095b      	lsrs	r3, r3, #5
 80182b4:	f101 0408 	add.w	r4, r1, #8
 80182b8:	703b      	strb	r3, [r7, #0]
 80182ba:	f101 0314 	add.w	r3, r1, #20
 80182be:	1b01      	subs	r1, r0, r4
 80182c0:	1ad3      	subs	r3, r2, r3
 80182c2:	fab1 f181 	clz	r1, r1
 80182c6:	9a06      	ldr	r2, [sp, #24]
 80182c8:	0949      	lsrs	r1, r1, #5
 80182ca:	7011      	strb	r1, [r2, #0]
 80182cc:	fab3 f383 	clz	r3, r3
 80182d0:	9a07      	ldr	r2, [sp, #28]
 80182d2:	095b      	lsrs	r3, r3, #5
 80182d4:	2000      	movs	r0, #0
 80182d6:	7013      	strb	r3, [r2, #0]
 80182d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80182da:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80182de:	4770      	bx	lr
 80182e0:	200b      	movs	r0, #11
 80182e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080182e4 <_execute_event_handler>:
 80182e4:	2002      	movs	r0, #2
 80182e6:	4770      	bx	lr

080182e8 <_cancel_goal_event_handler>:
 80182e8:	2003      	movs	r0, #3
 80182ea:	4770      	bx	lr

080182ec <_succeed_event_handler>:
 80182ec:	2004      	movs	r0, #4
 80182ee:	4770      	bx	lr

080182f0 <_abort_event_handler>:
 80182f0:	2006      	movs	r0, #6
 80182f2:	4770      	bx	lr

080182f4 <_canceled_event_handler>:
 80182f4:	2005      	movs	r0, #5
 80182f6:	4770      	bx	lr

080182f8 <rcl_action_transition_goal_state>:
 80182f8:	b2c2      	uxtb	r2, r0
 80182fa:	2a06      	cmp	r2, #6
 80182fc:	d80c      	bhi.n	8018318 <rcl_action_transition_goal_state+0x20>
 80182fe:	2904      	cmp	r1, #4
 8018300:	d80a      	bhi.n	8018318 <rcl_action_transition_goal_state+0x20>
 8018302:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8018306:	b410      	push	{r4}
 8018308:	1853      	adds	r3, r2, r1
 801830a:	4c06      	ldr	r4, [pc, #24]	@ (8018324 <rcl_action_transition_goal_state+0x2c>)
 801830c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8018310:	b123      	cbz	r3, 801831c <rcl_action_transition_goal_state+0x24>
 8018312:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018316:	4718      	bx	r3
 8018318:	2000      	movs	r0, #0
 801831a:	4770      	bx	lr
 801831c:	2000      	movs	r0, #0
 801831e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018322:	4770      	bx	lr
 8018324:	0801dcf8 	.word	0x0801dcf8

08018328 <rcl_action_get_zero_initialized_cancel_response>:
 8018328:	b510      	push	{r4, lr}
 801832a:	4c07      	ldr	r4, [pc, #28]	@ (8018348 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 801832c:	4686      	mov	lr, r0
 801832e:	4684      	mov	ip, r0
 8018330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018332:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018336:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018338:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801833c:	6823      	ldr	r3, [r4, #0]
 801833e:	f8cc 3000 	str.w	r3, [ip]
 8018342:	4670      	mov	r0, lr
 8018344:	bd10      	pop	{r4, pc}
 8018346:	bf00      	nop
 8018348:	0801dd84 	.word	0x0801dd84

0801834c <rclc_action_send_result_request>:
 801834c:	b1d0      	cbz	r0, 8018384 <rclc_action_send_result_request+0x38>
 801834e:	b500      	push	{lr}
 8018350:	4684      	mov	ip, r0
 8018352:	b087      	sub	sp, #28
 8018354:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8018358:	f8dc 100d 	ldr.w	r1, [ip, #13]
 801835c:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8018360:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8018364:	f10d 0e08 	add.w	lr, sp, #8
 8018368:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801836c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8018370:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8018374:	a902      	add	r1, sp, #8
 8018376:	3010      	adds	r0, #16
 8018378:	f7ff fbda 	bl	8017b30 <rcl_action_send_result_request>
 801837c:	b920      	cbnz	r0, 8018388 <rclc_action_send_result_request+0x3c>
 801837e:	b007      	add	sp, #28
 8018380:	f85d fb04 	ldr.w	pc, [sp], #4
 8018384:	200b      	movs	r0, #11
 8018386:	4770      	bx	lr
 8018388:	9001      	str	r0, [sp, #4]
 801838a:	f7f7 fdd5 	bl	800ff38 <rcutils_reset_error>
 801838e:	9801      	ldr	r0, [sp, #4]
 8018390:	b007      	add	sp, #28
 8018392:	f85d fb04 	ldr.w	pc, [sp], #4
 8018396:	bf00      	nop

08018398 <rclc_action_take_goal_handle>:
 8018398:	b160      	cbz	r0, 80183b4 <rclc_action_take_goal_handle+0x1c>
 801839a:	6883      	ldr	r3, [r0, #8]
 801839c:	b143      	cbz	r3, 80183b0 <rclc_action_take_goal_handle+0x18>
 801839e:	6819      	ldr	r1, [r3, #0]
 80183a0:	6081      	str	r1, [r0, #8]
 80183a2:	2200      	movs	r2, #0
 80183a4:	721a      	strb	r2, [r3, #8]
 80183a6:	68c1      	ldr	r1, [r0, #12]
 80183a8:	6019      	str	r1, [r3, #0]
 80183aa:	621a      	str	r2, [r3, #32]
 80183ac:	849a      	strh	r2, [r3, #36]	@ 0x24
 80183ae:	60c3      	str	r3, [r0, #12]
 80183b0:	4618      	mov	r0, r3
 80183b2:	4770      	bx	lr
 80183b4:	4603      	mov	r3, r0
 80183b6:	e7fb      	b.n	80183b0 <rclc_action_take_goal_handle+0x18>

080183b8 <rclc_action_remove_used_goal_handle>:
 80183b8:	b180      	cbz	r0, 80183dc <rclc_action_remove_used_goal_handle+0x24>
 80183ba:	b179      	cbz	r1, 80183dc <rclc_action_remove_used_goal_handle+0x24>
 80183bc:	68c3      	ldr	r3, [r0, #12]
 80183be:	4299      	cmp	r1, r3
 80183c0:	d00d      	beq.n	80183de <rclc_action_remove_used_goal_handle+0x26>
 80183c2:	b12b      	cbz	r3, 80183d0 <rclc_action_remove_used_goal_handle+0x18>
 80183c4:	681a      	ldr	r2, [r3, #0]
 80183c6:	4291      	cmp	r1, r2
 80183c8:	d003      	beq.n	80183d2 <rclc_action_remove_used_goal_handle+0x1a>
 80183ca:	4613      	mov	r3, r2
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d1f9      	bne.n	80183c4 <rclc_action_remove_used_goal_handle+0xc>
 80183d0:	4770      	bx	lr
 80183d2:	680a      	ldr	r2, [r1, #0]
 80183d4:	601a      	str	r2, [r3, #0]
 80183d6:	6883      	ldr	r3, [r0, #8]
 80183d8:	600b      	str	r3, [r1, #0]
 80183da:	6081      	str	r1, [r0, #8]
 80183dc:	4770      	bx	lr
 80183de:	680b      	ldr	r3, [r1, #0]
 80183e0:	60c3      	str	r3, [r0, #12]
 80183e2:	e7f8      	b.n	80183d6 <rclc_action_remove_used_goal_handle+0x1e>

080183e4 <rclc_action_find_goal_handle_by_uuid>:
 80183e4:	b538      	push	{r3, r4, r5, lr}
 80183e6:	b180      	cbz	r0, 801840a <rclc_action_find_goal_handle_by_uuid+0x26>
 80183e8:	460d      	mov	r5, r1
 80183ea:	b181      	cbz	r1, 801840e <rclc_action_find_goal_handle_by_uuid+0x2a>
 80183ec:	68c4      	ldr	r4, [r0, #12]
 80183ee:	b914      	cbnz	r4, 80183f6 <rclc_action_find_goal_handle_by_uuid+0x12>
 80183f0:	e009      	b.n	8018406 <rclc_action_find_goal_handle_by_uuid+0x22>
 80183f2:	6824      	ldr	r4, [r4, #0]
 80183f4:	b13c      	cbz	r4, 8018406 <rclc_action_find_goal_handle_by_uuid+0x22>
 80183f6:	f104 0009 	add.w	r0, r4, #9
 80183fa:	2210      	movs	r2, #16
 80183fc:	4629      	mov	r1, r5
 80183fe:	f003 fd63 	bl	801bec8 <memcmp>
 8018402:	2800      	cmp	r0, #0
 8018404:	d1f5      	bne.n	80183f2 <rclc_action_find_goal_handle_by_uuid+0xe>
 8018406:	4620      	mov	r0, r4
 8018408:	bd38      	pop	{r3, r4, r5, pc}
 801840a:	4604      	mov	r4, r0
 801840c:	e7fb      	b.n	8018406 <rclc_action_find_goal_handle_by_uuid+0x22>
 801840e:	460c      	mov	r4, r1
 8018410:	e7f9      	b.n	8018406 <rclc_action_find_goal_handle_by_uuid+0x22>
 8018412:	bf00      	nop

08018414 <rclc_action_find_first_handle_by_status>:
 8018414:	b140      	cbz	r0, 8018428 <rclc_action_find_first_handle_by_status+0x14>
 8018416:	68c0      	ldr	r0, [r0, #12]
 8018418:	b910      	cbnz	r0, 8018420 <rclc_action_find_first_handle_by_status+0xc>
 801841a:	e005      	b.n	8018428 <rclc_action_find_first_handle_by_status+0x14>
 801841c:	6800      	ldr	r0, [r0, #0]
 801841e:	b118      	cbz	r0, 8018428 <rclc_action_find_first_handle_by_status+0x14>
 8018420:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8018424:	428b      	cmp	r3, r1
 8018426:	d1f9      	bne.n	801841c <rclc_action_find_first_handle_by_status+0x8>
 8018428:	4770      	bx	lr
 801842a:	bf00      	nop

0801842c <rclc_action_find_first_terminated_handle>:
 801842c:	b140      	cbz	r0, 8018440 <rclc_action_find_first_terminated_handle+0x14>
 801842e:	68c0      	ldr	r0, [r0, #12]
 8018430:	b910      	cbnz	r0, 8018438 <rclc_action_find_first_terminated_handle+0xc>
 8018432:	e005      	b.n	8018440 <rclc_action_find_first_terminated_handle+0x14>
 8018434:	6800      	ldr	r0, [r0, #0]
 8018436:	b118      	cbz	r0, 8018440 <rclc_action_find_first_terminated_handle+0x14>
 8018438:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801843c:	2b03      	cmp	r3, #3
 801843e:	ddf9      	ble.n	8018434 <rclc_action_find_first_terminated_handle+0x8>
 8018440:	4770      	bx	lr
 8018442:	bf00      	nop

08018444 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8018444:	b170      	cbz	r0, 8018464 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8018446:	68c0      	ldr	r0, [r0, #12]
 8018448:	b160      	cbz	r0, 8018464 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801844a:	b410      	push	{r4}
 801844c:	e001      	b.n	8018452 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 801844e:	6800      	ldr	r0, [r0, #0]
 8018450:	b128      	cbz	r0, 801845e <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8018452:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8018456:	4299      	cmp	r1, r3
 8018458:	bf08      	it	eq
 801845a:	4294      	cmpeq	r4, r2
 801845c:	d1f7      	bne.n	801844e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 801845e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018462:	4770      	bx	lr
 8018464:	4770      	bx	lr
 8018466:	bf00      	nop

08018468 <rclc_action_find_handle_by_result_request_sequence_number>:
 8018468:	b170      	cbz	r0, 8018488 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801846a:	68c0      	ldr	r0, [r0, #12]
 801846c:	b160      	cbz	r0, 8018488 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801846e:	b410      	push	{r4}
 8018470:	e001      	b.n	8018476 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8018472:	6800      	ldr	r0, [r0, #0]
 8018474:	b128      	cbz	r0, 8018482 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8018476:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 801847a:	4299      	cmp	r1, r3
 801847c:	bf08      	it	eq
 801847e:	4294      	cmpeq	r4, r2
 8018480:	d1f7      	bne.n	8018472 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8018482:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018486:	4770      	bx	lr
 8018488:	4770      	bx	lr
 801848a:	bf00      	nop

0801848c <rclc_action_find_handle_by_cancel_request_sequence_number>:
 801848c:	b170      	cbz	r0, 80184ac <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801848e:	68c0      	ldr	r0, [r0, #12]
 8018490:	b160      	cbz	r0, 80184ac <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8018492:	b410      	push	{r4}
 8018494:	e001      	b.n	801849a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8018496:	6800      	ldr	r0, [r0, #0]
 8018498:	b128      	cbz	r0, 80184a6 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 801849a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 801849e:	4299      	cmp	r1, r3
 80184a0:	bf08      	it	eq
 80184a2:	4294      	cmpeq	r4, r2
 80184a4:	d1f7      	bne.n	8018496 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 80184a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80184aa:	4770      	bx	lr
 80184ac:	4770      	bx	lr
 80184ae:	bf00      	nop

080184b0 <rclc_action_find_first_handle_with_goal_response>:
 80184b0:	b140      	cbz	r0, 80184c4 <rclc_action_find_first_handle_with_goal_response+0x14>
 80184b2:	68c0      	ldr	r0, [r0, #12]
 80184b4:	b910      	cbnz	r0, 80184bc <rclc_action_find_first_handle_with_goal_response+0xc>
 80184b6:	e005      	b.n	80184c4 <rclc_action_find_first_handle_with_goal_response+0x14>
 80184b8:	6800      	ldr	r0, [r0, #0]
 80184ba:	b118      	cbz	r0, 80184c4 <rclc_action_find_first_handle_with_goal_response+0x14>
 80184bc:	f890 3020 	ldrb.w	r3, [r0, #32]
 80184c0:	2b00      	cmp	r3, #0
 80184c2:	d0f9      	beq.n	80184b8 <rclc_action_find_first_handle_with_goal_response+0x8>
 80184c4:	4770      	bx	lr
 80184c6:	bf00      	nop

080184c8 <rclc_action_find_first_handle_with_result_response>:
 80184c8:	b140      	cbz	r0, 80184dc <rclc_action_find_first_handle_with_result_response+0x14>
 80184ca:	68c0      	ldr	r0, [r0, #12]
 80184cc:	b910      	cbnz	r0, 80184d4 <rclc_action_find_first_handle_with_result_response+0xc>
 80184ce:	e005      	b.n	80184dc <rclc_action_find_first_handle_with_result_response+0x14>
 80184d0:	6800      	ldr	r0, [r0, #0]
 80184d2:	b118      	cbz	r0, 80184dc <rclc_action_find_first_handle_with_result_response+0x14>
 80184d4:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d0f9      	beq.n	80184d0 <rclc_action_find_first_handle_with_result_response+0x8>
 80184dc:	4770      	bx	lr
 80184de:	bf00      	nop

080184e0 <rclc_action_server_response_goal_request>:
 80184e0:	b198      	cbz	r0, 801850a <rclc_action_server_response_goal_request+0x2a>
 80184e2:	b510      	push	{r4, lr}
 80184e4:	6844      	ldr	r4, [r0, #4]
 80184e6:	b086      	sub	sp, #24
 80184e8:	2200      	movs	r2, #0
 80184ea:	e9cd 2203 	strd	r2, r2, [sp, #12]
 80184ee:	460b      	mov	r3, r1
 80184f0:	9205      	str	r2, [sp, #20]
 80184f2:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 80184f6:	aa03      	add	r2, sp, #12
 80184f8:	f104 0010 	add.w	r0, r4, #16
 80184fc:	f88d 300c 	strb.w	r3, [sp, #12]
 8018500:	f7ff fd4a 	bl	8017f98 <rcl_action_send_goal_response>
 8018504:	b918      	cbnz	r0, 801850e <rclc_action_server_response_goal_request+0x2e>
 8018506:	b006      	add	sp, #24
 8018508:	bd10      	pop	{r4, pc}
 801850a:	200b      	movs	r0, #11
 801850c:	4770      	bx	lr
 801850e:	9001      	str	r0, [sp, #4]
 8018510:	f7f7 fd12 	bl	800ff38 <rcutils_reset_error>
 8018514:	9801      	ldr	r0, [sp, #4]
 8018516:	b006      	add	sp, #24
 8018518:	bd10      	pop	{r4, pc}
 801851a:	bf00      	nop
 801851c:	0000      	movs	r0, r0
	...

08018520 <rclc_action_server_goal_cancel_accept>:
 8018520:	b310      	cbz	r0, 8018568 <rclc_action_server_goal_cancel_accept+0x48>
 8018522:	b510      	push	{r4, lr}
 8018524:	b090      	sub	sp, #64	@ 0x40
 8018526:	4604      	mov	r4, r0
 8018528:	a806      	add	r0, sp, #24
 801852a:	f7ff fefd 	bl	8018328 <rcl_action_get_zero_initialized_cancel_response>
 801852e:	2300      	movs	r3, #0
 8018530:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8018534:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8018538:	f8d4 2011 	ldr.w	r2, [r4, #17]
 801853c:	f88d 3018 	strb.w	r3, [sp, #24]
 8018540:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8018544:	f8cd d01c 	str.w	sp, [sp, #28]
 8018548:	46ec      	mov	ip, sp
 801854a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801854e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8018570 <rclc_action_server_goal_cancel_accept+0x50>
 8018552:	6860      	ldr	r0, [r4, #4]
 8018554:	aa06      	add	r2, sp, #24
 8018556:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 801855a:	3010      	adds	r0, #16
 801855c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8018560:	f7ff fdd2 	bl	8018108 <rcl_action_send_cancel_response>
 8018564:	b010      	add	sp, #64	@ 0x40
 8018566:	bd10      	pop	{r4, pc}
 8018568:	200b      	movs	r0, #11
 801856a:	4770      	bx	lr
 801856c:	f3af 8000 	nop.w
 8018570:	00000001 	.word	0x00000001
 8018574:	00000001 	.word	0x00000001

08018578 <rclc_action_server_goal_cancel_reject>:
 8018578:	b082      	sub	sp, #8
 801857a:	b530      	push	{r4, r5, lr}
 801857c:	b08b      	sub	sp, #44	@ 0x2c
 801857e:	ac0e      	add	r4, sp, #56	@ 0x38
 8018580:	e884 000c 	stmia.w	r4, {r2, r3}
 8018584:	b188      	cbz	r0, 80185aa <rclc_action_server_goal_cancel_reject+0x32>
 8018586:	4604      	mov	r4, r0
 8018588:	a801      	add	r0, sp, #4
 801858a:	460d      	mov	r5, r1
 801858c:	f7ff fecc 	bl	8018328 <rcl_action_get_zero_initialized_cancel_response>
 8018590:	aa01      	add	r2, sp, #4
 8018592:	a90e      	add	r1, sp, #56	@ 0x38
 8018594:	f104 0010 	add.w	r0, r4, #16
 8018598:	f88d 5004 	strb.w	r5, [sp, #4]
 801859c:	f7ff fdb4 	bl	8018108 <rcl_action_send_cancel_response>
 80185a0:	b00b      	add	sp, #44	@ 0x2c
 80185a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80185a6:	b002      	add	sp, #8
 80185a8:	4770      	bx	lr
 80185aa:	200b      	movs	r0, #11
 80185ac:	b00b      	add	sp, #44	@ 0x2c
 80185ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80185b2:	b002      	add	sp, #8
 80185b4:	4770      	bx	lr
 80185b6:	bf00      	nop

080185b8 <rcutils_string_array_fini>:
 80185b8:	b320      	cbz	r0, 8018604 <rcutils_string_array_fini+0x4c>
 80185ba:	b570      	push	{r4, r5, r6, lr}
 80185bc:	4604      	mov	r4, r0
 80185be:	6840      	ldr	r0, [r0, #4]
 80185c0:	b1d8      	cbz	r0, 80185fa <rcutils_string_array_fini+0x42>
 80185c2:	f104 0008 	add.w	r0, r4, #8
 80185c6:	f7f7 fbd7 	bl	800fd78 <rcutils_allocator_is_valid>
 80185ca:	b1b8      	cbz	r0, 80185fc <rcutils_string_array_fini+0x44>
 80185cc:	6823      	ldr	r3, [r4, #0]
 80185ce:	b1bb      	cbz	r3, 8018600 <rcutils_string_array_fini+0x48>
 80185d0:	2500      	movs	r5, #0
 80185d2:	6860      	ldr	r0, [r4, #4]
 80185d4:	462e      	mov	r6, r5
 80185d6:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 80185da:	68e3      	ldr	r3, [r4, #12]
 80185dc:	69a1      	ldr	r1, [r4, #24]
 80185de:	4798      	blx	r3
 80185e0:	e9d4 3000 	ldrd	r3, r0, [r4]
 80185e4:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 80185e8:	3501      	adds	r5, #1
 80185ea:	429d      	cmp	r5, r3
 80185ec:	d3f3      	bcc.n	80185d6 <rcutils_string_array_fini+0x1e>
 80185ee:	68e3      	ldr	r3, [r4, #12]
 80185f0:	69a1      	ldr	r1, [r4, #24]
 80185f2:	4798      	blx	r3
 80185f4:	2000      	movs	r0, #0
 80185f6:	e9c4 0000 	strd	r0, r0, [r4]
 80185fa:	bd70      	pop	{r4, r5, r6, pc}
 80185fc:	200b      	movs	r0, #11
 80185fe:	bd70      	pop	{r4, r5, r6, pc}
 8018600:	6860      	ldr	r0, [r4, #4]
 8018602:	e7f4      	b.n	80185ee <rcutils_string_array_fini+0x36>
 8018604:	200b      	movs	r0, #11
 8018606:	4770      	bx	lr

08018608 <rcutils_get_zero_initialized_string_map>:
 8018608:	4b01      	ldr	r3, [pc, #4]	@ (8018610 <rcutils_get_zero_initialized_string_map+0x8>)
 801860a:	2000      	movs	r0, #0
 801860c:	6018      	str	r0, [r3, #0]
 801860e:	4770      	bx	lr
 8018610:	20011a98 	.word	0x20011a98

08018614 <rcutils_string_map_reserve>:
 8018614:	2800      	cmp	r0, #0
 8018616:	d05f      	beq.n	80186d8 <rcutils_string_map_reserve+0xc4>
 8018618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801861c:	460c      	mov	r4, r1
 801861e:	6801      	ldr	r1, [r0, #0]
 8018620:	b082      	sub	sp, #8
 8018622:	4605      	mov	r5, r0
 8018624:	b129      	cbz	r1, 8018632 <rcutils_string_map_reserve+0x1e>
 8018626:	68cb      	ldr	r3, [r1, #12]
 8018628:	42a3      	cmp	r3, r4
 801862a:	d906      	bls.n	801863a <rcutils_string_map_reserve+0x26>
 801862c:	461c      	mov	r4, r3
 801862e:	2900      	cmp	r1, #0
 8018630:	d1f9      	bne.n	8018626 <rcutils_string_map_reserve+0x12>
 8018632:	201f      	movs	r0, #31
 8018634:	b002      	add	sp, #8
 8018636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801863a:	688b      	ldr	r3, [r1, #8]
 801863c:	42a3      	cmp	r3, r4
 801863e:	d047      	beq.n	80186d0 <rcutils_string_map_reserve+0xbc>
 8018640:	6a0e      	ldr	r6, [r1, #32]
 8018642:	2c00      	cmp	r4, #0
 8018644:	d034      	beq.n	80186b0 <rcutils_string_map_reserve+0x9c>
 8018646:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 801864a:	d243      	bcs.n	80186d4 <rcutils_string_map_reserve+0xc0>
 801864c:	00a7      	lsls	r7, r4, #2
 801864e:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8018652:	6808      	ldr	r0, [r1, #0]
 8018654:	4632      	mov	r2, r6
 8018656:	4639      	mov	r1, r7
 8018658:	47c0      	blx	r8
 801865a:	2800      	cmp	r0, #0
 801865c:	d03a      	beq.n	80186d4 <rcutils_string_map_reserve+0xc0>
 801865e:	682b      	ldr	r3, [r5, #0]
 8018660:	4632      	mov	r2, r6
 8018662:	6018      	str	r0, [r3, #0]
 8018664:	4639      	mov	r1, r7
 8018666:	6858      	ldr	r0, [r3, #4]
 8018668:	47c0      	blx	r8
 801866a:	2800      	cmp	r0, #0
 801866c:	d032      	beq.n	80186d4 <rcutils_string_map_reserve+0xc0>
 801866e:	682d      	ldr	r5, [r5, #0]
 8018670:	68ab      	ldr	r3, [r5, #8]
 8018672:	6068      	str	r0, [r5, #4]
 8018674:	42a3      	cmp	r3, r4
 8018676:	d226      	bcs.n	80186c6 <rcutils_string_map_reserve+0xb2>
 8018678:	682a      	ldr	r2, [r5, #0]
 801867a:	eb00 0c07 	add.w	ip, r0, r7
 801867e:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8018682:	45e6      	cmp	lr, ip
 8018684:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8018688:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 801868c:	d203      	bcs.n	8018696 <rcutils_string_map_reserve+0x82>
 801868e:	eb02 0c07 	add.w	ip, r2, r7
 8018692:	4566      	cmp	r6, ip
 8018694:	d322      	bcc.n	80186dc <rcutils_string_map_reserve+0xc8>
 8018696:	1ae3      	subs	r3, r4, r3
 8018698:	009a      	lsls	r2, r3, #2
 801869a:	4670      	mov	r0, lr
 801869c:	2100      	movs	r1, #0
 801869e:	9201      	str	r2, [sp, #4]
 80186a0:	f003 fc3c 	bl	801bf1c <memset>
 80186a4:	9a01      	ldr	r2, [sp, #4]
 80186a6:	2100      	movs	r1, #0
 80186a8:	4630      	mov	r0, r6
 80186aa:	f003 fc37 	bl	801bf1c <memset>
 80186ae:	e00a      	b.n	80186c6 <rcutils_string_map_reserve+0xb2>
 80186b0:	694f      	ldr	r7, [r1, #20]
 80186b2:	6808      	ldr	r0, [r1, #0]
 80186b4:	4631      	mov	r1, r6
 80186b6:	47b8      	blx	r7
 80186b8:	682b      	ldr	r3, [r5, #0]
 80186ba:	4631      	mov	r1, r6
 80186bc:	6858      	ldr	r0, [r3, #4]
 80186be:	601c      	str	r4, [r3, #0]
 80186c0:	47b8      	blx	r7
 80186c2:	682d      	ldr	r5, [r5, #0]
 80186c4:	606c      	str	r4, [r5, #4]
 80186c6:	2000      	movs	r0, #0
 80186c8:	60ac      	str	r4, [r5, #8]
 80186ca:	b002      	add	sp, #8
 80186cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80186d0:	2000      	movs	r0, #0
 80186d2:	e7af      	b.n	8018634 <rcutils_string_map_reserve+0x20>
 80186d4:	200a      	movs	r0, #10
 80186d6:	e7ad      	b.n	8018634 <rcutils_string_map_reserve+0x20>
 80186d8:	200b      	movs	r0, #11
 80186da:	4770      	bx	lr
 80186dc:	1f0b      	subs	r3, r1, #4
 80186de:	4418      	add	r0, r3
 80186e0:	4413      	add	r3, r2
 80186e2:	3a04      	subs	r2, #4
 80186e4:	4417      	add	r7, r2
 80186e6:	2200      	movs	r2, #0
 80186e8:	f843 2f04 	str.w	r2, [r3, #4]!
 80186ec:	42bb      	cmp	r3, r7
 80186ee:	f840 2f04 	str.w	r2, [r0, #4]!
 80186f2:	d1f9      	bne.n	80186e8 <rcutils_string_map_reserve+0xd4>
 80186f4:	e7e7      	b.n	80186c6 <rcutils_string_map_reserve+0xb2>
 80186f6:	bf00      	nop

080186f8 <rcutils_string_map_init>:
 80186f8:	b082      	sub	sp, #8
 80186fa:	b570      	push	{r4, r5, r6, lr}
 80186fc:	ac04      	add	r4, sp, #16
 80186fe:	e884 000c 	stmia.w	r4, {r2, r3}
 8018702:	b380      	cbz	r0, 8018766 <rcutils_string_map_init+0x6e>
 8018704:	6806      	ldr	r6, [r0, #0]
 8018706:	4604      	mov	r4, r0
 8018708:	b12e      	cbz	r6, 8018716 <rcutils_string_map_init+0x1e>
 801870a:	251e      	movs	r5, #30
 801870c:	4628      	mov	r0, r5
 801870e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018712:	b002      	add	sp, #8
 8018714:	4770      	bx	lr
 8018716:	a804      	add	r0, sp, #16
 8018718:	460d      	mov	r5, r1
 801871a:	f7f7 fb2d 	bl	800fd78 <rcutils_allocator_is_valid>
 801871e:	b310      	cbz	r0, 8018766 <rcutils_string_map_init+0x6e>
 8018720:	9b04      	ldr	r3, [sp, #16]
 8018722:	9908      	ldr	r1, [sp, #32]
 8018724:	2024      	movs	r0, #36	@ 0x24
 8018726:	4798      	blx	r3
 8018728:	6020      	str	r0, [r4, #0]
 801872a:	b310      	cbz	r0, 8018772 <rcutils_string_map_init+0x7a>
 801872c:	f10d 0e10 	add.w	lr, sp, #16
 8018730:	e9c0 6600 	strd	r6, r6, [r0]
 8018734:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8018738:	f100 0c10 	add.w	ip, r0, #16
 801873c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018740:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018744:	f8de 3000 	ldr.w	r3, [lr]
 8018748:	f8cc 3000 	str.w	r3, [ip]
 801874c:	4629      	mov	r1, r5
 801874e:	4620      	mov	r0, r4
 8018750:	f7ff ff60 	bl	8018614 <rcutils_string_map_reserve>
 8018754:	4605      	mov	r5, r0
 8018756:	2800      	cmp	r0, #0
 8018758:	d0d8      	beq.n	801870c <rcutils_string_map_init+0x14>
 801875a:	9b05      	ldr	r3, [sp, #20]
 801875c:	9908      	ldr	r1, [sp, #32]
 801875e:	6820      	ldr	r0, [r4, #0]
 8018760:	4798      	blx	r3
 8018762:	6026      	str	r6, [r4, #0]
 8018764:	e7d2      	b.n	801870c <rcutils_string_map_init+0x14>
 8018766:	250b      	movs	r5, #11
 8018768:	4628      	mov	r0, r5
 801876a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801876e:	b002      	add	sp, #8
 8018770:	4770      	bx	lr
 8018772:	250a      	movs	r5, #10
 8018774:	e7ca      	b.n	801870c <rcutils_string_map_init+0x14>
 8018776:	bf00      	nop

08018778 <rcutils_string_map_fini>:
 8018778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801877c:	b082      	sub	sp, #8
 801877e:	2800      	cmp	r0, #0
 8018780:	d03a      	beq.n	80187f8 <rcutils_string_map_fini+0x80>
 8018782:	6804      	ldr	r4, [r0, #0]
 8018784:	4606      	mov	r6, r0
 8018786:	2c00      	cmp	r4, #0
 8018788:	d032      	beq.n	80187f0 <rcutils_string_map_fini+0x78>
 801878a:	68a3      	ldr	r3, [r4, #8]
 801878c:	b32b      	cbz	r3, 80187da <rcutils_string_map_fini+0x62>
 801878e:	2500      	movs	r5, #0
 8018790:	6822      	ldr	r2, [r4, #0]
 8018792:	462f      	mov	r7, r5
 8018794:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8018798:	b1e0      	cbz	r0, 80187d4 <rcutils_string_map_fini+0x5c>
 801879a:	6a21      	ldr	r1, [r4, #32]
 801879c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 80187a0:	9101      	str	r1, [sp, #4]
 80187a2:	47c0      	blx	r8
 80187a4:	e9d4 2300 	ldrd	r2, r3, [r4]
 80187a8:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 80187ac:	9901      	ldr	r1, [sp, #4]
 80187ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80187b2:	47c0      	blx	r8
 80187b4:	68e3      	ldr	r3, [r4, #12]
 80187b6:	6862      	ldr	r2, [r4, #4]
 80187b8:	3b01      	subs	r3, #1
 80187ba:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 80187be:	60e3      	str	r3, [r4, #12]
 80187c0:	6834      	ldr	r4, [r6, #0]
 80187c2:	68a3      	ldr	r3, [r4, #8]
 80187c4:	3501      	adds	r5, #1
 80187c6:	429d      	cmp	r5, r3
 80187c8:	d207      	bcs.n	80187da <rcutils_string_map_fini+0x62>
 80187ca:	6822      	ldr	r2, [r4, #0]
 80187cc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80187d0:	2800      	cmp	r0, #0
 80187d2:	d1e2      	bne.n	801879a <rcutils_string_map_fini+0x22>
 80187d4:	3501      	adds	r5, #1
 80187d6:	429d      	cmp	r5, r3
 80187d8:	d3dc      	bcc.n	8018794 <rcutils_string_map_fini+0x1c>
 80187da:	2100      	movs	r1, #0
 80187dc:	4630      	mov	r0, r6
 80187de:	f7ff ff19 	bl	8018614 <rcutils_string_map_reserve>
 80187e2:	4604      	mov	r4, r0
 80187e4:	b920      	cbnz	r0, 80187f0 <rcutils_string_map_fini+0x78>
 80187e6:	6830      	ldr	r0, [r6, #0]
 80187e8:	6943      	ldr	r3, [r0, #20]
 80187ea:	6a01      	ldr	r1, [r0, #32]
 80187ec:	4798      	blx	r3
 80187ee:	6034      	str	r4, [r6, #0]
 80187f0:	4620      	mov	r0, r4
 80187f2:	b002      	add	sp, #8
 80187f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187f8:	240b      	movs	r4, #11
 80187fa:	4620      	mov	r0, r4
 80187fc:	b002      	add	sp, #8
 80187fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018802:	bf00      	nop

08018804 <rcutils_string_map_getn>:
 8018804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018808:	b300      	cbz	r0, 801884c <rcutils_string_map_getn+0x48>
 801880a:	6807      	ldr	r7, [r0, #0]
 801880c:	b1ff      	cbz	r7, 801884e <rcutils_string_map_getn+0x4a>
 801880e:	4688      	mov	r8, r1
 8018810:	b1e1      	cbz	r1, 801884c <rcutils_string_map_getn+0x48>
 8018812:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8018816:	683e      	ldr	r6, [r7, #0]
 8018818:	f1ba 0f00 	cmp.w	sl, #0
 801881c:	d016      	beq.n	801884c <rcutils_string_map_getn+0x48>
 801881e:	4691      	mov	r9, r2
 8018820:	3e04      	subs	r6, #4
 8018822:	2400      	movs	r4, #0
 8018824:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8018828:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801882c:	4628      	mov	r0, r5
 801882e:	3401      	adds	r4, #1
 8018830:	b155      	cbz	r5, 8018848 <rcutils_string_map_getn+0x44>
 8018832:	f7e7 fcf7 	bl	8000224 <strlen>
 8018836:	4548      	cmp	r0, r9
 8018838:	4602      	mov	r2, r0
 801883a:	4629      	mov	r1, r5
 801883c:	bf38      	it	cc
 801883e:	464a      	movcc	r2, r9
 8018840:	4640      	mov	r0, r8
 8018842:	f003 fb80 	bl	801bf46 <strncmp>
 8018846:	b128      	cbz	r0, 8018854 <rcutils_string_map_getn+0x50>
 8018848:	45a2      	cmp	sl, r4
 801884a:	d1eb      	bne.n	8018824 <rcutils_string_map_getn+0x20>
 801884c:	2700      	movs	r7, #0
 801884e:	4638      	mov	r0, r7
 8018850:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018854:	687b      	ldr	r3, [r7, #4]
 8018856:	f853 700b 	ldr.w	r7, [r3, fp]
 801885a:	4638      	mov	r0, r7
 801885c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018860 <rmw_get_zero_initialized_context>:
 8018860:	b510      	push	{r4, lr}
 8018862:	4604      	mov	r4, r0
 8018864:	3010      	adds	r0, #16
 8018866:	f7f7 fd2b 	bl	80102c0 <rmw_get_zero_initialized_init_options>
 801886a:	2300      	movs	r3, #0
 801886c:	2000      	movs	r0, #0
 801886e:	2100      	movs	r1, #0
 8018870:	e9c4 0100 	strd	r0, r1, [r4]
 8018874:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8018878:	60a3      	str	r3, [r4, #8]
 801887a:	4620      	mov	r0, r4
 801887c:	bd10      	pop	{r4, pc}
 801887e:	bf00      	nop

08018880 <rmw_time_equal>:
 8018880:	b4f0      	push	{r4, r5, r6, r7}
 8018882:	b084      	sub	sp, #16
 8018884:	ac04      	add	r4, sp, #16
 8018886:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801888a:	4603      	mov	r3, r0
 801888c:	4924      	ldr	r1, [pc, #144]	@ (8018920 <rmw_time_equal+0xa0>)
 801888e:	9e03      	ldr	r6, [sp, #12]
 8018890:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8018894:	2202      	movs	r2, #2
 8018896:	4299      	cmp	r1, r3
 8018898:	41aa      	sbcs	r2, r5
 801889a:	d330      	bcc.n	80188fe <rmw_time_equal+0x7e>
 801889c:	4c21      	ldr	r4, [pc, #132]	@ (8018924 <rmw_time_equal+0xa4>)
 801889e:	fba3 3204 	umull	r3, r2, r3, r4
 80188a2:	fb04 2205 	mla	r2, r4, r5, r2
 80188a6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80188aa:	43dd      	mvns	r5, r3
 80188ac:	1a8c      	subs	r4, r1, r2
 80188ae:	4285      	cmp	r5, r0
 80188b0:	41b4      	sbcs	r4, r6
 80188b2:	d332      	bcc.n	801891a <rmw_time_equal+0x9a>
 80188b4:	eb10 0c03 	adds.w	ip, r0, r3
 80188b8:	eb42 0106 	adc.w	r1, r2, r6
 80188bc:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 80188c0:	4817      	ldr	r0, [pc, #92]	@ (8018920 <rmw_time_equal+0xa0>)
 80188c2:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80188c4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80188c6:	2202      	movs	r2, #2
 80188c8:	4298      	cmp	r0, r3
 80188ca:	41b2      	sbcs	r2, r6
 80188cc:	d31c      	bcc.n	8018908 <rmw_time_equal+0x88>
 80188ce:	4c15      	ldr	r4, [pc, #84]	@ (8018924 <rmw_time_equal+0xa4>)
 80188d0:	fba3 3204 	umull	r3, r2, r3, r4
 80188d4:	fb04 2206 	mla	r2, r4, r6, r2
 80188d8:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80188dc:	43de      	mvns	r6, r3
 80188de:	1a84      	subs	r4, r0, r2
 80188e0:	42ae      	cmp	r6, r5
 80188e2:	41bc      	sbcs	r4, r7
 80188e4:	d315      	bcc.n	8018912 <rmw_time_equal+0x92>
 80188e6:	195b      	adds	r3, r3, r5
 80188e8:	eb42 0207 	adc.w	r2, r2, r7
 80188ec:	428a      	cmp	r2, r1
 80188ee:	bf08      	it	eq
 80188f0:	4563      	cmpeq	r3, ip
 80188f2:	bf0c      	ite	eq
 80188f4:	2001      	moveq	r0, #1
 80188f6:	2000      	movne	r0, #0
 80188f8:	b004      	add	sp, #16
 80188fa:	bcf0      	pop	{r4, r5, r6, r7}
 80188fc:	4770      	bx	lr
 80188fe:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8018902:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018906:	e7d9      	b.n	80188bc <rmw_time_equal+0x3c>
 8018908:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801890c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8018910:	e7ec      	b.n	80188ec <rmw_time_equal+0x6c>
 8018912:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018916:	4602      	mov	r2, r0
 8018918:	e7e8      	b.n	80188ec <rmw_time_equal+0x6c>
 801891a:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801891e:	e7cd      	b.n	80188bc <rmw_time_equal+0x3c>
 8018920:	25c17d04 	.word	0x25c17d04
 8018924:	3b9aca00 	.word	0x3b9aca00

08018928 <rmw_time_total_nsec>:
 8018928:	b470      	push	{r4, r5, r6}
 801892a:	b085      	sub	sp, #20
 801892c:	ac04      	add	r4, sp, #16
 801892e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8018932:	4603      	mov	r3, r0
 8018934:	4912      	ldr	r1, [pc, #72]	@ (8018980 <rmw_time_total_nsec+0x58>)
 8018936:	9e03      	ldr	r6, [sp, #12]
 8018938:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 801893c:	2202      	movs	r2, #2
 801893e:	4299      	cmp	r1, r3
 8018940:	41aa      	sbcs	r2, r5
 8018942:	d311      	bcc.n	8018968 <rmw_time_total_nsec+0x40>
 8018944:	4c0f      	ldr	r4, [pc, #60]	@ (8018984 <rmw_time_total_nsec+0x5c>)
 8018946:	fba3 3204 	umull	r3, r2, r3, r4
 801894a:	fb04 2205 	mla	r2, r4, r5, r2
 801894e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018952:	43dd      	mvns	r5, r3
 8018954:	1a8c      	subs	r4, r1, r2
 8018956:	4285      	cmp	r5, r0
 8018958:	41b4      	sbcs	r4, r6
 801895a:	d30c      	bcc.n	8018976 <rmw_time_total_nsec+0x4e>
 801895c:	1818      	adds	r0, r3, r0
 801895e:	eb42 0106 	adc.w	r1, r2, r6
 8018962:	b005      	add	sp, #20
 8018964:	bc70      	pop	{r4, r5, r6}
 8018966:	4770      	bx	lr
 8018968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801896c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018970:	b005      	add	sp, #20
 8018972:	bc70      	pop	{r4, r5, r6}
 8018974:	4770      	bx	lr
 8018976:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801897a:	b005      	add	sp, #20
 801897c:	bc70      	pop	{r4, r5, r6}
 801897e:	4770      	bx	lr
 8018980:	25c17d04 	.word	0x25c17d04
 8018984:	3b9aca00 	.word	0x3b9aca00

08018988 <rmw_validate_full_topic_name>:
 8018988:	2800      	cmp	r0, #0
 801898a:	d057      	beq.n	8018a3c <rmw_validate_full_topic_name+0xb4>
 801898c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018990:	460d      	mov	r5, r1
 8018992:	2900      	cmp	r1, #0
 8018994:	d054      	beq.n	8018a40 <rmw_validate_full_topic_name+0xb8>
 8018996:	4616      	mov	r6, r2
 8018998:	4604      	mov	r4, r0
 801899a:	f7e7 fc43 	bl	8000224 <strlen>
 801899e:	b148      	cbz	r0, 80189b4 <rmw_validate_full_topic_name+0x2c>
 80189a0:	7823      	ldrb	r3, [r4, #0]
 80189a2:	2b2f      	cmp	r3, #47	@ 0x2f
 80189a4:	d00d      	beq.n	80189c2 <rmw_validate_full_topic_name+0x3a>
 80189a6:	2302      	movs	r3, #2
 80189a8:	602b      	str	r3, [r5, #0]
 80189aa:	b13e      	cbz	r6, 80189bc <rmw_validate_full_topic_name+0x34>
 80189ac:	2000      	movs	r0, #0
 80189ae:	6030      	str	r0, [r6, #0]
 80189b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80189b4:	2301      	movs	r3, #1
 80189b6:	602b      	str	r3, [r5, #0]
 80189b8:	2e00      	cmp	r6, #0
 80189ba:	d1f7      	bne.n	80189ac <rmw_validate_full_topic_name+0x24>
 80189bc:	2000      	movs	r0, #0
 80189be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80189c2:	1e43      	subs	r3, r0, #1
 80189c4:	5ce2      	ldrb	r2, [r4, r3]
 80189c6:	2a2f      	cmp	r2, #47	@ 0x2f
 80189c8:	d03c      	beq.n	8018a44 <rmw_validate_full_topic_name+0xbc>
 80189ca:	1e63      	subs	r3, r4, #1
 80189cc:	eb03 0800 	add.w	r8, r3, r0
 80189d0:	f1c4 0e01 	rsb	lr, r4, #1
 80189d4:	eb0e 0703 	add.w	r7, lr, r3
 80189d8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80189dc:	f021 0220 	bic.w	r2, r1, #32
 80189e0:	3a41      	subs	r2, #65	@ 0x41
 80189e2:	2a19      	cmp	r2, #25
 80189e4:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 80189e8:	d90b      	bls.n	8018a02 <rmw_validate_full_topic_name+0x7a>
 80189ea:	295f      	cmp	r1, #95	@ 0x5f
 80189ec:	d009      	beq.n	8018a02 <rmw_validate_full_topic_name+0x7a>
 80189ee:	f1bc 0f0a 	cmp.w	ip, #10
 80189f2:	d906      	bls.n	8018a02 <rmw_validate_full_topic_name+0x7a>
 80189f4:	2304      	movs	r3, #4
 80189f6:	602b      	str	r3, [r5, #0]
 80189f8:	2e00      	cmp	r6, #0
 80189fa:	d0df      	beq.n	80189bc <rmw_validate_full_topic_name+0x34>
 80189fc:	6037      	str	r7, [r6, #0]
 80189fe:	2000      	movs	r0, #0
 8018a00:	e7d6      	b.n	80189b0 <rmw_validate_full_topic_name+0x28>
 8018a02:	4543      	cmp	r3, r8
 8018a04:	d1e6      	bne.n	80189d4 <rmw_validate_full_topic_name+0x4c>
 8018a06:	4f1a      	ldr	r7, [pc, #104]	@ (8018a70 <rmw_validate_full_topic_name+0xe8>)
 8018a08:	2301      	movs	r3, #1
 8018a0a:	e004      	b.n	8018a16 <rmw_validate_full_topic_name+0x8e>
 8018a0c:	4298      	cmp	r0, r3
 8018a0e:	f104 0401 	add.w	r4, r4, #1
 8018a12:	d91c      	bls.n	8018a4e <rmw_validate_full_topic_name+0xc6>
 8018a14:	4613      	mov	r3, r2
 8018a16:	4298      	cmp	r0, r3
 8018a18:	f103 0201 	add.w	r2, r3, #1
 8018a1c:	d0f6      	beq.n	8018a0c <rmw_validate_full_topic_name+0x84>
 8018a1e:	7821      	ldrb	r1, [r4, #0]
 8018a20:	292f      	cmp	r1, #47	@ 0x2f
 8018a22:	d1f3      	bne.n	8018a0c <rmw_validate_full_topic_name+0x84>
 8018a24:	7861      	ldrb	r1, [r4, #1]
 8018a26:	292f      	cmp	r1, #47	@ 0x2f
 8018a28:	d01c      	beq.n	8018a64 <rmw_validate_full_topic_name+0xdc>
 8018a2a:	5dc9      	ldrb	r1, [r1, r7]
 8018a2c:	0749      	lsls	r1, r1, #29
 8018a2e:	d5ed      	bpl.n	8018a0c <rmw_validate_full_topic_name+0x84>
 8018a30:	2206      	movs	r2, #6
 8018a32:	602a      	str	r2, [r5, #0]
 8018a34:	2e00      	cmp	r6, #0
 8018a36:	d0c1      	beq.n	80189bc <rmw_validate_full_topic_name+0x34>
 8018a38:	6033      	str	r3, [r6, #0]
 8018a3a:	e7bf      	b.n	80189bc <rmw_validate_full_topic_name+0x34>
 8018a3c:	200b      	movs	r0, #11
 8018a3e:	4770      	bx	lr
 8018a40:	200b      	movs	r0, #11
 8018a42:	e7b5      	b.n	80189b0 <rmw_validate_full_topic_name+0x28>
 8018a44:	2203      	movs	r2, #3
 8018a46:	602a      	str	r2, [r5, #0]
 8018a48:	2e00      	cmp	r6, #0
 8018a4a:	d1f5      	bne.n	8018a38 <rmw_validate_full_topic_name+0xb0>
 8018a4c:	e7b6      	b.n	80189bc <rmw_validate_full_topic_name+0x34>
 8018a4e:	28f7      	cmp	r0, #247	@ 0xf7
 8018a50:	d802      	bhi.n	8018a58 <rmw_validate_full_topic_name+0xd0>
 8018a52:	2000      	movs	r0, #0
 8018a54:	6028      	str	r0, [r5, #0]
 8018a56:	e7ab      	b.n	80189b0 <rmw_validate_full_topic_name+0x28>
 8018a58:	2307      	movs	r3, #7
 8018a5a:	602b      	str	r3, [r5, #0]
 8018a5c:	2e00      	cmp	r6, #0
 8018a5e:	d0ad      	beq.n	80189bc <rmw_validate_full_topic_name+0x34>
 8018a60:	23f6      	movs	r3, #246	@ 0xf6
 8018a62:	e7e9      	b.n	8018a38 <rmw_validate_full_topic_name+0xb0>
 8018a64:	2205      	movs	r2, #5
 8018a66:	602a      	str	r2, [r5, #0]
 8018a68:	2e00      	cmp	r6, #0
 8018a6a:	d1e5      	bne.n	8018a38 <rmw_validate_full_topic_name+0xb0>
 8018a6c:	e7a6      	b.n	80189bc <rmw_validate_full_topic_name+0x34>
 8018a6e:	bf00      	nop
 8018a70:	0801e2af 	.word	0x0801e2af

08018a74 <on_status>:
 8018a74:	b082      	sub	sp, #8
 8018a76:	b002      	add	sp, #8
 8018a78:	4770      	bx	lr
 8018a7a:	bf00      	nop

08018a7c <on_topic>:
 8018a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a80:	4a22      	ldr	r2, [pc, #136]	@ (8018b0c <on_topic+0x90>)
 8018a82:	b094      	sub	sp, #80	@ 0x50
 8018a84:	6812      	ldr	r2, [r2, #0]
 8018a86:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8018a88:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018a8c:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8018a90:	b3c2      	cbz	r2, 8018b04 <on_topic+0x88>
 8018a92:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8018a96:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8018a9a:	e001      	b.n	8018aa0 <on_topic+0x24>
 8018a9c:	6852      	ldr	r2, [r2, #4]
 8018a9e:	b38a      	cbz	r2, 8018b04 <on_topic+0x88>
 8018aa0:	6894      	ldr	r4, [r2, #8]
 8018aa2:	8aa3      	ldrh	r3, [r4, #20]
 8018aa4:	428b      	cmp	r3, r1
 8018aa6:	d1f9      	bne.n	8018a9c <on_topic+0x20>
 8018aa8:	7da3      	ldrb	r3, [r4, #22]
 8018aaa:	4283      	cmp	r3, r0
 8018aac:	d1f6      	bne.n	8018a9c <on_topic+0x20>
 8018aae:	2248      	movs	r2, #72	@ 0x48
 8018ab0:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8018ab4:	4668      	mov	r0, sp
 8018ab6:	f003 fafa 	bl	801c0ae <memcpy>
 8018aba:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8018abe:	cb0c      	ldmia	r3, {r2, r3}
 8018ac0:	4620      	mov	r0, r4
 8018ac2:	f7f8 ff09 	bl	80118d8 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018ac6:	4607      	mov	r7, r0
 8018ac8:	b1e0      	cbz	r0, 8018b04 <on_topic+0x88>
 8018aca:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8018ace:	4632      	mov	r2, r6
 8018ad0:	4628      	mov	r0, r5
 8018ad2:	f108 0110 	add.w	r1, r8, #16
 8018ad6:	f7f9 fc83 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8018ada:	b930      	cbnz	r0, 8018aea <on_topic+0x6e>
 8018adc:	480c      	ldr	r0, [pc, #48]	@ (8018b10 <on_topic+0x94>)
 8018ade:	4639      	mov	r1, r7
 8018ae0:	b014      	add	sp, #80	@ 0x50
 8018ae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018ae6:	f000 b8bd 	b.w	8018c64 <put_memory>
 8018aea:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8018aee:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8018af2:	f000 fca7 	bl	8019444 <rmw_uros_epoch_nanos>
 8018af6:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8018afa:	2305      	movs	r3, #5
 8018afc:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018b00:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8018b04:	b014      	add	sp, #80	@ 0x50
 8018b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b0a:	bf00      	nop
 8018b0c:	20011a4c 	.word	0x20011a4c
 8018b10:	20011a3c 	.word	0x20011a3c

08018b14 <on_request>:
 8018b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b18:	4823      	ldr	r0, [pc, #140]	@ (8018ba8 <on_request+0x94>)
 8018b1a:	b094      	sub	sp, #80	@ 0x50
 8018b1c:	6800      	ldr	r0, [r0, #0]
 8018b1e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018b20:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018b24:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018b26:	2800      	cmp	r0, #0
 8018b28:	d03b      	beq.n	8018ba2 <on_request+0x8e>
 8018b2a:	461d      	mov	r5, r3
 8018b2c:	e001      	b.n	8018b32 <on_request+0x1e>
 8018b2e:	6840      	ldr	r0, [r0, #4]
 8018b30:	b3b8      	cbz	r0, 8018ba2 <on_request+0x8e>
 8018b32:	6884      	ldr	r4, [r0, #8]
 8018b34:	8b21      	ldrh	r1, [r4, #24]
 8018b36:	4291      	cmp	r1, r2
 8018b38:	d1f9      	bne.n	8018b2e <on_request+0x1a>
 8018b3a:	2248      	movs	r2, #72	@ 0x48
 8018b3c:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018b40:	4668      	mov	r0, sp
 8018b42:	f003 fab4 	bl	801c0ae <memcpy>
 8018b46:	f104 0320 	add.w	r3, r4, #32
 8018b4a:	cb0c      	ldmia	r3, {r2, r3}
 8018b4c:	4620      	mov	r0, r4
 8018b4e:	f7f8 fec3 	bl	80118d8 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018b52:	4680      	mov	r8, r0
 8018b54:	b328      	cbz	r0, 8018ba2 <on_request+0x8e>
 8018b56:	4638      	mov	r0, r7
 8018b58:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018b5c:	4632      	mov	r2, r6
 8018b5e:	f107 0110 	add.w	r1, r7, #16
 8018b62:	f7f9 fc3d 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8018b66:	b930      	cbnz	r0, 8018b76 <on_request+0x62>
 8018b68:	4810      	ldr	r0, [pc, #64]	@ (8018bac <on_request+0x98>)
 8018b6a:	4641      	mov	r1, r8
 8018b6c:	b014      	add	sp, #80	@ 0x50
 8018b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018b72:	f000 b877 	b.w	8018c64 <put_memory>
 8018b76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018b78:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8018b7c:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018b80:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018b84:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018b88:	e895 0003 	ldmia.w	r5, {r0, r1}
 8018b8c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8018b90:	f000 fc58 	bl	8019444 <rmw_uros_epoch_nanos>
 8018b94:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018b98:	2303      	movs	r3, #3
 8018b9a:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018b9e:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018ba2:	b014      	add	sp, #80	@ 0x50
 8018ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ba8:	20011a1c 	.word	0x20011a1c
 8018bac:	20011a3c 	.word	0x20011a3c

08018bb0 <on_reply>:
 8018bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018bb4:	4821      	ldr	r0, [pc, #132]	@ (8018c3c <on_reply+0x8c>)
 8018bb6:	b094      	sub	sp, #80	@ 0x50
 8018bb8:	6800      	ldr	r0, [r0, #0]
 8018bba:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018bbc:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018bc0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018bc2:	b3b8      	cbz	r0, 8018c34 <on_reply+0x84>
 8018bc4:	461d      	mov	r5, r3
 8018bc6:	e001      	b.n	8018bcc <on_reply+0x1c>
 8018bc8:	6840      	ldr	r0, [r0, #4]
 8018bca:	b398      	cbz	r0, 8018c34 <on_reply+0x84>
 8018bcc:	6884      	ldr	r4, [r0, #8]
 8018bce:	8b21      	ldrh	r1, [r4, #24]
 8018bd0:	4291      	cmp	r1, r2
 8018bd2:	d1f9      	bne.n	8018bc8 <on_reply+0x18>
 8018bd4:	2248      	movs	r2, #72	@ 0x48
 8018bd6:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018bda:	4668      	mov	r0, sp
 8018bdc:	f003 fa67 	bl	801c0ae <memcpy>
 8018be0:	f104 0320 	add.w	r3, r4, #32
 8018be4:	cb0c      	ldmia	r3, {r2, r3}
 8018be6:	4620      	mov	r0, r4
 8018be8:	f7f8 fe76 	bl	80118d8 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018bec:	4680      	mov	r8, r0
 8018bee:	b308      	cbz	r0, 8018c34 <on_reply+0x84>
 8018bf0:	4638      	mov	r0, r7
 8018bf2:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018bf6:	4632      	mov	r2, r6
 8018bf8:	f107 0110 	add.w	r1, r7, #16
 8018bfc:	f7f9 fbf0 	bl	80123e0 <ucdr_deserialize_array_uint8_t>
 8018c00:	b930      	cbnz	r0, 8018c10 <on_reply+0x60>
 8018c02:	480f      	ldr	r0, [pc, #60]	@ (8018c40 <on_reply+0x90>)
 8018c04:	4641      	mov	r1, r8
 8018c06:	b014      	add	sp, #80	@ 0x50
 8018c08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018c0c:	f000 b82a 	b.w	8018c64 <put_memory>
 8018c10:	2200      	movs	r2, #0
 8018c12:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8018c16:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018c1a:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018c1e:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 8018c22:	f000 fc0f 	bl	8019444 <rmw_uros_epoch_nanos>
 8018c26:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018c2a:	2304      	movs	r3, #4
 8018c2c:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018c30:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018c34:	b014      	add	sp, #80	@ 0x50
 8018c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c3a:	bf00      	nop
 8018c3c:	2000d12c 	.word	0x2000d12c
 8018c40:	20011a3c 	.word	0x20011a3c

08018c44 <get_memory>:
 8018c44:	4603      	mov	r3, r0
 8018c46:	6840      	ldr	r0, [r0, #4]
 8018c48:	b158      	cbz	r0, 8018c62 <get_memory+0x1e>
 8018c4a:	6842      	ldr	r2, [r0, #4]
 8018c4c:	605a      	str	r2, [r3, #4]
 8018c4e:	b10a      	cbz	r2, 8018c54 <get_memory+0x10>
 8018c50:	2100      	movs	r1, #0
 8018c52:	6011      	str	r1, [r2, #0]
 8018c54:	681a      	ldr	r2, [r3, #0]
 8018c56:	6042      	str	r2, [r0, #4]
 8018c58:	b102      	cbz	r2, 8018c5c <get_memory+0x18>
 8018c5a:	6010      	str	r0, [r2, #0]
 8018c5c:	2200      	movs	r2, #0
 8018c5e:	6002      	str	r2, [r0, #0]
 8018c60:	6018      	str	r0, [r3, #0]
 8018c62:	4770      	bx	lr

08018c64 <put_memory>:
 8018c64:	680b      	ldr	r3, [r1, #0]
 8018c66:	b10b      	cbz	r3, 8018c6c <put_memory+0x8>
 8018c68:	684a      	ldr	r2, [r1, #4]
 8018c6a:	605a      	str	r2, [r3, #4]
 8018c6c:	684a      	ldr	r2, [r1, #4]
 8018c6e:	b102      	cbz	r2, 8018c72 <put_memory+0xe>
 8018c70:	6013      	str	r3, [r2, #0]
 8018c72:	6803      	ldr	r3, [r0, #0]
 8018c74:	428b      	cmp	r3, r1
 8018c76:	6843      	ldr	r3, [r0, #4]
 8018c78:	bf08      	it	eq
 8018c7a:	6002      	streq	r2, [r0, #0]
 8018c7c:	604b      	str	r3, [r1, #4]
 8018c7e:	b103      	cbz	r3, 8018c82 <put_memory+0x1e>
 8018c80:	6019      	str	r1, [r3, #0]
 8018c82:	2300      	movs	r3, #0
 8018c84:	600b      	str	r3, [r1, #0]
 8018c86:	6041      	str	r1, [r0, #4]
 8018c88:	4770      	bx	lr
 8018c8a:	bf00      	nop

08018c8c <rmw_destroy_client>:
 8018c8c:	b570      	push	{r4, r5, r6, lr}
 8018c8e:	b128      	cbz	r0, 8018c9c <rmw_destroy_client+0x10>
 8018c90:	4604      	mov	r4, r0
 8018c92:	6800      	ldr	r0, [r0, #0]
 8018c94:	460d      	mov	r5, r1
 8018c96:	f7f8 ff95 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8018c9a:	b910      	cbnz	r0, 8018ca2 <rmw_destroy_client+0x16>
 8018c9c:	2401      	movs	r4, #1
 8018c9e:	4620      	mov	r0, r4
 8018ca0:	bd70      	pop	{r4, r5, r6, pc}
 8018ca2:	6863      	ldr	r3, [r4, #4]
 8018ca4:	2b00      	cmp	r3, #0
 8018ca6:	d0f9      	beq.n	8018c9c <rmw_destroy_client+0x10>
 8018ca8:	2d00      	cmp	r5, #0
 8018caa:	d0f7      	beq.n	8018c9c <rmw_destroy_client+0x10>
 8018cac:	6828      	ldr	r0, [r5, #0]
 8018cae:	f7f8 ff89 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8018cb2:	2800      	cmp	r0, #0
 8018cb4:	d0f2      	beq.n	8018c9c <rmw_destroy_client+0x10>
 8018cb6:	686e      	ldr	r6, [r5, #4]
 8018cb8:	2e00      	cmp	r6, #0
 8018cba:	d0ef      	beq.n	8018c9c <rmw_destroy_client+0x10>
 8018cbc:	6864      	ldr	r4, [r4, #4]
 8018cbe:	6932      	ldr	r2, [r6, #16]
 8018cc0:	6920      	ldr	r0, [r4, #16]
 8018cc2:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018cc6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018cca:	6819      	ldr	r1, [r3, #0]
 8018ccc:	f7fa f920 	bl	8012f10 <uxr_buffer_cancel_data>
 8018cd0:	4602      	mov	r2, r0
 8018cd2:	6920      	ldr	r0, [r4, #16]
 8018cd4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018cd8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018cdc:	f7f8 fef2 	bl	8011ac4 <run_xrce_session>
 8018ce0:	6920      	ldr	r0, [r4, #16]
 8018ce2:	6932      	ldr	r2, [r6, #16]
 8018ce4:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018ce8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018cec:	6819      	ldr	r1, [r3, #0]
 8018cee:	f7f9 fcdd 	bl	80126ac <uxr_buffer_delete_entity>
 8018cf2:	4602      	mov	r2, r0
 8018cf4:	6920      	ldr	r0, [r4, #16]
 8018cf6:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018cfa:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018cfe:	f7f8 fee1 	bl	8011ac4 <run_xrce_session>
 8018d02:	2800      	cmp	r0, #0
 8018d04:	4628      	mov	r0, r5
 8018d06:	bf14      	ite	ne
 8018d08:	2400      	movne	r4, #0
 8018d0a:	2402      	moveq	r4, #2
 8018d0c:	f7f8 fdc2 	bl	8011894 <rmw_uxrce_fini_client_memory>
 8018d10:	e7c5      	b.n	8018c9e <rmw_destroy_client+0x12>
 8018d12:	bf00      	nop

08018d14 <rmw_get_implementation_identifier>:
 8018d14:	4b01      	ldr	r3, [pc, #4]	@ (8018d1c <rmw_get_implementation_identifier+0x8>)
 8018d16:	6818      	ldr	r0, [r3, #0]
 8018d18:	4770      	bx	lr
 8018d1a:	bf00      	nop
 8018d1c:	0801dda8 	.word	0x0801dda8

08018d20 <rmw_create_guard_condition>:
 8018d20:	b538      	push	{r3, r4, r5, lr}
 8018d22:	4605      	mov	r5, r0
 8018d24:	4807      	ldr	r0, [pc, #28]	@ (8018d44 <rmw_create_guard_condition+0x24>)
 8018d26:	f7ff ff8d 	bl	8018c44 <get_memory>
 8018d2a:	b148      	cbz	r0, 8018d40 <rmw_create_guard_condition+0x20>
 8018d2c:	6884      	ldr	r4, [r0, #8]
 8018d2e:	2300      	movs	r3, #0
 8018d30:	7423      	strb	r3, [r4, #16]
 8018d32:	61e5      	str	r5, [r4, #28]
 8018d34:	f7ff ffee 	bl	8018d14 <rmw_get_implementation_identifier>
 8018d38:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8018d3c:	f104 0014 	add.w	r0, r4, #20
 8018d40:	bd38      	pop	{r3, r4, r5, pc}
 8018d42:	bf00      	nop
 8018d44:	200119dc 	.word	0x200119dc

08018d48 <rmw_destroy_guard_condition>:
 8018d48:	b508      	push	{r3, lr}
 8018d4a:	4b08      	ldr	r3, [pc, #32]	@ (8018d6c <rmw_destroy_guard_condition+0x24>)
 8018d4c:	6819      	ldr	r1, [r3, #0]
 8018d4e:	b911      	cbnz	r1, 8018d56 <rmw_destroy_guard_condition+0xe>
 8018d50:	e00a      	b.n	8018d68 <rmw_destroy_guard_condition+0x20>
 8018d52:	6849      	ldr	r1, [r1, #4]
 8018d54:	b141      	cbz	r1, 8018d68 <rmw_destroy_guard_condition+0x20>
 8018d56:	688b      	ldr	r3, [r1, #8]
 8018d58:	3314      	adds	r3, #20
 8018d5a:	4298      	cmp	r0, r3
 8018d5c:	d1f9      	bne.n	8018d52 <rmw_destroy_guard_condition+0xa>
 8018d5e:	4803      	ldr	r0, [pc, #12]	@ (8018d6c <rmw_destroy_guard_condition+0x24>)
 8018d60:	f7ff ff80 	bl	8018c64 <put_memory>
 8018d64:	2000      	movs	r0, #0
 8018d66:	bd08      	pop	{r3, pc}
 8018d68:	2001      	movs	r0, #1
 8018d6a:	bd08      	pop	{r3, pc}
 8018d6c:	200119dc 	.word	0x200119dc

08018d70 <create_topic>:
 8018d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d74:	4605      	mov	r5, r0
 8018d76:	b084      	sub	sp, #16
 8018d78:	4822      	ldr	r0, [pc, #136]	@ (8018e04 <create_topic+0x94>)
 8018d7a:	460f      	mov	r7, r1
 8018d7c:	4616      	mov	r6, r2
 8018d7e:	f7ff ff61 	bl	8018c44 <get_memory>
 8018d82:	4604      	mov	r4, r0
 8018d84:	2800      	cmp	r0, #0
 8018d86:	d039      	beq.n	8018dfc <create_topic+0x8c>
 8018d88:	692b      	ldr	r3, [r5, #16]
 8018d8a:	6884      	ldr	r4, [r0, #8]
 8018d8c:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8018e0c <create_topic+0x9c>
 8018d90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8018d94:	e9c4 6505 	strd	r6, r5, [r4, #20]
 8018d98:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8018d9c:	1c42      	adds	r2, r0, #1
 8018d9e:	2102      	movs	r1, #2
 8018da0:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8018da4:	f7f9 ff46 	bl	8012c34 <uxr_object_id>
 8018da8:	223c      	movs	r2, #60	@ 0x3c
 8018daa:	6120      	str	r0, [r4, #16]
 8018dac:	4641      	mov	r1, r8
 8018dae:	4638      	mov	r0, r7
 8018db0:	f7f8 feee 	bl	8011b90 <generate_topic_name>
 8018db4:	b1f0      	cbz	r0, 8018df4 <create_topic+0x84>
 8018db6:	4f14      	ldr	r7, [pc, #80]	@ (8018e08 <create_topic+0x98>)
 8018db8:	4630      	mov	r0, r6
 8018dba:	2264      	movs	r2, #100	@ 0x64
 8018dbc:	4639      	mov	r1, r7
 8018dbe:	f7f8 feb7 	bl	8011b30 <generate_type_name>
 8018dc2:	b1b8      	cbz	r0, 8018df4 <create_topic+0x84>
 8018dc4:	6928      	ldr	r0, [r5, #16]
 8018dc6:	2306      	movs	r3, #6
 8018dc8:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8018dcc:	f8cd 8000 	str.w	r8, [sp]
 8018dd0:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8018dd4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018dd8:	6811      	ldr	r1, [r2, #0]
 8018dda:	696b      	ldr	r3, [r5, #20]
 8018ddc:	6922      	ldr	r2, [r4, #16]
 8018dde:	f7f9 fce3 	bl	80127a8 <uxr_buffer_create_topic_bin>
 8018de2:	4602      	mov	r2, r0
 8018de4:	6928      	ldr	r0, [r5, #16]
 8018de6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8018dea:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018dee:	f7f8 fe69 	bl	8011ac4 <run_xrce_session>
 8018df2:	b918      	cbnz	r0, 8018dfc <create_topic+0x8c>
 8018df4:	4620      	mov	r0, r4
 8018df6:	f7f8 fd63 	bl	80118c0 <rmw_uxrce_fini_topic_memory>
 8018dfa:	2400      	movs	r4, #0
 8018dfc:	4620      	mov	r0, r4
 8018dfe:	b004      	add	sp, #16
 8018e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e04:	20011a5c 	.word	0x20011a5c
 8018e08:	20011ad8 	.word	0x20011ad8
 8018e0c:	20011a9c 	.word	0x20011a9c

08018e10 <destroy_topic>:
 8018e10:	b538      	push	{r3, r4, r5, lr}
 8018e12:	6985      	ldr	r5, [r0, #24]
 8018e14:	b1d5      	cbz	r5, 8018e4c <destroy_topic+0x3c>
 8018e16:	4604      	mov	r4, r0
 8018e18:	6928      	ldr	r0, [r5, #16]
 8018e1a:	6922      	ldr	r2, [r4, #16]
 8018e1c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018e20:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018e24:	6819      	ldr	r1, [r3, #0]
 8018e26:	f7f9 fc41 	bl	80126ac <uxr_buffer_delete_entity>
 8018e2a:	4602      	mov	r2, r0
 8018e2c:	6928      	ldr	r0, [r5, #16]
 8018e2e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018e32:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018e36:	f7f8 fe45 	bl	8011ac4 <run_xrce_session>
 8018e3a:	2800      	cmp	r0, #0
 8018e3c:	4620      	mov	r0, r4
 8018e3e:	bf14      	ite	ne
 8018e40:	2400      	movne	r4, #0
 8018e42:	2402      	moveq	r4, #2
 8018e44:	f7f8 fd3c 	bl	80118c0 <rmw_uxrce_fini_topic_memory>
 8018e48:	4620      	mov	r0, r4
 8018e4a:	bd38      	pop	{r3, r4, r5, pc}
 8018e4c:	2401      	movs	r4, #1
 8018e4e:	4620      	mov	r0, r4
 8018e50:	bd38      	pop	{r3, r4, r5, pc}
 8018e52:	bf00      	nop

08018e54 <rmw_send_request>:
 8018e54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018e58:	4604      	mov	r4, r0
 8018e5a:	6800      	ldr	r0, [r0, #0]
 8018e5c:	b08b      	sub	sp, #44	@ 0x2c
 8018e5e:	460e      	mov	r6, r1
 8018e60:	4615      	mov	r5, r2
 8018e62:	b128      	cbz	r0, 8018e70 <rmw_send_request+0x1c>
 8018e64:	4b21      	ldr	r3, [pc, #132]	@ (8018eec <rmw_send_request+0x98>)
 8018e66:	6819      	ldr	r1, [r3, #0]
 8018e68:	f7e7 f9d2 	bl	8000210 <strcmp>
 8018e6c:	2800      	cmp	r0, #0
 8018e6e:	d139      	bne.n	8018ee4 <rmw_send_request+0x90>
 8018e70:	6864      	ldr	r4, [r4, #4]
 8018e72:	6963      	ldr	r3, [r4, #20]
 8018e74:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 8018e78:	689b      	ldr	r3, [r3, #8]
 8018e7a:	4798      	blx	r3
 8018e7c:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8018e80:	4630      	mov	r0, r6
 8018e82:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018e86:	4798      	blx	r3
 8018e88:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8018e8c:	9000      	str	r0, [sp, #0]
 8018e8e:	6922      	ldr	r2, [r4, #16]
 8018e90:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8018e92:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 8018e96:	ab02      	add	r3, sp, #8
 8018e98:	f7fc f8b6 	bl	8015008 <uxr_prepare_output_stream>
 8018e9c:	2700      	movs	r7, #0
 8018e9e:	6028      	str	r0, [r5, #0]
 8018ea0:	606f      	str	r7, [r5, #4]
 8018ea2:	b198      	cbz	r0, 8018ecc <rmw_send_request+0x78>
 8018ea4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8018ea8:	a902      	add	r1, sp, #8
 8018eaa:	4630      	mov	r0, r6
 8018eac:	4798      	blx	r3
 8018eae:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8018eb2:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8018eb6:	2b01      	cmp	r3, #1
 8018eb8:	d00c      	beq.n	8018ed4 <rmw_send_request+0x80>
 8018eba:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8018ebc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018ec0:	f7fa fdfa 	bl	8013ab8 <uxr_run_session_until_confirm_delivery>
 8018ec4:	4638      	mov	r0, r7
 8018ec6:	b00b      	add	sp, #44	@ 0x2c
 8018ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018ecc:	2001      	movs	r0, #1
 8018ece:	b00b      	add	sp, #44	@ 0x2c
 8018ed0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018ed4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018ed8:	f7fa fa2e 	bl	8013338 <uxr_flash_output_streams>
 8018edc:	4638      	mov	r0, r7
 8018ede:	b00b      	add	sp, #44	@ 0x2c
 8018ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018ee4:	200c      	movs	r0, #12
 8018ee6:	b00b      	add	sp, #44	@ 0x2c
 8018ee8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018eec:	0801dda8 	.word	0x0801dda8

08018ef0 <rmw_take_request>:
 8018ef0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018ef4:	4605      	mov	r5, r0
 8018ef6:	6800      	ldr	r0, [r0, #0]
 8018ef8:	b089      	sub	sp, #36	@ 0x24
 8018efa:	460c      	mov	r4, r1
 8018efc:	4690      	mov	r8, r2
 8018efe:	461e      	mov	r6, r3
 8018f00:	b128      	cbz	r0, 8018f0e <rmw_take_request+0x1e>
 8018f02:	4b28      	ldr	r3, [pc, #160]	@ (8018fa4 <rmw_take_request+0xb4>)
 8018f04:	6819      	ldr	r1, [r3, #0]
 8018f06:	f7e7 f983 	bl	8000210 <strcmp>
 8018f0a:	2800      	cmp	r0, #0
 8018f0c:	d146      	bne.n	8018f9c <rmw_take_request+0xac>
 8018f0e:	b10e      	cbz	r6, 8018f14 <rmw_take_request+0x24>
 8018f10:	2300      	movs	r3, #0
 8018f12:	7033      	strb	r3, [r6, #0]
 8018f14:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8018f18:	f7f8 fd56 	bl	80119c8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018f1c:	4648      	mov	r0, r9
 8018f1e:	f7f8 fd2b 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018f22:	4607      	mov	r7, r0
 8018f24:	b3b0      	cbz	r0, 8018f94 <rmw_take_request+0xa4>
 8018f26:	6885      	ldr	r5, [r0, #8]
 8018f28:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8018f2c:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8018f30:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8018f34:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8018f38:	7423      	strb	r3, [r4, #16]
 8018f3a:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8018f3e:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 8018f42:	74e2      	strb	r2, [r4, #19]
 8018f44:	f8a4 3011 	strh.w	r3, [r4, #17]
 8018f48:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8018f4c:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8018f50:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8018f54:	61e1      	str	r1, [r4, #28]
 8018f56:	6162      	str	r2, [r4, #20]
 8018f58:	61a3      	str	r3, [r4, #24]
 8018f5a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8018f5e:	689b      	ldr	r3, [r3, #8]
 8018f60:	4798      	blx	r3
 8018f62:	6844      	ldr	r4, [r0, #4]
 8018f64:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8018f68:	f105 0110 	add.w	r1, r5, #16
 8018f6c:	4668      	mov	r0, sp
 8018f6e:	f7f4 fcf5 	bl	800d95c <ucdr_init_buffer>
 8018f72:	68e3      	ldr	r3, [r4, #12]
 8018f74:	4641      	mov	r1, r8
 8018f76:	4668      	mov	r0, sp
 8018f78:	4798      	blx	r3
 8018f7a:	4639      	mov	r1, r7
 8018f7c:	4604      	mov	r4, r0
 8018f7e:	480a      	ldr	r0, [pc, #40]	@ (8018fa8 <rmw_take_request+0xb8>)
 8018f80:	f7ff fe70 	bl	8018c64 <put_memory>
 8018f84:	b106      	cbz	r6, 8018f88 <rmw_take_request+0x98>
 8018f86:	7034      	strb	r4, [r6, #0]
 8018f88:	f084 0001 	eor.w	r0, r4, #1
 8018f8c:	b2c0      	uxtb	r0, r0
 8018f8e:	b009      	add	sp, #36	@ 0x24
 8018f90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018f94:	2001      	movs	r0, #1
 8018f96:	b009      	add	sp, #36	@ 0x24
 8018f98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018f9c:	200c      	movs	r0, #12
 8018f9e:	b009      	add	sp, #36	@ 0x24
 8018fa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018fa4:	0801dda8 	.word	0x0801dda8
 8018fa8:	20011a3c 	.word	0x20011a3c

08018fac <rmw_send_response>:
 8018fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018fae:	4605      	mov	r5, r0
 8018fb0:	6800      	ldr	r0, [r0, #0]
 8018fb2:	b091      	sub	sp, #68	@ 0x44
 8018fb4:	460c      	mov	r4, r1
 8018fb6:	4616      	mov	r6, r2
 8018fb8:	b128      	cbz	r0, 8018fc6 <rmw_send_response+0x1a>
 8018fba:	4b29      	ldr	r3, [pc, #164]	@ (8019060 <rmw_send_response+0xb4>)
 8018fbc:	6819      	ldr	r1, [r3, #0]
 8018fbe:	f7e7 f927 	bl	8000210 <strcmp>
 8018fc2:	2800      	cmp	r0, #0
 8018fc4:	d141      	bne.n	801904a <rmw_send_response+0x9e>
 8018fc6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8018fca:	9306      	str	r3, [sp, #24]
 8018fcc:	4623      	mov	r3, r4
 8018fce:	9207      	str	r2, [sp, #28]
 8018fd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018fd4:	686d      	ldr	r5, [r5, #4]
 8018fd6:	789b      	ldrb	r3, [r3, #2]
 8018fd8:	68a1      	ldr	r1, [r4, #8]
 8018fda:	f88d 2017 	strb.w	r2, [sp, #23]
 8018fde:	f88d 3016 	strb.w	r3, [sp, #22]
 8018fe2:	68e2      	ldr	r2, [r4, #12]
 8018fe4:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8018fe8:	6860      	ldr	r0, [r4, #4]
 8018fea:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018fee:	ab02      	add	r3, sp, #8
 8018ff0:	c307      	stmia	r3!, {r0, r1, r2}
 8018ff2:	696b      	ldr	r3, [r5, #20]
 8018ff4:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8018ff6:	68db      	ldr	r3, [r3, #12]
 8018ff8:	4798      	blx	r3
 8018ffa:	6844      	ldr	r4, [r0, #4]
 8018ffc:	4630      	mov	r0, r6
 8018ffe:	6923      	ldr	r3, [r4, #16]
 8019000:	4798      	blx	r3
 8019002:	f100 0318 	add.w	r3, r0, #24
 8019006:	6938      	ldr	r0, [r7, #16]
 8019008:	9300      	str	r3, [sp, #0]
 801900a:	692a      	ldr	r2, [r5, #16]
 801900c:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801900e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8019012:	ab08      	add	r3, sp, #32
 8019014:	f7fb fff8 	bl	8015008 <uxr_prepare_output_stream>
 8019018:	b910      	cbnz	r0, 8019020 <rmw_send_response+0x74>
 801901a:	2001      	movs	r0, #1
 801901c:	b011      	add	sp, #68	@ 0x44
 801901e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019020:	a902      	add	r1, sp, #8
 8019022:	a808      	add	r0, sp, #32
 8019024:	f7fd f93c 	bl	80162a0 <uxr_serialize_SampleIdentity>
 8019028:	68a3      	ldr	r3, [r4, #8]
 801902a:	a908      	add	r1, sp, #32
 801902c:	4630      	mov	r0, r6
 801902e:	4798      	blx	r3
 8019030:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8019034:	6938      	ldr	r0, [r7, #16]
 8019036:	2b01      	cmp	r3, #1
 8019038:	d00a      	beq.n	8019050 <rmw_send_response+0xa4>
 801903a:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 801903c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8019040:	f7fa fd3a 	bl	8013ab8 <uxr_run_session_until_confirm_delivery>
 8019044:	2000      	movs	r0, #0
 8019046:	b011      	add	sp, #68	@ 0x44
 8019048:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801904a:	200c      	movs	r0, #12
 801904c:	b011      	add	sp, #68	@ 0x44
 801904e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019050:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8019054:	f7fa f970 	bl	8013338 <uxr_flash_output_streams>
 8019058:	2000      	movs	r0, #0
 801905a:	b011      	add	sp, #68	@ 0x44
 801905c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801905e:	bf00      	nop
 8019060:	0801dda8 	.word	0x0801dda8

08019064 <rmw_take_response>:
 8019064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019068:	4604      	mov	r4, r0
 801906a:	6800      	ldr	r0, [r0, #0]
 801906c:	b088      	sub	sp, #32
 801906e:	4688      	mov	r8, r1
 8019070:	4617      	mov	r7, r2
 8019072:	461d      	mov	r5, r3
 8019074:	b120      	cbz	r0, 8019080 <rmw_take_response+0x1c>
 8019076:	4b1e      	ldr	r3, [pc, #120]	@ (80190f0 <rmw_take_response+0x8c>)
 8019078:	6819      	ldr	r1, [r3, #0]
 801907a:	f7e7 f8c9 	bl	8000210 <strcmp>
 801907e:	bb78      	cbnz	r0, 80190e0 <rmw_take_response+0x7c>
 8019080:	b10d      	cbz	r5, 8019086 <rmw_take_response+0x22>
 8019082:	2300      	movs	r3, #0
 8019084:	702b      	strb	r3, [r5, #0]
 8019086:	6864      	ldr	r4, [r4, #4]
 8019088:	f7f8 fc9e 	bl	80119c8 <rmw_uxrce_clean_expired_static_input_buffer>
 801908c:	4620      	mov	r0, r4
 801908e:	f7f8 fc73 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 8019092:	4606      	mov	r6, r0
 8019094:	b340      	cbz	r0, 80190e8 <rmw_take_response+0x84>
 8019096:	6963      	ldr	r3, [r4, #20]
 8019098:	6884      	ldr	r4, [r0, #8]
 801909a:	68db      	ldr	r3, [r3, #12]
 801909c:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80190a0:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80190a4:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80190a8:	4798      	blx	r3
 80190aa:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80190ae:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 80190b2:	f104 0110 	add.w	r1, r4, #16
 80190b6:	4668      	mov	r0, sp
 80190b8:	f7f4 fc50 	bl	800d95c <ucdr_init_buffer>
 80190bc:	4639      	mov	r1, r7
 80190be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80190c2:	4668      	mov	r0, sp
 80190c4:	4798      	blx	r3
 80190c6:	4631      	mov	r1, r6
 80190c8:	4604      	mov	r4, r0
 80190ca:	480a      	ldr	r0, [pc, #40]	@ (80190f4 <rmw_take_response+0x90>)
 80190cc:	f7ff fdca 	bl	8018c64 <put_memory>
 80190d0:	b105      	cbz	r5, 80190d4 <rmw_take_response+0x70>
 80190d2:	702c      	strb	r4, [r5, #0]
 80190d4:	f084 0001 	eor.w	r0, r4, #1
 80190d8:	b2c0      	uxtb	r0, r0
 80190da:	b008      	add	sp, #32
 80190dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80190e0:	200c      	movs	r0, #12
 80190e2:	b008      	add	sp, #32
 80190e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80190e8:	2001      	movs	r0, #1
 80190ea:	b008      	add	sp, #32
 80190ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80190f0:	0801dda8 	.word	0x0801dda8
 80190f4:	20011a3c 	.word	0x20011a3c

080190f8 <rmw_trigger_guard_condition>:
 80190f8:	b160      	cbz	r0, 8019114 <rmw_trigger_guard_condition+0x1c>
 80190fa:	b510      	push	{r4, lr}
 80190fc:	4604      	mov	r4, r0
 80190fe:	6800      	ldr	r0, [r0, #0]
 8019100:	f7f8 fd60 	bl	8011bc4 <is_uxrce_rmw_identifier_valid>
 8019104:	b908      	cbnz	r0, 801910a <rmw_trigger_guard_condition+0x12>
 8019106:	2001      	movs	r0, #1
 8019108:	bd10      	pop	{r4, pc}
 801910a:	6863      	ldr	r3, [r4, #4]
 801910c:	2201      	movs	r2, #1
 801910e:	741a      	strb	r2, [r3, #16]
 8019110:	2000      	movs	r0, #0
 8019112:	bd10      	pop	{r4, pc}
 8019114:	2001      	movs	r0, #1
 8019116:	4770      	bx	lr

08019118 <rmw_wait>:
 8019118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801911c:	b089      	sub	sp, #36	@ 0x24
 801911e:	4605      	mov	r5, r0
 8019120:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8019122:	460e      	mov	r6, r1
 8019124:	4698      	mov	r8, r3
 8019126:	4691      	mov	r9, r2
 8019128:	2a00      	cmp	r2, #0
 801912a:	f000 810a 	beq.w	8019342 <rmw_wait+0x22a>
 801912e:	b16c      	cbz	r4, 801914c <rmw_wait+0x34>
 8019130:	4bae      	ldr	r3, [pc, #696]	@ (80193ec <rmw_wait+0x2d4>)
 8019132:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8019134:	af04      	add	r7, sp, #16
 8019136:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 801913a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801913e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8019142:	f7ff fb9d 	bl	8018880 <rmw_time_equal>
 8019146:	2800      	cmp	r0, #0
 8019148:	f000 8127 	beq.w	801939a <rmw_wait+0x282>
 801914c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019150:	f7f8 fc3a 	bl	80119c8 <rmw_uxrce_clean_expired_static_input_buffer>
 8019154:	4ba6      	ldr	r3, [pc, #664]	@ (80193f0 <rmw_wait+0x2d8>)
 8019156:	681c      	ldr	r4, [r3, #0]
 8019158:	b14c      	cbz	r4, 801916e <rmw_wait+0x56>
 801915a:	4623      	mov	r3, r4
 801915c:	2100      	movs	r1, #0
 801915e:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8019162:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8019166:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 801916a:	2b00      	cmp	r3, #0
 801916c:	d1f7      	bne.n	801915e <rmw_wait+0x46>
 801916e:	f1b9 0f00 	cmp.w	r9, #0
 8019172:	d011      	beq.n	8019198 <rmw_wait+0x80>
 8019174:	f8d9 1000 	ldr.w	r1, [r9]
 8019178:	b171      	cbz	r1, 8019198 <rmw_wait+0x80>
 801917a:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801917e:	2300      	movs	r3, #0
 8019180:	2001      	movs	r0, #1
 8019182:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8019186:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8019188:	6912      	ldr	r2, [r2, #16]
 801918a:	3301      	adds	r3, #1
 801918c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8019190:	4299      	cmp	r1, r3
 8019192:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8019196:	d1f4      	bne.n	8019182 <rmw_wait+0x6a>
 8019198:	f1b8 0f00 	cmp.w	r8, #0
 801919c:	d011      	beq.n	80191c2 <rmw_wait+0xaa>
 801919e:	f8d8 1000 	ldr.w	r1, [r8]
 80191a2:	b171      	cbz	r1, 80191c2 <rmw_wait+0xaa>
 80191a4:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80191a8:	2300      	movs	r3, #0
 80191aa:	2001      	movs	r0, #1
 80191ac:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80191b0:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80191b2:	6912      	ldr	r2, [r2, #16]
 80191b4:	3301      	adds	r3, #1
 80191b6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80191ba:	4299      	cmp	r1, r3
 80191bc:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80191c0:	d1f4      	bne.n	80191ac <rmw_wait+0x94>
 80191c2:	b185      	cbz	r5, 80191e6 <rmw_wait+0xce>
 80191c4:	6829      	ldr	r1, [r5, #0]
 80191c6:	b171      	cbz	r1, 80191e6 <rmw_wait+0xce>
 80191c8:	f8d5 c004 	ldr.w	ip, [r5, #4]
 80191cc:	2300      	movs	r3, #0
 80191ce:	2001      	movs	r0, #1
 80191d0:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80191d4:	6a12      	ldr	r2, [r2, #32]
 80191d6:	6912      	ldr	r2, [r2, #16]
 80191d8:	3301      	adds	r3, #1
 80191da:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80191de:	4299      	cmp	r1, r3
 80191e0:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80191e4:	d1f4      	bne.n	80191d0 <rmw_wait+0xb8>
 80191e6:	b34c      	cbz	r4, 801923c <rmw_wait+0x124>
 80191e8:	4622      	mov	r2, r4
 80191ea:	2300      	movs	r3, #0
 80191ec:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80191f0:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80191f4:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 80191f8:	440b      	add	r3, r1
 80191fa:	b2db      	uxtb	r3, r3
 80191fc:	2a00      	cmp	r2, #0
 80191fe:	d1f5      	bne.n	80191ec <rmw_wait+0xd4>
 8019200:	2b00      	cmp	r3, #0
 8019202:	f000 8084 	beq.w	801930e <rmw_wait+0x1f6>
 8019206:	1c7a      	adds	r2, r7, #1
 8019208:	d00d      	beq.n	8019226 <rmw_wait+0x10e>
 801920a:	ee07 7a90 	vmov	s15, r7
 801920e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8019212:	ee07 3a90 	vmov	s15, r3
 8019216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801921a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801921e:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8019222:	ee17 7a90 	vmov	r7, s15
 8019226:	68a0      	ldr	r0, [r4, #8]
 8019228:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 801922c:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8019230:	2b00      	cmp	r3, #0
 8019232:	f040 8090 	bne.w	8019356 <rmw_wait+0x23e>
 8019236:	6864      	ldr	r4, [r4, #4]
 8019238:	2c00      	cmp	r4, #0
 801923a:	d1f4      	bne.n	8019226 <rmw_wait+0x10e>
 801923c:	f1b9 0f00 	cmp.w	r9, #0
 8019240:	f000 80bc 	beq.w	80193bc <rmw_wait+0x2a4>
 8019244:	f8d9 7000 	ldr.w	r7, [r9]
 8019248:	2f00      	cmp	r7, #0
 801924a:	f000 808e 	beq.w	801936a <rmw_wait+0x252>
 801924e:	2400      	movs	r4, #0
 8019250:	4627      	mov	r7, r4
 8019252:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8019256:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801925a:	f7f8 fb8d 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 801925e:	2800      	cmp	r0, #0
 8019260:	d05f      	beq.n	8019322 <rmw_wait+0x20a>
 8019262:	f8d9 3000 	ldr.w	r3, [r9]
 8019266:	3401      	adds	r4, #1
 8019268:	42a3      	cmp	r3, r4
 801926a:	f04f 0701 	mov.w	r7, #1
 801926e:	d8f0      	bhi.n	8019252 <rmw_wait+0x13a>
 8019270:	f1b8 0f00 	cmp.w	r8, #0
 8019274:	d012      	beq.n	801929c <rmw_wait+0x184>
 8019276:	f8d8 3000 	ldr.w	r3, [r8]
 801927a:	b17b      	cbz	r3, 801929c <rmw_wait+0x184>
 801927c:	2400      	movs	r4, #0
 801927e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019282:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8019286:	f7f8 fb77 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 801928a:	2800      	cmp	r0, #0
 801928c:	d051      	beq.n	8019332 <rmw_wait+0x21a>
 801928e:	f8d8 3000 	ldr.w	r3, [r8]
 8019292:	3401      	adds	r4, #1
 8019294:	42a3      	cmp	r3, r4
 8019296:	f04f 0701 	mov.w	r7, #1
 801929a:	d8f0      	bhi.n	801927e <rmw_wait+0x166>
 801929c:	b1dd      	cbz	r5, 80192d6 <rmw_wait+0x1be>
 801929e:	682b      	ldr	r3, [r5, #0]
 80192a0:	b1cb      	cbz	r3, 80192d6 <rmw_wait+0x1be>
 80192a2:	2400      	movs	r4, #0
 80192a4:	686b      	ldr	r3, [r5, #4]
 80192a6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80192aa:	f7f8 fb65 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 80192ae:	b158      	cbz	r0, 80192c8 <rmw_wait+0x1b0>
 80192b0:	682b      	ldr	r3, [r5, #0]
 80192b2:	3401      	adds	r4, #1
 80192b4:	42a3      	cmp	r3, r4
 80192b6:	d969      	bls.n	801938c <rmw_wait+0x274>
 80192b8:	686b      	ldr	r3, [r5, #4]
 80192ba:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80192be:	2701      	movs	r7, #1
 80192c0:	f7f8 fb5a 	bl	8011978 <rmw_uxrce_find_static_input_buffer_by_owner>
 80192c4:	2800      	cmp	r0, #0
 80192c6:	d1f3      	bne.n	80192b0 <rmw_wait+0x198>
 80192c8:	e9d5 3200 	ldrd	r3, r2, [r5]
 80192cc:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80192d0:	3401      	adds	r4, #1
 80192d2:	42a3      	cmp	r3, r4
 80192d4:	d8e6      	bhi.n	80192a4 <rmw_wait+0x18c>
 80192d6:	b1a6      	cbz	r6, 8019302 <rmw_wait+0x1ea>
 80192d8:	6834      	ldr	r4, [r6, #0]
 80192da:	b194      	cbz	r4, 8019302 <rmw_wait+0x1ea>
 80192dc:	2300      	movs	r3, #0
 80192de:	461d      	mov	r5, r3
 80192e0:	e004      	b.n	80192ec <rmw_wait+0x1d4>
 80192e2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80192e6:	3301      	adds	r3, #1
 80192e8:	42a3      	cmp	r3, r4
 80192ea:	d00a      	beq.n	8019302 <rmw_wait+0x1ea>
 80192ec:	6870      	ldr	r0, [r6, #4]
 80192ee:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80192f2:	7c0a      	ldrb	r2, [r1, #16]
 80192f4:	2a00      	cmp	r2, #0
 80192f6:	d0f4      	beq.n	80192e2 <rmw_wait+0x1ca>
 80192f8:	3301      	adds	r3, #1
 80192fa:	42a3      	cmp	r3, r4
 80192fc:	740d      	strb	r5, [r1, #16]
 80192fe:	4617      	mov	r7, r2
 8019300:	d1f4      	bne.n	80192ec <rmw_wait+0x1d4>
 8019302:	2f00      	cmp	r7, #0
 8019304:	d03e      	beq.n	8019384 <rmw_wait+0x26c>
 8019306:	2000      	movs	r0, #0
 8019308:	b009      	add	sp, #36	@ 0x24
 801930a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801930e:	68a0      	ldr	r0, [r4, #8]
 8019310:	2100      	movs	r1, #0
 8019312:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8019316:	f7fa fb95 	bl	8013a44 <uxr_run_session_timeout>
 801931a:	6864      	ldr	r4, [r4, #4]
 801931c:	2c00      	cmp	r4, #0
 801931e:	d1f6      	bne.n	801930e <rmw_wait+0x1f6>
 8019320:	e78c      	b.n	801923c <rmw_wait+0x124>
 8019322:	e9d9 3200 	ldrd	r3, r2, [r9]
 8019326:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801932a:	3401      	adds	r4, #1
 801932c:	42a3      	cmp	r3, r4
 801932e:	d890      	bhi.n	8019252 <rmw_wait+0x13a>
 8019330:	e79e      	b.n	8019270 <rmw_wait+0x158>
 8019332:	e9d8 3200 	ldrd	r3, r2, [r8]
 8019336:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801933a:	3401      	adds	r4, #1
 801933c:	429c      	cmp	r4, r3
 801933e:	d39e      	bcc.n	801927e <rmw_wait+0x166>
 8019340:	e7ac      	b.n	801929c <rmw_wait+0x184>
 8019342:	2b00      	cmp	r3, #0
 8019344:	f47f aef3 	bne.w	801912e <rmw_wait+0x16>
 8019348:	2800      	cmp	r0, #0
 801934a:	f47f aef0 	bne.w	801912e <rmw_wait+0x16>
 801934e:	2900      	cmp	r1, #0
 8019350:	f47f aeed 	bne.w	801912e <rmw_wait+0x16>
 8019354:	e7d7      	b.n	8019306 <rmw_wait+0x1ee>
 8019356:	4639      	mov	r1, r7
 8019358:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801935c:	f7fa fb8c 	bl	8013a78 <uxr_run_session_until_data>
 8019360:	6864      	ldr	r4, [r4, #4]
 8019362:	2c00      	cmp	r4, #0
 8019364:	f47f af5f 	bne.w	8019226 <rmw_wait+0x10e>
 8019368:	e768      	b.n	801923c <rmw_wait+0x124>
 801936a:	f1b8 0f00 	cmp.w	r8, #0
 801936e:	d032      	beq.n	80193d6 <rmw_wait+0x2be>
 8019370:	f8d8 3000 	ldr.w	r3, [r8]
 8019374:	2b00      	cmp	r3, #0
 8019376:	d181      	bne.n	801927c <rmw_wait+0x164>
 8019378:	461f      	mov	r7, r3
 801937a:	2d00      	cmp	r5, #0
 801937c:	d18f      	bne.n	801929e <rmw_wait+0x186>
 801937e:	462f      	mov	r7, r5
 8019380:	2e00      	cmp	r6, #0
 8019382:	d1a9      	bne.n	80192d8 <rmw_wait+0x1c0>
 8019384:	2002      	movs	r0, #2
 8019386:	b009      	add	sp, #36	@ 0x24
 8019388:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801938c:	2e00      	cmp	r6, #0
 801938e:	d0ba      	beq.n	8019306 <rmw_wait+0x1ee>
 8019390:	6834      	ldr	r4, [r6, #0]
 8019392:	2701      	movs	r7, #1
 8019394:	2c00      	cmp	r4, #0
 8019396:	d1a1      	bne.n	80192dc <rmw_wait+0x1c4>
 8019398:	e7b5      	b.n	8019306 <rmw_wait+0x1ee>
 801939a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801939e:	f7ff fac3 	bl	8018928 <rmw_time_total_nsec>
 80193a2:	2300      	movs	r3, #0
 80193a4:	4a13      	ldr	r2, [pc, #76]	@ (80193f4 <rmw_wait+0x2dc>)
 80193a6:	f7e7 fc09 	bl	8000bbc <__aeabi_uldivmod>
 80193aa:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80193ae:	f171 0300 	sbcs.w	r3, r1, #0
 80193b2:	4607      	mov	r7, r0
 80193b4:	bfa8      	it	ge
 80193b6:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 80193ba:	e6c9      	b.n	8019150 <rmw_wait+0x38>
 80193bc:	f1b8 0f00 	cmp.w	r8, #0
 80193c0:	d009      	beq.n	80193d6 <rmw_wait+0x2be>
 80193c2:	f8d8 3000 	ldr.w	r3, [r8]
 80193c6:	464f      	mov	r7, r9
 80193c8:	2b00      	cmp	r3, #0
 80193ca:	f47f af57 	bne.w	801927c <rmw_wait+0x164>
 80193ce:	2d00      	cmp	r5, #0
 80193d0:	f47f af65 	bne.w	801929e <rmw_wait+0x186>
 80193d4:	e7d3      	b.n	801937e <rmw_wait+0x266>
 80193d6:	b17d      	cbz	r5, 80193f8 <rmw_wait+0x2e0>
 80193d8:	682b      	ldr	r3, [r5, #0]
 80193da:	4647      	mov	r7, r8
 80193dc:	2b00      	cmp	r3, #0
 80193de:	f47f af60 	bne.w	80192a2 <rmw_wait+0x18a>
 80193e2:	2e00      	cmp	r6, #0
 80193e4:	f47f af78 	bne.w	80192d8 <rmw_wait+0x1c0>
 80193e8:	e7cc      	b.n	8019384 <rmw_wait+0x26c>
 80193ea:	bf00      	nop
 80193ec:	0801cdf8 	.word	0x0801cdf8
 80193f0:	20011a2c 	.word	0x20011a2c
 80193f4:	000f4240 	.word	0x000f4240
 80193f8:	2e00      	cmp	r6, #0
 80193fa:	d0c3      	beq.n	8019384 <rmw_wait+0x26c>
 80193fc:	6834      	ldr	r4, [r6, #0]
 80193fe:	462f      	mov	r7, r5
 8019400:	2c00      	cmp	r4, #0
 8019402:	f47f af6b 	bne.w	80192dc <rmw_wait+0x1c4>
 8019406:	e7bd      	b.n	8019384 <rmw_wait+0x26c>

08019408 <rmw_create_wait_set>:
 8019408:	b508      	push	{r3, lr}
 801940a:	4803      	ldr	r0, [pc, #12]	@ (8019418 <rmw_create_wait_set+0x10>)
 801940c:	f7ff fc1a 	bl	8018c44 <get_memory>
 8019410:	b108      	cbz	r0, 8019416 <rmw_create_wait_set+0xe>
 8019412:	6880      	ldr	r0, [r0, #8]
 8019414:	3010      	adds	r0, #16
 8019416:	bd08      	pop	{r3, pc}
 8019418:	20011a6c 	.word	0x20011a6c

0801941c <rmw_destroy_wait_set>:
 801941c:	b508      	push	{r3, lr}
 801941e:	4b08      	ldr	r3, [pc, #32]	@ (8019440 <rmw_destroy_wait_set+0x24>)
 8019420:	6819      	ldr	r1, [r3, #0]
 8019422:	b911      	cbnz	r1, 801942a <rmw_destroy_wait_set+0xe>
 8019424:	e00a      	b.n	801943c <rmw_destroy_wait_set+0x20>
 8019426:	6849      	ldr	r1, [r1, #4]
 8019428:	b141      	cbz	r1, 801943c <rmw_destroy_wait_set+0x20>
 801942a:	688b      	ldr	r3, [r1, #8]
 801942c:	3310      	adds	r3, #16
 801942e:	4298      	cmp	r0, r3
 8019430:	d1f9      	bne.n	8019426 <rmw_destroy_wait_set+0xa>
 8019432:	4803      	ldr	r0, [pc, #12]	@ (8019440 <rmw_destroy_wait_set+0x24>)
 8019434:	f7ff fc16 	bl	8018c64 <put_memory>
 8019438:	2000      	movs	r0, #0
 801943a:	bd08      	pop	{r3, pc}
 801943c:	2001      	movs	r0, #1
 801943e:	bd08      	pop	{r3, pc}
 8019440:	20011a6c 	.word	0x20011a6c

08019444 <rmw_uros_epoch_nanos>:
 8019444:	4b05      	ldr	r3, [pc, #20]	@ (801945c <rmw_uros_epoch_nanos+0x18>)
 8019446:	681b      	ldr	r3, [r3, #0]
 8019448:	b123      	cbz	r3, 8019454 <rmw_uros_epoch_nanos+0x10>
 801944a:	6898      	ldr	r0, [r3, #8]
 801944c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8019450:	f7f9 bf68 	b.w	8013324 <uxr_epoch_nanos>
 8019454:	2000      	movs	r0, #0
 8019456:	2100      	movs	r1, #0
 8019458:	4770      	bx	lr
 801945a:	bf00      	nop
 801945c:	20011a2c 	.word	0x20011a2c

08019460 <rosidl_runtime_c__String__init>:
 8019460:	b510      	push	{r4, lr}
 8019462:	4604      	mov	r4, r0
 8019464:	b086      	sub	sp, #24
 8019466:	b170      	cbz	r0, 8019486 <rosidl_runtime_c__String__init+0x26>
 8019468:	a801      	add	r0, sp, #4
 801946a:	f7f6 fc77 	bl	800fd5c <rcutils_get_default_allocator>
 801946e:	9b01      	ldr	r3, [sp, #4]
 8019470:	9905      	ldr	r1, [sp, #20]
 8019472:	2001      	movs	r0, #1
 8019474:	4798      	blx	r3
 8019476:	6020      	str	r0, [r4, #0]
 8019478:	b128      	cbz	r0, 8019486 <rosidl_runtime_c__String__init+0x26>
 801947a:	2100      	movs	r1, #0
 801947c:	2201      	movs	r2, #1
 801947e:	7001      	strb	r1, [r0, #0]
 8019480:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8019484:	4610      	mov	r0, r2
 8019486:	b006      	add	sp, #24
 8019488:	bd10      	pop	{r4, pc}
 801948a:	bf00      	nop

0801948c <rosidl_runtime_c__String__fini>:
 801948c:	b320      	cbz	r0, 80194d8 <rosidl_runtime_c__String__fini+0x4c>
 801948e:	b510      	push	{r4, lr}
 8019490:	6803      	ldr	r3, [r0, #0]
 8019492:	b086      	sub	sp, #24
 8019494:	4604      	mov	r4, r0
 8019496:	b173      	cbz	r3, 80194b6 <rosidl_runtime_c__String__fini+0x2a>
 8019498:	6883      	ldr	r3, [r0, #8]
 801949a:	b1f3      	cbz	r3, 80194da <rosidl_runtime_c__String__fini+0x4e>
 801949c:	a801      	add	r0, sp, #4
 801949e:	f7f6 fc5d 	bl	800fd5c <rcutils_get_default_allocator>
 80194a2:	9b02      	ldr	r3, [sp, #8]
 80194a4:	9905      	ldr	r1, [sp, #20]
 80194a6:	6820      	ldr	r0, [r4, #0]
 80194a8:	4798      	blx	r3
 80194aa:	2300      	movs	r3, #0
 80194ac:	e9c4 3300 	strd	r3, r3, [r4]
 80194b0:	60a3      	str	r3, [r4, #8]
 80194b2:	b006      	add	sp, #24
 80194b4:	bd10      	pop	{r4, pc}
 80194b6:	6843      	ldr	r3, [r0, #4]
 80194b8:	b9db      	cbnz	r3, 80194f2 <rosidl_runtime_c__String__fini+0x66>
 80194ba:	6883      	ldr	r3, [r0, #8]
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d0f8      	beq.n	80194b2 <rosidl_runtime_c__String__fini+0x26>
 80194c0:	4b12      	ldr	r3, [pc, #72]	@ (801950c <rosidl_runtime_c__String__fini+0x80>)
 80194c2:	4813      	ldr	r0, [pc, #76]	@ (8019510 <rosidl_runtime_c__String__fini+0x84>)
 80194c4:	681b      	ldr	r3, [r3, #0]
 80194c6:	2251      	movs	r2, #81	@ 0x51
 80194c8:	68db      	ldr	r3, [r3, #12]
 80194ca:	2101      	movs	r1, #1
 80194cc:	f002 fb92 	bl	801bbf4 <fwrite>
 80194d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80194d4:	f002 f84e 	bl	801b574 <exit>
 80194d8:	4770      	bx	lr
 80194da:	4b0c      	ldr	r3, [pc, #48]	@ (801950c <rosidl_runtime_c__String__fini+0x80>)
 80194dc:	480d      	ldr	r0, [pc, #52]	@ (8019514 <rosidl_runtime_c__String__fini+0x88>)
 80194de:	681b      	ldr	r3, [r3, #0]
 80194e0:	224c      	movs	r2, #76	@ 0x4c
 80194e2:	68db      	ldr	r3, [r3, #12]
 80194e4:	2101      	movs	r1, #1
 80194e6:	f002 fb85 	bl	801bbf4 <fwrite>
 80194ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80194ee:	f002 f841 	bl	801b574 <exit>
 80194f2:	4b06      	ldr	r3, [pc, #24]	@ (801950c <rosidl_runtime_c__String__fini+0x80>)
 80194f4:	4808      	ldr	r0, [pc, #32]	@ (8019518 <rosidl_runtime_c__String__fini+0x8c>)
 80194f6:	681b      	ldr	r3, [r3, #0]
 80194f8:	224e      	movs	r2, #78	@ 0x4e
 80194fa:	68db      	ldr	r3, [r3, #12]
 80194fc:	2101      	movs	r1, #1
 80194fe:	f002 fb79 	bl	801bbf4 <fwrite>
 8019502:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019506:	f002 f835 	bl	801b574 <exit>
 801950a:	bf00      	nop
 801950c:	20000908 	.word	0x20000908
 8019510:	0801d678 	.word	0x0801d678
 8019514:	0801d5d8 	.word	0x0801d5d8
 8019518:	0801d628 	.word	0x0801d628

0801951c <std_msgs__msg__Header__init>:
 801951c:	b570      	push	{r4, r5, r6, lr}
 801951e:	4605      	mov	r5, r0
 8019520:	b1a8      	cbz	r0, 801954e <std_msgs__msg__Header__init+0x32>
 8019522:	f000 f831 	bl	8019588 <builtin_interfaces__msg__Time__init>
 8019526:	4604      	mov	r4, r0
 8019528:	b140      	cbz	r0, 801953c <std_msgs__msg__Header__init+0x20>
 801952a:	f105 0608 	add.w	r6, r5, #8
 801952e:	4630      	mov	r0, r6
 8019530:	f7ff ff96 	bl	8019460 <rosidl_runtime_c__String__init>
 8019534:	4604      	mov	r4, r0
 8019536:	b168      	cbz	r0, 8019554 <std_msgs__msg__Header__init+0x38>
 8019538:	4620      	mov	r0, r4
 801953a:	bd70      	pop	{r4, r5, r6, pc}
 801953c:	4628      	mov	r0, r5
 801953e:	f000 f827 	bl	8019590 <builtin_interfaces__msg__Time__fini>
 8019542:	f105 0008 	add.w	r0, r5, #8
 8019546:	f7ff ffa1 	bl	801948c <rosidl_runtime_c__String__fini>
 801954a:	4620      	mov	r0, r4
 801954c:	bd70      	pop	{r4, r5, r6, pc}
 801954e:	4604      	mov	r4, r0
 8019550:	4620      	mov	r0, r4
 8019552:	bd70      	pop	{r4, r5, r6, pc}
 8019554:	4628      	mov	r0, r5
 8019556:	f000 f81b 	bl	8019590 <builtin_interfaces__msg__Time__fini>
 801955a:	4630      	mov	r0, r6
 801955c:	f7ff ff96 	bl	801948c <rosidl_runtime_c__String__fini>
 8019560:	e7ea      	b.n	8019538 <std_msgs__msg__Header__init+0x1c>
 8019562:	bf00      	nop

08019564 <std_msgs__msg__Header__fini>:
 8019564:	b148      	cbz	r0, 801957a <std_msgs__msg__Header__fini+0x16>
 8019566:	b510      	push	{r4, lr}
 8019568:	4604      	mov	r4, r0
 801956a:	f000 f811 	bl	8019590 <builtin_interfaces__msg__Time__fini>
 801956e:	f104 0008 	add.w	r0, r4, #8
 8019572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019576:	f7ff bf89 	b.w	801948c <rosidl_runtime_c__String__fini>
 801957a:	4770      	bx	lr

0801957c <std_msgs__msg__Int32__init>:
 801957c:	3800      	subs	r0, #0
 801957e:	bf18      	it	ne
 8019580:	2001      	movne	r0, #1
 8019582:	4770      	bx	lr

08019584 <std_msgs__msg__Int32__fini>:
 8019584:	4770      	bx	lr
 8019586:	bf00      	nop

08019588 <builtin_interfaces__msg__Time__init>:
 8019588:	3800      	subs	r0, #0
 801958a:	bf18      	it	ne
 801958c:	2001      	movne	r0, #1
 801958e:	4770      	bx	lr

08019590 <builtin_interfaces__msg__Time__fini>:
 8019590:	4770      	bx	lr
 8019592:	bf00      	nop

08019594 <geometry_msgs__msg__PoseWithCovariance__init>:
 8019594:	b538      	push	{r3, r4, r5, lr}
 8019596:	4604      	mov	r4, r0
 8019598:	b128      	cbz	r0, 80195a6 <geometry_msgs__msg__PoseWithCovariance__init+0x12>
 801959a:	f001 f96b 	bl	801a874 <geometry_msgs__msg__Pose__init>
 801959e:	4605      	mov	r5, r0
 80195a0:	b120      	cbz	r0, 80195ac <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 80195a2:	4628      	mov	r0, r5
 80195a4:	bd38      	pop	{r3, r4, r5, pc}
 80195a6:	4605      	mov	r5, r0
 80195a8:	4628      	mov	r0, r5
 80195aa:	bd38      	pop	{r3, r4, r5, pc}
 80195ac:	4620      	mov	r0, r4
 80195ae:	f001 f985 	bl	801a8bc <geometry_msgs__msg__Pose__fini>
 80195b2:	4628      	mov	r0, r5
 80195b4:	bd38      	pop	{r3, r4, r5, pc}
 80195b6:	bf00      	nop

080195b8 <geometry_msgs__msg__PoseWithCovariance__fini>:
 80195b8:	b108      	cbz	r0, 80195be <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 80195ba:	f001 b97f 	b.w	801a8bc <geometry_msgs__msg__Pose__fini>
 80195be:	4770      	bx	lr

080195c0 <geometry_msgs__msg__TwistWithCovariance__init>:
 80195c0:	b538      	push	{r3, r4, r5, lr}
 80195c2:	4604      	mov	r4, r0
 80195c4:	b128      	cbz	r0, 80195d2 <geometry_msgs__msg__TwistWithCovariance__init+0x12>
 80195c6:	f7f8 fcc5 	bl	8011f54 <geometry_msgs__msg__Twist__init>
 80195ca:	4605      	mov	r5, r0
 80195cc:	b120      	cbz	r0, 80195d8 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 80195ce:	4628      	mov	r0, r5
 80195d0:	bd38      	pop	{r3, r4, r5, pc}
 80195d2:	4605      	mov	r5, r0
 80195d4:	4628      	mov	r0, r5
 80195d6:	bd38      	pop	{r3, r4, r5, pc}
 80195d8:	4620      	mov	r0, r4
 80195da:	f7f8 fcdf 	bl	8011f9c <geometry_msgs__msg__Twist__fini>
 80195de:	4628      	mov	r0, r5
 80195e0:	bd38      	pop	{r3, r4, r5, pc}
 80195e2:	bf00      	nop

080195e4 <geometry_msgs__msg__TwistWithCovariance__fini>:
 80195e4:	b108      	cbz	r0, 80195ea <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 80195e6:	f7f8 bcd9 	b.w	8011f9c <geometry_msgs__msg__Twist__fini>
 80195ea:	4770      	bx	lr

080195ec <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 80195ec:	f001 b942 	b.w	801a874 <geometry_msgs__msg__Pose__init>

080195f0 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 80195f0:	f001 b964 	b.w	801a8bc <geometry_msgs__msg__Pose__fini>

080195f4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 80195f4:	b510      	push	{r4, lr}
 80195f6:	f001 f989 	bl	801a90c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80195fa:	4c07      	ldr	r4, [pc, #28]	@ (8019618 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 80195fc:	60e0      	str	r0, [r4, #12]
 80195fe:	f000 f815 	bl	801962c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019602:	4b06      	ldr	r3, [pc, #24]	@ (801961c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019604:	64a0      	str	r0, [r4, #72]	@ 0x48
 8019606:	681a      	ldr	r2, [r3, #0]
 8019608:	b10a      	cbz	r2, 801960e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 801960a:	4804      	ldr	r0, [pc, #16]	@ (801961c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 801960c:	bd10      	pop	{r4, pc}
 801960e:	4a04      	ldr	r2, [pc, #16]	@ (8019620 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8019610:	4802      	ldr	r0, [pc, #8]	@ (801961c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019612:	6812      	ldr	r2, [r2, #0]
 8019614:	601a      	str	r2, [r3, #0]
 8019616:	bd10      	pop	{r4, pc}
 8019618:	20000644 	.word	0x20000644
 801961c:	200006bc 	.word	0x200006bc
 8019620:	2000030c 	.word	0x2000030c

08019624 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8019624:	f001 b958 	b.w	801a8d8 <geometry_msgs__msg__Quaternion__init>

08019628 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 8019628:	f001 b96a 	b.w	801a900 <geometry_msgs__msg__Quaternion__fini>

0801962c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 801962c:	4b04      	ldr	r3, [pc, #16]	@ (8019640 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801962e:	681a      	ldr	r2, [r3, #0]
 8019630:	b10a      	cbz	r2, 8019636 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8019632:	4803      	ldr	r0, [pc, #12]	@ (8019640 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8019634:	4770      	bx	lr
 8019636:	4a03      	ldr	r2, [pc, #12]	@ (8019644 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 8019638:	4801      	ldr	r0, [pc, #4]	@ (8019640 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801963a:	6812      	ldr	r2, [r2, #0]
 801963c:	601a      	str	r2, [r3, #0]
 801963e:	4770      	bx	lr
 8019640:	200007b8 	.word	0x200007b8
 8019644:	2000030c 	.word	0x2000030c

08019648 <get_serialized_size_geometry_msgs__msg__Pose>:
 8019648:	b570      	push	{r4, r5, r6, lr}
 801964a:	4604      	mov	r4, r0
 801964c:	b148      	cbz	r0, 8019662 <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 801964e:	460d      	mov	r5, r1
 8019650:	f001 f96a 	bl	801a928 <get_serialized_size_geometry_msgs__msg__Point>
 8019654:	4606      	mov	r6, r0
 8019656:	1829      	adds	r1, r5, r0
 8019658:	f104 0018 	add.w	r0, r4, #24
 801965c:	f000 f868 	bl	8019730 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019660:	4430      	add	r0, r6
 8019662:	bd70      	pop	{r4, r5, r6, pc}

08019664 <_Pose__cdr_deserialize>:
 8019664:	b570      	push	{r4, r5, r6, lr}
 8019666:	460c      	mov	r4, r1
 8019668:	b189      	cbz	r1, 801968e <_Pose__cdr_deserialize+0x2a>
 801966a:	4605      	mov	r5, r0
 801966c:	f001 f9e8 	bl	801aa40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019670:	6843      	ldr	r3, [r0, #4]
 8019672:	4621      	mov	r1, r4
 8019674:	68db      	ldr	r3, [r3, #12]
 8019676:	4628      	mov	r0, r5
 8019678:	4798      	blx	r3
 801967a:	f000 f90d 	bl	8019898 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801967e:	6843      	ldr	r3, [r0, #4]
 8019680:	f104 0118 	add.w	r1, r4, #24
 8019684:	4628      	mov	r0, r5
 8019686:	68db      	ldr	r3, [r3, #12]
 8019688:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801968c:	4718      	bx	r3
 801968e:	4608      	mov	r0, r1
 8019690:	bd70      	pop	{r4, r5, r6, pc}
 8019692:	bf00      	nop

08019694 <_Pose__cdr_serialize>:
 8019694:	b510      	push	{r4, lr}
 8019696:	b082      	sub	sp, #8
 8019698:	9101      	str	r1, [sp, #4]
 801969a:	b190      	cbz	r0, 80196c2 <_Pose__cdr_serialize+0x2e>
 801969c:	4604      	mov	r4, r0
 801969e:	f001 f9cf 	bl	801aa40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80196a2:	6843      	ldr	r3, [r0, #4]
 80196a4:	9901      	ldr	r1, [sp, #4]
 80196a6:	689b      	ldr	r3, [r3, #8]
 80196a8:	4620      	mov	r0, r4
 80196aa:	4798      	blx	r3
 80196ac:	f000 f8f4 	bl	8019898 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80196b0:	6843      	ldr	r3, [r0, #4]
 80196b2:	9901      	ldr	r1, [sp, #4]
 80196b4:	689b      	ldr	r3, [r3, #8]
 80196b6:	f104 0018 	add.w	r0, r4, #24
 80196ba:	b002      	add	sp, #8
 80196bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80196c0:	4718      	bx	r3
 80196c2:	b002      	add	sp, #8
 80196c4:	bd10      	pop	{r4, pc}
 80196c6:	bf00      	nop

080196c8 <_Pose__get_serialized_size>:
 80196c8:	b538      	push	{r3, r4, r5, lr}
 80196ca:	4604      	mov	r4, r0
 80196cc:	b148      	cbz	r0, 80196e2 <_Pose__get_serialized_size+0x1a>
 80196ce:	2100      	movs	r1, #0
 80196d0:	f001 f92a 	bl	801a928 <get_serialized_size_geometry_msgs__msg__Point>
 80196d4:	4605      	mov	r5, r0
 80196d6:	4601      	mov	r1, r0
 80196d8:	f104 0018 	add.w	r0, r4, #24
 80196dc:	f000 f828 	bl	8019730 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80196e0:	4428      	add	r0, r5
 80196e2:	bd38      	pop	{r3, r4, r5, pc}

080196e4 <_Pose__max_serialized_size>:
 80196e4:	b510      	push	{r4, lr}
 80196e6:	b082      	sub	sp, #8
 80196e8:	2301      	movs	r3, #1
 80196ea:	2100      	movs	r1, #0
 80196ec:	f10d 0007 	add.w	r0, sp, #7
 80196f0:	f88d 3007 	strb.w	r3, [sp, #7]
 80196f4:	f001 f988 	bl	801aa08 <max_serialized_size_geometry_msgs__msg__Point>
 80196f8:	4604      	mov	r4, r0
 80196fa:	4601      	mov	r1, r0
 80196fc:	f10d 0007 	add.w	r0, sp, #7
 8019700:	f000 f8a8 	bl	8019854 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019704:	4420      	add	r0, r4
 8019706:	b002      	add	sp, #8
 8019708:	bd10      	pop	{r4, pc}
 801970a:	bf00      	nop

0801970c <max_serialized_size_geometry_msgs__msg__Pose>:
 801970c:	2301      	movs	r3, #1
 801970e:	b570      	push	{r4, r5, r6, lr}
 8019710:	7003      	strb	r3, [r0, #0]
 8019712:	4605      	mov	r5, r0
 8019714:	460e      	mov	r6, r1
 8019716:	f001 f977 	bl	801aa08 <max_serialized_size_geometry_msgs__msg__Point>
 801971a:	4604      	mov	r4, r0
 801971c:	1831      	adds	r1, r6, r0
 801971e:	4628      	mov	r0, r5
 8019720:	f000 f898 	bl	8019854 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019724:	4420      	add	r0, r4
 8019726:	bd70      	pop	{r4, r5, r6, pc}

08019728 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8019728:	4800      	ldr	r0, [pc, #0]	@ (801972c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 801972a:	4770      	bx	lr
 801972c:	200007c4 	.word	0x200007c4

08019730 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 8019730:	b1f0      	cbz	r0, 8019770 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 8019732:	b570      	push	{r4, r5, r6, lr}
 8019734:	460d      	mov	r5, r1
 8019736:	4628      	mov	r0, r5
 8019738:	2108      	movs	r1, #8
 801973a:	f7f4 f913 	bl	800d964 <ucdr_alignment>
 801973e:	f105 0308 	add.w	r3, r5, #8
 8019742:	181e      	adds	r6, r3, r0
 8019744:	2108      	movs	r1, #8
 8019746:	4630      	mov	r0, r6
 8019748:	f7f4 f90c 	bl	800d964 <ucdr_alignment>
 801974c:	f100 0408 	add.w	r4, r0, #8
 8019750:	4434      	add	r4, r6
 8019752:	2108      	movs	r1, #8
 8019754:	4620      	mov	r0, r4
 8019756:	f7f4 f905 	bl	800d964 <ucdr_alignment>
 801975a:	3008      	adds	r0, #8
 801975c:	4404      	add	r4, r0
 801975e:	2108      	movs	r1, #8
 8019760:	4620      	mov	r0, r4
 8019762:	f7f4 f8ff 	bl	800d964 <ucdr_alignment>
 8019766:	f1c5 0508 	rsb	r5, r5, #8
 801976a:	4428      	add	r0, r5
 801976c:	4420      	add	r0, r4
 801976e:	bd70      	pop	{r4, r5, r6, pc}
 8019770:	4770      	bx	lr
 8019772:	bf00      	nop

08019774 <_Quaternion__cdr_deserialize>:
 8019774:	b538      	push	{r3, r4, r5, lr}
 8019776:	460c      	mov	r4, r1
 8019778:	b199      	cbz	r1, 80197a2 <_Quaternion__cdr_deserialize+0x2e>
 801977a:	4605      	mov	r5, r0
 801977c:	f7f3 ff06 	bl	800d58c <ucdr_deserialize_double>
 8019780:	f104 0108 	add.w	r1, r4, #8
 8019784:	4628      	mov	r0, r5
 8019786:	f7f3 ff01 	bl	800d58c <ucdr_deserialize_double>
 801978a:	f104 0110 	add.w	r1, r4, #16
 801978e:	4628      	mov	r0, r5
 8019790:	f7f3 fefc 	bl	800d58c <ucdr_deserialize_double>
 8019794:	f104 0118 	add.w	r1, r4, #24
 8019798:	4628      	mov	r0, r5
 801979a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801979e:	f7f3 bef5 	b.w	800d58c <ucdr_deserialize_double>
 80197a2:	4608      	mov	r0, r1
 80197a4:	bd38      	pop	{r3, r4, r5, pc}
 80197a6:	bf00      	nop

080197a8 <_Quaternion__cdr_serialize>:
 80197a8:	b1c0      	cbz	r0, 80197dc <_Quaternion__cdr_serialize+0x34>
 80197aa:	b538      	push	{r3, r4, r5, lr}
 80197ac:	ed90 0b00 	vldr	d0, [r0]
 80197b0:	460d      	mov	r5, r1
 80197b2:	4604      	mov	r4, r0
 80197b4:	4608      	mov	r0, r1
 80197b6:	f7f3 fd47 	bl	800d248 <ucdr_serialize_double>
 80197ba:	ed94 0b02 	vldr	d0, [r4, #8]
 80197be:	4628      	mov	r0, r5
 80197c0:	f7f3 fd42 	bl	800d248 <ucdr_serialize_double>
 80197c4:	ed94 0b04 	vldr	d0, [r4, #16]
 80197c8:	4628      	mov	r0, r5
 80197ca:	f7f3 fd3d 	bl	800d248 <ucdr_serialize_double>
 80197ce:	ed94 0b06 	vldr	d0, [r4, #24]
 80197d2:	4628      	mov	r0, r5
 80197d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80197d8:	f7f3 bd36 	b.w	800d248 <ucdr_serialize_double>
 80197dc:	4770      	bx	lr
 80197de:	bf00      	nop

080197e0 <_Quaternion__get_serialized_size>:
 80197e0:	b1d0      	cbz	r0, 8019818 <_Quaternion__get_serialized_size+0x38>
 80197e2:	b538      	push	{r3, r4, r5, lr}
 80197e4:	2108      	movs	r1, #8
 80197e6:	2000      	movs	r0, #0
 80197e8:	f7f4 f8bc 	bl	800d964 <ucdr_alignment>
 80197ec:	f100 0508 	add.w	r5, r0, #8
 80197f0:	2108      	movs	r1, #8
 80197f2:	4628      	mov	r0, r5
 80197f4:	f7f4 f8b6 	bl	800d964 <ucdr_alignment>
 80197f8:	f100 0408 	add.w	r4, r0, #8
 80197fc:	442c      	add	r4, r5
 80197fe:	2108      	movs	r1, #8
 8019800:	4620      	mov	r0, r4
 8019802:	f7f4 f8af 	bl	800d964 <ucdr_alignment>
 8019806:	3008      	adds	r0, #8
 8019808:	4404      	add	r4, r0
 801980a:	2108      	movs	r1, #8
 801980c:	4620      	mov	r0, r4
 801980e:	f7f4 f8a9 	bl	800d964 <ucdr_alignment>
 8019812:	3008      	adds	r0, #8
 8019814:	4420      	add	r0, r4
 8019816:	bd38      	pop	{r3, r4, r5, pc}
 8019818:	4770      	bx	lr
 801981a:	bf00      	nop

0801981c <_Quaternion__max_serialized_size>:
 801981c:	b538      	push	{r3, r4, r5, lr}
 801981e:	2108      	movs	r1, #8
 8019820:	2000      	movs	r0, #0
 8019822:	f7f4 f89f 	bl	800d964 <ucdr_alignment>
 8019826:	f100 0508 	add.w	r5, r0, #8
 801982a:	2108      	movs	r1, #8
 801982c:	4628      	mov	r0, r5
 801982e:	f7f4 f899 	bl	800d964 <ucdr_alignment>
 8019832:	f100 0408 	add.w	r4, r0, #8
 8019836:	442c      	add	r4, r5
 8019838:	2108      	movs	r1, #8
 801983a:	4620      	mov	r0, r4
 801983c:	f7f4 f892 	bl	800d964 <ucdr_alignment>
 8019840:	3008      	adds	r0, #8
 8019842:	4404      	add	r4, r0
 8019844:	2108      	movs	r1, #8
 8019846:	4620      	mov	r0, r4
 8019848:	f7f4 f88c 	bl	800d964 <ucdr_alignment>
 801984c:	3008      	adds	r0, #8
 801984e:	4420      	add	r0, r4
 8019850:	bd38      	pop	{r3, r4, r5, pc}
 8019852:	bf00      	nop

08019854 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 8019854:	b570      	push	{r4, r5, r6, lr}
 8019856:	2301      	movs	r3, #1
 8019858:	460c      	mov	r4, r1
 801985a:	7003      	strb	r3, [r0, #0]
 801985c:	2108      	movs	r1, #8
 801985e:	4620      	mov	r0, r4
 8019860:	f7f4 f880 	bl	800d964 <ucdr_alignment>
 8019864:	f104 0508 	add.w	r5, r4, #8
 8019868:	1946      	adds	r6, r0, r5
 801986a:	2108      	movs	r1, #8
 801986c:	4630      	mov	r0, r6
 801986e:	f7f4 f879 	bl	800d964 <ucdr_alignment>
 8019872:	f100 0508 	add.w	r5, r0, #8
 8019876:	4435      	add	r5, r6
 8019878:	2108      	movs	r1, #8
 801987a:	4628      	mov	r0, r5
 801987c:	f7f4 f872 	bl	800d964 <ucdr_alignment>
 8019880:	3008      	adds	r0, #8
 8019882:	4405      	add	r5, r0
 8019884:	2108      	movs	r1, #8
 8019886:	4628      	mov	r0, r5
 8019888:	f7f4 f86c 	bl	800d964 <ucdr_alignment>
 801988c:	f1c4 0408 	rsb	r4, r4, #8
 8019890:	4420      	add	r0, r4
 8019892:	4428      	add	r0, r5
 8019894:	bd70      	pop	{r4, r5, r6, pc}
 8019896:	bf00      	nop

08019898 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8019898:	4800      	ldr	r0, [pc, #0]	@ (801989c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 801989a:	4770      	bx	lr
 801989c:	200007ec 	.word	0x200007ec

080198a0 <ucdr_serialize_string>:
 80198a0:	b510      	push	{r4, lr}
 80198a2:	b082      	sub	sp, #8
 80198a4:	4604      	mov	r4, r0
 80198a6:	4608      	mov	r0, r1
 80198a8:	9101      	str	r1, [sp, #4]
 80198aa:	f7e6 fcbb 	bl	8000224 <strlen>
 80198ae:	9901      	ldr	r1, [sp, #4]
 80198b0:	1c42      	adds	r2, r0, #1
 80198b2:	4620      	mov	r0, r4
 80198b4:	b002      	add	sp, #8
 80198b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80198ba:	f7f8 be9f 	b.w	80125fc <ucdr_serialize_sequence_char>
 80198be:	bf00      	nop

080198c0 <ucdr_deserialize_string>:
 80198c0:	b500      	push	{lr}
 80198c2:	b083      	sub	sp, #12
 80198c4:	ab01      	add	r3, sp, #4
 80198c6:	f7f8 feab 	bl	8012620 <ucdr_deserialize_sequence_char>
 80198ca:	b003      	add	sp, #12
 80198cc:	f85d fb04 	ldr.w	pc, [sp], #4

080198d0 <uxr_init_input_best_effort_stream>:
 80198d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80198d4:	8003      	strh	r3, [r0, #0]
 80198d6:	4770      	bx	lr

080198d8 <uxr_reset_input_best_effort_stream>:
 80198d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80198dc:	8003      	strh	r3, [r0, #0]
 80198de:	4770      	bx	lr

080198e0 <uxr_receive_best_effort_message>:
 80198e0:	b538      	push	{r3, r4, r5, lr}
 80198e2:	4604      	mov	r4, r0
 80198e4:	8800      	ldrh	r0, [r0, #0]
 80198e6:	460d      	mov	r5, r1
 80198e8:	f000 fd42 	bl	801a370 <uxr_seq_num_cmp>
 80198ec:	4603      	mov	r3, r0
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 80198f4:	bfb8      	it	lt
 80198f6:	8025      	strhlt	r5, [r4, #0]
 80198f8:	bd38      	pop	{r3, r4, r5, pc}
 80198fa:	bf00      	nop

080198fc <on_full_input_buffer>:
 80198fc:	b570      	push	{r4, r5, r6, lr}
 80198fe:	4605      	mov	r5, r0
 8019900:	460c      	mov	r4, r1
 8019902:	682b      	ldr	r3, [r5, #0]
 8019904:	6809      	ldr	r1, [r1, #0]
 8019906:	8920      	ldrh	r0, [r4, #8]
 8019908:	6862      	ldr	r2, [r4, #4]
 801990a:	fbb2 f2f0 	udiv	r2, r2, r0
 801990e:	eba3 0c01 	sub.w	ip, r3, r1
 8019912:	fbbc fcf2 	udiv	ip, ip, r2
 8019916:	f10c 0c01 	add.w	ip, ip, #1
 801991a:	fa1f f38c 	uxth.w	r3, ip
 801991e:	fbb3 f6f0 	udiv	r6, r3, r0
 8019922:	fb00 3316 	mls	r3, r0, r6, r3
 8019926:	b29b      	uxth	r3, r3
 8019928:	fb02 f303 	mul.w	r3, r2, r3
 801992c:	1d18      	adds	r0, r3, #4
 801992e:	4408      	add	r0, r1
 8019930:	7d26      	ldrb	r6, [r4, #20]
 8019932:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8019936:	b116      	cbz	r6, 801993e <on_full_input_buffer+0x42>
 8019938:	2600      	movs	r6, #0
 801993a:	f840 6c04 	str.w	r6, [r0, #-4]
 801993e:	2a03      	cmp	r2, #3
 8019940:	d801      	bhi.n	8019946 <on_full_input_buffer+0x4a>
 8019942:	2001      	movs	r0, #1
 8019944:	bd70      	pop	{r4, r5, r6, pc}
 8019946:	3308      	adds	r3, #8
 8019948:	4419      	add	r1, r3
 801994a:	4628      	mov	r0, r5
 801994c:	692b      	ldr	r3, [r5, #16]
 801994e:	3a04      	subs	r2, #4
 8019950:	f7f3 fffc 	bl	800d94c <ucdr_init_buffer_origin>
 8019954:	4628      	mov	r0, r5
 8019956:	4903      	ldr	r1, [pc, #12]	@ (8019964 <on_full_input_buffer+0x68>)
 8019958:	4622      	mov	r2, r4
 801995a:	f7f3 ffd3 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 801995e:	2000      	movs	r0, #0
 8019960:	bd70      	pop	{r4, r5, r6, pc}
 8019962:	bf00      	nop
 8019964:	080198fd 	.word	0x080198fd

08019968 <uxr_init_input_reliable_stream>:
 8019968:	b500      	push	{lr}
 801996a:	e9c0 1200 	strd	r1, r2, [r0]
 801996e:	f04f 0e00 	mov.w	lr, #0
 8019972:	9a01      	ldr	r2, [sp, #4]
 8019974:	8103      	strh	r3, [r0, #8]
 8019976:	6102      	str	r2, [r0, #16]
 8019978:	f880 e014 	strb.w	lr, [r0, #20]
 801997c:	b1d3      	cbz	r3, 80199b4 <uxr_init_input_reliable_stream+0x4c>
 801997e:	f8c1 e000 	str.w	lr, [r1]
 8019982:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019986:	f1bc 0f01 	cmp.w	ip, #1
 801998a:	d913      	bls.n	80199b4 <uxr_init_input_reliable_stream+0x4c>
 801998c:	2301      	movs	r3, #1
 801998e:	fbb3 f1fc 	udiv	r1, r3, ip
 8019992:	fb0c 3111 	mls	r1, ip, r1, r3
 8019996:	b289      	uxth	r1, r1
 8019998:	6842      	ldr	r2, [r0, #4]
 801999a:	fbb2 f2fc 	udiv	r2, r2, ip
 801999e:	fb01 f202 	mul.w	r2, r1, r2
 80199a2:	6801      	ldr	r1, [r0, #0]
 80199a4:	f841 e002 	str.w	lr, [r1, r2]
 80199a8:	3301      	adds	r3, #1
 80199aa:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80199ae:	b29b      	uxth	r3, r3
 80199b0:	459c      	cmp	ip, r3
 80199b2:	d8ec      	bhi.n	801998e <uxr_init_input_reliable_stream+0x26>
 80199b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80199b8:	60c3      	str	r3, [r0, #12]
 80199ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80199be:	bf00      	nop

080199c0 <uxr_reset_input_reliable_stream>:
 80199c0:	8901      	ldrh	r1, [r0, #8]
 80199c2:	b1e9      	cbz	r1, 8019a00 <uxr_reset_input_reliable_stream+0x40>
 80199c4:	f04f 0c00 	mov.w	ip, #0
 80199c8:	b500      	push	{lr}
 80199ca:	4663      	mov	r3, ip
 80199cc:	46e6      	mov	lr, ip
 80199ce:	fbb3 f2f1 	udiv	r2, r3, r1
 80199d2:	fb01 3312 	mls	r3, r1, r2, r3
 80199d6:	b29b      	uxth	r3, r3
 80199d8:	6842      	ldr	r2, [r0, #4]
 80199da:	fbb2 f2f1 	udiv	r2, r2, r1
 80199de:	fb02 f303 	mul.w	r3, r2, r3
 80199e2:	6802      	ldr	r2, [r0, #0]
 80199e4:	f842 e003 	str.w	lr, [r2, r3]
 80199e8:	f10c 0c01 	add.w	ip, ip, #1
 80199ec:	8901      	ldrh	r1, [r0, #8]
 80199ee:	fa1f f38c 	uxth.w	r3, ip
 80199f2:	4299      	cmp	r1, r3
 80199f4:	d8eb      	bhi.n	80199ce <uxr_reset_input_reliable_stream+0xe>
 80199f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80199fa:	60c3      	str	r3, [r0, #12]
 80199fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8019a00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019a04:	60c3      	str	r3, [r0, #12]
 8019a06:	4770      	bx	lr

08019a08 <uxr_receive_reliable_message>:
 8019a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019a0c:	4604      	mov	r4, r0
 8019a0e:	460d      	mov	r5, r1
 8019a10:	8901      	ldrh	r1, [r0, #8]
 8019a12:	8980      	ldrh	r0, [r0, #12]
 8019a14:	4690      	mov	r8, r2
 8019a16:	461f      	mov	r7, r3
 8019a18:	f000 fca2 	bl	801a360 <uxr_seq_num_add>
 8019a1c:	4629      	mov	r1, r5
 8019a1e:	4606      	mov	r6, r0
 8019a20:	89a0      	ldrh	r0, [r4, #12]
 8019a22:	f000 fca5 	bl	801a370 <uxr_seq_num_cmp>
 8019a26:	2800      	cmp	r0, #0
 8019a28:	db0a      	blt.n	8019a40 <uxr_receive_reliable_message+0x38>
 8019a2a:	2600      	movs	r6, #0
 8019a2c:	89e0      	ldrh	r0, [r4, #14]
 8019a2e:	4629      	mov	r1, r5
 8019a30:	f000 fc9e 	bl	801a370 <uxr_seq_num_cmp>
 8019a34:	2800      	cmp	r0, #0
 8019a36:	da00      	bge.n	8019a3a <uxr_receive_reliable_message+0x32>
 8019a38:	81e5      	strh	r5, [r4, #14]
 8019a3a:	4630      	mov	r0, r6
 8019a3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019a40:	4630      	mov	r0, r6
 8019a42:	4629      	mov	r1, r5
 8019a44:	f000 fc94 	bl	801a370 <uxr_seq_num_cmp>
 8019a48:	2800      	cmp	r0, #0
 8019a4a:	dbee      	blt.n	8019a2a <uxr_receive_reliable_message+0x22>
 8019a4c:	6923      	ldr	r3, [r4, #16]
 8019a4e:	4640      	mov	r0, r8
 8019a50:	4798      	blx	r3
 8019a52:	2101      	movs	r1, #1
 8019a54:	4681      	mov	r9, r0
 8019a56:	89a0      	ldrh	r0, [r4, #12]
 8019a58:	f000 fc82 	bl	801a360 <uxr_seq_num_add>
 8019a5c:	f1b9 0f00 	cmp.w	r9, #0
 8019a60:	d101      	bne.n	8019a66 <uxr_receive_reliable_message+0x5e>
 8019a62:	4285      	cmp	r5, r0
 8019a64:	d047      	beq.n	8019af6 <uxr_receive_reliable_message+0xee>
 8019a66:	8922      	ldrh	r2, [r4, #8]
 8019a68:	fbb5 f0f2 	udiv	r0, r5, r2
 8019a6c:	fb02 5010 	mls	r0, r2, r0, r5
 8019a70:	b280      	uxth	r0, r0
 8019a72:	6863      	ldr	r3, [r4, #4]
 8019a74:	fbb3 f3f2 	udiv	r3, r3, r2
 8019a78:	fb00 f303 	mul.w	r3, r0, r3
 8019a7c:	6820      	ldr	r0, [r4, #0]
 8019a7e:	3304      	adds	r3, #4
 8019a80:	4418      	add	r0, r3
 8019a82:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019a86:	2b00      	cmp	r3, #0
 8019a88:	d1cf      	bne.n	8019a2a <uxr_receive_reliable_message+0x22>
 8019a8a:	4641      	mov	r1, r8
 8019a8c:	463a      	mov	r2, r7
 8019a8e:	f002 fb0e 	bl	801c0ae <memcpy>
 8019a92:	8921      	ldrh	r1, [r4, #8]
 8019a94:	fbb5 f2f1 	udiv	r2, r5, r1
 8019a98:	fb01 5212 	mls	r2, r1, r2, r5
 8019a9c:	b292      	uxth	r2, r2
 8019a9e:	6863      	ldr	r3, [r4, #4]
 8019aa0:	fbb3 f3f1 	udiv	r3, r3, r1
 8019aa4:	fb02 f303 	mul.w	r3, r2, r3
 8019aa8:	6822      	ldr	r2, [r4, #0]
 8019aaa:	50d7      	str	r7, [r2, r3]
 8019aac:	9a08      	ldr	r2, [sp, #32]
 8019aae:	2301      	movs	r3, #1
 8019ab0:	7013      	strb	r3, [r2, #0]
 8019ab2:	f1b9 0f00 	cmp.w	r9, #0
 8019ab6:	d0b8      	beq.n	8019a2a <uxr_receive_reliable_message+0x22>
 8019ab8:	89a6      	ldrh	r6, [r4, #12]
 8019aba:	4630      	mov	r0, r6
 8019abc:	2101      	movs	r1, #1
 8019abe:	f000 fc4f 	bl	801a360 <uxr_seq_num_add>
 8019ac2:	8922      	ldrh	r2, [r4, #8]
 8019ac4:	6863      	ldr	r3, [r4, #4]
 8019ac6:	fbb3 f3f2 	udiv	r3, r3, r2
 8019aca:	4606      	mov	r6, r0
 8019acc:	fbb0 f0f2 	udiv	r0, r0, r2
 8019ad0:	fb02 6010 	mls	r0, r2, r0, r6
 8019ad4:	b280      	uxth	r0, r0
 8019ad6:	fb00 f303 	mul.w	r3, r0, r3
 8019ada:	6820      	ldr	r0, [r4, #0]
 8019adc:	3304      	adds	r3, #4
 8019ade:	4418      	add	r0, r3
 8019ae0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019ae4:	2b00      	cmp	r3, #0
 8019ae6:	d0a0      	beq.n	8019a2a <uxr_receive_reliable_message+0x22>
 8019ae8:	6923      	ldr	r3, [r4, #16]
 8019aea:	4798      	blx	r3
 8019aec:	2802      	cmp	r0, #2
 8019aee:	d008      	beq.n	8019b02 <uxr_receive_reliable_message+0xfa>
 8019af0:	2801      	cmp	r0, #1
 8019af2:	d0e2      	beq.n	8019aba <uxr_receive_reliable_message+0xb2>
 8019af4:	e799      	b.n	8019a2a <uxr_receive_reliable_message+0x22>
 8019af6:	9b08      	ldr	r3, [sp, #32]
 8019af8:	81a5      	strh	r5, [r4, #12]
 8019afa:	2601      	movs	r6, #1
 8019afc:	f883 9000 	strb.w	r9, [r3]
 8019b00:	e794      	b.n	8019a2c <uxr_receive_reliable_message+0x24>
 8019b02:	2601      	movs	r6, #1
 8019b04:	e792      	b.n	8019a2c <uxr_receive_reliable_message+0x24>
 8019b06:	bf00      	nop

08019b08 <uxr_next_input_reliable_buffer_available>:
 8019b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019b0c:	4604      	mov	r4, r0
 8019b0e:	460f      	mov	r7, r1
 8019b10:	8980      	ldrh	r0, [r0, #12]
 8019b12:	2101      	movs	r1, #1
 8019b14:	4690      	mov	r8, r2
 8019b16:	f000 fc23 	bl	801a360 <uxr_seq_num_add>
 8019b1a:	8922      	ldrh	r2, [r4, #8]
 8019b1c:	fbb0 f6f2 	udiv	r6, r0, r2
 8019b20:	fb02 0616 	mls	r6, r2, r6, r0
 8019b24:	b2b6      	uxth	r6, r6
 8019b26:	6863      	ldr	r3, [r4, #4]
 8019b28:	fbb3 f3f2 	udiv	r3, r3, r2
 8019b2c:	fb06 f303 	mul.w	r3, r6, r3
 8019b30:	6826      	ldr	r6, [r4, #0]
 8019b32:	3304      	adds	r3, #4
 8019b34:	441e      	add	r6, r3
 8019b36:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8019b3a:	f1b9 0f00 	cmp.w	r9, #0
 8019b3e:	d023      	beq.n	8019b88 <uxr_next_input_reliable_buffer_available+0x80>
 8019b40:	6923      	ldr	r3, [r4, #16]
 8019b42:	4605      	mov	r5, r0
 8019b44:	4630      	mov	r0, r6
 8019b46:	4798      	blx	r3
 8019b48:	4682      	mov	sl, r0
 8019b4a:	b300      	cbz	r0, 8019b8e <uxr_next_input_reliable_buffer_available+0x86>
 8019b4c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019b50:	2101      	movs	r1, #1
 8019b52:	4650      	mov	r0, sl
 8019b54:	f000 fc04 	bl	801a360 <uxr_seq_num_add>
 8019b58:	8921      	ldrh	r1, [r4, #8]
 8019b5a:	fbb0 f2f1 	udiv	r2, r0, r1
 8019b5e:	4682      	mov	sl, r0
 8019b60:	fb01 0212 	mls	r2, r1, r2, r0
 8019b64:	e9d4 0300 	ldrd	r0, r3, [r4]
 8019b68:	b292      	uxth	r2, r2
 8019b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8019b6e:	fb02 f303 	mul.w	r3, r2, r3
 8019b72:	3304      	adds	r3, #4
 8019b74:	4418      	add	r0, r3
 8019b76:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019b7a:	b12b      	cbz	r3, 8019b88 <uxr_next_input_reliable_buffer_available+0x80>
 8019b7c:	6923      	ldr	r3, [r4, #16]
 8019b7e:	4798      	blx	r3
 8019b80:	2802      	cmp	r0, #2
 8019b82:	d01b      	beq.n	8019bbc <uxr_next_input_reliable_buffer_available+0xb4>
 8019b84:	2801      	cmp	r0, #1
 8019b86:	d0e3      	beq.n	8019b50 <uxr_next_input_reliable_buffer_available+0x48>
 8019b88:	2000      	movs	r0, #0
 8019b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b8e:	464a      	mov	r2, r9
 8019b90:	4631      	mov	r1, r6
 8019b92:	4638      	mov	r0, r7
 8019b94:	f7f3 fee2 	bl	800d95c <ucdr_init_buffer>
 8019b98:	8921      	ldrh	r1, [r4, #8]
 8019b9a:	fbb5 f2f1 	udiv	r2, r5, r1
 8019b9e:	fb01 5212 	mls	r2, r1, r2, r5
 8019ba2:	b292      	uxth	r2, r2
 8019ba4:	6863      	ldr	r3, [r4, #4]
 8019ba6:	fbb3 f3f1 	udiv	r3, r3, r1
 8019baa:	fb02 f303 	mul.w	r3, r2, r3
 8019bae:	6822      	ldr	r2, [r4, #0]
 8019bb0:	f842 a003 	str.w	sl, [r2, r3]
 8019bb4:	2001      	movs	r0, #1
 8019bb6:	81a5      	strh	r5, [r4, #12]
 8019bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019bbc:	8920      	ldrh	r0, [r4, #8]
 8019bbe:	fbb5 f3f0 	udiv	r3, r5, r0
 8019bc2:	fb00 5513 	mls	r5, r0, r3, r5
 8019bc6:	b2ad      	uxth	r5, r5
 8019bc8:	6863      	ldr	r3, [r4, #4]
 8019bca:	fbb3 f3f0 	udiv	r3, r3, r0
 8019bce:	fb03 f505 	mul.w	r5, r3, r5
 8019bd2:	6823      	ldr	r3, [r4, #0]
 8019bd4:	2000      	movs	r0, #0
 8019bd6:	5158      	str	r0, [r3, r5]
 8019bd8:	eb06 0108 	add.w	r1, r6, r8
 8019bdc:	eba9 0208 	sub.w	r2, r9, r8
 8019be0:	4638      	mov	r0, r7
 8019be2:	f7f3 febb 	bl	800d95c <ucdr_init_buffer>
 8019be6:	4638      	mov	r0, r7
 8019be8:	4903      	ldr	r1, [pc, #12]	@ (8019bf8 <uxr_next_input_reliable_buffer_available+0xf0>)
 8019bea:	4622      	mov	r2, r4
 8019bec:	f7f3 fe8a 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 8019bf0:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8019bf4:	2001      	movs	r0, #1
 8019bf6:	e7c8      	b.n	8019b8a <uxr_next_input_reliable_buffer_available+0x82>
 8019bf8:	080198fd 	.word	0x080198fd

08019bfc <uxr_process_heartbeat>:
 8019bfc:	b538      	push	{r3, r4, r5, lr}
 8019bfe:	4611      	mov	r1, r2
 8019c00:	4604      	mov	r4, r0
 8019c02:	89c0      	ldrh	r0, [r0, #14]
 8019c04:	4615      	mov	r5, r2
 8019c06:	f000 fbb3 	bl	801a370 <uxr_seq_num_cmp>
 8019c0a:	2800      	cmp	r0, #0
 8019c0c:	bfb8      	it	lt
 8019c0e:	81e5      	strhlt	r5, [r4, #14]
 8019c10:	bd38      	pop	{r3, r4, r5, pc}
 8019c12:	bf00      	nop

08019c14 <uxr_compute_acknack>:
 8019c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019c18:	8903      	ldrh	r3, [r0, #8]
 8019c1a:	8985      	ldrh	r5, [r0, #12]
 8019c1c:	4604      	mov	r4, r0
 8019c1e:	460e      	mov	r6, r1
 8019c20:	b1d3      	cbz	r3, 8019c58 <uxr_compute_acknack+0x44>
 8019c22:	4628      	mov	r0, r5
 8019c24:	2701      	movs	r7, #1
 8019c26:	e003      	b.n	8019c30 <uxr_compute_acknack+0x1c>
 8019c28:	4567      	cmp	r7, ip
 8019c2a:	d215      	bcs.n	8019c58 <uxr_compute_acknack+0x44>
 8019c2c:	89a0      	ldrh	r0, [r4, #12]
 8019c2e:	3701      	adds	r7, #1
 8019c30:	b2b9      	uxth	r1, r7
 8019c32:	f000 fb95 	bl	801a360 <uxr_seq_num_add>
 8019c36:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019c3a:	fbb0 f3fc 	udiv	r3, r0, ip
 8019c3e:	fb0c 0313 	mls	r3, ip, r3, r0
 8019c42:	b29a      	uxth	r2, r3
 8019c44:	e9d4 1300 	ldrd	r1, r3, [r4]
 8019c48:	fbb3 f3fc 	udiv	r3, r3, ip
 8019c4c:	fb02 f303 	mul.w	r3, r2, r3
 8019c50:	58cb      	ldr	r3, [r1, r3]
 8019c52:	2b00      	cmp	r3, #0
 8019c54:	d1e8      	bne.n	8019c28 <uxr_compute_acknack+0x14>
 8019c56:	4605      	mov	r5, r0
 8019c58:	8035      	strh	r5, [r6, #0]
 8019c5a:	2101      	movs	r1, #1
 8019c5c:	4628      	mov	r0, r5
 8019c5e:	89e7      	ldrh	r7, [r4, #14]
 8019c60:	f000 fb82 	bl	801a368 <uxr_seq_num_sub>
 8019c64:	4601      	mov	r1, r0
 8019c66:	4638      	mov	r0, r7
 8019c68:	f000 fb7e 	bl	801a368 <uxr_seq_num_sub>
 8019c6c:	4605      	mov	r5, r0
 8019c6e:	b318      	cbz	r0, 8019cb8 <uxr_compute_acknack+0xa4>
 8019c70:	f04f 0900 	mov.w	r9, #0
 8019c74:	464f      	mov	r7, r9
 8019c76:	f04f 0801 	mov.w	r8, #1
 8019c7a:	fa1f f189 	uxth.w	r1, r9
 8019c7e:	8830      	ldrh	r0, [r6, #0]
 8019c80:	f000 fb6e 	bl	801a360 <uxr_seq_num_add>
 8019c84:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019c88:	fbb0 f3fc 	udiv	r3, r0, ip
 8019c8c:	e9d4 1200 	ldrd	r1, r2, [r4]
 8019c90:	fb03 001c 	mls	r0, r3, ip, r0
 8019c94:	b283      	uxth	r3, r0
 8019c96:	fbb2 f2fc 	udiv	r2, r2, ip
 8019c9a:	fb02 f303 	mul.w	r3, r2, r3
 8019c9e:	fa08 f209 	lsl.w	r2, r8, r9
 8019ca2:	58cb      	ldr	r3, [r1, r3]
 8019ca4:	f109 0901 	add.w	r9, r9, #1
 8019ca8:	b90b      	cbnz	r3, 8019cae <uxr_compute_acknack+0x9a>
 8019caa:	4317      	orrs	r7, r2
 8019cac:	b2bf      	uxth	r7, r7
 8019cae:	454d      	cmp	r5, r9
 8019cb0:	d1e3      	bne.n	8019c7a <uxr_compute_acknack+0x66>
 8019cb2:	4638      	mov	r0, r7
 8019cb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019cb8:	4607      	mov	r7, r0
 8019cba:	4638      	mov	r0, r7
 8019cbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08019cc0 <uxr_init_output_best_effort_stream>:
 8019cc0:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8019cc4:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8019cc8:	6001      	str	r1, [r0, #0]
 8019cca:	7303      	strb	r3, [r0, #12]
 8019ccc:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8019cd0:	4770      	bx	lr
 8019cd2:	bf00      	nop

08019cd4 <uxr_reset_output_best_effort_stream>:
 8019cd4:	7b02      	ldrb	r2, [r0, #12]
 8019cd6:	6042      	str	r2, [r0, #4]
 8019cd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019cdc:	81c3      	strh	r3, [r0, #14]
 8019cde:	4770      	bx	lr

08019ce0 <uxr_prepare_best_effort_buffer_to_write>:
 8019ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019ce2:	4604      	mov	r4, r0
 8019ce4:	b083      	sub	sp, #12
 8019ce6:	6840      	ldr	r0, [r0, #4]
 8019ce8:	460d      	mov	r5, r1
 8019cea:	4616      	mov	r6, r2
 8019cec:	f7fb f8cc 	bl	8014e88 <uxr_submessage_padding>
 8019cf0:	6863      	ldr	r3, [r4, #4]
 8019cf2:	4418      	add	r0, r3
 8019cf4:	68a3      	ldr	r3, [r4, #8]
 8019cf6:	1942      	adds	r2, r0, r5
 8019cf8:	4293      	cmp	r3, r2
 8019cfa:	bf2c      	ite	cs
 8019cfc:	2701      	movcs	r7, #1
 8019cfe:	2700      	movcc	r7, #0
 8019d00:	d202      	bcs.n	8019d08 <uxr_prepare_best_effort_buffer_to_write+0x28>
 8019d02:	4638      	mov	r0, r7
 8019d04:	b003      	add	sp, #12
 8019d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019d08:	9000      	str	r0, [sp, #0]
 8019d0a:	6821      	ldr	r1, [r4, #0]
 8019d0c:	4630      	mov	r0, r6
 8019d0e:	2300      	movs	r3, #0
 8019d10:	f7f3 fe12 	bl	800d938 <ucdr_init_buffer_origin_offset>
 8019d14:	6861      	ldr	r1, [r4, #4]
 8019d16:	4638      	mov	r0, r7
 8019d18:	4429      	add	r1, r5
 8019d1a:	6061      	str	r1, [r4, #4]
 8019d1c:	b003      	add	sp, #12
 8019d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019d20 <uxr_prepare_best_effort_buffer_to_send>:
 8019d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d24:	4604      	mov	r4, r0
 8019d26:	461d      	mov	r5, r3
 8019d28:	6840      	ldr	r0, [r0, #4]
 8019d2a:	7b23      	ldrb	r3, [r4, #12]
 8019d2c:	4298      	cmp	r0, r3
 8019d2e:	bf8c      	ite	hi
 8019d30:	2601      	movhi	r6, #1
 8019d32:	2600      	movls	r6, #0
 8019d34:	d802      	bhi.n	8019d3c <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8019d36:	4630      	mov	r0, r6
 8019d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d3c:	4688      	mov	r8, r1
 8019d3e:	89e0      	ldrh	r0, [r4, #14]
 8019d40:	2101      	movs	r1, #1
 8019d42:	4617      	mov	r7, r2
 8019d44:	f000 fb0c 	bl	801a360 <uxr_seq_num_add>
 8019d48:	6823      	ldr	r3, [r4, #0]
 8019d4a:	81e0      	strh	r0, [r4, #14]
 8019d4c:	8028      	strh	r0, [r5, #0]
 8019d4e:	f8c8 3000 	str.w	r3, [r8]
 8019d52:	6863      	ldr	r3, [r4, #4]
 8019d54:	603b      	str	r3, [r7, #0]
 8019d56:	7b23      	ldrb	r3, [r4, #12]
 8019d58:	6063      	str	r3, [r4, #4]
 8019d5a:	4630      	mov	r0, r6
 8019d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019d60 <on_full_output_buffer>:
 8019d60:	b538      	push	{r3, r4, r5, lr}
 8019d62:	6802      	ldr	r2, [r0, #0]
 8019d64:	460c      	mov	r4, r1
 8019d66:	6809      	ldr	r1, [r1, #0]
 8019d68:	8923      	ldrh	r3, [r4, #8]
 8019d6a:	eba2 0c01 	sub.w	ip, r2, r1
 8019d6e:	6862      	ldr	r2, [r4, #4]
 8019d70:	fbb2 f2f3 	udiv	r2, r2, r3
 8019d74:	fbbc fcf2 	udiv	ip, ip, r2
 8019d78:	f10c 0c01 	add.w	ip, ip, #1
 8019d7c:	fa1f fc8c 	uxth.w	ip, ip
 8019d80:	fbbc fef3 	udiv	lr, ip, r3
 8019d84:	fb03 c31e 	mls	r3, r3, lr, ip
 8019d88:	b29b      	uxth	r3, r3
 8019d8a:	fb02 f303 	mul.w	r3, r2, r3
 8019d8e:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8019d92:	58ca      	ldr	r2, [r1, r3]
 8019d94:	4463      	add	r3, ip
 8019d96:	eba2 020c 	sub.w	r2, r2, ip
 8019d9a:	3308      	adds	r3, #8
 8019d9c:	4605      	mov	r5, r0
 8019d9e:	4419      	add	r1, r3
 8019da0:	3a04      	subs	r2, #4
 8019da2:	6903      	ldr	r3, [r0, #16]
 8019da4:	f7f3 fdd2 	bl	800d94c <ucdr_init_buffer_origin>
 8019da8:	4628      	mov	r0, r5
 8019daa:	4903      	ldr	r1, [pc, #12]	@ (8019db8 <on_full_output_buffer+0x58>)
 8019dac:	4622      	mov	r2, r4
 8019dae:	f7f3 fda9 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 8019db2:	2000      	movs	r0, #0
 8019db4:	bd38      	pop	{r3, r4, r5, pc}
 8019db6:	bf00      	nop
 8019db8:	08019d61 	.word	0x08019d61

08019dbc <uxr_init_output_reliable_stream>:
 8019dbc:	b410      	push	{r4}
 8019dbe:	f89d c004 	ldrb.w	ip, [sp, #4]
 8019dc2:	8103      	strh	r3, [r0, #8]
 8019dc4:	e9c0 1200 	strd	r1, r2, [r0]
 8019dc8:	f880 c00c 	strb.w	ip, [r0, #12]
 8019dcc:	b1d3      	cbz	r3, 8019e04 <uxr_init_output_reliable_stream+0x48>
 8019dce:	f8c1 c000 	str.w	ip, [r1]
 8019dd2:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019dd6:	f1bc 0f01 	cmp.w	ip, #1
 8019dda:	d913      	bls.n	8019e04 <uxr_init_output_reliable_stream+0x48>
 8019ddc:	2301      	movs	r3, #1
 8019dde:	fbb3 f1fc 	udiv	r1, r3, ip
 8019de2:	fb0c 3111 	mls	r1, ip, r1, r3
 8019de6:	b289      	uxth	r1, r1
 8019de8:	6842      	ldr	r2, [r0, #4]
 8019dea:	6804      	ldr	r4, [r0, #0]
 8019dec:	fbb2 f2fc 	udiv	r2, r2, ip
 8019df0:	fb01 f202 	mul.w	r2, r1, r2
 8019df4:	7b01      	ldrb	r1, [r0, #12]
 8019df6:	50a1      	str	r1, [r4, r2]
 8019df8:	3301      	adds	r3, #1
 8019dfa:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019dfe:	b29b      	uxth	r3, r3
 8019e00:	459c      	cmp	ip, r3
 8019e02:	d8ec      	bhi.n	8019dde <uxr_init_output_reliable_stream+0x22>
 8019e04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019e08:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8019e0c:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8019e10:	4905      	ldr	r1, [pc, #20]	@ (8019e28 <uxr_init_output_reliable_stream+0x6c>)
 8019e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019e16:	f8c0 100e 	str.w	r1, [r0, #14]
 8019e1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019e1e:	2300      	movs	r3, #0
 8019e20:	8242      	strh	r2, [r0, #18]
 8019e22:	8403      	strh	r3, [r0, #32]
 8019e24:	4770      	bx	lr
 8019e26:	bf00      	nop
 8019e28:	ffff0000 	.word	0xffff0000

08019e2c <uxr_reset_output_reliable_stream>:
 8019e2c:	8901      	ldrh	r1, [r0, #8]
 8019e2e:	b1b1      	cbz	r1, 8019e5e <uxr_reset_output_reliable_stream+0x32>
 8019e30:	f04f 0c00 	mov.w	ip, #0
 8019e34:	4663      	mov	r3, ip
 8019e36:	fbb3 f2f1 	udiv	r2, r3, r1
 8019e3a:	fb01 3312 	mls	r3, r1, r2, r3
 8019e3e:	b29b      	uxth	r3, r3
 8019e40:	6842      	ldr	r2, [r0, #4]
 8019e42:	fbb2 f2f1 	udiv	r2, r2, r1
 8019e46:	6801      	ldr	r1, [r0, #0]
 8019e48:	fb02 f303 	mul.w	r3, r2, r3
 8019e4c:	7b02      	ldrb	r2, [r0, #12]
 8019e4e:	50ca      	str	r2, [r1, r3]
 8019e50:	f10c 0c01 	add.w	ip, ip, #1
 8019e54:	8901      	ldrh	r1, [r0, #8]
 8019e56:	fa1f f38c 	uxth.w	r3, ip
 8019e5a:	4299      	cmp	r1, r3
 8019e5c:	d8eb      	bhi.n	8019e36 <uxr_reset_output_reliable_stream+0xa>
 8019e5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019e62:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8019e66:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8019e6a:	4904      	ldr	r1, [pc, #16]	@ (8019e7c <uxr_reset_output_reliable_stream+0x50>)
 8019e6c:	f8c0 100e 	str.w	r1, [r0, #14]
 8019e70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019e74:	2300      	movs	r3, #0
 8019e76:	8242      	strh	r2, [r0, #18]
 8019e78:	8403      	strh	r3, [r0, #32]
 8019e7a:	4770      	bx	lr
 8019e7c:	ffff0000 	.word	0xffff0000

08019e80 <uxr_prepare_reliable_buffer_to_write>:
 8019e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e84:	4604      	mov	r4, r0
 8019e86:	b091      	sub	sp, #68	@ 0x44
 8019e88:	8900      	ldrh	r0, [r0, #8]
 8019e8a:	89e6      	ldrh	r6, [r4, #14]
 8019e8c:	6823      	ldr	r3, [r4, #0]
 8019e8e:	9204      	str	r2, [sp, #16]
 8019e90:	fbb6 f2f0 	udiv	r2, r6, r0
 8019e94:	fb00 6212 	mls	r2, r0, r2, r6
 8019e98:	b292      	uxth	r2, r2
 8019e9a:	6865      	ldr	r5, [r4, #4]
 8019e9c:	fbb5 f5f0 	udiv	r5, r5, r0
 8019ea0:	fb05 3202 	mla	r2, r5, r2, r3
 8019ea4:	3204      	adds	r2, #4
 8019ea6:	f852 8c04 	ldr.w	r8, [r2, #-4]
 8019eaa:	f894 900c 	ldrb.w	r9, [r4, #12]
 8019eae:	9203      	str	r2, [sp, #12]
 8019eb0:	468b      	mov	fp, r1
 8019eb2:	1f2f      	subs	r7, r5, #4
 8019eb4:	2800      	cmp	r0, #0
 8019eb6:	f000 814c 	beq.w	801a152 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 8019eba:	f04f 0c00 	mov.w	ip, #0
 8019ebe:	46e2      	mov	sl, ip
 8019ec0:	4661      	mov	r1, ip
 8019ec2:	fbb1 f2f0 	udiv	r2, r1, r0
 8019ec6:	fb00 1212 	mls	r2, r0, r2, r1
 8019eca:	b292      	uxth	r2, r2
 8019ecc:	fb05 f202 	mul.w	r2, r5, r2
 8019ed0:	f10c 0c01 	add.w	ip, ip, #1
 8019ed4:	589a      	ldr	r2, [r3, r2]
 8019ed6:	454a      	cmp	r2, r9
 8019ed8:	bf08      	it	eq
 8019eda:	f10a 0a01 	addeq.w	sl, sl, #1
 8019ede:	fa1f f18c 	uxth.w	r1, ip
 8019ee2:	bf08      	it	eq
 8019ee4:	fa1f fa8a 	uxtheq.w	sl, sl
 8019ee8:	4281      	cmp	r1, r0
 8019eea:	d3ea      	bcc.n	8019ec2 <uxr_prepare_reliable_buffer_to_write+0x42>
 8019eec:	4640      	mov	r0, r8
 8019eee:	2104      	movs	r1, #4
 8019ef0:	f8cd a014 	str.w	sl, [sp, #20]
 8019ef4:	f7f3 fd36 	bl	800d964 <ucdr_alignment>
 8019ef8:	4480      	add	r8, r0
 8019efa:	eb08 020b 	add.w	r2, r8, fp
 8019efe:	42ba      	cmp	r2, r7
 8019f00:	f240 80cd 	bls.w	801a09e <uxr_prepare_reliable_buffer_to_write+0x21e>
 8019f04:	7b22      	ldrb	r2, [r4, #12]
 8019f06:	445a      	add	r2, fp
 8019f08:	42ba      	cmp	r2, r7
 8019f0a:	f240 80b5 	bls.w	801a078 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 8019f0e:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 8019f12:	33fc      	adds	r3, #252	@ 0xfc
 8019f14:	b2ba      	uxth	r2, r7
 8019f16:	4413      	add	r3, r2
 8019f18:	b29b      	uxth	r3, r3
 8019f1a:	fb0a f903 	mul.w	r9, sl, r3
 8019f1e:	45d9      	cmp	r9, fp
 8019f20:	9305      	str	r3, [sp, #20]
 8019f22:	9306      	str	r3, [sp, #24]
 8019f24:	f0c0 80b7 	bcc.w	801a096 <uxr_prepare_reliable_buffer_to_write+0x216>
 8019f28:	f108 0304 	add.w	r3, r8, #4
 8019f2c:	42bb      	cmp	r3, r7
 8019f2e:	f080 80db 	bcs.w	801a0e8 <uxr_prepare_reliable_buffer_to_write+0x268>
 8019f32:	f1a2 0904 	sub.w	r9, r2, #4
 8019f36:	eba9 0908 	sub.w	r9, r9, r8
 8019f3a:	9b05      	ldr	r3, [sp, #20]
 8019f3c:	fa1f f989 	uxth.w	r9, r9
 8019f40:	ebab 0b09 	sub.w	fp, fp, r9
 8019f44:	fbbb f2f3 	udiv	r2, fp, r3
 8019f48:	fb03 b312 	mls	r3, r3, r2, fp
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	f000 80c8 	beq.w	801a0e2 <uxr_prepare_reliable_buffer_to_write+0x262>
 8019f52:	3201      	adds	r2, #1
 8019f54:	b292      	uxth	r2, r2
 8019f56:	9306      	str	r3, [sp, #24]
 8019f58:	4552      	cmp	r2, sl
 8019f5a:	f200 809c 	bhi.w	801a096 <uxr_prepare_reliable_buffer_to_write+0x216>
 8019f5e:	f10d 0b20 	add.w	fp, sp, #32
 8019f62:	2a00      	cmp	r2, #0
 8019f64:	d042      	beq.n	8019fec <uxr_prepare_reliable_buffer_to_write+0x16c>
 8019f66:	f8cd 801c 	str.w	r8, [sp, #28]
 8019f6a:	f04f 0a00 	mov.w	sl, #0
 8019f6e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8019f72:	9505      	str	r5, [sp, #20]
 8019f74:	f10d 0b20 	add.w	fp, sp, #32
 8019f78:	4615      	mov	r5, r2
 8019f7a:	e000      	b.n	8019f7e <uxr_prepare_reliable_buffer_to_write+0xfe>
 8019f7c:	46c1      	mov	r9, r8
 8019f7e:	8920      	ldrh	r0, [r4, #8]
 8019f80:	fbb6 f2f0 	udiv	r2, r6, r0
 8019f84:	fb00 6112 	mls	r1, r0, r2, r6
 8019f88:	b28a      	uxth	r2, r1
 8019f8a:	6863      	ldr	r3, [r4, #4]
 8019f8c:	fbb3 f1f0 	udiv	r1, r3, r0
 8019f90:	6823      	ldr	r3, [r4, #0]
 8019f92:	fb02 f101 	mul.w	r1, r2, r1
 8019f96:	3104      	adds	r1, #4
 8019f98:	4419      	add	r1, r3
 8019f9a:	4658      	mov	r0, fp
 8019f9c:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8019fa0:	9200      	str	r2, [sp, #0]
 8019fa2:	2300      	movs	r3, #0
 8019fa4:	463a      	mov	r2, r7
 8019fa6:	f7f3 fcc7 	bl	800d938 <ucdr_init_buffer_origin_offset>
 8019faa:	464a      	mov	r2, r9
 8019fac:	2300      	movs	r3, #0
 8019fae:	210d      	movs	r1, #13
 8019fb0:	4658      	mov	r0, fp
 8019fb2:	f7fa ff29 	bl	8014e08 <uxr_buffer_submessage_header>
 8019fb6:	8921      	ldrh	r1, [r4, #8]
 8019fb8:	fbb6 f2f1 	udiv	r2, r6, r1
 8019fbc:	fb01 6212 	mls	r2, r1, r2, r6
 8019fc0:	b292      	uxth	r2, r2
 8019fc2:	6863      	ldr	r3, [r4, #4]
 8019fc4:	fbb3 f3f1 	udiv	r3, r3, r1
 8019fc8:	fb02 f303 	mul.w	r3, r2, r3
 8019fcc:	6822      	ldr	r2, [r4, #0]
 8019fce:	4630      	mov	r0, r6
 8019fd0:	50d7      	str	r7, [r2, r3]
 8019fd2:	2101      	movs	r1, #1
 8019fd4:	f000 f9c4 	bl	801a360 <uxr_seq_num_add>
 8019fd8:	f10a 0a01 	add.w	sl, sl, #1
 8019fdc:	fa1f f38a 	uxth.w	r3, sl
 8019fe0:	429d      	cmp	r5, r3
 8019fe2:	4606      	mov	r6, r0
 8019fe4:	d8ca      	bhi.n	8019f7c <uxr_prepare_reliable_buffer_to_write+0xfc>
 8019fe6:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8019fea:	9d05      	ldr	r5, [sp, #20]
 8019fec:	8920      	ldrh	r0, [r4, #8]
 8019fee:	fbb6 f3f0 	udiv	r3, r6, r0
 8019ff2:	fb00 6313 	mls	r3, r0, r3, r6
 8019ff6:	b299      	uxth	r1, r3
 8019ff8:	6863      	ldr	r3, [r4, #4]
 8019ffa:	fbb3 f3f0 	udiv	r3, r3, r0
 8019ffe:	fb01 f303 	mul.w	r3, r1, r3
 801a002:	6821      	ldr	r1, [r4, #0]
 801a004:	3304      	adds	r3, #4
 801a006:	4419      	add	r1, r3
 801a008:	463a      	mov	r2, r7
 801a00a:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801a00e:	9000      	str	r0, [sp, #0]
 801a010:	2300      	movs	r3, #0
 801a012:	4658      	mov	r0, fp
 801a014:	f7f3 fc90 	bl	800d938 <ucdr_init_buffer_origin_offset>
 801a018:	f8dd 9018 	ldr.w	r9, [sp, #24]
 801a01c:	4658      	mov	r0, fp
 801a01e:	fa1f f289 	uxth.w	r2, r9
 801a022:	2302      	movs	r3, #2
 801a024:	210d      	movs	r1, #13
 801a026:	f7fa feef 	bl	8014e08 <uxr_buffer_submessage_header>
 801a02a:	9b03      	ldr	r3, [sp, #12]
 801a02c:	8927      	ldrh	r7, [r4, #8]
 801a02e:	7b20      	ldrb	r0, [r4, #12]
 801a030:	f108 0104 	add.w	r1, r8, #4
 801a034:	440b      	add	r3, r1
 801a036:	4619      	mov	r1, r3
 801a038:	fbb6 f3f7 	udiv	r3, r6, r7
 801a03c:	fb07 6313 	mls	r3, r7, r3, r6
 801a040:	f1a5 0208 	sub.w	r2, r5, #8
 801a044:	b29d      	uxth	r5, r3
 801a046:	3004      	adds	r0, #4
 801a048:	6863      	ldr	r3, [r4, #4]
 801a04a:	fbb3 f3f7 	udiv	r3, r3, r7
 801a04e:	fb05 f303 	mul.w	r3, r5, r3
 801a052:	6825      	ldr	r5, [r4, #0]
 801a054:	4448      	add	r0, r9
 801a056:	50e8      	str	r0, [r5, r3]
 801a058:	9d04      	ldr	r5, [sp, #16]
 801a05a:	eba2 0208 	sub.w	r2, r2, r8
 801a05e:	4628      	mov	r0, r5
 801a060:	f7f3 fc7c 	bl	800d95c <ucdr_init_buffer>
 801a064:	4628      	mov	r0, r5
 801a066:	493c      	ldr	r1, [pc, #240]	@ (801a158 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 801a068:	4622      	mov	r2, r4
 801a06a:	f7f3 fc4b 	bl	800d904 <ucdr_set_on_full_buffer_callback>
 801a06e:	2001      	movs	r0, #1
 801a070:	81e6      	strh	r6, [r4, #14]
 801a072:	b011      	add	sp, #68	@ 0x44
 801a074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a078:	2101      	movs	r1, #1
 801a07a:	89e0      	ldrh	r0, [r4, #14]
 801a07c:	f000 f970 	bl	801a360 <uxr_seq_num_add>
 801a080:	8921      	ldrh	r1, [r4, #8]
 801a082:	4605      	mov	r5, r0
 801a084:	8a60      	ldrh	r0, [r4, #18]
 801a086:	f000 f96b 	bl	801a360 <uxr_seq_num_add>
 801a08a:	4601      	mov	r1, r0
 801a08c:	4628      	mov	r0, r5
 801a08e:	f000 f96f 	bl	801a370 <uxr_seq_num_cmp>
 801a092:	2800      	cmp	r0, #0
 801a094:	dd42      	ble.n	801a11c <uxr_prepare_reliable_buffer_to_write+0x29c>
 801a096:	2000      	movs	r0, #0
 801a098:	b011      	add	sp, #68	@ 0x44
 801a09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a09e:	8921      	ldrh	r1, [r4, #8]
 801a0a0:	8a60      	ldrh	r0, [r4, #18]
 801a0a2:	9205      	str	r2, [sp, #20]
 801a0a4:	f000 f95c 	bl	801a360 <uxr_seq_num_add>
 801a0a8:	4601      	mov	r1, r0
 801a0aa:	4630      	mov	r0, r6
 801a0ac:	f000 f960 	bl	801a370 <uxr_seq_num_cmp>
 801a0b0:	2800      	cmp	r0, #0
 801a0b2:	9a05      	ldr	r2, [sp, #20]
 801a0b4:	dcef      	bgt.n	801a096 <uxr_prepare_reliable_buffer_to_write+0x216>
 801a0b6:	8927      	ldrh	r7, [r4, #8]
 801a0b8:	fbb6 f3f7 	udiv	r3, r6, r7
 801a0bc:	fb07 6313 	mls	r3, r7, r3, r6
 801a0c0:	b29d      	uxth	r5, r3
 801a0c2:	6863      	ldr	r3, [r4, #4]
 801a0c4:	6824      	ldr	r4, [r4, #0]
 801a0c6:	fbb3 f3f7 	udiv	r3, r3, r7
 801a0ca:	fb05 f303 	mul.w	r3, r5, r3
 801a0ce:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801a0d2:	50e2      	str	r2, [r4, r3]
 801a0d4:	2300      	movs	r3, #0
 801a0d6:	f8cd 8000 	str.w	r8, [sp]
 801a0da:	f7f3 fc2d 	bl	800d938 <ucdr_init_buffer_origin_offset>
 801a0de:	2001      	movs	r0, #1
 801a0e0:	e7da      	b.n	801a098 <uxr_prepare_reliable_buffer_to_write+0x218>
 801a0e2:	b293      	uxth	r3, r2
 801a0e4:	461a      	mov	r2, r3
 801a0e6:	e737      	b.n	8019f58 <uxr_prepare_reliable_buffer_to_write+0xd8>
 801a0e8:	4630      	mov	r0, r6
 801a0ea:	2101      	movs	r1, #1
 801a0ec:	9207      	str	r2, [sp, #28]
 801a0ee:	f000 f937 	bl	801a360 <uxr_seq_num_add>
 801a0f2:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a0f6:	fbb0 f1fc 	udiv	r1, r0, ip
 801a0fa:	fb0c 0111 	mls	r1, ip, r1, r0
 801a0fe:	4606      	mov	r6, r0
 801a100:	b288      	uxth	r0, r1
 801a102:	6863      	ldr	r3, [r4, #4]
 801a104:	fbb3 f1fc 	udiv	r1, r3, ip
 801a108:	6823      	ldr	r3, [r4, #0]
 801a10a:	9a07      	ldr	r2, [sp, #28]
 801a10c:	fb00 f101 	mul.w	r1, r0, r1
 801a110:	3104      	adds	r1, #4
 801a112:	440b      	add	r3, r1
 801a114:	9303      	str	r3, [sp, #12]
 801a116:	f853 8c04 	ldr.w	r8, [r3, #-4]
 801a11a:	e70a      	b.n	8019f32 <uxr_prepare_reliable_buffer_to_write+0xb2>
 801a11c:	8921      	ldrh	r1, [r4, #8]
 801a11e:	fbb5 f3f1 	udiv	r3, r5, r1
 801a122:	fb01 5313 	mls	r3, r1, r3, r5
 801a126:	b29a      	uxth	r2, r3
 801a128:	6863      	ldr	r3, [r4, #4]
 801a12a:	fbb3 f3f1 	udiv	r3, r3, r1
 801a12e:	6821      	ldr	r1, [r4, #0]
 801a130:	9804      	ldr	r0, [sp, #16]
 801a132:	fb02 f303 	mul.w	r3, r2, r3
 801a136:	3304      	adds	r3, #4
 801a138:	7b22      	ldrb	r2, [r4, #12]
 801a13a:	4419      	add	r1, r3
 801a13c:	445a      	add	r2, fp
 801a13e:	f841 2c04 	str.w	r2, [r1, #-4]
 801a142:	7b23      	ldrb	r3, [r4, #12]
 801a144:	9300      	str	r3, [sp, #0]
 801a146:	2300      	movs	r3, #0
 801a148:	f7f3 fbf6 	bl	800d938 <ucdr_init_buffer_origin_offset>
 801a14c:	81e5      	strh	r5, [r4, #14]
 801a14e:	2001      	movs	r0, #1
 801a150:	e7a2      	b.n	801a098 <uxr_prepare_reliable_buffer_to_write+0x218>
 801a152:	4682      	mov	sl, r0
 801a154:	e6ca      	b.n	8019eec <uxr_prepare_reliable_buffer_to_write+0x6c>
 801a156:	bf00      	nop
 801a158:	08019d61 	.word	0x08019d61

0801a15c <uxr_prepare_next_reliable_buffer_to_send>:
 801a15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a15e:	4604      	mov	r4, r0
 801a160:	460f      	mov	r7, r1
 801a162:	8a00      	ldrh	r0, [r0, #16]
 801a164:	2101      	movs	r1, #1
 801a166:	4616      	mov	r6, r2
 801a168:	461d      	mov	r5, r3
 801a16a:	f000 f8f9 	bl	801a360 <uxr_seq_num_add>
 801a16e:	8028      	strh	r0, [r5, #0]
 801a170:	8922      	ldrh	r2, [r4, #8]
 801a172:	fbb0 f3f2 	udiv	r3, r0, r2
 801a176:	fb02 0c13 	mls	ip, r2, r3, r0
 801a17a:	fa1f fc8c 	uxth.w	ip, ip
 801a17e:	6863      	ldr	r3, [r4, #4]
 801a180:	fbb3 f3f2 	udiv	r3, r3, r2
 801a184:	fb0c fc03 	mul.w	ip, ip, r3
 801a188:	6823      	ldr	r3, [r4, #0]
 801a18a:	89e1      	ldrh	r1, [r4, #14]
 801a18c:	f10c 0c04 	add.w	ip, ip, #4
 801a190:	4463      	add	r3, ip
 801a192:	603b      	str	r3, [r7, #0]
 801a194:	6823      	ldr	r3, [r4, #0]
 801a196:	449c      	add	ip, r3
 801a198:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801a19c:	6033      	str	r3, [r6, #0]
 801a19e:	f000 f8e7 	bl	801a370 <uxr_seq_num_cmp>
 801a1a2:	2800      	cmp	r0, #0
 801a1a4:	dd01      	ble.n	801a1aa <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801a1a6:	2000      	movs	r0, #0
 801a1a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1aa:	7b23      	ldrb	r3, [r4, #12]
 801a1ac:	6832      	ldr	r2, [r6, #0]
 801a1ae:	429a      	cmp	r2, r3
 801a1b0:	d9f9      	bls.n	801a1a6 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a1b2:	8a61      	ldrh	r1, [r4, #18]
 801a1b4:	8a20      	ldrh	r0, [r4, #16]
 801a1b6:	f000 f8d7 	bl	801a368 <uxr_seq_num_sub>
 801a1ba:	8923      	ldrh	r3, [r4, #8]
 801a1bc:	4283      	cmp	r3, r0
 801a1be:	d0f2      	beq.n	801a1a6 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a1c0:	8828      	ldrh	r0, [r5, #0]
 801a1c2:	89e3      	ldrh	r3, [r4, #14]
 801a1c4:	8220      	strh	r0, [r4, #16]
 801a1c6:	4298      	cmp	r0, r3
 801a1c8:	d001      	beq.n	801a1ce <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801a1ca:	2001      	movs	r0, #1
 801a1cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1ce:	2101      	movs	r1, #1
 801a1d0:	f000 f8c6 	bl	801a360 <uxr_seq_num_add>
 801a1d4:	81e0      	strh	r0, [r4, #14]
 801a1d6:	2001      	movs	r0, #1
 801a1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a1da:	bf00      	nop

0801a1dc <uxr_update_output_stream_heartbeat_timestamp>:
 801a1dc:	b570      	push	{r4, r5, r6, lr}
 801a1de:	8a01      	ldrh	r1, [r0, #16]
 801a1e0:	4604      	mov	r4, r0
 801a1e2:	8a40      	ldrh	r0, [r0, #18]
 801a1e4:	4615      	mov	r5, r2
 801a1e6:	461e      	mov	r6, r3
 801a1e8:	f000 f8c2 	bl	801a370 <uxr_seq_num_cmp>
 801a1ec:	2800      	cmp	r0, #0
 801a1ee:	db07      	blt.n	801a200 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801a1f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a1f4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801a1f8:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801a1fc:	2000      	movs	r0, #0
 801a1fe:	bd70      	pop	{r4, r5, r6, pc}
 801a200:	f894 0020 	ldrb.w	r0, [r4, #32]
 801a204:	b940      	cbnz	r0, 801a218 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 801a206:	2301      	movs	r3, #1
 801a208:	f884 3020 	strb.w	r3, [r4, #32]
 801a20c:	3564      	adds	r5, #100	@ 0x64
 801a20e:	f146 0600 	adc.w	r6, r6, #0
 801a212:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a216:	bd70      	pop	{r4, r5, r6, pc}
 801a218:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 801a21c:	4295      	cmp	r5, r2
 801a21e:	eb76 0303 	sbcs.w	r3, r6, r3
 801a222:	bfa5      	ittet	ge
 801a224:	3001      	addge	r0, #1
 801a226:	f884 0020 	strbge.w	r0, [r4, #32]
 801a22a:	2000      	movlt	r0, #0
 801a22c:	2001      	movge	r0, #1
 801a22e:	e7ed      	b.n	801a20c <uxr_update_output_stream_heartbeat_timestamp+0x30>

0801a230 <uxr_begin_output_nack_buffer_it>:
 801a230:	8a40      	ldrh	r0, [r0, #18]
 801a232:	4770      	bx	lr

0801a234 <uxr_next_reliable_nack_buffer_to_send>:
 801a234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a238:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 801a23c:	b082      	sub	sp, #8
 801a23e:	f1b8 0f00 	cmp.w	r8, #0
 801a242:	d011      	beq.n	801a268 <uxr_next_reliable_nack_buffer_to_send+0x34>
 801a244:	4604      	mov	r4, r0
 801a246:	8818      	ldrh	r0, [r3, #0]
 801a248:	460e      	mov	r6, r1
 801a24a:	4617      	mov	r7, r2
 801a24c:	461d      	mov	r5, r3
 801a24e:	2101      	movs	r1, #1
 801a250:	f000 f886 	bl	801a360 <uxr_seq_num_add>
 801a254:	8028      	strh	r0, [r5, #0]
 801a256:	8a21      	ldrh	r1, [r4, #16]
 801a258:	f000 f88a 	bl	801a370 <uxr_seq_num_cmp>
 801a25c:	2800      	cmp	r0, #0
 801a25e:	dd07      	ble.n	801a270 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 801a260:	f04f 0800 	mov.w	r8, #0
 801a264:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 801a268:	4640      	mov	r0, r8
 801a26a:	b002      	add	sp, #8
 801a26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a270:	8921      	ldrh	r1, [r4, #8]
 801a272:	8828      	ldrh	r0, [r5, #0]
 801a274:	6823      	ldr	r3, [r4, #0]
 801a276:	fbb0 f2f1 	udiv	r2, r0, r1
 801a27a:	fb01 0c12 	mls	ip, r1, r2, r0
 801a27e:	fa1f f28c 	uxth.w	r2, ip
 801a282:	9301      	str	r3, [sp, #4]
 801a284:	6863      	ldr	r3, [r4, #4]
 801a286:	fbb3 fcf1 	udiv	ip, r3, r1
 801a28a:	9b01      	ldr	r3, [sp, #4]
 801a28c:	fb02 fc0c 	mul.w	ip, r2, ip
 801a290:	f10c 0c04 	add.w	ip, ip, #4
 801a294:	4463      	add	r3, ip
 801a296:	6033      	str	r3, [r6, #0]
 801a298:	6823      	ldr	r3, [r4, #0]
 801a29a:	4463      	add	r3, ip
 801a29c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a2a0:	603b      	str	r3, [r7, #0]
 801a2a2:	7b22      	ldrb	r2, [r4, #12]
 801a2a4:	429a      	cmp	r2, r3
 801a2a6:	d0d2      	beq.n	801a24e <uxr_next_reliable_nack_buffer_to_send+0x1a>
 801a2a8:	4640      	mov	r0, r8
 801a2aa:	b002      	add	sp, #8
 801a2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a2b0 <uxr_process_acknack>:
 801a2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a2b2:	4604      	mov	r4, r0
 801a2b4:	460e      	mov	r6, r1
 801a2b6:	4610      	mov	r0, r2
 801a2b8:	2101      	movs	r1, #1
 801a2ba:	f000 f855 	bl	801a368 <uxr_seq_num_sub>
 801a2be:	8a61      	ldrh	r1, [r4, #18]
 801a2c0:	f000 f852 	bl	801a368 <uxr_seq_num_sub>
 801a2c4:	b1c0      	cbz	r0, 801a2f8 <uxr_process_acknack+0x48>
 801a2c6:	4605      	mov	r5, r0
 801a2c8:	2700      	movs	r7, #0
 801a2ca:	2101      	movs	r1, #1
 801a2cc:	8a60      	ldrh	r0, [r4, #18]
 801a2ce:	f000 f847 	bl	801a360 <uxr_seq_num_add>
 801a2d2:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a2d6:	fbb0 f1fc 	udiv	r1, r0, ip
 801a2da:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a2de:	fb0c 0111 	mls	r1, ip, r1, r0
 801a2e2:	b289      	uxth	r1, r1
 801a2e4:	3701      	adds	r7, #1
 801a2e6:	fbb3 f3fc 	udiv	r3, r3, ip
 801a2ea:	fb01 f303 	mul.w	r3, r1, r3
 801a2ee:	42bd      	cmp	r5, r7
 801a2f0:	7b21      	ldrb	r1, [r4, #12]
 801a2f2:	8260      	strh	r0, [r4, #18]
 801a2f4:	50d1      	str	r1, [r2, r3]
 801a2f6:	d1e8      	bne.n	801a2ca <uxr_process_acknack+0x1a>
 801a2f8:	3e00      	subs	r6, #0
 801a2fa:	f04f 0300 	mov.w	r3, #0
 801a2fe:	bf18      	it	ne
 801a300:	2601      	movne	r6, #1
 801a302:	f884 3020 	strb.w	r3, [r4, #32]
 801a306:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801a30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a30c <uxr_is_output_up_to_date>:
 801a30c:	8a01      	ldrh	r1, [r0, #16]
 801a30e:	8a40      	ldrh	r0, [r0, #18]
 801a310:	b508      	push	{r3, lr}
 801a312:	f000 f82d 	bl	801a370 <uxr_seq_num_cmp>
 801a316:	fab0 f080 	clz	r0, r0
 801a31a:	0940      	lsrs	r0, r0, #5
 801a31c:	bd08      	pop	{r3, pc}
 801a31e:	bf00      	nop

0801a320 <get_available_free_slots>:
 801a320:	8902      	ldrh	r2, [r0, #8]
 801a322:	b1da      	cbz	r2, 801a35c <get_available_free_slots+0x3c>
 801a324:	b530      	push	{r4, r5, lr}
 801a326:	2100      	movs	r1, #0
 801a328:	6843      	ldr	r3, [r0, #4]
 801a32a:	6805      	ldr	r5, [r0, #0]
 801a32c:	7b04      	ldrb	r4, [r0, #12]
 801a32e:	fbb3 fef2 	udiv	lr, r3, r2
 801a332:	4608      	mov	r0, r1
 801a334:	460b      	mov	r3, r1
 801a336:	fbb3 fcf2 	udiv	ip, r3, r2
 801a33a:	fb02 331c 	mls	r3, r2, ip, r3
 801a33e:	b29b      	uxth	r3, r3
 801a340:	fb0e f303 	mul.w	r3, lr, r3
 801a344:	3101      	adds	r1, #1
 801a346:	f855 c003 	ldr.w	ip, [r5, r3]
 801a34a:	4564      	cmp	r4, ip
 801a34c:	bf08      	it	eq
 801a34e:	3001      	addeq	r0, #1
 801a350:	b28b      	uxth	r3, r1
 801a352:	bf08      	it	eq
 801a354:	b280      	uxtheq	r0, r0
 801a356:	4293      	cmp	r3, r2
 801a358:	d3ed      	bcc.n	801a336 <get_available_free_slots+0x16>
 801a35a:	bd30      	pop	{r4, r5, pc}
 801a35c:	4610      	mov	r0, r2
 801a35e:	4770      	bx	lr

0801a360 <uxr_seq_num_add>:
 801a360:	4408      	add	r0, r1
 801a362:	b280      	uxth	r0, r0
 801a364:	4770      	bx	lr
 801a366:	bf00      	nop

0801a368 <uxr_seq_num_sub>:
 801a368:	1a40      	subs	r0, r0, r1
 801a36a:	b280      	uxth	r0, r0
 801a36c:	4770      	bx	lr
 801a36e:	bf00      	nop

0801a370 <uxr_seq_num_cmp>:
 801a370:	4288      	cmp	r0, r1
 801a372:	d011      	beq.n	801a398 <uxr_seq_num_cmp+0x28>
 801a374:	d309      	bcc.n	801a38a <uxr_seq_num_cmp+0x1a>
 801a376:	4288      	cmp	r0, r1
 801a378:	d910      	bls.n	801a39c <uxr_seq_num_cmp+0x2c>
 801a37a:	1a40      	subs	r0, r0, r1
 801a37c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 801a380:	bfd4      	ite	le
 801a382:	2001      	movle	r0, #1
 801a384:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801a388:	4770      	bx	lr
 801a38a:	1a0b      	subs	r3, r1, r0
 801a38c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801a390:	daf1      	bge.n	801a376 <uxr_seq_num_cmp+0x6>
 801a392:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a396:	4770      	bx	lr
 801a398:	2000      	movs	r0, #0
 801a39a:	4770      	bx	lr
 801a39c:	2001      	movs	r0, #1
 801a39e:	4770      	bx	lr

0801a3a0 <rcl_get_default_domain_id>:
 801a3a0:	b530      	push	{r4, r5, lr}
 801a3a2:	b083      	sub	sp, #12
 801a3a4:	2300      	movs	r3, #0
 801a3a6:	9300      	str	r3, [sp, #0]
 801a3a8:	b1d0      	cbz	r0, 801a3e0 <rcl_get_default_domain_id+0x40>
 801a3aa:	4604      	mov	r4, r0
 801a3ac:	4669      	mov	r1, sp
 801a3ae:	4815      	ldr	r0, [pc, #84]	@ (801a404 <rcl_get_default_domain_id+0x64>)
 801a3b0:	f7f5 fd94 	bl	800fedc <rcutils_get_env>
 801a3b4:	4602      	mov	r2, r0
 801a3b6:	b110      	cbz	r0, 801a3be <rcl_get_default_domain_id+0x1e>
 801a3b8:	2001      	movs	r0, #1
 801a3ba:	b003      	add	sp, #12
 801a3bc:	bd30      	pop	{r4, r5, pc}
 801a3be:	9b00      	ldr	r3, [sp, #0]
 801a3c0:	b18b      	cbz	r3, 801a3e6 <rcl_get_default_domain_id+0x46>
 801a3c2:	7818      	ldrb	r0, [r3, #0]
 801a3c4:	2800      	cmp	r0, #0
 801a3c6:	d0f8      	beq.n	801a3ba <rcl_get_default_domain_id+0x1a>
 801a3c8:	a901      	add	r1, sp, #4
 801a3ca:	4618      	mov	r0, r3
 801a3cc:	9201      	str	r2, [sp, #4]
 801a3ce:	f001 faf9 	bl	801b9c4 <strtoul>
 801a3d2:	4605      	mov	r5, r0
 801a3d4:	b150      	cbz	r0, 801a3ec <rcl_get_default_domain_id+0x4c>
 801a3d6:	1c43      	adds	r3, r0, #1
 801a3d8:	d00d      	beq.n	801a3f6 <rcl_get_default_domain_id+0x56>
 801a3da:	6025      	str	r5, [r4, #0]
 801a3dc:	2000      	movs	r0, #0
 801a3de:	e7ec      	b.n	801a3ba <rcl_get_default_domain_id+0x1a>
 801a3e0:	200b      	movs	r0, #11
 801a3e2:	b003      	add	sp, #12
 801a3e4:	bd30      	pop	{r4, r5, pc}
 801a3e6:	4618      	mov	r0, r3
 801a3e8:	b003      	add	sp, #12
 801a3ea:	bd30      	pop	{r4, r5, pc}
 801a3ec:	9b01      	ldr	r3, [sp, #4]
 801a3ee:	781b      	ldrb	r3, [r3, #0]
 801a3f0:	2b00      	cmp	r3, #0
 801a3f2:	d0f2      	beq.n	801a3da <rcl_get_default_domain_id+0x3a>
 801a3f4:	e7e0      	b.n	801a3b8 <rcl_get_default_domain_id+0x18>
 801a3f6:	f001 fe25 	bl	801c044 <__errno>
 801a3fa:	6803      	ldr	r3, [r0, #0]
 801a3fc:	2b22      	cmp	r3, #34	@ 0x22
 801a3fe:	d1ec      	bne.n	801a3da <rcl_get_default_domain_id+0x3a>
 801a400:	e7da      	b.n	801a3b8 <rcl_get_default_domain_id+0x18>
 801a402:	bf00      	nop
 801a404:	0801d6fc 	.word	0x0801d6fc

0801a408 <rcl_expand_topic_name>:
 801a408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a40c:	b08b      	sub	sp, #44	@ 0x2c
 801a40e:	9306      	str	r3, [sp, #24]
 801a410:	2800      	cmp	r0, #0
 801a412:	f000 80ad 	beq.w	801a570 <rcl_expand_topic_name+0x168>
 801a416:	460e      	mov	r6, r1
 801a418:	2900      	cmp	r1, #0
 801a41a:	f000 80a9 	beq.w	801a570 <rcl_expand_topic_name+0x168>
 801a41e:	4617      	mov	r7, r2
 801a420:	2a00      	cmp	r2, #0
 801a422:	f000 80a5 	beq.w	801a570 <rcl_expand_topic_name+0x168>
 801a426:	2b00      	cmp	r3, #0
 801a428:	f000 80a2 	beq.w	801a570 <rcl_expand_topic_name+0x168>
 801a42c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a42e:	2b00      	cmp	r3, #0
 801a430:	f000 809e 	beq.w	801a570 <rcl_expand_topic_name+0x168>
 801a434:	2200      	movs	r2, #0
 801a436:	a909      	add	r1, sp, #36	@ 0x24
 801a438:	4680      	mov	r8, r0
 801a43a:	f000 f949 	bl	801a6d0 <rcl_validate_topic_name>
 801a43e:	4604      	mov	r4, r0
 801a440:	2800      	cmp	r0, #0
 801a442:	f040 8096 	bne.w	801a572 <rcl_expand_topic_name+0x16a>
 801a446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a448:	2b00      	cmp	r3, #0
 801a44a:	f040 809a 	bne.w	801a582 <rcl_expand_topic_name+0x17a>
 801a44e:	4602      	mov	r2, r0
 801a450:	a909      	add	r1, sp, #36	@ 0x24
 801a452:	4630      	mov	r0, r6
 801a454:	f7f5 ffe0 	bl	8010418 <rmw_validate_node_name>
 801a458:	2800      	cmp	r0, #0
 801a45a:	f040 808e 	bne.w	801a57a <rcl_expand_topic_name+0x172>
 801a45e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a460:	2a00      	cmp	r2, #0
 801a462:	f040 8093 	bne.w	801a58c <rcl_expand_topic_name+0x184>
 801a466:	a909      	add	r1, sp, #36	@ 0x24
 801a468:	4638      	mov	r0, r7
 801a46a:	f7f5 ffb7 	bl	80103dc <rmw_validate_namespace>
 801a46e:	2800      	cmp	r0, #0
 801a470:	f040 8083 	bne.w	801a57a <rcl_expand_topic_name+0x172>
 801a474:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801a476:	2c00      	cmp	r4, #0
 801a478:	f040 80ed 	bne.w	801a656 <rcl_expand_topic_name+0x24e>
 801a47c:	217b      	movs	r1, #123	@ 0x7b
 801a47e:	4640      	mov	r0, r8
 801a480:	f001 fd54 	bl	801bf2c <strchr>
 801a484:	f898 3000 	ldrb.w	r3, [r8]
 801a488:	2b2f      	cmp	r3, #47	@ 0x2f
 801a48a:	4605      	mov	r5, r0
 801a48c:	f000 809e 	beq.w	801a5cc <rcl_expand_topic_name+0x1c4>
 801a490:	2b7e      	cmp	r3, #126	@ 0x7e
 801a492:	f040 80a2 	bne.w	801a5da <rcl_expand_topic_name+0x1d2>
 801a496:	4638      	mov	r0, r7
 801a498:	f7e5 fec4 	bl	8000224 <strlen>
 801a49c:	4a82      	ldr	r2, [pc, #520]	@ (801a6a8 <rcl_expand_topic_name+0x2a0>)
 801a49e:	4b83      	ldr	r3, [pc, #524]	@ (801a6ac <rcl_expand_topic_name+0x2a4>)
 801a4a0:	2801      	cmp	r0, #1
 801a4a2:	bf18      	it	ne
 801a4a4:	4613      	movne	r3, r2
 801a4a6:	9302      	str	r3, [sp, #8]
 801a4a8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801a4aa:	9300      	str	r3, [sp, #0]
 801a4ac:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801a4b0:	f108 0301 	add.w	r3, r8, #1
 801a4b4:	9305      	str	r3, [sp, #20]
 801a4b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801a4ba:	9301      	str	r3, [sp, #4]
 801a4bc:	ab14      	add	r3, sp, #80	@ 0x50
 801a4be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a4c0:	f7f5 fd56 	bl	800ff70 <rcutils_format_string_limit>
 801a4c4:	4682      	mov	sl, r0
 801a4c6:	2800      	cmp	r0, #0
 801a4c8:	f000 80c7 	beq.w	801a65a <rcl_expand_topic_name+0x252>
 801a4cc:	2d00      	cmp	r5, #0
 801a4ce:	f000 80a2 	beq.w	801a616 <rcl_expand_topic_name+0x20e>
 801a4d2:	217b      	movs	r1, #123	@ 0x7b
 801a4d4:	f001 fd2a 	bl	801bf2c <strchr>
 801a4d8:	46d1      	mov	r9, sl
 801a4da:	4605      	mov	r5, r0
 801a4dc:	9407      	str	r4, [sp, #28]
 801a4de:	46d3      	mov	fp, sl
 801a4e0:	464c      	mov	r4, r9
 801a4e2:	2d00      	cmp	r5, #0
 801a4e4:	f000 80be 	beq.w	801a664 <rcl_expand_topic_name+0x25c>
 801a4e8:	217d      	movs	r1, #125	@ 0x7d
 801a4ea:	4620      	mov	r0, r4
 801a4ec:	f001 fd1e 	bl	801bf2c <strchr>
 801a4f0:	eba0 0905 	sub.w	r9, r0, r5
 801a4f4:	f109 0a01 	add.w	sl, r9, #1
 801a4f8:	486d      	ldr	r0, [pc, #436]	@ (801a6b0 <rcl_expand_topic_name+0x2a8>)
 801a4fa:	4652      	mov	r2, sl
 801a4fc:	4629      	mov	r1, r5
 801a4fe:	f001 fd22 	bl	801bf46 <strncmp>
 801a502:	2800      	cmp	r0, #0
 801a504:	d067      	beq.n	801a5d6 <rcl_expand_topic_name+0x1ce>
 801a506:	486b      	ldr	r0, [pc, #428]	@ (801a6b4 <rcl_expand_topic_name+0x2ac>)
 801a508:	4652      	mov	r2, sl
 801a50a:	4629      	mov	r1, r5
 801a50c:	f001 fd1b 	bl	801bf46 <strncmp>
 801a510:	b130      	cbz	r0, 801a520 <rcl_expand_topic_name+0x118>
 801a512:	4869      	ldr	r0, [pc, #420]	@ (801a6b8 <rcl_expand_topic_name+0x2b0>)
 801a514:	4652      	mov	r2, sl
 801a516:	4629      	mov	r1, r5
 801a518:	f001 fd15 	bl	801bf46 <strncmp>
 801a51c:	2800      	cmp	r0, #0
 801a51e:	d137      	bne.n	801a590 <rcl_expand_topic_name+0x188>
 801a520:	46b9      	mov	r9, r7
 801a522:	ab16      	add	r3, sp, #88	@ 0x58
 801a524:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a528:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a52c:	ab14      	add	r3, sp, #80	@ 0x50
 801a52e:	4628      	mov	r0, r5
 801a530:	cb0c      	ldmia	r3, {r2, r3}
 801a532:	4651      	mov	r1, sl
 801a534:	f7f5 fe58 	bl	80101e8 <rcutils_strndup>
 801a538:	4605      	mov	r5, r0
 801a53a:	2800      	cmp	r0, #0
 801a53c:	f000 809c 	beq.w	801a678 <rcl_expand_topic_name+0x270>
 801a540:	464a      	mov	r2, r9
 801a542:	4620      	mov	r0, r4
 801a544:	ab14      	add	r3, sp, #80	@ 0x50
 801a546:	4629      	mov	r1, r5
 801a548:	f7f5 fd4c 	bl	800ffe4 <rcutils_repl_str>
 801a54c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801a54e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a550:	4604      	mov	r4, r0
 801a552:	4628      	mov	r0, r5
 801a554:	4798      	blx	r3
 801a556:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a558:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801a55a:	4658      	mov	r0, fp
 801a55c:	4798      	blx	r3
 801a55e:	2c00      	cmp	r4, #0
 801a560:	d07b      	beq.n	801a65a <rcl_expand_topic_name+0x252>
 801a562:	217b      	movs	r1, #123	@ 0x7b
 801a564:	4620      	mov	r0, r4
 801a566:	f001 fce1 	bl	801bf2c <strchr>
 801a56a:	46a3      	mov	fp, r4
 801a56c:	4605      	mov	r5, r0
 801a56e:	e7b8      	b.n	801a4e2 <rcl_expand_topic_name+0xda>
 801a570:	240b      	movs	r4, #11
 801a572:	4620      	mov	r0, r4
 801a574:	b00b      	add	sp, #44	@ 0x2c
 801a576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a57a:	f7fb ffdb 	bl	8016534 <rcl_convert_rmw_ret_to_rcl_ret>
 801a57e:	4604      	mov	r4, r0
 801a580:	e7f7      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a582:	2467      	movs	r4, #103	@ 0x67
 801a584:	4620      	mov	r0, r4
 801a586:	b00b      	add	sp, #44	@ 0x2c
 801a588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a58c:	24c9      	movs	r4, #201	@ 0xc9
 801a58e:	e7f0      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a590:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 801a594:	9806      	ldr	r0, [sp, #24]
 801a596:	1c69      	adds	r1, r5, #1
 801a598:	f7fe f934 	bl	8018804 <rcutils_string_map_getn>
 801a59c:	4681      	mov	r9, r0
 801a59e:	2800      	cmp	r0, #0
 801a5a0:	d1bf      	bne.n	801a522 <rcl_expand_topic_name+0x11a>
 801a5a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a5a4:	aa16      	add	r2, sp, #88	@ 0x58
 801a5a6:	6018      	str	r0, [r3, #0]
 801a5a8:	ca07      	ldmia	r2, {r0, r1, r2}
 801a5aa:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a5ae:	ab14      	add	r3, sp, #80	@ 0x50
 801a5b0:	cb0c      	ldmia	r3, {r2, r3}
 801a5b2:	4651      	mov	r1, sl
 801a5b4:	4628      	mov	r0, r5
 801a5b6:	f7f5 fe17 	bl	80101e8 <rcutils_strndup>
 801a5ba:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801a5bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a5be:	4798      	blx	r3
 801a5c0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a5c2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801a5c4:	4658      	mov	r0, fp
 801a5c6:	2469      	movs	r4, #105	@ 0x69
 801a5c8:	4798      	blx	r3
 801a5ca:	e7d2      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a5cc:	2800      	cmp	r0, #0
 801a5ce:	d05b      	beq.n	801a688 <rcl_expand_topic_name+0x280>
 801a5d0:	46c1      	mov	r9, r8
 801a5d2:	46a2      	mov	sl, r4
 801a5d4:	e782      	b.n	801a4dc <rcl_expand_topic_name+0xd4>
 801a5d6:	46b1      	mov	r9, r6
 801a5d8:	e7a3      	b.n	801a522 <rcl_expand_topic_name+0x11a>
 801a5da:	2800      	cmp	r0, #0
 801a5dc:	d1f8      	bne.n	801a5d0 <rcl_expand_topic_name+0x1c8>
 801a5de:	4638      	mov	r0, r7
 801a5e0:	f7e5 fe20 	bl	8000224 <strlen>
 801a5e4:	4a35      	ldr	r2, [pc, #212]	@ (801a6bc <rcl_expand_topic_name+0x2b4>)
 801a5e6:	4b36      	ldr	r3, [pc, #216]	@ (801a6c0 <rcl_expand_topic_name+0x2b8>)
 801a5e8:	f8cd 8010 	str.w	r8, [sp, #16]
 801a5ec:	2801      	cmp	r0, #1
 801a5ee:	bf18      	it	ne
 801a5f0:	4613      	movne	r3, r2
 801a5f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801a5f6:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801a5fa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801a5fc:	9703      	str	r7, [sp, #12]
 801a5fe:	9200      	str	r2, [sp, #0]
 801a600:	ab14      	add	r3, sp, #80	@ 0x50
 801a602:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a604:	f7f5 fcb4 	bl	800ff70 <rcutils_format_string_limit>
 801a608:	4682      	mov	sl, r0
 801a60a:	4653      	mov	r3, sl
 801a60c:	b32b      	cbz	r3, 801a65a <rcl_expand_topic_name+0x252>
 801a60e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a610:	f8c3 a000 	str.w	sl, [r3]
 801a614:	e7ad      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a616:	f89a 3000 	ldrb.w	r3, [sl]
 801a61a:	2b2f      	cmp	r3, #47	@ 0x2f
 801a61c:	d0f7      	beq.n	801a60e <rcl_expand_topic_name+0x206>
 801a61e:	4638      	mov	r0, r7
 801a620:	f7e5 fe00 	bl	8000224 <strlen>
 801a624:	4a25      	ldr	r2, [pc, #148]	@ (801a6bc <rcl_expand_topic_name+0x2b4>)
 801a626:	4b26      	ldr	r3, [pc, #152]	@ (801a6c0 <rcl_expand_topic_name+0x2b8>)
 801a628:	f8cd a010 	str.w	sl, [sp, #16]
 801a62c:	2801      	cmp	r0, #1
 801a62e:	bf18      	it	ne
 801a630:	4613      	movne	r3, r2
 801a632:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801a636:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801a63a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801a63c:	9703      	str	r7, [sp, #12]
 801a63e:	9200      	str	r2, [sp, #0]
 801a640:	ab14      	add	r3, sp, #80	@ 0x50
 801a642:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a644:	f7f5 fc94 	bl	800ff70 <rcutils_format_string_limit>
 801a648:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a64a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801a64c:	4605      	mov	r5, r0
 801a64e:	4650      	mov	r0, sl
 801a650:	4798      	blx	r3
 801a652:	46aa      	mov	sl, r5
 801a654:	e7d9      	b.n	801a60a <rcl_expand_topic_name+0x202>
 801a656:	24ca      	movs	r4, #202	@ 0xca
 801a658:	e78b      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a65a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801a65c:	2300      	movs	r3, #0
 801a65e:	6013      	str	r3, [r2, #0]
 801a660:	240a      	movs	r4, #10
 801a662:	e786      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a664:	465b      	mov	r3, fp
 801a666:	9c07      	ldr	r4, [sp, #28]
 801a668:	46da      	mov	sl, fp
 801a66a:	2b00      	cmp	r3, #0
 801a66c:	d1d3      	bne.n	801a616 <rcl_expand_topic_name+0x20e>
 801a66e:	f898 3000 	ldrb.w	r3, [r8]
 801a672:	2b2f      	cmp	r3, #47	@ 0x2f
 801a674:	d0cb      	beq.n	801a60e <rcl_expand_topic_name+0x206>
 801a676:	e7b2      	b.n	801a5de <rcl_expand_topic_name+0x1d6>
 801a678:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 801a67c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801a67e:	6015      	str	r5, [r2, #0]
 801a680:	4658      	mov	r0, fp
 801a682:	4798      	blx	r3
 801a684:	240a      	movs	r4, #10
 801a686:	e774      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a688:	ab17      	add	r3, sp, #92	@ 0x5c
 801a68a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a68e:	e88d 0003 	stmia.w	sp, {r0, r1}
 801a692:	ab14      	add	r3, sp, #80	@ 0x50
 801a694:	cb0e      	ldmia	r3, {r1, r2, r3}
 801a696:	4640      	mov	r0, r8
 801a698:	f7f5 fd84 	bl	80101a4 <rcutils_strdup>
 801a69c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a69e:	2800      	cmp	r0, #0
 801a6a0:	6018      	str	r0, [r3, #0]
 801a6a2:	bf08      	it	eq
 801a6a4:	240a      	moveq	r4, #10
 801a6a6:	e764      	b.n	801a572 <rcl_expand_topic_name+0x16a>
 801a6a8:	0801d70c 	.word	0x0801d70c
 801a6ac:	0801d408 	.word	0x0801d408
 801a6b0:	0801d714 	.word	0x0801d714
 801a6b4:	0801d71c 	.word	0x0801d71c
 801a6b8:	0801d724 	.word	0x0801d724
 801a6bc:	0801d0d4 	.word	0x0801d0d4
 801a6c0:	0801d0cc 	.word	0x0801d0cc

0801a6c4 <rcl_get_default_topic_name_substitutions>:
 801a6c4:	2800      	cmp	r0, #0
 801a6c6:	bf0c      	ite	eq
 801a6c8:	200b      	moveq	r0, #11
 801a6ca:	2000      	movne	r0, #0
 801a6cc:	4770      	bx	lr
 801a6ce:	bf00      	nop

0801a6d0 <rcl_validate_topic_name>:
 801a6d0:	2800      	cmp	r0, #0
 801a6d2:	d07a      	beq.n	801a7ca <rcl_validate_topic_name+0xfa>
 801a6d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a6d8:	460e      	mov	r6, r1
 801a6da:	2900      	cmp	r1, #0
 801a6dc:	d07c      	beq.n	801a7d8 <rcl_validate_topic_name+0x108>
 801a6de:	4617      	mov	r7, r2
 801a6e0:	4605      	mov	r5, r0
 801a6e2:	f7e5 fd9f 	bl	8000224 <strlen>
 801a6e6:	b1b0      	cbz	r0, 801a716 <rcl_validate_topic_name+0x46>
 801a6e8:	f895 9000 	ldrb.w	r9, [r5]
 801a6ec:	f8df c180 	ldr.w	ip, [pc, #384]	@ 801a870 <rcl_validate_topic_name+0x1a0>
 801a6f0:	f81c 3009 	ldrb.w	r3, [ip, r9]
 801a6f4:	f013 0304 	ands.w	r3, r3, #4
 801a6f8:	d169      	bne.n	801a7ce <rcl_validate_topic_name+0xfe>
 801a6fa:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 801a6fe:	f815 2008 	ldrb.w	r2, [r5, r8]
 801a702:	2a2f      	cmp	r2, #47	@ 0x2f
 801a704:	d10e      	bne.n	801a724 <rcl_validate_topic_name+0x54>
 801a706:	2202      	movs	r2, #2
 801a708:	6032      	str	r2, [r6, #0]
 801a70a:	b36f      	cbz	r7, 801a768 <rcl_validate_topic_name+0x98>
 801a70c:	f8c7 8000 	str.w	r8, [r7]
 801a710:	4618      	mov	r0, r3
 801a712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a716:	2301      	movs	r3, #1
 801a718:	6033      	str	r3, [r6, #0]
 801a71a:	b32f      	cbz	r7, 801a768 <rcl_validate_topic_name+0x98>
 801a71c:	2000      	movs	r0, #0
 801a71e:	6038      	str	r0, [r7, #0]
 801a720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a724:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 801a728:	461c      	mov	r4, r3
 801a72a:	4619      	mov	r1, r3
 801a72c:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 801a730:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801a734:	f1be 0f09 	cmp.w	lr, #9
 801a738:	d919      	bls.n	801a76e <rcl_validate_topic_name+0x9e>
 801a73a:	f022 0e20 	bic.w	lr, r2, #32
 801a73e:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 801a742:	f1be 0f19 	cmp.w	lr, #25
 801a746:	d912      	bls.n	801a76e <rcl_validate_topic_name+0x9e>
 801a748:	2a5f      	cmp	r2, #95	@ 0x5f
 801a74a:	d019      	beq.n	801a780 <rcl_validate_topic_name+0xb0>
 801a74c:	2a2f      	cmp	r2, #47	@ 0x2f
 801a74e:	d051      	beq.n	801a7f4 <rcl_validate_topic_name+0x124>
 801a750:	2a7e      	cmp	r2, #126	@ 0x7e
 801a752:	d048      	beq.n	801a7e6 <rcl_validate_topic_name+0x116>
 801a754:	2a7b      	cmp	r2, #123	@ 0x7b
 801a756:	d054      	beq.n	801a802 <rcl_validate_topic_name+0x132>
 801a758:	2a7d      	cmp	r2, #125	@ 0x7d
 801a75a:	d161      	bne.n	801a820 <rcl_validate_topic_name+0x150>
 801a75c:	2c00      	cmp	r4, #0
 801a75e:	d155      	bne.n	801a80c <rcl_validate_topic_name+0x13c>
 801a760:	2305      	movs	r3, #5
 801a762:	6033      	str	r3, [r6, #0]
 801a764:	b107      	cbz	r7, 801a768 <rcl_validate_topic_name+0x98>
 801a766:	6039      	str	r1, [r7, #0]
 801a768:	2000      	movs	r0, #0
 801a76a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a76e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801a772:	0752      	lsls	r2, r2, #29
 801a774:	d504      	bpl.n	801a780 <rcl_validate_topic_name+0xb0>
 801a776:	b11c      	cbz	r4, 801a780 <rcl_validate_topic_name+0xb0>
 801a778:	b111      	cbz	r1, 801a780 <rcl_validate_topic_name+0xb0>
 801a77a:	1e4a      	subs	r2, r1, #1
 801a77c:	429a      	cmp	r2, r3
 801a77e:	d02d      	beq.n	801a7dc <rcl_validate_topic_name+0x10c>
 801a780:	3101      	adds	r1, #1
 801a782:	4288      	cmp	r0, r1
 801a784:	d1d2      	bne.n	801a72c <rcl_validate_topic_name+0x5c>
 801a786:	2c00      	cmp	r4, #0
 801a788:	d145      	bne.n	801a816 <rcl_validate_topic_name+0x146>
 801a78a:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 801a78e:	d04f      	beq.n	801a830 <rcl_validate_topic_name+0x160>
 801a790:	4620      	mov	r0, r4
 801a792:	2301      	movs	r3, #1
 801a794:	e006      	b.n	801a7a4 <rcl_validate_topic_name+0xd4>
 801a796:	428b      	cmp	r3, r1
 801a798:	f105 0501 	add.w	r5, r5, #1
 801a79c:	f103 0201 	add.w	r2, r3, #1
 801a7a0:	d236      	bcs.n	801a810 <rcl_validate_topic_name+0x140>
 801a7a2:	4613      	mov	r3, r2
 801a7a4:	4580      	cmp	r8, r0
 801a7a6:	f100 0001 	add.w	r0, r0, #1
 801a7aa:	d0f4      	beq.n	801a796 <rcl_validate_topic_name+0xc6>
 801a7ac:	782a      	ldrb	r2, [r5, #0]
 801a7ae:	2a2f      	cmp	r2, #47	@ 0x2f
 801a7b0:	d1f1      	bne.n	801a796 <rcl_validate_topic_name+0xc6>
 801a7b2:	786a      	ldrb	r2, [r5, #1]
 801a7b4:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801a7b8:	0754      	lsls	r4, r2, #29
 801a7ba:	d5ec      	bpl.n	801a796 <rcl_validate_topic_name+0xc6>
 801a7bc:	2204      	movs	r2, #4
 801a7be:	6032      	str	r2, [r6, #0]
 801a7c0:	2f00      	cmp	r7, #0
 801a7c2:	d0d1      	beq.n	801a768 <rcl_validate_topic_name+0x98>
 801a7c4:	603b      	str	r3, [r7, #0]
 801a7c6:	2000      	movs	r0, #0
 801a7c8:	e7aa      	b.n	801a720 <rcl_validate_topic_name+0x50>
 801a7ca:	200b      	movs	r0, #11
 801a7cc:	4770      	bx	lr
 801a7ce:	2304      	movs	r3, #4
 801a7d0:	6033      	str	r3, [r6, #0]
 801a7d2:	2f00      	cmp	r7, #0
 801a7d4:	d1a2      	bne.n	801a71c <rcl_validate_topic_name+0x4c>
 801a7d6:	e7c7      	b.n	801a768 <rcl_validate_topic_name+0x98>
 801a7d8:	200b      	movs	r0, #11
 801a7da:	e7a1      	b.n	801a720 <rcl_validate_topic_name+0x50>
 801a7dc:	2309      	movs	r3, #9
 801a7de:	6033      	str	r3, [r6, #0]
 801a7e0:	2f00      	cmp	r7, #0
 801a7e2:	d1c0      	bne.n	801a766 <rcl_validate_topic_name+0x96>
 801a7e4:	e7c0      	b.n	801a768 <rcl_validate_topic_name+0x98>
 801a7e6:	2900      	cmp	r1, #0
 801a7e8:	d0ca      	beq.n	801a780 <rcl_validate_topic_name+0xb0>
 801a7ea:	2306      	movs	r3, #6
 801a7ec:	6033      	str	r3, [r6, #0]
 801a7ee:	2f00      	cmp	r7, #0
 801a7f0:	d1b9      	bne.n	801a766 <rcl_validate_topic_name+0x96>
 801a7f2:	e7b9      	b.n	801a768 <rcl_validate_topic_name+0x98>
 801a7f4:	2c00      	cmp	r4, #0
 801a7f6:	d0c3      	beq.n	801a780 <rcl_validate_topic_name+0xb0>
 801a7f8:	2308      	movs	r3, #8
 801a7fa:	6033      	str	r3, [r6, #0]
 801a7fc:	2f00      	cmp	r7, #0
 801a7fe:	d1b2      	bne.n	801a766 <rcl_validate_topic_name+0x96>
 801a800:	e7b2      	b.n	801a768 <rcl_validate_topic_name+0x98>
 801a802:	2c00      	cmp	r4, #0
 801a804:	d1f8      	bne.n	801a7f8 <rcl_validate_topic_name+0x128>
 801a806:	460b      	mov	r3, r1
 801a808:	2401      	movs	r4, #1
 801a80a:	e7b9      	b.n	801a780 <rcl_validate_topic_name+0xb0>
 801a80c:	2400      	movs	r4, #0
 801a80e:	e7b7      	b.n	801a780 <rcl_validate_topic_name+0xb0>
 801a810:	2000      	movs	r0, #0
 801a812:	6030      	str	r0, [r6, #0]
 801a814:	e784      	b.n	801a720 <rcl_validate_topic_name+0x50>
 801a816:	2205      	movs	r2, #5
 801a818:	6032      	str	r2, [r6, #0]
 801a81a:	2f00      	cmp	r7, #0
 801a81c:	d1d2      	bne.n	801a7c4 <rcl_validate_topic_name+0xf4>
 801a81e:	e7a3      	b.n	801a768 <rcl_validate_topic_name+0x98>
 801a820:	2c00      	cmp	r4, #0
 801a822:	bf14      	ite	ne
 801a824:	2308      	movne	r3, #8
 801a826:	2303      	moveq	r3, #3
 801a828:	6033      	str	r3, [r6, #0]
 801a82a:	2f00      	cmp	r7, #0
 801a82c:	d19b      	bne.n	801a766 <rcl_validate_topic_name+0x96>
 801a82e:	e79b      	b.n	801a768 <rcl_validate_topic_name+0x98>
 801a830:	2301      	movs	r3, #1
 801a832:	e00a      	b.n	801a84a <rcl_validate_topic_name+0x17a>
 801a834:	2c01      	cmp	r4, #1
 801a836:	d013      	beq.n	801a860 <rcl_validate_topic_name+0x190>
 801a838:	4299      	cmp	r1, r3
 801a83a:	f104 0401 	add.w	r4, r4, #1
 801a83e:	f105 0501 	add.w	r5, r5, #1
 801a842:	f103 0201 	add.w	r2, r3, #1
 801a846:	d9e3      	bls.n	801a810 <rcl_validate_topic_name+0x140>
 801a848:	4613      	mov	r3, r2
 801a84a:	45a0      	cmp	r8, r4
 801a84c:	d0f4      	beq.n	801a838 <rcl_validate_topic_name+0x168>
 801a84e:	782a      	ldrb	r2, [r5, #0]
 801a850:	2a2f      	cmp	r2, #47	@ 0x2f
 801a852:	d1ef      	bne.n	801a834 <rcl_validate_topic_name+0x164>
 801a854:	786a      	ldrb	r2, [r5, #1]
 801a856:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801a85a:	0752      	lsls	r2, r2, #29
 801a85c:	d5ec      	bpl.n	801a838 <rcl_validate_topic_name+0x168>
 801a85e:	e7ad      	b.n	801a7bc <rcl_validate_topic_name+0xec>
 801a860:	2307      	movs	r3, #7
 801a862:	6033      	str	r3, [r6, #0]
 801a864:	2f00      	cmp	r7, #0
 801a866:	f43f af7f 	beq.w	801a768 <rcl_validate_topic_name+0x98>
 801a86a:	603c      	str	r4, [r7, #0]
 801a86c:	2000      	movs	r0, #0
 801a86e:	e757      	b.n	801a720 <rcl_validate_topic_name+0x50>
 801a870:	0801e2af 	.word	0x0801e2af

0801a874 <geometry_msgs__msg__Pose__init>:
 801a874:	b570      	push	{r4, r5, r6, lr}
 801a876:	4605      	mov	r5, r0
 801a878:	b1a8      	cbz	r0, 801a8a6 <geometry_msgs__msg__Pose__init+0x32>
 801a87a:	f000 f8e5 	bl	801aa48 <geometry_msgs__msg__Point__init>
 801a87e:	4604      	mov	r4, r0
 801a880:	b140      	cbz	r0, 801a894 <geometry_msgs__msg__Pose__init+0x20>
 801a882:	f105 0618 	add.w	r6, r5, #24
 801a886:	4630      	mov	r0, r6
 801a888:	f000 f826 	bl	801a8d8 <geometry_msgs__msg__Quaternion__init>
 801a88c:	4604      	mov	r4, r0
 801a88e:	b168      	cbz	r0, 801a8ac <geometry_msgs__msg__Pose__init+0x38>
 801a890:	4620      	mov	r0, r4
 801a892:	bd70      	pop	{r4, r5, r6, pc}
 801a894:	4628      	mov	r0, r5
 801a896:	f000 f8db 	bl	801aa50 <geometry_msgs__msg__Point__fini>
 801a89a:	f105 0018 	add.w	r0, r5, #24
 801a89e:	f000 f82f 	bl	801a900 <geometry_msgs__msg__Quaternion__fini>
 801a8a2:	4620      	mov	r0, r4
 801a8a4:	bd70      	pop	{r4, r5, r6, pc}
 801a8a6:	4604      	mov	r4, r0
 801a8a8:	4620      	mov	r0, r4
 801a8aa:	bd70      	pop	{r4, r5, r6, pc}
 801a8ac:	4628      	mov	r0, r5
 801a8ae:	f000 f8cf 	bl	801aa50 <geometry_msgs__msg__Point__fini>
 801a8b2:	4630      	mov	r0, r6
 801a8b4:	f000 f824 	bl	801a900 <geometry_msgs__msg__Quaternion__fini>
 801a8b8:	e7ea      	b.n	801a890 <geometry_msgs__msg__Pose__init+0x1c>
 801a8ba:	bf00      	nop

0801a8bc <geometry_msgs__msg__Pose__fini>:
 801a8bc:	b148      	cbz	r0, 801a8d2 <geometry_msgs__msg__Pose__fini+0x16>
 801a8be:	b510      	push	{r4, lr}
 801a8c0:	4604      	mov	r4, r0
 801a8c2:	f000 f8c5 	bl	801aa50 <geometry_msgs__msg__Point__fini>
 801a8c6:	f104 0018 	add.w	r0, r4, #24
 801a8ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a8ce:	f000 b817 	b.w	801a900 <geometry_msgs__msg__Quaternion__fini>
 801a8d2:	4770      	bx	lr
 801a8d4:	0000      	movs	r0, r0
	...

0801a8d8 <geometry_msgs__msg__Quaternion__init>:
 801a8d8:	b160      	cbz	r0, 801a8f4 <geometry_msgs__msg__Quaternion__init+0x1c>
 801a8da:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 801a8f8 <geometry_msgs__msg__Quaternion__init+0x20>
 801a8de:	2200      	movs	r2, #0
 801a8e0:	2300      	movs	r3, #0
 801a8e2:	e9c0 2300 	strd	r2, r3, [r0]
 801a8e6:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801a8ea:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801a8ee:	ed80 7b06 	vstr	d7, [r0, #24]
 801a8f2:	2001      	movs	r0, #1
 801a8f4:	4770      	bx	lr
 801a8f6:	bf00      	nop
 801a8f8:	00000000 	.word	0x00000000
 801a8fc:	3ff00000 	.word	0x3ff00000

0801a900 <geometry_msgs__msg__Quaternion__fini>:
 801a900:	4770      	bx	lr
 801a902:	bf00      	nop

0801a904 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 801a904:	f000 b8a0 	b.w	801aa48 <geometry_msgs__msg__Point__init>

0801a908 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 801a908:	f000 b8a2 	b.w	801aa50 <geometry_msgs__msg__Point__fini>

0801a90c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801a90c:	4b04      	ldr	r3, [pc, #16]	@ (801a920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801a90e:	681a      	ldr	r2, [r3, #0]
 801a910:	b10a      	cbz	r2, 801a916 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801a912:	4803      	ldr	r0, [pc, #12]	@ (801a920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801a914:	4770      	bx	lr
 801a916:	4a03      	ldr	r2, [pc, #12]	@ (801a924 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 801a918:	4801      	ldr	r0, [pc, #4]	@ (801a920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801a91a:	6812      	ldr	r2, [r2, #0]
 801a91c:	601a      	str	r2, [r3, #0]
 801a91e:	4770      	bx	lr
 801a920:	200008c8 	.word	0x200008c8
 801a924:	2000030c 	.word	0x2000030c

0801a928 <get_serialized_size_geometry_msgs__msg__Point>:
 801a928:	b1b8      	cbz	r0, 801a95a <get_serialized_size_geometry_msgs__msg__Point+0x32>
 801a92a:	b538      	push	{r3, r4, r5, lr}
 801a92c:	460d      	mov	r5, r1
 801a92e:	4628      	mov	r0, r5
 801a930:	2108      	movs	r1, #8
 801a932:	f7f3 f817 	bl	800d964 <ucdr_alignment>
 801a936:	f105 0308 	add.w	r3, r5, #8
 801a93a:	181c      	adds	r4, r3, r0
 801a93c:	2108      	movs	r1, #8
 801a93e:	4620      	mov	r0, r4
 801a940:	f7f3 f810 	bl	800d964 <ucdr_alignment>
 801a944:	3008      	adds	r0, #8
 801a946:	4404      	add	r4, r0
 801a948:	2108      	movs	r1, #8
 801a94a:	4620      	mov	r0, r4
 801a94c:	f7f3 f80a 	bl	800d964 <ucdr_alignment>
 801a950:	f1c5 0508 	rsb	r5, r5, #8
 801a954:	4428      	add	r0, r5
 801a956:	4420      	add	r0, r4
 801a958:	bd38      	pop	{r3, r4, r5, pc}
 801a95a:	4770      	bx	lr

0801a95c <_Point__cdr_deserialize>:
 801a95c:	b538      	push	{r3, r4, r5, lr}
 801a95e:	460c      	mov	r4, r1
 801a960:	b171      	cbz	r1, 801a980 <_Point__cdr_deserialize+0x24>
 801a962:	4605      	mov	r5, r0
 801a964:	f7f2 fe12 	bl	800d58c <ucdr_deserialize_double>
 801a968:	f104 0108 	add.w	r1, r4, #8
 801a96c:	4628      	mov	r0, r5
 801a96e:	f7f2 fe0d 	bl	800d58c <ucdr_deserialize_double>
 801a972:	f104 0110 	add.w	r1, r4, #16
 801a976:	4628      	mov	r0, r5
 801a978:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a97c:	f7f2 be06 	b.w	800d58c <ucdr_deserialize_double>
 801a980:	4608      	mov	r0, r1
 801a982:	bd38      	pop	{r3, r4, r5, pc}

0801a984 <_Point__cdr_serialize>:
 801a984:	b198      	cbz	r0, 801a9ae <_Point__cdr_serialize+0x2a>
 801a986:	b538      	push	{r3, r4, r5, lr}
 801a988:	ed90 0b00 	vldr	d0, [r0]
 801a98c:	460d      	mov	r5, r1
 801a98e:	4604      	mov	r4, r0
 801a990:	4608      	mov	r0, r1
 801a992:	f7f2 fc59 	bl	800d248 <ucdr_serialize_double>
 801a996:	ed94 0b02 	vldr	d0, [r4, #8]
 801a99a:	4628      	mov	r0, r5
 801a99c:	f7f2 fc54 	bl	800d248 <ucdr_serialize_double>
 801a9a0:	ed94 0b04 	vldr	d0, [r4, #16]
 801a9a4:	4628      	mov	r0, r5
 801a9a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a9aa:	f7f2 bc4d 	b.w	800d248 <ucdr_serialize_double>
 801a9ae:	4770      	bx	lr

0801a9b0 <_Point__get_serialized_size>:
 801a9b0:	b198      	cbz	r0, 801a9da <_Point__get_serialized_size+0x2a>
 801a9b2:	b510      	push	{r4, lr}
 801a9b4:	2108      	movs	r1, #8
 801a9b6:	2000      	movs	r0, #0
 801a9b8:	f7f2 ffd4 	bl	800d964 <ucdr_alignment>
 801a9bc:	f100 0408 	add.w	r4, r0, #8
 801a9c0:	2108      	movs	r1, #8
 801a9c2:	4620      	mov	r0, r4
 801a9c4:	f7f2 ffce 	bl	800d964 <ucdr_alignment>
 801a9c8:	3008      	adds	r0, #8
 801a9ca:	4404      	add	r4, r0
 801a9cc:	2108      	movs	r1, #8
 801a9ce:	4620      	mov	r0, r4
 801a9d0:	f7f2 ffc8 	bl	800d964 <ucdr_alignment>
 801a9d4:	3008      	adds	r0, #8
 801a9d6:	4420      	add	r0, r4
 801a9d8:	bd10      	pop	{r4, pc}
 801a9da:	4770      	bx	lr

0801a9dc <_Point__max_serialized_size>:
 801a9dc:	b538      	push	{r3, r4, r5, lr}
 801a9de:	2108      	movs	r1, #8
 801a9e0:	2000      	movs	r0, #0
 801a9e2:	f7f2 ffbf 	bl	800d964 <ucdr_alignment>
 801a9e6:	f100 0508 	add.w	r5, r0, #8
 801a9ea:	2108      	movs	r1, #8
 801a9ec:	4628      	mov	r0, r5
 801a9ee:	f7f2 ffb9 	bl	800d964 <ucdr_alignment>
 801a9f2:	f100 0408 	add.w	r4, r0, #8
 801a9f6:	442c      	add	r4, r5
 801a9f8:	2108      	movs	r1, #8
 801a9fa:	4620      	mov	r0, r4
 801a9fc:	f7f2 ffb2 	bl	800d964 <ucdr_alignment>
 801aa00:	3008      	adds	r0, #8
 801aa02:	4420      	add	r0, r4
 801aa04:	bd38      	pop	{r3, r4, r5, pc}
 801aa06:	bf00      	nop

0801aa08 <max_serialized_size_geometry_msgs__msg__Point>:
 801aa08:	b570      	push	{r4, r5, r6, lr}
 801aa0a:	2301      	movs	r3, #1
 801aa0c:	460c      	mov	r4, r1
 801aa0e:	7003      	strb	r3, [r0, #0]
 801aa10:	2108      	movs	r1, #8
 801aa12:	4620      	mov	r0, r4
 801aa14:	f7f2 ffa6 	bl	800d964 <ucdr_alignment>
 801aa18:	f104 0508 	add.w	r5, r4, #8
 801aa1c:	1946      	adds	r6, r0, r5
 801aa1e:	2108      	movs	r1, #8
 801aa20:	4630      	mov	r0, r6
 801aa22:	f7f2 ff9f 	bl	800d964 <ucdr_alignment>
 801aa26:	f100 0508 	add.w	r5, r0, #8
 801aa2a:	4435      	add	r5, r6
 801aa2c:	2108      	movs	r1, #8
 801aa2e:	4628      	mov	r0, r5
 801aa30:	f7f2 ff98 	bl	800d964 <ucdr_alignment>
 801aa34:	f1c4 0408 	rsb	r4, r4, #8
 801aa38:	4420      	add	r0, r4
 801aa3a:	4428      	add	r0, r5
 801aa3c:	bd70      	pop	{r4, r5, r6, pc}
 801aa3e:	bf00      	nop

0801aa40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801aa40:	4800      	ldr	r0, [pc, #0]	@ (801aa44 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801aa42:	4770      	bx	lr
 801aa44:	200008d4 	.word	0x200008d4

0801aa48 <geometry_msgs__msg__Point__init>:
 801aa48:	3800      	subs	r0, #0
 801aa4a:	bf18      	it	ne
 801aa4c:	2001      	movne	r0, #1
 801aa4e:	4770      	bx	lr

0801aa50 <geometry_msgs__msg__Point__fini>:
 801aa50:	4770      	bx	lr
 801aa52:	bf00      	nop

0801aa54 <cosf>:
 801aa54:	ee10 3a10 	vmov	r3, s0
 801aa58:	b507      	push	{r0, r1, r2, lr}
 801aa5a:	4a1e      	ldr	r2, [pc, #120]	@ (801aad4 <cosf+0x80>)
 801aa5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801aa60:	4293      	cmp	r3, r2
 801aa62:	d806      	bhi.n	801aa72 <cosf+0x1e>
 801aa64:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 801aad8 <cosf+0x84>
 801aa68:	b003      	add	sp, #12
 801aa6a:	f85d eb04 	ldr.w	lr, [sp], #4
 801aa6e:	f000 b87b 	b.w	801ab68 <__kernel_cosf>
 801aa72:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801aa76:	d304      	bcc.n	801aa82 <cosf+0x2e>
 801aa78:	ee30 0a40 	vsub.f32	s0, s0, s0
 801aa7c:	b003      	add	sp, #12
 801aa7e:	f85d fb04 	ldr.w	pc, [sp], #4
 801aa82:	4668      	mov	r0, sp
 801aa84:	f000 f910 	bl	801aca8 <__ieee754_rem_pio2f>
 801aa88:	f000 0003 	and.w	r0, r0, #3
 801aa8c:	2801      	cmp	r0, #1
 801aa8e:	d009      	beq.n	801aaa4 <cosf+0x50>
 801aa90:	2802      	cmp	r0, #2
 801aa92:	d010      	beq.n	801aab6 <cosf+0x62>
 801aa94:	b9b0      	cbnz	r0, 801aac4 <cosf+0x70>
 801aa96:	eddd 0a01 	vldr	s1, [sp, #4]
 801aa9a:	ed9d 0a00 	vldr	s0, [sp]
 801aa9e:	f000 f863 	bl	801ab68 <__kernel_cosf>
 801aaa2:	e7eb      	b.n	801aa7c <cosf+0x28>
 801aaa4:	eddd 0a01 	vldr	s1, [sp, #4]
 801aaa8:	ed9d 0a00 	vldr	s0, [sp]
 801aaac:	f000 f8b4 	bl	801ac18 <__kernel_sinf>
 801aab0:	eeb1 0a40 	vneg.f32	s0, s0
 801aab4:	e7e2      	b.n	801aa7c <cosf+0x28>
 801aab6:	eddd 0a01 	vldr	s1, [sp, #4]
 801aaba:	ed9d 0a00 	vldr	s0, [sp]
 801aabe:	f000 f853 	bl	801ab68 <__kernel_cosf>
 801aac2:	e7f5      	b.n	801aab0 <cosf+0x5c>
 801aac4:	eddd 0a01 	vldr	s1, [sp, #4]
 801aac8:	ed9d 0a00 	vldr	s0, [sp]
 801aacc:	2001      	movs	r0, #1
 801aace:	f000 f8a3 	bl	801ac18 <__kernel_sinf>
 801aad2:	e7d3      	b.n	801aa7c <cosf+0x28>
 801aad4:	3f490fd8 	.word	0x3f490fd8
 801aad8:	00000000 	.word	0x00000000

0801aadc <sinf>:
 801aadc:	ee10 3a10 	vmov	r3, s0
 801aae0:	b507      	push	{r0, r1, r2, lr}
 801aae2:	4a1f      	ldr	r2, [pc, #124]	@ (801ab60 <sinf+0x84>)
 801aae4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801aae8:	4293      	cmp	r3, r2
 801aaea:	d807      	bhi.n	801aafc <sinf+0x20>
 801aaec:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 801ab64 <sinf+0x88>
 801aaf0:	2000      	movs	r0, #0
 801aaf2:	b003      	add	sp, #12
 801aaf4:	f85d eb04 	ldr.w	lr, [sp], #4
 801aaf8:	f000 b88e 	b.w	801ac18 <__kernel_sinf>
 801aafc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801ab00:	d304      	bcc.n	801ab0c <sinf+0x30>
 801ab02:	ee30 0a40 	vsub.f32	s0, s0, s0
 801ab06:	b003      	add	sp, #12
 801ab08:	f85d fb04 	ldr.w	pc, [sp], #4
 801ab0c:	4668      	mov	r0, sp
 801ab0e:	f000 f8cb 	bl	801aca8 <__ieee754_rem_pio2f>
 801ab12:	f000 0003 	and.w	r0, r0, #3
 801ab16:	2801      	cmp	r0, #1
 801ab18:	d00a      	beq.n	801ab30 <sinf+0x54>
 801ab1a:	2802      	cmp	r0, #2
 801ab1c:	d00f      	beq.n	801ab3e <sinf+0x62>
 801ab1e:	b9c0      	cbnz	r0, 801ab52 <sinf+0x76>
 801ab20:	eddd 0a01 	vldr	s1, [sp, #4]
 801ab24:	ed9d 0a00 	vldr	s0, [sp]
 801ab28:	2001      	movs	r0, #1
 801ab2a:	f000 f875 	bl	801ac18 <__kernel_sinf>
 801ab2e:	e7ea      	b.n	801ab06 <sinf+0x2a>
 801ab30:	eddd 0a01 	vldr	s1, [sp, #4]
 801ab34:	ed9d 0a00 	vldr	s0, [sp]
 801ab38:	f000 f816 	bl	801ab68 <__kernel_cosf>
 801ab3c:	e7e3      	b.n	801ab06 <sinf+0x2a>
 801ab3e:	eddd 0a01 	vldr	s1, [sp, #4]
 801ab42:	ed9d 0a00 	vldr	s0, [sp]
 801ab46:	2001      	movs	r0, #1
 801ab48:	f000 f866 	bl	801ac18 <__kernel_sinf>
 801ab4c:	eeb1 0a40 	vneg.f32	s0, s0
 801ab50:	e7d9      	b.n	801ab06 <sinf+0x2a>
 801ab52:	eddd 0a01 	vldr	s1, [sp, #4]
 801ab56:	ed9d 0a00 	vldr	s0, [sp]
 801ab5a:	f000 f805 	bl	801ab68 <__kernel_cosf>
 801ab5e:	e7f5      	b.n	801ab4c <sinf+0x70>
 801ab60:	3f490fd8 	.word	0x3f490fd8
 801ab64:	00000000 	.word	0x00000000

0801ab68 <__kernel_cosf>:
 801ab68:	ee10 3a10 	vmov	r3, s0
 801ab6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801ab70:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801ab74:	eef0 6a40 	vmov.f32	s13, s0
 801ab78:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801ab7c:	d204      	bcs.n	801ab88 <__kernel_cosf+0x20>
 801ab7e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801ab82:	ee17 2a90 	vmov	r2, s15
 801ab86:	b342      	cbz	r2, 801abda <__kernel_cosf+0x72>
 801ab88:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801ab8c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 801abf8 <__kernel_cosf+0x90>
 801ab90:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801abfc <__kernel_cosf+0x94>
 801ab94:	4a1a      	ldr	r2, [pc, #104]	@ (801ac00 <__kernel_cosf+0x98>)
 801ab96:	eea7 6a27 	vfma.f32	s12, s14, s15
 801ab9a:	4293      	cmp	r3, r2
 801ab9c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801ac04 <__kernel_cosf+0x9c>
 801aba0:	eee6 7a07 	vfma.f32	s15, s12, s14
 801aba4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 801ac08 <__kernel_cosf+0xa0>
 801aba8:	eea7 6a87 	vfma.f32	s12, s15, s14
 801abac:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801ac0c <__kernel_cosf+0xa4>
 801abb0:	eee6 7a07 	vfma.f32	s15, s12, s14
 801abb4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 801ac10 <__kernel_cosf+0xa8>
 801abb8:	eea7 6a87 	vfma.f32	s12, s15, s14
 801abbc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 801abc0:	ee26 6a07 	vmul.f32	s12, s12, s14
 801abc4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801abc8:	eee7 0a06 	vfma.f32	s1, s14, s12
 801abcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 801abd0:	d804      	bhi.n	801abdc <__kernel_cosf+0x74>
 801abd2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801abd6:	ee30 0a67 	vsub.f32	s0, s0, s15
 801abda:	4770      	bx	lr
 801abdc:	4a0d      	ldr	r2, [pc, #52]	@ (801ac14 <__kernel_cosf+0xac>)
 801abde:	4293      	cmp	r3, r2
 801abe0:	bf9a      	itte	ls
 801abe2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801abe6:	ee07 3a10 	vmovls	s14, r3
 801abea:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801abee:	ee30 0a47 	vsub.f32	s0, s0, s14
 801abf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801abf6:	e7ec      	b.n	801abd2 <__kernel_cosf+0x6a>
 801abf8:	ad47d74e 	.word	0xad47d74e
 801abfc:	310f74f6 	.word	0x310f74f6
 801ac00:	3e999999 	.word	0x3e999999
 801ac04:	b493f27c 	.word	0xb493f27c
 801ac08:	37d00d01 	.word	0x37d00d01
 801ac0c:	bab60b61 	.word	0xbab60b61
 801ac10:	3d2aaaab 	.word	0x3d2aaaab
 801ac14:	3f480000 	.word	0x3f480000

0801ac18 <__kernel_sinf>:
 801ac18:	ee10 3a10 	vmov	r3, s0
 801ac1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801ac20:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801ac24:	d204      	bcs.n	801ac30 <__kernel_sinf+0x18>
 801ac26:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801ac2a:	ee17 3a90 	vmov	r3, s15
 801ac2e:	b35b      	cbz	r3, 801ac88 <__kernel_sinf+0x70>
 801ac30:	ee20 7a00 	vmul.f32	s14, s0, s0
 801ac34:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801ac8c <__kernel_sinf+0x74>
 801ac38:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801ac90 <__kernel_sinf+0x78>
 801ac3c:	eea7 6a27 	vfma.f32	s12, s14, s15
 801ac40:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801ac94 <__kernel_sinf+0x7c>
 801ac44:	eee6 7a07 	vfma.f32	s15, s12, s14
 801ac48:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 801ac98 <__kernel_sinf+0x80>
 801ac4c:	eea7 6a87 	vfma.f32	s12, s15, s14
 801ac50:	eddf 7a12 	vldr	s15, [pc, #72]	@ 801ac9c <__kernel_sinf+0x84>
 801ac54:	ee60 6a07 	vmul.f32	s13, s0, s14
 801ac58:	eee6 7a07 	vfma.f32	s15, s12, s14
 801ac5c:	b930      	cbnz	r0, 801ac6c <__kernel_sinf+0x54>
 801ac5e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 801aca0 <__kernel_sinf+0x88>
 801ac62:	eea7 6a27 	vfma.f32	s12, s14, s15
 801ac66:	eea6 0a26 	vfma.f32	s0, s12, s13
 801ac6a:	4770      	bx	lr
 801ac6c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801ac70:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801ac74:	eee0 7a86 	vfma.f32	s15, s1, s12
 801ac78:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801ac7c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 801aca4 <__kernel_sinf+0x8c>
 801ac80:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801ac84:	ee30 0a60 	vsub.f32	s0, s0, s1
 801ac88:	4770      	bx	lr
 801ac8a:	bf00      	nop
 801ac8c:	2f2ec9d3 	.word	0x2f2ec9d3
 801ac90:	b2d72f34 	.word	0xb2d72f34
 801ac94:	3638ef1b 	.word	0x3638ef1b
 801ac98:	b9500d01 	.word	0xb9500d01
 801ac9c:	3c088889 	.word	0x3c088889
 801aca0:	be2aaaab 	.word	0xbe2aaaab
 801aca4:	3e2aaaab 	.word	0x3e2aaaab

0801aca8 <__ieee754_rem_pio2f>:
 801aca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801acaa:	ee10 6a10 	vmov	r6, s0
 801acae:	4b88      	ldr	r3, [pc, #544]	@ (801aed0 <__ieee754_rem_pio2f+0x228>)
 801acb0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 801acb4:	429d      	cmp	r5, r3
 801acb6:	b087      	sub	sp, #28
 801acb8:	4604      	mov	r4, r0
 801acba:	d805      	bhi.n	801acc8 <__ieee754_rem_pio2f+0x20>
 801acbc:	2300      	movs	r3, #0
 801acbe:	ed80 0a00 	vstr	s0, [r0]
 801acc2:	6043      	str	r3, [r0, #4]
 801acc4:	2000      	movs	r0, #0
 801acc6:	e022      	b.n	801ad0e <__ieee754_rem_pio2f+0x66>
 801acc8:	4b82      	ldr	r3, [pc, #520]	@ (801aed4 <__ieee754_rem_pio2f+0x22c>)
 801acca:	429d      	cmp	r5, r3
 801accc:	d83a      	bhi.n	801ad44 <__ieee754_rem_pio2f+0x9c>
 801acce:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801acd2:	2e00      	cmp	r6, #0
 801acd4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 801aed8 <__ieee754_rem_pio2f+0x230>
 801acd8:	4a80      	ldr	r2, [pc, #512]	@ (801aedc <__ieee754_rem_pio2f+0x234>)
 801acda:	f023 030f 	bic.w	r3, r3, #15
 801acde:	dd18      	ble.n	801ad12 <__ieee754_rem_pio2f+0x6a>
 801ace0:	4293      	cmp	r3, r2
 801ace2:	ee70 7a47 	vsub.f32	s15, s0, s14
 801ace6:	bf09      	itett	eq
 801ace8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 801aee0 <__ieee754_rem_pio2f+0x238>
 801acec:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 801aee4 <__ieee754_rem_pio2f+0x23c>
 801acf0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 801aee8 <__ieee754_rem_pio2f+0x240>
 801acf4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 801acf8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 801acfc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ad00:	ed80 7a00 	vstr	s14, [r0]
 801ad04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801ad08:	edc0 7a01 	vstr	s15, [r0, #4]
 801ad0c:	2001      	movs	r0, #1
 801ad0e:	b007      	add	sp, #28
 801ad10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ad12:	4293      	cmp	r3, r2
 801ad14:	ee70 7a07 	vadd.f32	s15, s0, s14
 801ad18:	bf09      	itett	eq
 801ad1a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 801aee0 <__ieee754_rem_pio2f+0x238>
 801ad1e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 801aee4 <__ieee754_rem_pio2f+0x23c>
 801ad22:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 801aee8 <__ieee754_rem_pio2f+0x240>
 801ad26:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801ad2a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801ad2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ad32:	ed80 7a00 	vstr	s14, [r0]
 801ad36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ad3a:	edc0 7a01 	vstr	s15, [r0, #4]
 801ad3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ad42:	e7e4      	b.n	801ad0e <__ieee754_rem_pio2f+0x66>
 801ad44:	4b69      	ldr	r3, [pc, #420]	@ (801aeec <__ieee754_rem_pio2f+0x244>)
 801ad46:	429d      	cmp	r5, r3
 801ad48:	d873      	bhi.n	801ae32 <__ieee754_rem_pio2f+0x18a>
 801ad4a:	f000 f8dd 	bl	801af08 <fabsf>
 801ad4e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 801aef0 <__ieee754_rem_pio2f+0x248>
 801ad52:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801ad56:	eee0 7a07 	vfma.f32	s15, s0, s14
 801ad5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ad5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801ad62:	ee17 0a90 	vmov	r0, s15
 801ad66:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801aed8 <__ieee754_rem_pio2f+0x230>
 801ad6a:	eea7 0a67 	vfms.f32	s0, s14, s15
 801ad6e:	281f      	cmp	r0, #31
 801ad70:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801aee4 <__ieee754_rem_pio2f+0x23c>
 801ad74:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ad78:	eeb1 6a47 	vneg.f32	s12, s14
 801ad7c:	ee70 6a67 	vsub.f32	s13, s0, s15
 801ad80:	ee16 1a90 	vmov	r1, s13
 801ad84:	dc09      	bgt.n	801ad9a <__ieee754_rem_pio2f+0xf2>
 801ad86:	4a5b      	ldr	r2, [pc, #364]	@ (801aef4 <__ieee754_rem_pio2f+0x24c>)
 801ad88:	1e47      	subs	r7, r0, #1
 801ad8a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801ad8e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801ad92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801ad96:	4293      	cmp	r3, r2
 801ad98:	d107      	bne.n	801adaa <__ieee754_rem_pio2f+0x102>
 801ad9a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801ad9e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801ada2:	2a08      	cmp	r2, #8
 801ada4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 801ada8:	dc14      	bgt.n	801add4 <__ieee754_rem_pio2f+0x12c>
 801adaa:	6021      	str	r1, [r4, #0]
 801adac:	ed94 7a00 	vldr	s14, [r4]
 801adb0:	ee30 0a47 	vsub.f32	s0, s0, s14
 801adb4:	2e00      	cmp	r6, #0
 801adb6:	ee30 0a67 	vsub.f32	s0, s0, s15
 801adba:	ed84 0a01 	vstr	s0, [r4, #4]
 801adbe:	daa6      	bge.n	801ad0e <__ieee754_rem_pio2f+0x66>
 801adc0:	eeb1 7a47 	vneg.f32	s14, s14
 801adc4:	eeb1 0a40 	vneg.f32	s0, s0
 801adc8:	ed84 7a00 	vstr	s14, [r4]
 801adcc:	ed84 0a01 	vstr	s0, [r4, #4]
 801add0:	4240      	negs	r0, r0
 801add2:	e79c      	b.n	801ad0e <__ieee754_rem_pio2f+0x66>
 801add4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 801aee0 <__ieee754_rem_pio2f+0x238>
 801add8:	eef0 6a40 	vmov.f32	s13, s0
 801addc:	eee6 6a25 	vfma.f32	s13, s12, s11
 801ade0:	ee70 7a66 	vsub.f32	s15, s0, s13
 801ade4:	eee6 7a25 	vfma.f32	s15, s12, s11
 801ade8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801aee8 <__ieee754_rem_pio2f+0x240>
 801adec:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801adf0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801adf4:	ee15 2a90 	vmov	r2, s11
 801adf8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801adfc:	1a5b      	subs	r3, r3, r1
 801adfe:	2b19      	cmp	r3, #25
 801ae00:	dc04      	bgt.n	801ae0c <__ieee754_rem_pio2f+0x164>
 801ae02:	edc4 5a00 	vstr	s11, [r4]
 801ae06:	eeb0 0a66 	vmov.f32	s0, s13
 801ae0a:	e7cf      	b.n	801adac <__ieee754_rem_pio2f+0x104>
 801ae0c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 801aef8 <__ieee754_rem_pio2f+0x250>
 801ae10:	eeb0 0a66 	vmov.f32	s0, s13
 801ae14:	eea6 0a25 	vfma.f32	s0, s12, s11
 801ae18:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801ae1c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 801aefc <__ieee754_rem_pio2f+0x254>
 801ae20:	eee6 7a25 	vfma.f32	s15, s12, s11
 801ae24:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801ae28:	ee30 7a67 	vsub.f32	s14, s0, s15
 801ae2c:	ed84 7a00 	vstr	s14, [r4]
 801ae30:	e7bc      	b.n	801adac <__ieee754_rem_pio2f+0x104>
 801ae32:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801ae36:	d306      	bcc.n	801ae46 <__ieee754_rem_pio2f+0x19e>
 801ae38:	ee70 7a40 	vsub.f32	s15, s0, s0
 801ae3c:	edc0 7a01 	vstr	s15, [r0, #4]
 801ae40:	edc0 7a00 	vstr	s15, [r0]
 801ae44:	e73e      	b.n	801acc4 <__ieee754_rem_pio2f+0x1c>
 801ae46:	15ea      	asrs	r2, r5, #23
 801ae48:	3a86      	subs	r2, #134	@ 0x86
 801ae4a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801ae4e:	ee07 3a90 	vmov	s15, r3
 801ae52:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801ae56:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 801af00 <__ieee754_rem_pio2f+0x258>
 801ae5a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801ae5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ae62:	ed8d 7a03 	vstr	s14, [sp, #12]
 801ae66:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801ae6a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801ae6e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801ae72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ae76:	ed8d 7a04 	vstr	s14, [sp, #16]
 801ae7a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801ae7e:	eef5 7a40 	vcmp.f32	s15, #0.0
 801ae82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ae86:	edcd 7a05 	vstr	s15, [sp, #20]
 801ae8a:	d11e      	bne.n	801aeca <__ieee754_rem_pio2f+0x222>
 801ae8c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801ae90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ae94:	bf0c      	ite	eq
 801ae96:	2301      	moveq	r3, #1
 801ae98:	2302      	movne	r3, #2
 801ae9a:	491a      	ldr	r1, [pc, #104]	@ (801af04 <__ieee754_rem_pio2f+0x25c>)
 801ae9c:	9101      	str	r1, [sp, #4]
 801ae9e:	2102      	movs	r1, #2
 801aea0:	9100      	str	r1, [sp, #0]
 801aea2:	a803      	add	r0, sp, #12
 801aea4:	4621      	mov	r1, r4
 801aea6:	f000 f837 	bl	801af18 <__kernel_rem_pio2f>
 801aeaa:	2e00      	cmp	r6, #0
 801aeac:	f6bf af2f 	bge.w	801ad0e <__ieee754_rem_pio2f+0x66>
 801aeb0:	edd4 7a00 	vldr	s15, [r4]
 801aeb4:	eef1 7a67 	vneg.f32	s15, s15
 801aeb8:	edc4 7a00 	vstr	s15, [r4]
 801aebc:	edd4 7a01 	vldr	s15, [r4, #4]
 801aec0:	eef1 7a67 	vneg.f32	s15, s15
 801aec4:	edc4 7a01 	vstr	s15, [r4, #4]
 801aec8:	e782      	b.n	801add0 <__ieee754_rem_pio2f+0x128>
 801aeca:	2303      	movs	r3, #3
 801aecc:	e7e5      	b.n	801ae9a <__ieee754_rem_pio2f+0x1f2>
 801aece:	bf00      	nop
 801aed0:	3f490fd8 	.word	0x3f490fd8
 801aed4:	4016cbe3 	.word	0x4016cbe3
 801aed8:	3fc90f80 	.word	0x3fc90f80
 801aedc:	3fc90fd0 	.word	0x3fc90fd0
 801aee0:	37354400 	.word	0x37354400
 801aee4:	37354443 	.word	0x37354443
 801aee8:	2e85a308 	.word	0x2e85a308
 801aeec:	43490f80 	.word	0x43490f80
 801aef0:	3f22f984 	.word	0x3f22f984
 801aef4:	0801de00 	.word	0x0801de00
 801aef8:	2e85a300 	.word	0x2e85a300
 801aefc:	248d3132 	.word	0x248d3132
 801af00:	43800000 	.word	0x43800000
 801af04:	0801de80 	.word	0x0801de80

0801af08 <fabsf>:
 801af08:	ee10 3a10 	vmov	r3, s0
 801af0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801af10:	ee00 3a10 	vmov	s0, r3
 801af14:	4770      	bx	lr
	...

0801af18 <__kernel_rem_pio2f>:
 801af18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af1c:	ed2d 8b04 	vpush	{d8-d9}
 801af20:	b0d9      	sub	sp, #356	@ 0x164
 801af22:	4690      	mov	r8, r2
 801af24:	9001      	str	r0, [sp, #4]
 801af26:	4ab6      	ldr	r2, [pc, #728]	@ (801b200 <__kernel_rem_pio2f+0x2e8>)
 801af28:	9866      	ldr	r0, [sp, #408]	@ 0x198
 801af2a:	f118 0f04 	cmn.w	r8, #4
 801af2e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801af32:	460f      	mov	r7, r1
 801af34:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801af38:	db26      	blt.n	801af88 <__kernel_rem_pio2f+0x70>
 801af3a:	f1b8 0203 	subs.w	r2, r8, #3
 801af3e:	bf48      	it	mi
 801af40:	f108 0204 	addmi.w	r2, r8, #4
 801af44:	10d2      	asrs	r2, r2, #3
 801af46:	1c55      	adds	r5, r2, #1
 801af48:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801af4a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 801b210 <__kernel_rem_pio2f+0x2f8>
 801af4e:	00e8      	lsls	r0, r5, #3
 801af50:	eba2 060b 	sub.w	r6, r2, fp
 801af54:	9002      	str	r0, [sp, #8]
 801af56:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 801af5a:	eb0a 0c0b 	add.w	ip, sl, fp
 801af5e:	ac1c      	add	r4, sp, #112	@ 0x70
 801af60:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 801af64:	2000      	movs	r0, #0
 801af66:	4560      	cmp	r0, ip
 801af68:	dd10      	ble.n	801af8c <__kernel_rem_pio2f+0x74>
 801af6a:	a91c      	add	r1, sp, #112	@ 0x70
 801af6c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 801af70:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 801af74:	2600      	movs	r6, #0
 801af76:	4556      	cmp	r6, sl
 801af78:	dc24      	bgt.n	801afc4 <__kernel_rem_pio2f+0xac>
 801af7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 801af7e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 801b210 <__kernel_rem_pio2f+0x2f8>
 801af82:	4684      	mov	ip, r0
 801af84:	2400      	movs	r4, #0
 801af86:	e016      	b.n	801afb6 <__kernel_rem_pio2f+0x9e>
 801af88:	2200      	movs	r2, #0
 801af8a:	e7dc      	b.n	801af46 <__kernel_rem_pio2f+0x2e>
 801af8c:	42c6      	cmn	r6, r0
 801af8e:	bf5d      	ittte	pl
 801af90:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 801af94:	ee07 1a90 	vmovpl	s15, r1
 801af98:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801af9c:	eef0 7a47 	vmovmi.f32	s15, s14
 801afa0:	ece4 7a01 	vstmia	r4!, {s15}
 801afa4:	3001      	adds	r0, #1
 801afa6:	e7de      	b.n	801af66 <__kernel_rem_pio2f+0x4e>
 801afa8:	ecfe 6a01 	vldmia	lr!, {s13}
 801afac:	ed3c 7a01 	vldmdb	ip!, {s14}
 801afb0:	eee6 7a87 	vfma.f32	s15, s13, s14
 801afb4:	3401      	adds	r4, #1
 801afb6:	455c      	cmp	r4, fp
 801afb8:	ddf6      	ble.n	801afa8 <__kernel_rem_pio2f+0x90>
 801afba:	ece9 7a01 	vstmia	r9!, {s15}
 801afbe:	3601      	adds	r6, #1
 801afc0:	3004      	adds	r0, #4
 801afc2:	e7d8      	b.n	801af76 <__kernel_rem_pio2f+0x5e>
 801afc4:	a908      	add	r1, sp, #32
 801afc6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801afca:	9104      	str	r1, [sp, #16]
 801afcc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801afce:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 801b20c <__kernel_rem_pio2f+0x2f4>
 801afd2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 801b208 <__kernel_rem_pio2f+0x2f0>
 801afd6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801afda:	9203      	str	r2, [sp, #12]
 801afdc:	4654      	mov	r4, sl
 801afde:	00a2      	lsls	r2, r4, #2
 801afe0:	9205      	str	r2, [sp, #20]
 801afe2:	aa58      	add	r2, sp, #352	@ 0x160
 801afe4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 801afe8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 801afec:	a944      	add	r1, sp, #272	@ 0x110
 801afee:	aa08      	add	r2, sp, #32
 801aff0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 801aff4:	4694      	mov	ip, r2
 801aff6:	4626      	mov	r6, r4
 801aff8:	2e00      	cmp	r6, #0
 801affa:	dc4c      	bgt.n	801b096 <__kernel_rem_pio2f+0x17e>
 801affc:	4628      	mov	r0, r5
 801affe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b002:	f000 f9f1 	bl	801b3e8 <scalbnf>
 801b006:	eeb0 8a40 	vmov.f32	s16, s0
 801b00a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801b00e:	ee28 0a00 	vmul.f32	s0, s16, s0
 801b012:	f000 fa4f 	bl	801b4b4 <floorf>
 801b016:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 801b01a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801b01e:	2d00      	cmp	r5, #0
 801b020:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b024:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801b028:	ee17 9a90 	vmov	r9, s15
 801b02c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b030:	ee38 8a67 	vsub.f32	s16, s16, s15
 801b034:	dd41      	ble.n	801b0ba <__kernel_rem_pio2f+0x1a2>
 801b036:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 801b03a:	a908      	add	r1, sp, #32
 801b03c:	f1c5 0e08 	rsb	lr, r5, #8
 801b040:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801b044:	fa46 f00e 	asr.w	r0, r6, lr
 801b048:	4481      	add	r9, r0
 801b04a:	fa00 f00e 	lsl.w	r0, r0, lr
 801b04e:	1a36      	subs	r6, r6, r0
 801b050:	f1c5 0007 	rsb	r0, r5, #7
 801b054:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 801b058:	4106      	asrs	r6, r0
 801b05a:	2e00      	cmp	r6, #0
 801b05c:	dd3c      	ble.n	801b0d8 <__kernel_rem_pio2f+0x1c0>
 801b05e:	f04f 0e00 	mov.w	lr, #0
 801b062:	f109 0901 	add.w	r9, r9, #1
 801b066:	4670      	mov	r0, lr
 801b068:	4574      	cmp	r4, lr
 801b06a:	dc68      	bgt.n	801b13e <__kernel_rem_pio2f+0x226>
 801b06c:	2d00      	cmp	r5, #0
 801b06e:	dd03      	ble.n	801b078 <__kernel_rem_pio2f+0x160>
 801b070:	2d01      	cmp	r5, #1
 801b072:	d074      	beq.n	801b15e <__kernel_rem_pio2f+0x246>
 801b074:	2d02      	cmp	r5, #2
 801b076:	d07d      	beq.n	801b174 <__kernel_rem_pio2f+0x25c>
 801b078:	2e02      	cmp	r6, #2
 801b07a:	d12d      	bne.n	801b0d8 <__kernel_rem_pio2f+0x1c0>
 801b07c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801b080:	ee30 8a48 	vsub.f32	s16, s0, s16
 801b084:	b340      	cbz	r0, 801b0d8 <__kernel_rem_pio2f+0x1c0>
 801b086:	4628      	mov	r0, r5
 801b088:	9306      	str	r3, [sp, #24]
 801b08a:	f000 f9ad 	bl	801b3e8 <scalbnf>
 801b08e:	9b06      	ldr	r3, [sp, #24]
 801b090:	ee38 8a40 	vsub.f32	s16, s16, s0
 801b094:	e020      	b.n	801b0d8 <__kernel_rem_pio2f+0x1c0>
 801b096:	ee60 7a28 	vmul.f32	s15, s0, s17
 801b09a:	3e01      	subs	r6, #1
 801b09c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801b0a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b0a4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801b0a8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801b0ac:	ecac 0a01 	vstmia	ip!, {s0}
 801b0b0:	ed30 0a01 	vldmdb	r0!, {s0}
 801b0b4:	ee37 0a80 	vadd.f32	s0, s15, s0
 801b0b8:	e79e      	b.n	801aff8 <__kernel_rem_pio2f+0xe0>
 801b0ba:	d105      	bne.n	801b0c8 <__kernel_rem_pio2f+0x1b0>
 801b0bc:	1e60      	subs	r0, r4, #1
 801b0be:	a908      	add	r1, sp, #32
 801b0c0:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 801b0c4:	11f6      	asrs	r6, r6, #7
 801b0c6:	e7c8      	b.n	801b05a <__kernel_rem_pio2f+0x142>
 801b0c8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801b0cc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801b0d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0d4:	da31      	bge.n	801b13a <__kernel_rem_pio2f+0x222>
 801b0d6:	2600      	movs	r6, #0
 801b0d8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801b0dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0e0:	f040 8098 	bne.w	801b214 <__kernel_rem_pio2f+0x2fc>
 801b0e4:	1e60      	subs	r0, r4, #1
 801b0e6:	2200      	movs	r2, #0
 801b0e8:	4550      	cmp	r0, sl
 801b0ea:	da4b      	bge.n	801b184 <__kernel_rem_pio2f+0x26c>
 801b0ec:	2a00      	cmp	r2, #0
 801b0ee:	d065      	beq.n	801b1bc <__kernel_rem_pio2f+0x2a4>
 801b0f0:	3c01      	subs	r4, #1
 801b0f2:	ab08      	add	r3, sp, #32
 801b0f4:	3d08      	subs	r5, #8
 801b0f6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801b0fa:	2b00      	cmp	r3, #0
 801b0fc:	d0f8      	beq.n	801b0f0 <__kernel_rem_pio2f+0x1d8>
 801b0fe:	4628      	mov	r0, r5
 801b100:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801b104:	f000 f970 	bl	801b3e8 <scalbnf>
 801b108:	1c63      	adds	r3, r4, #1
 801b10a:	aa44      	add	r2, sp, #272	@ 0x110
 801b10c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 801b20c <__kernel_rem_pio2f+0x2f4>
 801b110:	0099      	lsls	r1, r3, #2
 801b112:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801b116:	4623      	mov	r3, r4
 801b118:	2b00      	cmp	r3, #0
 801b11a:	f280 80a9 	bge.w	801b270 <__kernel_rem_pio2f+0x358>
 801b11e:	4623      	mov	r3, r4
 801b120:	2b00      	cmp	r3, #0
 801b122:	f2c0 80c7 	blt.w	801b2b4 <__kernel_rem_pio2f+0x39c>
 801b126:	aa44      	add	r2, sp, #272	@ 0x110
 801b128:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801b12c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 801b204 <__kernel_rem_pio2f+0x2ec>
 801b130:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801b210 <__kernel_rem_pio2f+0x2f8>
 801b134:	2000      	movs	r0, #0
 801b136:	1ae2      	subs	r2, r4, r3
 801b138:	e0b1      	b.n	801b29e <__kernel_rem_pio2f+0x386>
 801b13a:	2602      	movs	r6, #2
 801b13c:	e78f      	b.n	801b05e <__kernel_rem_pio2f+0x146>
 801b13e:	f852 1b04 	ldr.w	r1, [r2], #4
 801b142:	b948      	cbnz	r0, 801b158 <__kernel_rem_pio2f+0x240>
 801b144:	b121      	cbz	r1, 801b150 <__kernel_rem_pio2f+0x238>
 801b146:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 801b14a:	f842 1c04 	str.w	r1, [r2, #-4]
 801b14e:	2101      	movs	r1, #1
 801b150:	f10e 0e01 	add.w	lr, lr, #1
 801b154:	4608      	mov	r0, r1
 801b156:	e787      	b.n	801b068 <__kernel_rem_pio2f+0x150>
 801b158:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 801b15c:	e7f5      	b.n	801b14a <__kernel_rem_pio2f+0x232>
 801b15e:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 801b162:	aa08      	add	r2, sp, #32
 801b164:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801b168:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801b16c:	a908      	add	r1, sp, #32
 801b16e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801b172:	e781      	b.n	801b078 <__kernel_rem_pio2f+0x160>
 801b174:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 801b178:	aa08      	add	r2, sp, #32
 801b17a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801b17e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801b182:	e7f3      	b.n	801b16c <__kernel_rem_pio2f+0x254>
 801b184:	a908      	add	r1, sp, #32
 801b186:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801b18a:	3801      	subs	r0, #1
 801b18c:	430a      	orrs	r2, r1
 801b18e:	e7ab      	b.n	801b0e8 <__kernel_rem_pio2f+0x1d0>
 801b190:	3201      	adds	r2, #1
 801b192:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 801b196:	2e00      	cmp	r6, #0
 801b198:	d0fa      	beq.n	801b190 <__kernel_rem_pio2f+0x278>
 801b19a:	9905      	ldr	r1, [sp, #20]
 801b19c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 801b1a0:	eb0d 0001 	add.w	r0, sp, r1
 801b1a4:	18e6      	adds	r6, r4, r3
 801b1a6:	a91c      	add	r1, sp, #112	@ 0x70
 801b1a8:	f104 0c01 	add.w	ip, r4, #1
 801b1ac:	384c      	subs	r0, #76	@ 0x4c
 801b1ae:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 801b1b2:	4422      	add	r2, r4
 801b1b4:	4562      	cmp	r2, ip
 801b1b6:	da04      	bge.n	801b1c2 <__kernel_rem_pio2f+0x2aa>
 801b1b8:	4614      	mov	r4, r2
 801b1ba:	e710      	b.n	801afde <__kernel_rem_pio2f+0xc6>
 801b1bc:	9804      	ldr	r0, [sp, #16]
 801b1be:	2201      	movs	r2, #1
 801b1c0:	e7e7      	b.n	801b192 <__kernel_rem_pio2f+0x27a>
 801b1c2:	9903      	ldr	r1, [sp, #12]
 801b1c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 801b1c8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 801b1cc:	9105      	str	r1, [sp, #20]
 801b1ce:	ee07 1a90 	vmov	s15, r1
 801b1d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b1d6:	2400      	movs	r4, #0
 801b1d8:	ece6 7a01 	vstmia	r6!, {s15}
 801b1dc:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 801b210 <__kernel_rem_pio2f+0x2f8>
 801b1e0:	46b1      	mov	r9, r6
 801b1e2:	455c      	cmp	r4, fp
 801b1e4:	dd04      	ble.n	801b1f0 <__kernel_rem_pio2f+0x2d8>
 801b1e6:	ece0 7a01 	vstmia	r0!, {s15}
 801b1ea:	f10c 0c01 	add.w	ip, ip, #1
 801b1ee:	e7e1      	b.n	801b1b4 <__kernel_rem_pio2f+0x29c>
 801b1f0:	ecfe 6a01 	vldmia	lr!, {s13}
 801b1f4:	ed39 7a01 	vldmdb	r9!, {s14}
 801b1f8:	3401      	adds	r4, #1
 801b1fa:	eee6 7a87 	vfma.f32	s15, s13, s14
 801b1fe:	e7f0      	b.n	801b1e2 <__kernel_rem_pio2f+0x2ca>
 801b200:	0801e1c4 	.word	0x0801e1c4
 801b204:	0801e198 	.word	0x0801e198
 801b208:	43800000 	.word	0x43800000
 801b20c:	3b800000 	.word	0x3b800000
 801b210:	00000000 	.word	0x00000000
 801b214:	9b02      	ldr	r3, [sp, #8]
 801b216:	eeb0 0a48 	vmov.f32	s0, s16
 801b21a:	eba3 0008 	sub.w	r0, r3, r8
 801b21e:	f000 f8e3 	bl	801b3e8 <scalbnf>
 801b222:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 801b208 <__kernel_rem_pio2f+0x2f0>
 801b226:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801b22a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b22e:	db19      	blt.n	801b264 <__kernel_rem_pio2f+0x34c>
 801b230:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 801b20c <__kernel_rem_pio2f+0x2f4>
 801b234:	ee60 7a27 	vmul.f32	s15, s0, s15
 801b238:	aa08      	add	r2, sp, #32
 801b23a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801b23e:	3508      	adds	r5, #8
 801b240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b244:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801b248:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801b24c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801b250:	ee10 3a10 	vmov	r3, s0
 801b254:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801b258:	ee17 3a90 	vmov	r3, s15
 801b25c:	3401      	adds	r4, #1
 801b25e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801b262:	e74c      	b.n	801b0fe <__kernel_rem_pio2f+0x1e6>
 801b264:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801b268:	aa08      	add	r2, sp, #32
 801b26a:	ee10 3a10 	vmov	r3, s0
 801b26e:	e7f6      	b.n	801b25e <__kernel_rem_pio2f+0x346>
 801b270:	a808      	add	r0, sp, #32
 801b272:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801b276:	9001      	str	r0, [sp, #4]
 801b278:	ee07 0a90 	vmov	s15, r0
 801b27c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801b280:	3b01      	subs	r3, #1
 801b282:	ee67 7a80 	vmul.f32	s15, s15, s0
 801b286:	ee20 0a07 	vmul.f32	s0, s0, s14
 801b28a:	ed62 7a01 	vstmdb	r2!, {s15}
 801b28e:	e743      	b.n	801b118 <__kernel_rem_pio2f+0x200>
 801b290:	ecfc 6a01 	vldmia	ip!, {s13}
 801b294:	ecb5 7a01 	vldmia	r5!, {s14}
 801b298:	eee6 7a87 	vfma.f32	s15, s13, s14
 801b29c:	3001      	adds	r0, #1
 801b29e:	4550      	cmp	r0, sl
 801b2a0:	dc01      	bgt.n	801b2a6 <__kernel_rem_pio2f+0x38e>
 801b2a2:	4290      	cmp	r0, r2
 801b2a4:	ddf4      	ble.n	801b290 <__kernel_rem_pio2f+0x378>
 801b2a6:	a858      	add	r0, sp, #352	@ 0x160
 801b2a8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 801b2ac:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 801b2b0:	3b01      	subs	r3, #1
 801b2b2:	e735      	b.n	801b120 <__kernel_rem_pio2f+0x208>
 801b2b4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801b2b6:	2b02      	cmp	r3, #2
 801b2b8:	dc09      	bgt.n	801b2ce <__kernel_rem_pio2f+0x3b6>
 801b2ba:	2b00      	cmp	r3, #0
 801b2bc:	dc27      	bgt.n	801b30e <__kernel_rem_pio2f+0x3f6>
 801b2be:	d040      	beq.n	801b342 <__kernel_rem_pio2f+0x42a>
 801b2c0:	f009 0007 	and.w	r0, r9, #7
 801b2c4:	b059      	add	sp, #356	@ 0x164
 801b2c6:	ecbd 8b04 	vpop	{d8-d9}
 801b2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b2ce:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801b2d0:	2b03      	cmp	r3, #3
 801b2d2:	d1f5      	bne.n	801b2c0 <__kernel_rem_pio2f+0x3a8>
 801b2d4:	aa30      	add	r2, sp, #192	@ 0xc0
 801b2d6:	1f0b      	subs	r3, r1, #4
 801b2d8:	4413      	add	r3, r2
 801b2da:	461a      	mov	r2, r3
 801b2dc:	4620      	mov	r0, r4
 801b2de:	2800      	cmp	r0, #0
 801b2e0:	dc50      	bgt.n	801b384 <__kernel_rem_pio2f+0x46c>
 801b2e2:	4622      	mov	r2, r4
 801b2e4:	2a01      	cmp	r2, #1
 801b2e6:	dc5d      	bgt.n	801b3a4 <__kernel_rem_pio2f+0x48c>
 801b2e8:	ab30      	add	r3, sp, #192	@ 0xc0
 801b2ea:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 801b210 <__kernel_rem_pio2f+0x2f8>
 801b2ee:	440b      	add	r3, r1
 801b2f0:	2c01      	cmp	r4, #1
 801b2f2:	dc67      	bgt.n	801b3c4 <__kernel_rem_pio2f+0x4ac>
 801b2f4:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 801b2f8:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 801b2fc:	2e00      	cmp	r6, #0
 801b2fe:	d167      	bne.n	801b3d0 <__kernel_rem_pio2f+0x4b8>
 801b300:	edc7 6a00 	vstr	s13, [r7]
 801b304:	ed87 7a01 	vstr	s14, [r7, #4]
 801b308:	edc7 7a02 	vstr	s15, [r7, #8]
 801b30c:	e7d8      	b.n	801b2c0 <__kernel_rem_pio2f+0x3a8>
 801b30e:	ab30      	add	r3, sp, #192	@ 0xc0
 801b310:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 801b210 <__kernel_rem_pio2f+0x2f8>
 801b314:	440b      	add	r3, r1
 801b316:	4622      	mov	r2, r4
 801b318:	2a00      	cmp	r2, #0
 801b31a:	da24      	bge.n	801b366 <__kernel_rem_pio2f+0x44e>
 801b31c:	b34e      	cbz	r6, 801b372 <__kernel_rem_pio2f+0x45a>
 801b31e:	eef1 7a47 	vneg.f32	s15, s14
 801b322:	edc7 7a00 	vstr	s15, [r7]
 801b326:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 801b32a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801b32e:	aa31      	add	r2, sp, #196	@ 0xc4
 801b330:	2301      	movs	r3, #1
 801b332:	429c      	cmp	r4, r3
 801b334:	da20      	bge.n	801b378 <__kernel_rem_pio2f+0x460>
 801b336:	b10e      	cbz	r6, 801b33c <__kernel_rem_pio2f+0x424>
 801b338:	eef1 7a67 	vneg.f32	s15, s15
 801b33c:	edc7 7a01 	vstr	s15, [r7, #4]
 801b340:	e7be      	b.n	801b2c0 <__kernel_rem_pio2f+0x3a8>
 801b342:	ab30      	add	r3, sp, #192	@ 0xc0
 801b344:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 801b210 <__kernel_rem_pio2f+0x2f8>
 801b348:	440b      	add	r3, r1
 801b34a:	2c00      	cmp	r4, #0
 801b34c:	da05      	bge.n	801b35a <__kernel_rem_pio2f+0x442>
 801b34e:	b10e      	cbz	r6, 801b354 <__kernel_rem_pio2f+0x43c>
 801b350:	eef1 7a67 	vneg.f32	s15, s15
 801b354:	edc7 7a00 	vstr	s15, [r7]
 801b358:	e7b2      	b.n	801b2c0 <__kernel_rem_pio2f+0x3a8>
 801b35a:	ed33 7a01 	vldmdb	r3!, {s14}
 801b35e:	3c01      	subs	r4, #1
 801b360:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b364:	e7f1      	b.n	801b34a <__kernel_rem_pio2f+0x432>
 801b366:	ed73 7a01 	vldmdb	r3!, {s15}
 801b36a:	3a01      	subs	r2, #1
 801b36c:	ee37 7a27 	vadd.f32	s14, s14, s15
 801b370:	e7d2      	b.n	801b318 <__kernel_rem_pio2f+0x400>
 801b372:	eef0 7a47 	vmov.f32	s15, s14
 801b376:	e7d4      	b.n	801b322 <__kernel_rem_pio2f+0x40a>
 801b378:	ecb2 7a01 	vldmia	r2!, {s14}
 801b37c:	3301      	adds	r3, #1
 801b37e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b382:	e7d6      	b.n	801b332 <__kernel_rem_pio2f+0x41a>
 801b384:	ed72 7a01 	vldmdb	r2!, {s15}
 801b388:	edd2 6a01 	vldr	s13, [r2, #4]
 801b38c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801b390:	3801      	subs	r0, #1
 801b392:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801b396:	ed82 7a00 	vstr	s14, [r2]
 801b39a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801b39e:	edc2 7a01 	vstr	s15, [r2, #4]
 801b3a2:	e79c      	b.n	801b2de <__kernel_rem_pio2f+0x3c6>
 801b3a4:	ed73 7a01 	vldmdb	r3!, {s15}
 801b3a8:	edd3 6a01 	vldr	s13, [r3, #4]
 801b3ac:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801b3b0:	3a01      	subs	r2, #1
 801b3b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801b3b6:	ed83 7a00 	vstr	s14, [r3]
 801b3ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801b3be:	edc3 7a01 	vstr	s15, [r3, #4]
 801b3c2:	e78f      	b.n	801b2e4 <__kernel_rem_pio2f+0x3cc>
 801b3c4:	ed33 7a01 	vldmdb	r3!, {s14}
 801b3c8:	3c01      	subs	r4, #1
 801b3ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b3ce:	e78f      	b.n	801b2f0 <__kernel_rem_pio2f+0x3d8>
 801b3d0:	eef1 6a66 	vneg.f32	s13, s13
 801b3d4:	eeb1 7a47 	vneg.f32	s14, s14
 801b3d8:	edc7 6a00 	vstr	s13, [r7]
 801b3dc:	ed87 7a01 	vstr	s14, [r7, #4]
 801b3e0:	eef1 7a67 	vneg.f32	s15, s15
 801b3e4:	e790      	b.n	801b308 <__kernel_rem_pio2f+0x3f0>
 801b3e6:	bf00      	nop

0801b3e8 <scalbnf>:
 801b3e8:	ee10 3a10 	vmov	r3, s0
 801b3ec:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 801b3f0:	d02b      	beq.n	801b44a <scalbnf+0x62>
 801b3f2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 801b3f6:	d302      	bcc.n	801b3fe <scalbnf+0x16>
 801b3f8:	ee30 0a00 	vadd.f32	s0, s0, s0
 801b3fc:	4770      	bx	lr
 801b3fe:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801b402:	d123      	bne.n	801b44c <scalbnf+0x64>
 801b404:	4b24      	ldr	r3, [pc, #144]	@ (801b498 <scalbnf+0xb0>)
 801b406:	eddf 7a25 	vldr	s15, [pc, #148]	@ 801b49c <scalbnf+0xb4>
 801b40a:	4298      	cmp	r0, r3
 801b40c:	ee20 0a27 	vmul.f32	s0, s0, s15
 801b410:	db17      	blt.n	801b442 <scalbnf+0x5a>
 801b412:	ee10 3a10 	vmov	r3, s0
 801b416:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801b41a:	3a19      	subs	r2, #25
 801b41c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 801b420:	4288      	cmp	r0, r1
 801b422:	dd15      	ble.n	801b450 <scalbnf+0x68>
 801b424:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 801b4a0 <scalbnf+0xb8>
 801b428:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801b4a4 <scalbnf+0xbc>
 801b42c:	ee10 3a10 	vmov	r3, s0
 801b430:	eeb0 7a67 	vmov.f32	s14, s15
 801b434:	2b00      	cmp	r3, #0
 801b436:	bfb8      	it	lt
 801b438:	eef0 7a66 	vmovlt.f32	s15, s13
 801b43c:	ee27 0a87 	vmul.f32	s0, s15, s14
 801b440:	4770      	bx	lr
 801b442:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801b4a8 <scalbnf+0xc0>
 801b446:	ee27 0a80 	vmul.f32	s0, s15, s0
 801b44a:	4770      	bx	lr
 801b44c:	0dd2      	lsrs	r2, r2, #23
 801b44e:	e7e5      	b.n	801b41c <scalbnf+0x34>
 801b450:	4410      	add	r0, r2
 801b452:	28fe      	cmp	r0, #254	@ 0xfe
 801b454:	dce6      	bgt.n	801b424 <scalbnf+0x3c>
 801b456:	2800      	cmp	r0, #0
 801b458:	dd06      	ble.n	801b468 <scalbnf+0x80>
 801b45a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801b45e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801b462:	ee00 3a10 	vmov	s0, r3
 801b466:	4770      	bx	lr
 801b468:	f110 0f16 	cmn.w	r0, #22
 801b46c:	da09      	bge.n	801b482 <scalbnf+0x9a>
 801b46e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 801b4a8 <scalbnf+0xc0>
 801b472:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801b4ac <scalbnf+0xc4>
 801b476:	ee10 3a10 	vmov	r3, s0
 801b47a:	eeb0 7a67 	vmov.f32	s14, s15
 801b47e:	2b00      	cmp	r3, #0
 801b480:	e7d9      	b.n	801b436 <scalbnf+0x4e>
 801b482:	3019      	adds	r0, #25
 801b484:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801b488:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801b48c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 801b4b0 <scalbnf+0xc8>
 801b490:	ee07 3a90 	vmov	s15, r3
 801b494:	e7d7      	b.n	801b446 <scalbnf+0x5e>
 801b496:	bf00      	nop
 801b498:	ffff3cb0 	.word	0xffff3cb0
 801b49c:	4c000000 	.word	0x4c000000
 801b4a0:	7149f2ca 	.word	0x7149f2ca
 801b4a4:	f149f2ca 	.word	0xf149f2ca
 801b4a8:	0da24260 	.word	0x0da24260
 801b4ac:	8da24260 	.word	0x8da24260
 801b4b0:	33000000 	.word	0x33000000

0801b4b4 <floorf>:
 801b4b4:	ee10 3a10 	vmov	r3, s0
 801b4b8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801b4bc:	3a7f      	subs	r2, #127	@ 0x7f
 801b4be:	2a16      	cmp	r2, #22
 801b4c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801b4c4:	dc2b      	bgt.n	801b51e <floorf+0x6a>
 801b4c6:	2a00      	cmp	r2, #0
 801b4c8:	da12      	bge.n	801b4f0 <floorf+0x3c>
 801b4ca:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801b530 <floorf+0x7c>
 801b4ce:	ee30 0a27 	vadd.f32	s0, s0, s15
 801b4d2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801b4d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b4da:	dd06      	ble.n	801b4ea <floorf+0x36>
 801b4dc:	2b00      	cmp	r3, #0
 801b4de:	da24      	bge.n	801b52a <floorf+0x76>
 801b4e0:	2900      	cmp	r1, #0
 801b4e2:	4b14      	ldr	r3, [pc, #80]	@ (801b534 <floorf+0x80>)
 801b4e4:	bf08      	it	eq
 801b4e6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801b4ea:	ee00 3a10 	vmov	s0, r3
 801b4ee:	4770      	bx	lr
 801b4f0:	4911      	ldr	r1, [pc, #68]	@ (801b538 <floorf+0x84>)
 801b4f2:	4111      	asrs	r1, r2
 801b4f4:	420b      	tst	r3, r1
 801b4f6:	d0fa      	beq.n	801b4ee <floorf+0x3a>
 801b4f8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 801b530 <floorf+0x7c>
 801b4fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 801b500:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801b504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b508:	ddef      	ble.n	801b4ea <floorf+0x36>
 801b50a:	2b00      	cmp	r3, #0
 801b50c:	bfbe      	ittt	lt
 801b50e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801b512:	fa40 f202 	asrlt.w	r2, r0, r2
 801b516:	189b      	addlt	r3, r3, r2
 801b518:	ea23 0301 	bic.w	r3, r3, r1
 801b51c:	e7e5      	b.n	801b4ea <floorf+0x36>
 801b51e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801b522:	d3e4      	bcc.n	801b4ee <floorf+0x3a>
 801b524:	ee30 0a00 	vadd.f32	s0, s0, s0
 801b528:	4770      	bx	lr
 801b52a:	2300      	movs	r3, #0
 801b52c:	e7dd      	b.n	801b4ea <floorf+0x36>
 801b52e:	bf00      	nop
 801b530:	7149f2ca 	.word	0x7149f2ca
 801b534:	bf800000 	.word	0xbf800000
 801b538:	007fffff 	.word	0x007fffff

0801b53c <calloc>:
 801b53c:	4b02      	ldr	r3, [pc, #8]	@ (801b548 <calloc+0xc>)
 801b53e:	460a      	mov	r2, r1
 801b540:	4601      	mov	r1, r0
 801b542:	6818      	ldr	r0, [r3, #0]
 801b544:	f000 b802 	b.w	801b54c <_calloc_r>
 801b548:	20000908 	.word	0x20000908

0801b54c <_calloc_r>:
 801b54c:	b570      	push	{r4, r5, r6, lr}
 801b54e:	fba1 5402 	umull	r5, r4, r1, r2
 801b552:	b934      	cbnz	r4, 801b562 <_calloc_r+0x16>
 801b554:	4629      	mov	r1, r5
 801b556:	f000 f899 	bl	801b68c <_malloc_r>
 801b55a:	4606      	mov	r6, r0
 801b55c:	b928      	cbnz	r0, 801b56a <_calloc_r+0x1e>
 801b55e:	4630      	mov	r0, r6
 801b560:	bd70      	pop	{r4, r5, r6, pc}
 801b562:	220c      	movs	r2, #12
 801b564:	6002      	str	r2, [r0, #0]
 801b566:	2600      	movs	r6, #0
 801b568:	e7f9      	b.n	801b55e <_calloc_r+0x12>
 801b56a:	462a      	mov	r2, r5
 801b56c:	4621      	mov	r1, r4
 801b56e:	f000 fcd5 	bl	801bf1c <memset>
 801b572:	e7f4      	b.n	801b55e <_calloc_r+0x12>

0801b574 <exit>:
 801b574:	b508      	push	{r3, lr}
 801b576:	4b06      	ldr	r3, [pc, #24]	@ (801b590 <exit+0x1c>)
 801b578:	4604      	mov	r4, r0
 801b57a:	b113      	cbz	r3, 801b582 <exit+0xe>
 801b57c:	2100      	movs	r1, #0
 801b57e:	f3af 8000 	nop.w
 801b582:	4b04      	ldr	r3, [pc, #16]	@ (801b594 <exit+0x20>)
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	b103      	cbz	r3, 801b58a <exit+0x16>
 801b588:	4798      	blx	r3
 801b58a:	4620      	mov	r0, r4
 801b58c:	f7e8 fb42 	bl	8003c14 <_exit>
 801b590:	00000000 	.word	0x00000000
 801b594:	20011c7c 	.word	0x20011c7c

0801b598 <getenv>:
 801b598:	b507      	push	{r0, r1, r2, lr}
 801b59a:	4b04      	ldr	r3, [pc, #16]	@ (801b5ac <getenv+0x14>)
 801b59c:	4601      	mov	r1, r0
 801b59e:	aa01      	add	r2, sp, #4
 801b5a0:	6818      	ldr	r0, [r3, #0]
 801b5a2:	f000 f805 	bl	801b5b0 <_findenv_r>
 801b5a6:	b003      	add	sp, #12
 801b5a8:	f85d fb04 	ldr.w	pc, [sp], #4
 801b5ac:	20000908 	.word	0x20000908

0801b5b0 <_findenv_r>:
 801b5b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5b4:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801b624 <_findenv_r+0x74>
 801b5b8:	4606      	mov	r6, r0
 801b5ba:	4689      	mov	r9, r1
 801b5bc:	4617      	mov	r7, r2
 801b5be:	f000 fda3 	bl	801c108 <__env_lock>
 801b5c2:	f8da 4000 	ldr.w	r4, [sl]
 801b5c6:	b134      	cbz	r4, 801b5d6 <_findenv_r+0x26>
 801b5c8:	464b      	mov	r3, r9
 801b5ca:	4698      	mov	r8, r3
 801b5cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b5d0:	b13a      	cbz	r2, 801b5e2 <_findenv_r+0x32>
 801b5d2:	2a3d      	cmp	r2, #61	@ 0x3d
 801b5d4:	d1f9      	bne.n	801b5ca <_findenv_r+0x1a>
 801b5d6:	4630      	mov	r0, r6
 801b5d8:	f000 fd9c 	bl	801c114 <__env_unlock>
 801b5dc:	2000      	movs	r0, #0
 801b5de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b5e2:	eba8 0809 	sub.w	r8, r8, r9
 801b5e6:	46a3      	mov	fp, r4
 801b5e8:	f854 0b04 	ldr.w	r0, [r4], #4
 801b5ec:	2800      	cmp	r0, #0
 801b5ee:	d0f2      	beq.n	801b5d6 <_findenv_r+0x26>
 801b5f0:	4642      	mov	r2, r8
 801b5f2:	4649      	mov	r1, r9
 801b5f4:	f000 fca7 	bl	801bf46 <strncmp>
 801b5f8:	2800      	cmp	r0, #0
 801b5fa:	d1f4      	bne.n	801b5e6 <_findenv_r+0x36>
 801b5fc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801b600:	eb03 0508 	add.w	r5, r3, r8
 801b604:	f813 3008 	ldrb.w	r3, [r3, r8]
 801b608:	2b3d      	cmp	r3, #61	@ 0x3d
 801b60a:	d1ec      	bne.n	801b5e6 <_findenv_r+0x36>
 801b60c:	f8da 3000 	ldr.w	r3, [sl]
 801b610:	ebab 0303 	sub.w	r3, fp, r3
 801b614:	109b      	asrs	r3, r3, #2
 801b616:	4630      	mov	r0, r6
 801b618:	603b      	str	r3, [r7, #0]
 801b61a:	f000 fd7b 	bl	801c114 <__env_unlock>
 801b61e:	1c68      	adds	r0, r5, #1
 801b620:	e7dd      	b.n	801b5de <_findenv_r+0x2e>
 801b622:	bf00      	nop
 801b624:	20000000 	.word	0x20000000

0801b628 <malloc>:
 801b628:	4b02      	ldr	r3, [pc, #8]	@ (801b634 <malloc+0xc>)
 801b62a:	4601      	mov	r1, r0
 801b62c:	6818      	ldr	r0, [r3, #0]
 801b62e:	f000 b82d 	b.w	801b68c <_malloc_r>
 801b632:	bf00      	nop
 801b634:	20000908 	.word	0x20000908

0801b638 <free>:
 801b638:	4b02      	ldr	r3, [pc, #8]	@ (801b644 <free+0xc>)
 801b63a:	4601      	mov	r1, r0
 801b63c:	6818      	ldr	r0, [r3, #0]
 801b63e:	f000 bd6f 	b.w	801c120 <_free_r>
 801b642:	bf00      	nop
 801b644:	20000908 	.word	0x20000908

0801b648 <sbrk_aligned>:
 801b648:	b570      	push	{r4, r5, r6, lr}
 801b64a:	4e0f      	ldr	r6, [pc, #60]	@ (801b688 <sbrk_aligned+0x40>)
 801b64c:	460c      	mov	r4, r1
 801b64e:	6831      	ldr	r1, [r6, #0]
 801b650:	4605      	mov	r5, r0
 801b652:	b911      	cbnz	r1, 801b65a <sbrk_aligned+0x12>
 801b654:	f000 fcd4 	bl	801c000 <_sbrk_r>
 801b658:	6030      	str	r0, [r6, #0]
 801b65a:	4621      	mov	r1, r4
 801b65c:	4628      	mov	r0, r5
 801b65e:	f000 fccf 	bl	801c000 <_sbrk_r>
 801b662:	1c43      	adds	r3, r0, #1
 801b664:	d103      	bne.n	801b66e <sbrk_aligned+0x26>
 801b666:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801b66a:	4620      	mov	r0, r4
 801b66c:	bd70      	pop	{r4, r5, r6, pc}
 801b66e:	1cc4      	adds	r4, r0, #3
 801b670:	f024 0403 	bic.w	r4, r4, #3
 801b674:	42a0      	cmp	r0, r4
 801b676:	d0f8      	beq.n	801b66a <sbrk_aligned+0x22>
 801b678:	1a21      	subs	r1, r4, r0
 801b67a:	4628      	mov	r0, r5
 801b67c:	f000 fcc0 	bl	801c000 <_sbrk_r>
 801b680:	3001      	adds	r0, #1
 801b682:	d1f2      	bne.n	801b66a <sbrk_aligned+0x22>
 801b684:	e7ef      	b.n	801b666 <sbrk_aligned+0x1e>
 801b686:	bf00      	nop
 801b688:	20011b3c 	.word	0x20011b3c

0801b68c <_malloc_r>:
 801b68c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b690:	1ccd      	adds	r5, r1, #3
 801b692:	f025 0503 	bic.w	r5, r5, #3
 801b696:	3508      	adds	r5, #8
 801b698:	2d0c      	cmp	r5, #12
 801b69a:	bf38      	it	cc
 801b69c:	250c      	movcc	r5, #12
 801b69e:	2d00      	cmp	r5, #0
 801b6a0:	4606      	mov	r6, r0
 801b6a2:	db01      	blt.n	801b6a8 <_malloc_r+0x1c>
 801b6a4:	42a9      	cmp	r1, r5
 801b6a6:	d904      	bls.n	801b6b2 <_malloc_r+0x26>
 801b6a8:	230c      	movs	r3, #12
 801b6aa:	6033      	str	r3, [r6, #0]
 801b6ac:	2000      	movs	r0, #0
 801b6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b6b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b788 <_malloc_r+0xfc>
 801b6b6:	f000 f869 	bl	801b78c <__malloc_lock>
 801b6ba:	f8d8 3000 	ldr.w	r3, [r8]
 801b6be:	461c      	mov	r4, r3
 801b6c0:	bb44      	cbnz	r4, 801b714 <_malloc_r+0x88>
 801b6c2:	4629      	mov	r1, r5
 801b6c4:	4630      	mov	r0, r6
 801b6c6:	f7ff ffbf 	bl	801b648 <sbrk_aligned>
 801b6ca:	1c43      	adds	r3, r0, #1
 801b6cc:	4604      	mov	r4, r0
 801b6ce:	d158      	bne.n	801b782 <_malloc_r+0xf6>
 801b6d0:	f8d8 4000 	ldr.w	r4, [r8]
 801b6d4:	4627      	mov	r7, r4
 801b6d6:	2f00      	cmp	r7, #0
 801b6d8:	d143      	bne.n	801b762 <_malloc_r+0xd6>
 801b6da:	2c00      	cmp	r4, #0
 801b6dc:	d04b      	beq.n	801b776 <_malloc_r+0xea>
 801b6de:	6823      	ldr	r3, [r4, #0]
 801b6e0:	4639      	mov	r1, r7
 801b6e2:	4630      	mov	r0, r6
 801b6e4:	eb04 0903 	add.w	r9, r4, r3
 801b6e8:	f000 fc8a 	bl	801c000 <_sbrk_r>
 801b6ec:	4581      	cmp	r9, r0
 801b6ee:	d142      	bne.n	801b776 <_malloc_r+0xea>
 801b6f0:	6821      	ldr	r1, [r4, #0]
 801b6f2:	1a6d      	subs	r5, r5, r1
 801b6f4:	4629      	mov	r1, r5
 801b6f6:	4630      	mov	r0, r6
 801b6f8:	f7ff ffa6 	bl	801b648 <sbrk_aligned>
 801b6fc:	3001      	adds	r0, #1
 801b6fe:	d03a      	beq.n	801b776 <_malloc_r+0xea>
 801b700:	6823      	ldr	r3, [r4, #0]
 801b702:	442b      	add	r3, r5
 801b704:	6023      	str	r3, [r4, #0]
 801b706:	f8d8 3000 	ldr.w	r3, [r8]
 801b70a:	685a      	ldr	r2, [r3, #4]
 801b70c:	bb62      	cbnz	r2, 801b768 <_malloc_r+0xdc>
 801b70e:	f8c8 7000 	str.w	r7, [r8]
 801b712:	e00f      	b.n	801b734 <_malloc_r+0xa8>
 801b714:	6822      	ldr	r2, [r4, #0]
 801b716:	1b52      	subs	r2, r2, r5
 801b718:	d420      	bmi.n	801b75c <_malloc_r+0xd0>
 801b71a:	2a0b      	cmp	r2, #11
 801b71c:	d917      	bls.n	801b74e <_malloc_r+0xc2>
 801b71e:	1961      	adds	r1, r4, r5
 801b720:	42a3      	cmp	r3, r4
 801b722:	6025      	str	r5, [r4, #0]
 801b724:	bf18      	it	ne
 801b726:	6059      	strne	r1, [r3, #4]
 801b728:	6863      	ldr	r3, [r4, #4]
 801b72a:	bf08      	it	eq
 801b72c:	f8c8 1000 	streq.w	r1, [r8]
 801b730:	5162      	str	r2, [r4, r5]
 801b732:	604b      	str	r3, [r1, #4]
 801b734:	4630      	mov	r0, r6
 801b736:	f000 f82f 	bl	801b798 <__malloc_unlock>
 801b73a:	f104 000b 	add.w	r0, r4, #11
 801b73e:	1d23      	adds	r3, r4, #4
 801b740:	f020 0007 	bic.w	r0, r0, #7
 801b744:	1ac2      	subs	r2, r0, r3
 801b746:	bf1c      	itt	ne
 801b748:	1a1b      	subne	r3, r3, r0
 801b74a:	50a3      	strne	r3, [r4, r2]
 801b74c:	e7af      	b.n	801b6ae <_malloc_r+0x22>
 801b74e:	6862      	ldr	r2, [r4, #4]
 801b750:	42a3      	cmp	r3, r4
 801b752:	bf0c      	ite	eq
 801b754:	f8c8 2000 	streq.w	r2, [r8]
 801b758:	605a      	strne	r2, [r3, #4]
 801b75a:	e7eb      	b.n	801b734 <_malloc_r+0xa8>
 801b75c:	4623      	mov	r3, r4
 801b75e:	6864      	ldr	r4, [r4, #4]
 801b760:	e7ae      	b.n	801b6c0 <_malloc_r+0x34>
 801b762:	463c      	mov	r4, r7
 801b764:	687f      	ldr	r7, [r7, #4]
 801b766:	e7b6      	b.n	801b6d6 <_malloc_r+0x4a>
 801b768:	461a      	mov	r2, r3
 801b76a:	685b      	ldr	r3, [r3, #4]
 801b76c:	42a3      	cmp	r3, r4
 801b76e:	d1fb      	bne.n	801b768 <_malloc_r+0xdc>
 801b770:	2300      	movs	r3, #0
 801b772:	6053      	str	r3, [r2, #4]
 801b774:	e7de      	b.n	801b734 <_malloc_r+0xa8>
 801b776:	230c      	movs	r3, #12
 801b778:	6033      	str	r3, [r6, #0]
 801b77a:	4630      	mov	r0, r6
 801b77c:	f000 f80c 	bl	801b798 <__malloc_unlock>
 801b780:	e794      	b.n	801b6ac <_malloc_r+0x20>
 801b782:	6005      	str	r5, [r0, #0]
 801b784:	e7d6      	b.n	801b734 <_malloc_r+0xa8>
 801b786:	bf00      	nop
 801b788:	20011b40 	.word	0x20011b40

0801b78c <__malloc_lock>:
 801b78c:	4801      	ldr	r0, [pc, #4]	@ (801b794 <__malloc_lock+0x8>)
 801b78e:	f000 bc84 	b.w	801c09a <__retarget_lock_acquire_recursive>
 801b792:	bf00      	nop
 801b794:	20011c85 	.word	0x20011c85

0801b798 <__malloc_unlock>:
 801b798:	4801      	ldr	r0, [pc, #4]	@ (801b7a0 <__malloc_unlock+0x8>)
 801b79a:	f000 bc7f 	b.w	801c09c <__retarget_lock_release_recursive>
 801b79e:	bf00      	nop
 801b7a0:	20011c85 	.word	0x20011c85

0801b7a4 <srand>:
 801b7a4:	b538      	push	{r3, r4, r5, lr}
 801b7a6:	4b10      	ldr	r3, [pc, #64]	@ (801b7e8 <srand+0x44>)
 801b7a8:	681d      	ldr	r5, [r3, #0]
 801b7aa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801b7ac:	4604      	mov	r4, r0
 801b7ae:	b9b3      	cbnz	r3, 801b7de <srand+0x3a>
 801b7b0:	2018      	movs	r0, #24
 801b7b2:	f7ff ff39 	bl	801b628 <malloc>
 801b7b6:	4602      	mov	r2, r0
 801b7b8:	6328      	str	r0, [r5, #48]	@ 0x30
 801b7ba:	b920      	cbnz	r0, 801b7c6 <srand+0x22>
 801b7bc:	4b0b      	ldr	r3, [pc, #44]	@ (801b7ec <srand+0x48>)
 801b7be:	480c      	ldr	r0, [pc, #48]	@ (801b7f0 <srand+0x4c>)
 801b7c0:	2146      	movs	r1, #70	@ 0x46
 801b7c2:	f000 fc83 	bl	801c0cc <__assert_func>
 801b7c6:	490b      	ldr	r1, [pc, #44]	@ (801b7f4 <srand+0x50>)
 801b7c8:	4b0b      	ldr	r3, [pc, #44]	@ (801b7f8 <srand+0x54>)
 801b7ca:	e9c0 1300 	strd	r1, r3, [r0]
 801b7ce:	4b0b      	ldr	r3, [pc, #44]	@ (801b7fc <srand+0x58>)
 801b7d0:	6083      	str	r3, [r0, #8]
 801b7d2:	230b      	movs	r3, #11
 801b7d4:	8183      	strh	r3, [r0, #12]
 801b7d6:	2100      	movs	r1, #0
 801b7d8:	2001      	movs	r0, #1
 801b7da:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801b7de:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801b7e0:	2200      	movs	r2, #0
 801b7e2:	611c      	str	r4, [r3, #16]
 801b7e4:	615a      	str	r2, [r3, #20]
 801b7e6:	bd38      	pop	{r3, r4, r5, pc}
 801b7e8:	20000908 	.word	0x20000908
 801b7ec:	0801e1d0 	.word	0x0801e1d0
 801b7f0:	0801e1e7 	.word	0x0801e1e7
 801b7f4:	abcd330e 	.word	0xabcd330e
 801b7f8:	e66d1234 	.word	0xe66d1234
 801b7fc:	0005deec 	.word	0x0005deec

0801b800 <rand>:
 801b800:	4b16      	ldr	r3, [pc, #88]	@ (801b85c <rand+0x5c>)
 801b802:	b510      	push	{r4, lr}
 801b804:	681c      	ldr	r4, [r3, #0]
 801b806:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b808:	b9b3      	cbnz	r3, 801b838 <rand+0x38>
 801b80a:	2018      	movs	r0, #24
 801b80c:	f7ff ff0c 	bl	801b628 <malloc>
 801b810:	4602      	mov	r2, r0
 801b812:	6320      	str	r0, [r4, #48]	@ 0x30
 801b814:	b920      	cbnz	r0, 801b820 <rand+0x20>
 801b816:	4b12      	ldr	r3, [pc, #72]	@ (801b860 <rand+0x60>)
 801b818:	4812      	ldr	r0, [pc, #72]	@ (801b864 <rand+0x64>)
 801b81a:	2152      	movs	r1, #82	@ 0x52
 801b81c:	f000 fc56 	bl	801c0cc <__assert_func>
 801b820:	4911      	ldr	r1, [pc, #68]	@ (801b868 <rand+0x68>)
 801b822:	4b12      	ldr	r3, [pc, #72]	@ (801b86c <rand+0x6c>)
 801b824:	e9c0 1300 	strd	r1, r3, [r0]
 801b828:	4b11      	ldr	r3, [pc, #68]	@ (801b870 <rand+0x70>)
 801b82a:	6083      	str	r3, [r0, #8]
 801b82c:	230b      	movs	r3, #11
 801b82e:	8183      	strh	r3, [r0, #12]
 801b830:	2100      	movs	r1, #0
 801b832:	2001      	movs	r0, #1
 801b834:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801b838:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801b83a:	480e      	ldr	r0, [pc, #56]	@ (801b874 <rand+0x74>)
 801b83c:	690b      	ldr	r3, [r1, #16]
 801b83e:	694c      	ldr	r4, [r1, #20]
 801b840:	4a0d      	ldr	r2, [pc, #52]	@ (801b878 <rand+0x78>)
 801b842:	4358      	muls	r0, r3
 801b844:	fb02 0004 	mla	r0, r2, r4, r0
 801b848:	fba3 3202 	umull	r3, r2, r3, r2
 801b84c:	3301      	adds	r3, #1
 801b84e:	eb40 0002 	adc.w	r0, r0, r2
 801b852:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801b856:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801b85a:	bd10      	pop	{r4, pc}
 801b85c:	20000908 	.word	0x20000908
 801b860:	0801e1d0 	.word	0x0801e1d0
 801b864:	0801e1e7 	.word	0x0801e1e7
 801b868:	abcd330e 	.word	0xabcd330e
 801b86c:	e66d1234 	.word	0xe66d1234
 801b870:	0005deec 	.word	0x0005deec
 801b874:	5851f42d 	.word	0x5851f42d
 801b878:	4c957f2d 	.word	0x4c957f2d

0801b87c <realloc>:
 801b87c:	4b02      	ldr	r3, [pc, #8]	@ (801b888 <realloc+0xc>)
 801b87e:	460a      	mov	r2, r1
 801b880:	4601      	mov	r1, r0
 801b882:	6818      	ldr	r0, [r3, #0]
 801b884:	f000 b802 	b.w	801b88c <_realloc_r>
 801b888:	20000908 	.word	0x20000908

0801b88c <_realloc_r>:
 801b88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b890:	4607      	mov	r7, r0
 801b892:	4614      	mov	r4, r2
 801b894:	460d      	mov	r5, r1
 801b896:	b921      	cbnz	r1, 801b8a2 <_realloc_r+0x16>
 801b898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b89c:	4611      	mov	r1, r2
 801b89e:	f7ff bef5 	b.w	801b68c <_malloc_r>
 801b8a2:	b92a      	cbnz	r2, 801b8b0 <_realloc_r+0x24>
 801b8a4:	f000 fc3c 	bl	801c120 <_free_r>
 801b8a8:	4625      	mov	r5, r4
 801b8aa:	4628      	mov	r0, r5
 801b8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b8b0:	f000 fc80 	bl	801c1b4 <_malloc_usable_size_r>
 801b8b4:	4284      	cmp	r4, r0
 801b8b6:	4606      	mov	r6, r0
 801b8b8:	d802      	bhi.n	801b8c0 <_realloc_r+0x34>
 801b8ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b8be:	d8f4      	bhi.n	801b8aa <_realloc_r+0x1e>
 801b8c0:	4621      	mov	r1, r4
 801b8c2:	4638      	mov	r0, r7
 801b8c4:	f7ff fee2 	bl	801b68c <_malloc_r>
 801b8c8:	4680      	mov	r8, r0
 801b8ca:	b908      	cbnz	r0, 801b8d0 <_realloc_r+0x44>
 801b8cc:	4645      	mov	r5, r8
 801b8ce:	e7ec      	b.n	801b8aa <_realloc_r+0x1e>
 801b8d0:	42b4      	cmp	r4, r6
 801b8d2:	4622      	mov	r2, r4
 801b8d4:	4629      	mov	r1, r5
 801b8d6:	bf28      	it	cs
 801b8d8:	4632      	movcs	r2, r6
 801b8da:	f000 fbe8 	bl	801c0ae <memcpy>
 801b8de:	4629      	mov	r1, r5
 801b8e0:	4638      	mov	r0, r7
 801b8e2:	f000 fc1d 	bl	801c120 <_free_r>
 801b8e6:	e7f1      	b.n	801b8cc <_realloc_r+0x40>

0801b8e8 <_strtoul_l.isra.0>:
 801b8e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b8ec:	4e34      	ldr	r6, [pc, #208]	@ (801b9c0 <_strtoul_l.isra.0+0xd8>)
 801b8ee:	4686      	mov	lr, r0
 801b8f0:	460d      	mov	r5, r1
 801b8f2:	4628      	mov	r0, r5
 801b8f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b8f8:	5d37      	ldrb	r7, [r6, r4]
 801b8fa:	f017 0708 	ands.w	r7, r7, #8
 801b8fe:	d1f8      	bne.n	801b8f2 <_strtoul_l.isra.0+0xa>
 801b900:	2c2d      	cmp	r4, #45	@ 0x2d
 801b902:	d110      	bne.n	801b926 <_strtoul_l.isra.0+0x3e>
 801b904:	782c      	ldrb	r4, [r5, #0]
 801b906:	2701      	movs	r7, #1
 801b908:	1c85      	adds	r5, r0, #2
 801b90a:	f033 0010 	bics.w	r0, r3, #16
 801b90e:	d115      	bne.n	801b93c <_strtoul_l.isra.0+0x54>
 801b910:	2c30      	cmp	r4, #48	@ 0x30
 801b912:	d10d      	bne.n	801b930 <_strtoul_l.isra.0+0x48>
 801b914:	7828      	ldrb	r0, [r5, #0]
 801b916:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801b91a:	2858      	cmp	r0, #88	@ 0x58
 801b91c:	d108      	bne.n	801b930 <_strtoul_l.isra.0+0x48>
 801b91e:	786c      	ldrb	r4, [r5, #1]
 801b920:	3502      	adds	r5, #2
 801b922:	2310      	movs	r3, #16
 801b924:	e00a      	b.n	801b93c <_strtoul_l.isra.0+0x54>
 801b926:	2c2b      	cmp	r4, #43	@ 0x2b
 801b928:	bf04      	itt	eq
 801b92a:	782c      	ldrbeq	r4, [r5, #0]
 801b92c:	1c85      	addeq	r5, r0, #2
 801b92e:	e7ec      	b.n	801b90a <_strtoul_l.isra.0+0x22>
 801b930:	2b00      	cmp	r3, #0
 801b932:	d1f6      	bne.n	801b922 <_strtoul_l.isra.0+0x3a>
 801b934:	2c30      	cmp	r4, #48	@ 0x30
 801b936:	bf14      	ite	ne
 801b938:	230a      	movne	r3, #10
 801b93a:	2308      	moveq	r3, #8
 801b93c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801b940:	2600      	movs	r6, #0
 801b942:	fbb8 f8f3 	udiv	r8, r8, r3
 801b946:	fb03 f908 	mul.w	r9, r3, r8
 801b94a:	ea6f 0909 	mvn.w	r9, r9
 801b94e:	4630      	mov	r0, r6
 801b950:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801b954:	f1bc 0f09 	cmp.w	ip, #9
 801b958:	d810      	bhi.n	801b97c <_strtoul_l.isra.0+0x94>
 801b95a:	4664      	mov	r4, ip
 801b95c:	42a3      	cmp	r3, r4
 801b95e:	dd1e      	ble.n	801b99e <_strtoul_l.isra.0+0xb6>
 801b960:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 801b964:	d007      	beq.n	801b976 <_strtoul_l.isra.0+0x8e>
 801b966:	4580      	cmp	r8, r0
 801b968:	d316      	bcc.n	801b998 <_strtoul_l.isra.0+0xb0>
 801b96a:	d101      	bne.n	801b970 <_strtoul_l.isra.0+0x88>
 801b96c:	45a1      	cmp	r9, r4
 801b96e:	db13      	blt.n	801b998 <_strtoul_l.isra.0+0xb0>
 801b970:	fb00 4003 	mla	r0, r0, r3, r4
 801b974:	2601      	movs	r6, #1
 801b976:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b97a:	e7e9      	b.n	801b950 <_strtoul_l.isra.0+0x68>
 801b97c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801b980:	f1bc 0f19 	cmp.w	ip, #25
 801b984:	d801      	bhi.n	801b98a <_strtoul_l.isra.0+0xa2>
 801b986:	3c37      	subs	r4, #55	@ 0x37
 801b988:	e7e8      	b.n	801b95c <_strtoul_l.isra.0+0x74>
 801b98a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801b98e:	f1bc 0f19 	cmp.w	ip, #25
 801b992:	d804      	bhi.n	801b99e <_strtoul_l.isra.0+0xb6>
 801b994:	3c57      	subs	r4, #87	@ 0x57
 801b996:	e7e1      	b.n	801b95c <_strtoul_l.isra.0+0x74>
 801b998:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801b99c:	e7eb      	b.n	801b976 <_strtoul_l.isra.0+0x8e>
 801b99e:	1c73      	adds	r3, r6, #1
 801b9a0:	d106      	bne.n	801b9b0 <_strtoul_l.isra.0+0xc8>
 801b9a2:	2322      	movs	r3, #34	@ 0x22
 801b9a4:	f8ce 3000 	str.w	r3, [lr]
 801b9a8:	4630      	mov	r0, r6
 801b9aa:	b932      	cbnz	r2, 801b9ba <_strtoul_l.isra.0+0xd2>
 801b9ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b9b0:	b107      	cbz	r7, 801b9b4 <_strtoul_l.isra.0+0xcc>
 801b9b2:	4240      	negs	r0, r0
 801b9b4:	2a00      	cmp	r2, #0
 801b9b6:	d0f9      	beq.n	801b9ac <_strtoul_l.isra.0+0xc4>
 801b9b8:	b106      	cbz	r6, 801b9bc <_strtoul_l.isra.0+0xd4>
 801b9ba:	1e69      	subs	r1, r5, #1
 801b9bc:	6011      	str	r1, [r2, #0]
 801b9be:	e7f5      	b.n	801b9ac <_strtoul_l.isra.0+0xc4>
 801b9c0:	0801e2af 	.word	0x0801e2af

0801b9c4 <strtoul>:
 801b9c4:	4613      	mov	r3, r2
 801b9c6:	460a      	mov	r2, r1
 801b9c8:	4601      	mov	r1, r0
 801b9ca:	4802      	ldr	r0, [pc, #8]	@ (801b9d4 <strtoul+0x10>)
 801b9cc:	6800      	ldr	r0, [r0, #0]
 801b9ce:	f7ff bf8b 	b.w	801b8e8 <_strtoul_l.isra.0>
 801b9d2:	bf00      	nop
 801b9d4:	20000908 	.word	0x20000908

0801b9d8 <std>:
 801b9d8:	2300      	movs	r3, #0
 801b9da:	b510      	push	{r4, lr}
 801b9dc:	4604      	mov	r4, r0
 801b9de:	e9c0 3300 	strd	r3, r3, [r0]
 801b9e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b9e6:	6083      	str	r3, [r0, #8]
 801b9e8:	8181      	strh	r1, [r0, #12]
 801b9ea:	6643      	str	r3, [r0, #100]	@ 0x64
 801b9ec:	81c2      	strh	r2, [r0, #14]
 801b9ee:	6183      	str	r3, [r0, #24]
 801b9f0:	4619      	mov	r1, r3
 801b9f2:	2208      	movs	r2, #8
 801b9f4:	305c      	adds	r0, #92	@ 0x5c
 801b9f6:	f000 fa91 	bl	801bf1c <memset>
 801b9fa:	4b0d      	ldr	r3, [pc, #52]	@ (801ba30 <std+0x58>)
 801b9fc:	6263      	str	r3, [r4, #36]	@ 0x24
 801b9fe:	4b0d      	ldr	r3, [pc, #52]	@ (801ba34 <std+0x5c>)
 801ba00:	62a3      	str	r3, [r4, #40]	@ 0x28
 801ba02:	4b0d      	ldr	r3, [pc, #52]	@ (801ba38 <std+0x60>)
 801ba04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801ba06:	4b0d      	ldr	r3, [pc, #52]	@ (801ba3c <std+0x64>)
 801ba08:	6323      	str	r3, [r4, #48]	@ 0x30
 801ba0a:	4b0d      	ldr	r3, [pc, #52]	@ (801ba40 <std+0x68>)
 801ba0c:	6224      	str	r4, [r4, #32]
 801ba0e:	429c      	cmp	r4, r3
 801ba10:	d006      	beq.n	801ba20 <std+0x48>
 801ba12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801ba16:	4294      	cmp	r4, r2
 801ba18:	d002      	beq.n	801ba20 <std+0x48>
 801ba1a:	33d0      	adds	r3, #208	@ 0xd0
 801ba1c:	429c      	cmp	r4, r3
 801ba1e:	d105      	bne.n	801ba2c <std+0x54>
 801ba20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801ba24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ba28:	f000 bb36 	b.w	801c098 <__retarget_lock_init_recursive>
 801ba2c:	bd10      	pop	{r4, pc}
 801ba2e:	bf00      	nop
 801ba30:	0801bca1 	.word	0x0801bca1
 801ba34:	0801bcc3 	.word	0x0801bcc3
 801ba38:	0801bcfb 	.word	0x0801bcfb
 801ba3c:	0801bd1f 	.word	0x0801bd1f
 801ba40:	20011b44 	.word	0x20011b44

0801ba44 <stdio_exit_handler>:
 801ba44:	4a02      	ldr	r2, [pc, #8]	@ (801ba50 <stdio_exit_handler+0xc>)
 801ba46:	4903      	ldr	r1, [pc, #12]	@ (801ba54 <stdio_exit_handler+0x10>)
 801ba48:	4803      	ldr	r0, [pc, #12]	@ (801ba58 <stdio_exit_handler+0x14>)
 801ba4a:	f000 b869 	b.w	801bb20 <_fwalk_sglue>
 801ba4e:	bf00      	nop
 801ba50:	200008fc 	.word	0x200008fc
 801ba54:	0801cb19 	.word	0x0801cb19
 801ba58:	2000090c 	.word	0x2000090c

0801ba5c <cleanup_stdio>:
 801ba5c:	6841      	ldr	r1, [r0, #4]
 801ba5e:	4b0c      	ldr	r3, [pc, #48]	@ (801ba90 <cleanup_stdio+0x34>)
 801ba60:	4299      	cmp	r1, r3
 801ba62:	b510      	push	{r4, lr}
 801ba64:	4604      	mov	r4, r0
 801ba66:	d001      	beq.n	801ba6c <cleanup_stdio+0x10>
 801ba68:	f001 f856 	bl	801cb18 <_fflush_r>
 801ba6c:	68a1      	ldr	r1, [r4, #8]
 801ba6e:	4b09      	ldr	r3, [pc, #36]	@ (801ba94 <cleanup_stdio+0x38>)
 801ba70:	4299      	cmp	r1, r3
 801ba72:	d002      	beq.n	801ba7a <cleanup_stdio+0x1e>
 801ba74:	4620      	mov	r0, r4
 801ba76:	f001 f84f 	bl	801cb18 <_fflush_r>
 801ba7a:	68e1      	ldr	r1, [r4, #12]
 801ba7c:	4b06      	ldr	r3, [pc, #24]	@ (801ba98 <cleanup_stdio+0x3c>)
 801ba7e:	4299      	cmp	r1, r3
 801ba80:	d004      	beq.n	801ba8c <cleanup_stdio+0x30>
 801ba82:	4620      	mov	r0, r4
 801ba84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ba88:	f001 b846 	b.w	801cb18 <_fflush_r>
 801ba8c:	bd10      	pop	{r4, pc}
 801ba8e:	bf00      	nop
 801ba90:	20011b44 	.word	0x20011b44
 801ba94:	20011bac 	.word	0x20011bac
 801ba98:	20011c14 	.word	0x20011c14

0801ba9c <global_stdio_init.part.0>:
 801ba9c:	b510      	push	{r4, lr}
 801ba9e:	4b0b      	ldr	r3, [pc, #44]	@ (801bacc <global_stdio_init.part.0+0x30>)
 801baa0:	4c0b      	ldr	r4, [pc, #44]	@ (801bad0 <global_stdio_init.part.0+0x34>)
 801baa2:	4a0c      	ldr	r2, [pc, #48]	@ (801bad4 <global_stdio_init.part.0+0x38>)
 801baa4:	601a      	str	r2, [r3, #0]
 801baa6:	4620      	mov	r0, r4
 801baa8:	2200      	movs	r2, #0
 801baaa:	2104      	movs	r1, #4
 801baac:	f7ff ff94 	bl	801b9d8 <std>
 801bab0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801bab4:	2201      	movs	r2, #1
 801bab6:	2109      	movs	r1, #9
 801bab8:	f7ff ff8e 	bl	801b9d8 <std>
 801babc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801bac0:	2202      	movs	r2, #2
 801bac2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bac6:	2112      	movs	r1, #18
 801bac8:	f7ff bf86 	b.w	801b9d8 <std>
 801bacc:	20011c7c 	.word	0x20011c7c
 801bad0:	20011b44 	.word	0x20011b44
 801bad4:	0801ba45 	.word	0x0801ba45

0801bad8 <__sfp_lock_acquire>:
 801bad8:	4801      	ldr	r0, [pc, #4]	@ (801bae0 <__sfp_lock_acquire+0x8>)
 801bada:	f000 bade 	b.w	801c09a <__retarget_lock_acquire_recursive>
 801bade:	bf00      	nop
 801bae0:	20011c86 	.word	0x20011c86

0801bae4 <__sfp_lock_release>:
 801bae4:	4801      	ldr	r0, [pc, #4]	@ (801baec <__sfp_lock_release+0x8>)
 801bae6:	f000 bad9 	b.w	801c09c <__retarget_lock_release_recursive>
 801baea:	bf00      	nop
 801baec:	20011c86 	.word	0x20011c86

0801baf0 <__sinit>:
 801baf0:	b510      	push	{r4, lr}
 801baf2:	4604      	mov	r4, r0
 801baf4:	f7ff fff0 	bl	801bad8 <__sfp_lock_acquire>
 801baf8:	6a23      	ldr	r3, [r4, #32]
 801bafa:	b11b      	cbz	r3, 801bb04 <__sinit+0x14>
 801bafc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bb00:	f7ff bff0 	b.w	801bae4 <__sfp_lock_release>
 801bb04:	4b04      	ldr	r3, [pc, #16]	@ (801bb18 <__sinit+0x28>)
 801bb06:	6223      	str	r3, [r4, #32]
 801bb08:	4b04      	ldr	r3, [pc, #16]	@ (801bb1c <__sinit+0x2c>)
 801bb0a:	681b      	ldr	r3, [r3, #0]
 801bb0c:	2b00      	cmp	r3, #0
 801bb0e:	d1f5      	bne.n	801bafc <__sinit+0xc>
 801bb10:	f7ff ffc4 	bl	801ba9c <global_stdio_init.part.0>
 801bb14:	e7f2      	b.n	801bafc <__sinit+0xc>
 801bb16:	bf00      	nop
 801bb18:	0801ba5d 	.word	0x0801ba5d
 801bb1c:	20011c7c 	.word	0x20011c7c

0801bb20 <_fwalk_sglue>:
 801bb20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bb24:	4607      	mov	r7, r0
 801bb26:	4688      	mov	r8, r1
 801bb28:	4614      	mov	r4, r2
 801bb2a:	2600      	movs	r6, #0
 801bb2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801bb30:	f1b9 0901 	subs.w	r9, r9, #1
 801bb34:	d505      	bpl.n	801bb42 <_fwalk_sglue+0x22>
 801bb36:	6824      	ldr	r4, [r4, #0]
 801bb38:	2c00      	cmp	r4, #0
 801bb3a:	d1f7      	bne.n	801bb2c <_fwalk_sglue+0xc>
 801bb3c:	4630      	mov	r0, r6
 801bb3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bb42:	89ab      	ldrh	r3, [r5, #12]
 801bb44:	2b01      	cmp	r3, #1
 801bb46:	d907      	bls.n	801bb58 <_fwalk_sglue+0x38>
 801bb48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bb4c:	3301      	adds	r3, #1
 801bb4e:	d003      	beq.n	801bb58 <_fwalk_sglue+0x38>
 801bb50:	4629      	mov	r1, r5
 801bb52:	4638      	mov	r0, r7
 801bb54:	47c0      	blx	r8
 801bb56:	4306      	orrs	r6, r0
 801bb58:	3568      	adds	r5, #104	@ 0x68
 801bb5a:	e7e9      	b.n	801bb30 <_fwalk_sglue+0x10>

0801bb5c <_fwrite_r>:
 801bb5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bb60:	9c08      	ldr	r4, [sp, #32]
 801bb62:	468a      	mov	sl, r1
 801bb64:	4690      	mov	r8, r2
 801bb66:	fb02 f903 	mul.w	r9, r2, r3
 801bb6a:	4606      	mov	r6, r0
 801bb6c:	b118      	cbz	r0, 801bb76 <_fwrite_r+0x1a>
 801bb6e:	6a03      	ldr	r3, [r0, #32]
 801bb70:	b90b      	cbnz	r3, 801bb76 <_fwrite_r+0x1a>
 801bb72:	f7ff ffbd 	bl	801baf0 <__sinit>
 801bb76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bb78:	07dd      	lsls	r5, r3, #31
 801bb7a:	d405      	bmi.n	801bb88 <_fwrite_r+0x2c>
 801bb7c:	89a3      	ldrh	r3, [r4, #12]
 801bb7e:	0598      	lsls	r0, r3, #22
 801bb80:	d402      	bmi.n	801bb88 <_fwrite_r+0x2c>
 801bb82:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bb84:	f000 fa89 	bl	801c09a <__retarget_lock_acquire_recursive>
 801bb88:	89a3      	ldrh	r3, [r4, #12]
 801bb8a:	0719      	lsls	r1, r3, #28
 801bb8c:	d516      	bpl.n	801bbbc <_fwrite_r+0x60>
 801bb8e:	6923      	ldr	r3, [r4, #16]
 801bb90:	b1a3      	cbz	r3, 801bbbc <_fwrite_r+0x60>
 801bb92:	2500      	movs	r5, #0
 801bb94:	454d      	cmp	r5, r9
 801bb96:	d01f      	beq.n	801bbd8 <_fwrite_r+0x7c>
 801bb98:	68a7      	ldr	r7, [r4, #8]
 801bb9a:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801bb9e:	3f01      	subs	r7, #1
 801bba0:	2f00      	cmp	r7, #0
 801bba2:	60a7      	str	r7, [r4, #8]
 801bba4:	da04      	bge.n	801bbb0 <_fwrite_r+0x54>
 801bba6:	69a3      	ldr	r3, [r4, #24]
 801bba8:	429f      	cmp	r7, r3
 801bbaa:	db0f      	blt.n	801bbcc <_fwrite_r+0x70>
 801bbac:	290a      	cmp	r1, #10
 801bbae:	d00d      	beq.n	801bbcc <_fwrite_r+0x70>
 801bbb0:	6823      	ldr	r3, [r4, #0]
 801bbb2:	1c5a      	adds	r2, r3, #1
 801bbb4:	6022      	str	r2, [r4, #0]
 801bbb6:	7019      	strb	r1, [r3, #0]
 801bbb8:	3501      	adds	r5, #1
 801bbba:	e7eb      	b.n	801bb94 <_fwrite_r+0x38>
 801bbbc:	4621      	mov	r1, r4
 801bbbe:	4630      	mov	r0, r6
 801bbc0:	f000 f92c 	bl	801be1c <__swsetup_r>
 801bbc4:	2800      	cmp	r0, #0
 801bbc6:	d0e4      	beq.n	801bb92 <_fwrite_r+0x36>
 801bbc8:	2500      	movs	r5, #0
 801bbca:	e005      	b.n	801bbd8 <_fwrite_r+0x7c>
 801bbcc:	4622      	mov	r2, r4
 801bbce:	4630      	mov	r0, r6
 801bbd0:	f000 f8e6 	bl	801bda0 <__swbuf_r>
 801bbd4:	3001      	adds	r0, #1
 801bbd6:	d1ef      	bne.n	801bbb8 <_fwrite_r+0x5c>
 801bbd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801bbda:	07da      	lsls	r2, r3, #31
 801bbdc:	d405      	bmi.n	801bbea <_fwrite_r+0x8e>
 801bbde:	89a3      	ldrh	r3, [r4, #12]
 801bbe0:	059b      	lsls	r3, r3, #22
 801bbe2:	d402      	bmi.n	801bbea <_fwrite_r+0x8e>
 801bbe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801bbe6:	f000 fa59 	bl	801c09c <__retarget_lock_release_recursive>
 801bbea:	fbb5 f0f8 	udiv	r0, r5, r8
 801bbee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801bbf4 <fwrite>:
 801bbf4:	b507      	push	{r0, r1, r2, lr}
 801bbf6:	9300      	str	r3, [sp, #0]
 801bbf8:	4613      	mov	r3, r2
 801bbfa:	460a      	mov	r2, r1
 801bbfc:	4601      	mov	r1, r0
 801bbfe:	4803      	ldr	r0, [pc, #12]	@ (801bc0c <fwrite+0x18>)
 801bc00:	6800      	ldr	r0, [r0, #0]
 801bc02:	f7ff ffab 	bl	801bb5c <_fwrite_r>
 801bc06:	b003      	add	sp, #12
 801bc08:	f85d fb04 	ldr.w	pc, [sp], #4
 801bc0c:	20000908 	.word	0x20000908

0801bc10 <iprintf>:
 801bc10:	b40f      	push	{r0, r1, r2, r3}
 801bc12:	b507      	push	{r0, r1, r2, lr}
 801bc14:	4906      	ldr	r1, [pc, #24]	@ (801bc30 <iprintf+0x20>)
 801bc16:	ab04      	add	r3, sp, #16
 801bc18:	6808      	ldr	r0, [r1, #0]
 801bc1a:	f853 2b04 	ldr.w	r2, [r3], #4
 801bc1e:	6881      	ldr	r1, [r0, #8]
 801bc20:	9301      	str	r3, [sp, #4]
 801bc22:	f000 fc51 	bl	801c4c8 <_vfiprintf_r>
 801bc26:	b003      	add	sp, #12
 801bc28:	f85d eb04 	ldr.w	lr, [sp], #4
 801bc2c:	b004      	add	sp, #16
 801bc2e:	4770      	bx	lr
 801bc30:	20000908 	.word	0x20000908

0801bc34 <sniprintf>:
 801bc34:	b40c      	push	{r2, r3}
 801bc36:	b530      	push	{r4, r5, lr}
 801bc38:	4b18      	ldr	r3, [pc, #96]	@ (801bc9c <sniprintf+0x68>)
 801bc3a:	1e0c      	subs	r4, r1, #0
 801bc3c:	681d      	ldr	r5, [r3, #0]
 801bc3e:	b09d      	sub	sp, #116	@ 0x74
 801bc40:	da08      	bge.n	801bc54 <sniprintf+0x20>
 801bc42:	238b      	movs	r3, #139	@ 0x8b
 801bc44:	602b      	str	r3, [r5, #0]
 801bc46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801bc4a:	b01d      	add	sp, #116	@ 0x74
 801bc4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801bc50:	b002      	add	sp, #8
 801bc52:	4770      	bx	lr
 801bc54:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801bc58:	f8ad 3014 	strh.w	r3, [sp, #20]
 801bc5c:	f04f 0300 	mov.w	r3, #0
 801bc60:	931b      	str	r3, [sp, #108]	@ 0x6c
 801bc62:	bf14      	ite	ne
 801bc64:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801bc68:	4623      	moveq	r3, r4
 801bc6a:	9304      	str	r3, [sp, #16]
 801bc6c:	9307      	str	r3, [sp, #28]
 801bc6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801bc72:	9002      	str	r0, [sp, #8]
 801bc74:	9006      	str	r0, [sp, #24]
 801bc76:	f8ad 3016 	strh.w	r3, [sp, #22]
 801bc7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801bc7c:	ab21      	add	r3, sp, #132	@ 0x84
 801bc7e:	a902      	add	r1, sp, #8
 801bc80:	4628      	mov	r0, r5
 801bc82:	9301      	str	r3, [sp, #4]
 801bc84:	f000 fafa 	bl	801c27c <_svfiprintf_r>
 801bc88:	1c43      	adds	r3, r0, #1
 801bc8a:	bfbc      	itt	lt
 801bc8c:	238b      	movlt	r3, #139	@ 0x8b
 801bc8e:	602b      	strlt	r3, [r5, #0]
 801bc90:	2c00      	cmp	r4, #0
 801bc92:	d0da      	beq.n	801bc4a <sniprintf+0x16>
 801bc94:	9b02      	ldr	r3, [sp, #8]
 801bc96:	2200      	movs	r2, #0
 801bc98:	701a      	strb	r2, [r3, #0]
 801bc9a:	e7d6      	b.n	801bc4a <sniprintf+0x16>
 801bc9c:	20000908 	.word	0x20000908

0801bca0 <__sread>:
 801bca0:	b510      	push	{r4, lr}
 801bca2:	460c      	mov	r4, r1
 801bca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bca8:	f000 f998 	bl	801bfdc <_read_r>
 801bcac:	2800      	cmp	r0, #0
 801bcae:	bfab      	itete	ge
 801bcb0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801bcb2:	89a3      	ldrhlt	r3, [r4, #12]
 801bcb4:	181b      	addge	r3, r3, r0
 801bcb6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801bcba:	bfac      	ite	ge
 801bcbc:	6563      	strge	r3, [r4, #84]	@ 0x54
 801bcbe:	81a3      	strhlt	r3, [r4, #12]
 801bcc0:	bd10      	pop	{r4, pc}

0801bcc2 <__swrite>:
 801bcc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcc6:	461f      	mov	r7, r3
 801bcc8:	898b      	ldrh	r3, [r1, #12]
 801bcca:	05db      	lsls	r3, r3, #23
 801bccc:	4605      	mov	r5, r0
 801bcce:	460c      	mov	r4, r1
 801bcd0:	4616      	mov	r6, r2
 801bcd2:	d505      	bpl.n	801bce0 <__swrite+0x1e>
 801bcd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bcd8:	2302      	movs	r3, #2
 801bcda:	2200      	movs	r2, #0
 801bcdc:	f000 f96c 	bl	801bfb8 <_lseek_r>
 801bce0:	89a3      	ldrh	r3, [r4, #12]
 801bce2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bce6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801bcea:	81a3      	strh	r3, [r4, #12]
 801bcec:	4632      	mov	r2, r6
 801bcee:	463b      	mov	r3, r7
 801bcf0:	4628      	mov	r0, r5
 801bcf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bcf6:	f000 b993 	b.w	801c020 <_write_r>

0801bcfa <__sseek>:
 801bcfa:	b510      	push	{r4, lr}
 801bcfc:	460c      	mov	r4, r1
 801bcfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bd02:	f000 f959 	bl	801bfb8 <_lseek_r>
 801bd06:	1c43      	adds	r3, r0, #1
 801bd08:	89a3      	ldrh	r3, [r4, #12]
 801bd0a:	bf15      	itete	ne
 801bd0c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801bd0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801bd12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801bd16:	81a3      	strheq	r3, [r4, #12]
 801bd18:	bf18      	it	ne
 801bd1a:	81a3      	strhne	r3, [r4, #12]
 801bd1c:	bd10      	pop	{r4, pc}

0801bd1e <__sclose>:
 801bd1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bd22:	f000 b939 	b.w	801bf98 <_close_r>

0801bd26 <_vsniprintf_r>:
 801bd26:	b530      	push	{r4, r5, lr}
 801bd28:	4614      	mov	r4, r2
 801bd2a:	2c00      	cmp	r4, #0
 801bd2c:	b09b      	sub	sp, #108	@ 0x6c
 801bd2e:	4605      	mov	r5, r0
 801bd30:	461a      	mov	r2, r3
 801bd32:	da05      	bge.n	801bd40 <_vsniprintf_r+0x1a>
 801bd34:	238b      	movs	r3, #139	@ 0x8b
 801bd36:	6003      	str	r3, [r0, #0]
 801bd38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801bd3c:	b01b      	add	sp, #108	@ 0x6c
 801bd3e:	bd30      	pop	{r4, r5, pc}
 801bd40:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801bd44:	f8ad 300c 	strh.w	r3, [sp, #12]
 801bd48:	f04f 0300 	mov.w	r3, #0
 801bd4c:	9319      	str	r3, [sp, #100]	@ 0x64
 801bd4e:	bf14      	ite	ne
 801bd50:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801bd54:	4623      	moveq	r3, r4
 801bd56:	9302      	str	r3, [sp, #8]
 801bd58:	9305      	str	r3, [sp, #20]
 801bd5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801bd5e:	9100      	str	r1, [sp, #0]
 801bd60:	9104      	str	r1, [sp, #16]
 801bd62:	f8ad 300e 	strh.w	r3, [sp, #14]
 801bd66:	4669      	mov	r1, sp
 801bd68:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801bd6a:	f000 fa87 	bl	801c27c <_svfiprintf_r>
 801bd6e:	1c43      	adds	r3, r0, #1
 801bd70:	bfbc      	itt	lt
 801bd72:	238b      	movlt	r3, #139	@ 0x8b
 801bd74:	602b      	strlt	r3, [r5, #0]
 801bd76:	2c00      	cmp	r4, #0
 801bd78:	d0e0      	beq.n	801bd3c <_vsniprintf_r+0x16>
 801bd7a:	9b00      	ldr	r3, [sp, #0]
 801bd7c:	2200      	movs	r2, #0
 801bd7e:	701a      	strb	r2, [r3, #0]
 801bd80:	e7dc      	b.n	801bd3c <_vsniprintf_r+0x16>
	...

0801bd84 <vsniprintf>:
 801bd84:	b507      	push	{r0, r1, r2, lr}
 801bd86:	9300      	str	r3, [sp, #0]
 801bd88:	4613      	mov	r3, r2
 801bd8a:	460a      	mov	r2, r1
 801bd8c:	4601      	mov	r1, r0
 801bd8e:	4803      	ldr	r0, [pc, #12]	@ (801bd9c <vsniprintf+0x18>)
 801bd90:	6800      	ldr	r0, [r0, #0]
 801bd92:	f7ff ffc8 	bl	801bd26 <_vsniprintf_r>
 801bd96:	b003      	add	sp, #12
 801bd98:	f85d fb04 	ldr.w	pc, [sp], #4
 801bd9c:	20000908 	.word	0x20000908

0801bda0 <__swbuf_r>:
 801bda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bda2:	460e      	mov	r6, r1
 801bda4:	4614      	mov	r4, r2
 801bda6:	4605      	mov	r5, r0
 801bda8:	b118      	cbz	r0, 801bdb2 <__swbuf_r+0x12>
 801bdaa:	6a03      	ldr	r3, [r0, #32]
 801bdac:	b90b      	cbnz	r3, 801bdb2 <__swbuf_r+0x12>
 801bdae:	f7ff fe9f 	bl	801baf0 <__sinit>
 801bdb2:	69a3      	ldr	r3, [r4, #24]
 801bdb4:	60a3      	str	r3, [r4, #8]
 801bdb6:	89a3      	ldrh	r3, [r4, #12]
 801bdb8:	071a      	lsls	r2, r3, #28
 801bdba:	d501      	bpl.n	801bdc0 <__swbuf_r+0x20>
 801bdbc:	6923      	ldr	r3, [r4, #16]
 801bdbe:	b943      	cbnz	r3, 801bdd2 <__swbuf_r+0x32>
 801bdc0:	4621      	mov	r1, r4
 801bdc2:	4628      	mov	r0, r5
 801bdc4:	f000 f82a 	bl	801be1c <__swsetup_r>
 801bdc8:	b118      	cbz	r0, 801bdd2 <__swbuf_r+0x32>
 801bdca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801bdce:	4638      	mov	r0, r7
 801bdd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bdd2:	6823      	ldr	r3, [r4, #0]
 801bdd4:	6922      	ldr	r2, [r4, #16]
 801bdd6:	1a98      	subs	r0, r3, r2
 801bdd8:	6963      	ldr	r3, [r4, #20]
 801bdda:	b2f6      	uxtb	r6, r6
 801bddc:	4283      	cmp	r3, r0
 801bdde:	4637      	mov	r7, r6
 801bde0:	dc05      	bgt.n	801bdee <__swbuf_r+0x4e>
 801bde2:	4621      	mov	r1, r4
 801bde4:	4628      	mov	r0, r5
 801bde6:	f000 fe97 	bl	801cb18 <_fflush_r>
 801bdea:	2800      	cmp	r0, #0
 801bdec:	d1ed      	bne.n	801bdca <__swbuf_r+0x2a>
 801bdee:	68a3      	ldr	r3, [r4, #8]
 801bdf0:	3b01      	subs	r3, #1
 801bdf2:	60a3      	str	r3, [r4, #8]
 801bdf4:	6823      	ldr	r3, [r4, #0]
 801bdf6:	1c5a      	adds	r2, r3, #1
 801bdf8:	6022      	str	r2, [r4, #0]
 801bdfa:	701e      	strb	r6, [r3, #0]
 801bdfc:	6962      	ldr	r2, [r4, #20]
 801bdfe:	1c43      	adds	r3, r0, #1
 801be00:	429a      	cmp	r2, r3
 801be02:	d004      	beq.n	801be0e <__swbuf_r+0x6e>
 801be04:	89a3      	ldrh	r3, [r4, #12]
 801be06:	07db      	lsls	r3, r3, #31
 801be08:	d5e1      	bpl.n	801bdce <__swbuf_r+0x2e>
 801be0a:	2e0a      	cmp	r6, #10
 801be0c:	d1df      	bne.n	801bdce <__swbuf_r+0x2e>
 801be0e:	4621      	mov	r1, r4
 801be10:	4628      	mov	r0, r5
 801be12:	f000 fe81 	bl	801cb18 <_fflush_r>
 801be16:	2800      	cmp	r0, #0
 801be18:	d0d9      	beq.n	801bdce <__swbuf_r+0x2e>
 801be1a:	e7d6      	b.n	801bdca <__swbuf_r+0x2a>

0801be1c <__swsetup_r>:
 801be1c:	b538      	push	{r3, r4, r5, lr}
 801be1e:	4b29      	ldr	r3, [pc, #164]	@ (801bec4 <__swsetup_r+0xa8>)
 801be20:	4605      	mov	r5, r0
 801be22:	6818      	ldr	r0, [r3, #0]
 801be24:	460c      	mov	r4, r1
 801be26:	b118      	cbz	r0, 801be30 <__swsetup_r+0x14>
 801be28:	6a03      	ldr	r3, [r0, #32]
 801be2a:	b90b      	cbnz	r3, 801be30 <__swsetup_r+0x14>
 801be2c:	f7ff fe60 	bl	801baf0 <__sinit>
 801be30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be34:	0719      	lsls	r1, r3, #28
 801be36:	d422      	bmi.n	801be7e <__swsetup_r+0x62>
 801be38:	06da      	lsls	r2, r3, #27
 801be3a:	d407      	bmi.n	801be4c <__swsetup_r+0x30>
 801be3c:	2209      	movs	r2, #9
 801be3e:	602a      	str	r2, [r5, #0]
 801be40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801be44:	81a3      	strh	r3, [r4, #12]
 801be46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801be4a:	e033      	b.n	801beb4 <__swsetup_r+0x98>
 801be4c:	0758      	lsls	r0, r3, #29
 801be4e:	d512      	bpl.n	801be76 <__swsetup_r+0x5a>
 801be50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801be52:	b141      	cbz	r1, 801be66 <__swsetup_r+0x4a>
 801be54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801be58:	4299      	cmp	r1, r3
 801be5a:	d002      	beq.n	801be62 <__swsetup_r+0x46>
 801be5c:	4628      	mov	r0, r5
 801be5e:	f000 f95f 	bl	801c120 <_free_r>
 801be62:	2300      	movs	r3, #0
 801be64:	6363      	str	r3, [r4, #52]	@ 0x34
 801be66:	89a3      	ldrh	r3, [r4, #12]
 801be68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801be6c:	81a3      	strh	r3, [r4, #12]
 801be6e:	2300      	movs	r3, #0
 801be70:	6063      	str	r3, [r4, #4]
 801be72:	6923      	ldr	r3, [r4, #16]
 801be74:	6023      	str	r3, [r4, #0]
 801be76:	89a3      	ldrh	r3, [r4, #12]
 801be78:	f043 0308 	orr.w	r3, r3, #8
 801be7c:	81a3      	strh	r3, [r4, #12]
 801be7e:	6923      	ldr	r3, [r4, #16]
 801be80:	b94b      	cbnz	r3, 801be96 <__swsetup_r+0x7a>
 801be82:	89a3      	ldrh	r3, [r4, #12]
 801be84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801be88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801be8c:	d003      	beq.n	801be96 <__swsetup_r+0x7a>
 801be8e:	4621      	mov	r1, r4
 801be90:	4628      	mov	r0, r5
 801be92:	f000 fea1 	bl	801cbd8 <__smakebuf_r>
 801be96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be9a:	f013 0201 	ands.w	r2, r3, #1
 801be9e:	d00a      	beq.n	801beb6 <__swsetup_r+0x9a>
 801bea0:	2200      	movs	r2, #0
 801bea2:	60a2      	str	r2, [r4, #8]
 801bea4:	6962      	ldr	r2, [r4, #20]
 801bea6:	4252      	negs	r2, r2
 801bea8:	61a2      	str	r2, [r4, #24]
 801beaa:	6922      	ldr	r2, [r4, #16]
 801beac:	b942      	cbnz	r2, 801bec0 <__swsetup_r+0xa4>
 801beae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801beb2:	d1c5      	bne.n	801be40 <__swsetup_r+0x24>
 801beb4:	bd38      	pop	{r3, r4, r5, pc}
 801beb6:	0799      	lsls	r1, r3, #30
 801beb8:	bf58      	it	pl
 801beba:	6962      	ldrpl	r2, [r4, #20]
 801bebc:	60a2      	str	r2, [r4, #8]
 801bebe:	e7f4      	b.n	801beaa <__swsetup_r+0x8e>
 801bec0:	2000      	movs	r0, #0
 801bec2:	e7f7      	b.n	801beb4 <__swsetup_r+0x98>
 801bec4:	20000908 	.word	0x20000908

0801bec8 <memcmp>:
 801bec8:	b510      	push	{r4, lr}
 801beca:	3901      	subs	r1, #1
 801becc:	4402      	add	r2, r0
 801bece:	4290      	cmp	r0, r2
 801bed0:	d101      	bne.n	801bed6 <memcmp+0xe>
 801bed2:	2000      	movs	r0, #0
 801bed4:	e005      	b.n	801bee2 <memcmp+0x1a>
 801bed6:	7803      	ldrb	r3, [r0, #0]
 801bed8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801bedc:	42a3      	cmp	r3, r4
 801bede:	d001      	beq.n	801bee4 <memcmp+0x1c>
 801bee0:	1b18      	subs	r0, r3, r4
 801bee2:	bd10      	pop	{r4, pc}
 801bee4:	3001      	adds	r0, #1
 801bee6:	e7f2      	b.n	801bece <memcmp+0x6>

0801bee8 <memmove>:
 801bee8:	4288      	cmp	r0, r1
 801beea:	b510      	push	{r4, lr}
 801beec:	eb01 0402 	add.w	r4, r1, r2
 801bef0:	d902      	bls.n	801bef8 <memmove+0x10>
 801bef2:	4284      	cmp	r4, r0
 801bef4:	4623      	mov	r3, r4
 801bef6:	d807      	bhi.n	801bf08 <memmove+0x20>
 801bef8:	1e43      	subs	r3, r0, #1
 801befa:	42a1      	cmp	r1, r4
 801befc:	d008      	beq.n	801bf10 <memmove+0x28>
 801befe:	f811 2b01 	ldrb.w	r2, [r1], #1
 801bf02:	f803 2f01 	strb.w	r2, [r3, #1]!
 801bf06:	e7f8      	b.n	801befa <memmove+0x12>
 801bf08:	4402      	add	r2, r0
 801bf0a:	4601      	mov	r1, r0
 801bf0c:	428a      	cmp	r2, r1
 801bf0e:	d100      	bne.n	801bf12 <memmove+0x2a>
 801bf10:	bd10      	pop	{r4, pc}
 801bf12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801bf16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801bf1a:	e7f7      	b.n	801bf0c <memmove+0x24>

0801bf1c <memset>:
 801bf1c:	4402      	add	r2, r0
 801bf1e:	4603      	mov	r3, r0
 801bf20:	4293      	cmp	r3, r2
 801bf22:	d100      	bne.n	801bf26 <memset+0xa>
 801bf24:	4770      	bx	lr
 801bf26:	f803 1b01 	strb.w	r1, [r3], #1
 801bf2a:	e7f9      	b.n	801bf20 <memset+0x4>

0801bf2c <strchr>:
 801bf2c:	b2c9      	uxtb	r1, r1
 801bf2e:	4603      	mov	r3, r0
 801bf30:	4618      	mov	r0, r3
 801bf32:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bf36:	b112      	cbz	r2, 801bf3e <strchr+0x12>
 801bf38:	428a      	cmp	r2, r1
 801bf3a:	d1f9      	bne.n	801bf30 <strchr+0x4>
 801bf3c:	4770      	bx	lr
 801bf3e:	2900      	cmp	r1, #0
 801bf40:	bf18      	it	ne
 801bf42:	2000      	movne	r0, #0
 801bf44:	4770      	bx	lr

0801bf46 <strncmp>:
 801bf46:	b510      	push	{r4, lr}
 801bf48:	b16a      	cbz	r2, 801bf66 <strncmp+0x20>
 801bf4a:	3901      	subs	r1, #1
 801bf4c:	1884      	adds	r4, r0, r2
 801bf4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bf52:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801bf56:	429a      	cmp	r2, r3
 801bf58:	d103      	bne.n	801bf62 <strncmp+0x1c>
 801bf5a:	42a0      	cmp	r0, r4
 801bf5c:	d001      	beq.n	801bf62 <strncmp+0x1c>
 801bf5e:	2a00      	cmp	r2, #0
 801bf60:	d1f5      	bne.n	801bf4e <strncmp+0x8>
 801bf62:	1ad0      	subs	r0, r2, r3
 801bf64:	bd10      	pop	{r4, pc}
 801bf66:	4610      	mov	r0, r2
 801bf68:	e7fc      	b.n	801bf64 <strncmp+0x1e>

0801bf6a <strstr>:
 801bf6a:	780a      	ldrb	r2, [r1, #0]
 801bf6c:	b570      	push	{r4, r5, r6, lr}
 801bf6e:	b96a      	cbnz	r2, 801bf8c <strstr+0x22>
 801bf70:	bd70      	pop	{r4, r5, r6, pc}
 801bf72:	429a      	cmp	r2, r3
 801bf74:	d109      	bne.n	801bf8a <strstr+0x20>
 801bf76:	460c      	mov	r4, r1
 801bf78:	4605      	mov	r5, r0
 801bf7a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d0f6      	beq.n	801bf70 <strstr+0x6>
 801bf82:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801bf86:	429e      	cmp	r6, r3
 801bf88:	d0f7      	beq.n	801bf7a <strstr+0x10>
 801bf8a:	3001      	adds	r0, #1
 801bf8c:	7803      	ldrb	r3, [r0, #0]
 801bf8e:	2b00      	cmp	r3, #0
 801bf90:	d1ef      	bne.n	801bf72 <strstr+0x8>
 801bf92:	4618      	mov	r0, r3
 801bf94:	e7ec      	b.n	801bf70 <strstr+0x6>
	...

0801bf98 <_close_r>:
 801bf98:	b538      	push	{r3, r4, r5, lr}
 801bf9a:	4d06      	ldr	r5, [pc, #24]	@ (801bfb4 <_close_r+0x1c>)
 801bf9c:	2300      	movs	r3, #0
 801bf9e:	4604      	mov	r4, r0
 801bfa0:	4608      	mov	r0, r1
 801bfa2:	602b      	str	r3, [r5, #0]
 801bfa4:	f7e7 fe7a 	bl	8003c9c <_close>
 801bfa8:	1c43      	adds	r3, r0, #1
 801bfaa:	d102      	bne.n	801bfb2 <_close_r+0x1a>
 801bfac:	682b      	ldr	r3, [r5, #0]
 801bfae:	b103      	cbz	r3, 801bfb2 <_close_r+0x1a>
 801bfb0:	6023      	str	r3, [r4, #0]
 801bfb2:	bd38      	pop	{r3, r4, r5, pc}
 801bfb4:	20011c80 	.word	0x20011c80

0801bfb8 <_lseek_r>:
 801bfb8:	b538      	push	{r3, r4, r5, lr}
 801bfba:	4d07      	ldr	r5, [pc, #28]	@ (801bfd8 <_lseek_r+0x20>)
 801bfbc:	4604      	mov	r4, r0
 801bfbe:	4608      	mov	r0, r1
 801bfc0:	4611      	mov	r1, r2
 801bfc2:	2200      	movs	r2, #0
 801bfc4:	602a      	str	r2, [r5, #0]
 801bfc6:	461a      	mov	r2, r3
 801bfc8:	f7e7 fe8f 	bl	8003cea <_lseek>
 801bfcc:	1c43      	adds	r3, r0, #1
 801bfce:	d102      	bne.n	801bfd6 <_lseek_r+0x1e>
 801bfd0:	682b      	ldr	r3, [r5, #0]
 801bfd2:	b103      	cbz	r3, 801bfd6 <_lseek_r+0x1e>
 801bfd4:	6023      	str	r3, [r4, #0]
 801bfd6:	bd38      	pop	{r3, r4, r5, pc}
 801bfd8:	20011c80 	.word	0x20011c80

0801bfdc <_read_r>:
 801bfdc:	b538      	push	{r3, r4, r5, lr}
 801bfde:	4d07      	ldr	r5, [pc, #28]	@ (801bffc <_read_r+0x20>)
 801bfe0:	4604      	mov	r4, r0
 801bfe2:	4608      	mov	r0, r1
 801bfe4:	4611      	mov	r1, r2
 801bfe6:	2200      	movs	r2, #0
 801bfe8:	602a      	str	r2, [r5, #0]
 801bfea:	461a      	mov	r2, r3
 801bfec:	f7e7 fe1d 	bl	8003c2a <_read>
 801bff0:	1c43      	adds	r3, r0, #1
 801bff2:	d102      	bne.n	801bffa <_read_r+0x1e>
 801bff4:	682b      	ldr	r3, [r5, #0]
 801bff6:	b103      	cbz	r3, 801bffa <_read_r+0x1e>
 801bff8:	6023      	str	r3, [r4, #0]
 801bffa:	bd38      	pop	{r3, r4, r5, pc}
 801bffc:	20011c80 	.word	0x20011c80

0801c000 <_sbrk_r>:
 801c000:	b538      	push	{r3, r4, r5, lr}
 801c002:	4d06      	ldr	r5, [pc, #24]	@ (801c01c <_sbrk_r+0x1c>)
 801c004:	2300      	movs	r3, #0
 801c006:	4604      	mov	r4, r0
 801c008:	4608      	mov	r0, r1
 801c00a:	602b      	str	r3, [r5, #0]
 801c00c:	f7e7 fe7a 	bl	8003d04 <_sbrk>
 801c010:	1c43      	adds	r3, r0, #1
 801c012:	d102      	bne.n	801c01a <_sbrk_r+0x1a>
 801c014:	682b      	ldr	r3, [r5, #0]
 801c016:	b103      	cbz	r3, 801c01a <_sbrk_r+0x1a>
 801c018:	6023      	str	r3, [r4, #0]
 801c01a:	bd38      	pop	{r3, r4, r5, pc}
 801c01c:	20011c80 	.word	0x20011c80

0801c020 <_write_r>:
 801c020:	b538      	push	{r3, r4, r5, lr}
 801c022:	4d07      	ldr	r5, [pc, #28]	@ (801c040 <_write_r+0x20>)
 801c024:	4604      	mov	r4, r0
 801c026:	4608      	mov	r0, r1
 801c028:	4611      	mov	r1, r2
 801c02a:	2200      	movs	r2, #0
 801c02c:	602a      	str	r2, [r5, #0]
 801c02e:	461a      	mov	r2, r3
 801c030:	f7e7 fe18 	bl	8003c64 <_write>
 801c034:	1c43      	adds	r3, r0, #1
 801c036:	d102      	bne.n	801c03e <_write_r+0x1e>
 801c038:	682b      	ldr	r3, [r5, #0]
 801c03a:	b103      	cbz	r3, 801c03e <_write_r+0x1e>
 801c03c:	6023      	str	r3, [r4, #0]
 801c03e:	bd38      	pop	{r3, r4, r5, pc}
 801c040:	20011c80 	.word	0x20011c80

0801c044 <__errno>:
 801c044:	4b01      	ldr	r3, [pc, #4]	@ (801c04c <__errno+0x8>)
 801c046:	6818      	ldr	r0, [r3, #0]
 801c048:	4770      	bx	lr
 801c04a:	bf00      	nop
 801c04c:	20000908 	.word	0x20000908

0801c050 <__libc_init_array>:
 801c050:	b570      	push	{r4, r5, r6, lr}
 801c052:	4d0d      	ldr	r5, [pc, #52]	@ (801c088 <__libc_init_array+0x38>)
 801c054:	4c0d      	ldr	r4, [pc, #52]	@ (801c08c <__libc_init_array+0x3c>)
 801c056:	1b64      	subs	r4, r4, r5
 801c058:	10a4      	asrs	r4, r4, #2
 801c05a:	2600      	movs	r6, #0
 801c05c:	42a6      	cmp	r6, r4
 801c05e:	d109      	bne.n	801c074 <__libc_init_array+0x24>
 801c060:	4d0b      	ldr	r5, [pc, #44]	@ (801c090 <__libc_init_array+0x40>)
 801c062:	4c0c      	ldr	r4, [pc, #48]	@ (801c094 <__libc_init_array+0x44>)
 801c064:	f000 fe62 	bl	801cd2c <_init>
 801c068:	1b64      	subs	r4, r4, r5
 801c06a:	10a4      	asrs	r4, r4, #2
 801c06c:	2600      	movs	r6, #0
 801c06e:	42a6      	cmp	r6, r4
 801c070:	d105      	bne.n	801c07e <__libc_init_array+0x2e>
 801c072:	bd70      	pop	{r4, r5, r6, pc}
 801c074:	f855 3b04 	ldr.w	r3, [r5], #4
 801c078:	4798      	blx	r3
 801c07a:	3601      	adds	r6, #1
 801c07c:	e7ee      	b.n	801c05c <__libc_init_array+0xc>
 801c07e:	f855 3b04 	ldr.w	r3, [r5], #4
 801c082:	4798      	blx	r3
 801c084:	3601      	adds	r6, #1
 801c086:	e7f2      	b.n	801c06e <__libc_init_array+0x1e>
 801c088:	0801e3b8 	.word	0x0801e3b8
 801c08c:	0801e3b8 	.word	0x0801e3b8
 801c090:	0801e3b8 	.word	0x0801e3b8
 801c094:	0801e3d4 	.word	0x0801e3d4

0801c098 <__retarget_lock_init_recursive>:
 801c098:	4770      	bx	lr

0801c09a <__retarget_lock_acquire_recursive>:
 801c09a:	4770      	bx	lr

0801c09c <__retarget_lock_release_recursive>:
 801c09c:	4770      	bx	lr

0801c09e <strcpy>:
 801c09e:	4603      	mov	r3, r0
 801c0a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c0a4:	f803 2b01 	strb.w	r2, [r3], #1
 801c0a8:	2a00      	cmp	r2, #0
 801c0aa:	d1f9      	bne.n	801c0a0 <strcpy+0x2>
 801c0ac:	4770      	bx	lr

0801c0ae <memcpy>:
 801c0ae:	440a      	add	r2, r1
 801c0b0:	4291      	cmp	r1, r2
 801c0b2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801c0b6:	d100      	bne.n	801c0ba <memcpy+0xc>
 801c0b8:	4770      	bx	lr
 801c0ba:	b510      	push	{r4, lr}
 801c0bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c0c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c0c4:	4291      	cmp	r1, r2
 801c0c6:	d1f9      	bne.n	801c0bc <memcpy+0xe>
 801c0c8:	bd10      	pop	{r4, pc}
	...

0801c0cc <__assert_func>:
 801c0cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c0ce:	4614      	mov	r4, r2
 801c0d0:	461a      	mov	r2, r3
 801c0d2:	4b09      	ldr	r3, [pc, #36]	@ (801c0f8 <__assert_func+0x2c>)
 801c0d4:	681b      	ldr	r3, [r3, #0]
 801c0d6:	4605      	mov	r5, r0
 801c0d8:	68d8      	ldr	r0, [r3, #12]
 801c0da:	b14c      	cbz	r4, 801c0f0 <__assert_func+0x24>
 801c0dc:	4b07      	ldr	r3, [pc, #28]	@ (801c0fc <__assert_func+0x30>)
 801c0de:	9100      	str	r1, [sp, #0]
 801c0e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c0e4:	4906      	ldr	r1, [pc, #24]	@ (801c100 <__assert_func+0x34>)
 801c0e6:	462b      	mov	r3, r5
 801c0e8:	f000 fd3e 	bl	801cb68 <fiprintf>
 801c0ec:	f000 fdd2 	bl	801cc94 <abort>
 801c0f0:	4b04      	ldr	r3, [pc, #16]	@ (801c104 <__assert_func+0x38>)
 801c0f2:	461c      	mov	r4, r3
 801c0f4:	e7f3      	b.n	801c0de <__assert_func+0x12>
 801c0f6:	bf00      	nop
 801c0f8:	20000908 	.word	0x20000908
 801c0fc:	0801e23f 	.word	0x0801e23f
 801c100:	0801e24c 	.word	0x0801e24c
 801c104:	0801e27a 	.word	0x0801e27a

0801c108 <__env_lock>:
 801c108:	4801      	ldr	r0, [pc, #4]	@ (801c110 <__env_lock+0x8>)
 801c10a:	f7ff bfc6 	b.w	801c09a <__retarget_lock_acquire_recursive>
 801c10e:	bf00      	nop
 801c110:	20011c84 	.word	0x20011c84

0801c114 <__env_unlock>:
 801c114:	4801      	ldr	r0, [pc, #4]	@ (801c11c <__env_unlock+0x8>)
 801c116:	f7ff bfc1 	b.w	801c09c <__retarget_lock_release_recursive>
 801c11a:	bf00      	nop
 801c11c:	20011c84 	.word	0x20011c84

0801c120 <_free_r>:
 801c120:	b538      	push	{r3, r4, r5, lr}
 801c122:	4605      	mov	r5, r0
 801c124:	2900      	cmp	r1, #0
 801c126:	d041      	beq.n	801c1ac <_free_r+0x8c>
 801c128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c12c:	1f0c      	subs	r4, r1, #4
 801c12e:	2b00      	cmp	r3, #0
 801c130:	bfb8      	it	lt
 801c132:	18e4      	addlt	r4, r4, r3
 801c134:	f7ff fb2a 	bl	801b78c <__malloc_lock>
 801c138:	4a1d      	ldr	r2, [pc, #116]	@ (801c1b0 <_free_r+0x90>)
 801c13a:	6813      	ldr	r3, [r2, #0]
 801c13c:	b933      	cbnz	r3, 801c14c <_free_r+0x2c>
 801c13e:	6063      	str	r3, [r4, #4]
 801c140:	6014      	str	r4, [r2, #0]
 801c142:	4628      	mov	r0, r5
 801c144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c148:	f7ff bb26 	b.w	801b798 <__malloc_unlock>
 801c14c:	42a3      	cmp	r3, r4
 801c14e:	d908      	bls.n	801c162 <_free_r+0x42>
 801c150:	6820      	ldr	r0, [r4, #0]
 801c152:	1821      	adds	r1, r4, r0
 801c154:	428b      	cmp	r3, r1
 801c156:	bf01      	itttt	eq
 801c158:	6819      	ldreq	r1, [r3, #0]
 801c15a:	685b      	ldreq	r3, [r3, #4]
 801c15c:	1809      	addeq	r1, r1, r0
 801c15e:	6021      	streq	r1, [r4, #0]
 801c160:	e7ed      	b.n	801c13e <_free_r+0x1e>
 801c162:	461a      	mov	r2, r3
 801c164:	685b      	ldr	r3, [r3, #4]
 801c166:	b10b      	cbz	r3, 801c16c <_free_r+0x4c>
 801c168:	42a3      	cmp	r3, r4
 801c16a:	d9fa      	bls.n	801c162 <_free_r+0x42>
 801c16c:	6811      	ldr	r1, [r2, #0]
 801c16e:	1850      	adds	r0, r2, r1
 801c170:	42a0      	cmp	r0, r4
 801c172:	d10b      	bne.n	801c18c <_free_r+0x6c>
 801c174:	6820      	ldr	r0, [r4, #0]
 801c176:	4401      	add	r1, r0
 801c178:	1850      	adds	r0, r2, r1
 801c17a:	4283      	cmp	r3, r0
 801c17c:	6011      	str	r1, [r2, #0]
 801c17e:	d1e0      	bne.n	801c142 <_free_r+0x22>
 801c180:	6818      	ldr	r0, [r3, #0]
 801c182:	685b      	ldr	r3, [r3, #4]
 801c184:	6053      	str	r3, [r2, #4]
 801c186:	4408      	add	r0, r1
 801c188:	6010      	str	r0, [r2, #0]
 801c18a:	e7da      	b.n	801c142 <_free_r+0x22>
 801c18c:	d902      	bls.n	801c194 <_free_r+0x74>
 801c18e:	230c      	movs	r3, #12
 801c190:	602b      	str	r3, [r5, #0]
 801c192:	e7d6      	b.n	801c142 <_free_r+0x22>
 801c194:	6820      	ldr	r0, [r4, #0]
 801c196:	1821      	adds	r1, r4, r0
 801c198:	428b      	cmp	r3, r1
 801c19a:	bf04      	itt	eq
 801c19c:	6819      	ldreq	r1, [r3, #0]
 801c19e:	685b      	ldreq	r3, [r3, #4]
 801c1a0:	6063      	str	r3, [r4, #4]
 801c1a2:	bf04      	itt	eq
 801c1a4:	1809      	addeq	r1, r1, r0
 801c1a6:	6021      	streq	r1, [r4, #0]
 801c1a8:	6054      	str	r4, [r2, #4]
 801c1aa:	e7ca      	b.n	801c142 <_free_r+0x22>
 801c1ac:	bd38      	pop	{r3, r4, r5, pc}
 801c1ae:	bf00      	nop
 801c1b0:	20011b40 	.word	0x20011b40

0801c1b4 <_malloc_usable_size_r>:
 801c1b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c1b8:	1f18      	subs	r0, r3, #4
 801c1ba:	2b00      	cmp	r3, #0
 801c1bc:	bfbc      	itt	lt
 801c1be:	580b      	ldrlt	r3, [r1, r0]
 801c1c0:	18c0      	addlt	r0, r0, r3
 801c1c2:	4770      	bx	lr

0801c1c4 <__ssputs_r>:
 801c1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c1c8:	688e      	ldr	r6, [r1, #8]
 801c1ca:	461f      	mov	r7, r3
 801c1cc:	42be      	cmp	r6, r7
 801c1ce:	680b      	ldr	r3, [r1, #0]
 801c1d0:	4682      	mov	sl, r0
 801c1d2:	460c      	mov	r4, r1
 801c1d4:	4690      	mov	r8, r2
 801c1d6:	d82d      	bhi.n	801c234 <__ssputs_r+0x70>
 801c1d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c1dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801c1e0:	d026      	beq.n	801c230 <__ssputs_r+0x6c>
 801c1e2:	6965      	ldr	r5, [r4, #20]
 801c1e4:	6909      	ldr	r1, [r1, #16]
 801c1e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c1ea:	eba3 0901 	sub.w	r9, r3, r1
 801c1ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c1f2:	1c7b      	adds	r3, r7, #1
 801c1f4:	444b      	add	r3, r9
 801c1f6:	106d      	asrs	r5, r5, #1
 801c1f8:	429d      	cmp	r5, r3
 801c1fa:	bf38      	it	cc
 801c1fc:	461d      	movcc	r5, r3
 801c1fe:	0553      	lsls	r3, r2, #21
 801c200:	d527      	bpl.n	801c252 <__ssputs_r+0x8e>
 801c202:	4629      	mov	r1, r5
 801c204:	f7ff fa42 	bl	801b68c <_malloc_r>
 801c208:	4606      	mov	r6, r0
 801c20a:	b360      	cbz	r0, 801c266 <__ssputs_r+0xa2>
 801c20c:	6921      	ldr	r1, [r4, #16]
 801c20e:	464a      	mov	r2, r9
 801c210:	f7ff ff4d 	bl	801c0ae <memcpy>
 801c214:	89a3      	ldrh	r3, [r4, #12]
 801c216:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801c21a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c21e:	81a3      	strh	r3, [r4, #12]
 801c220:	6126      	str	r6, [r4, #16]
 801c222:	6165      	str	r5, [r4, #20]
 801c224:	444e      	add	r6, r9
 801c226:	eba5 0509 	sub.w	r5, r5, r9
 801c22a:	6026      	str	r6, [r4, #0]
 801c22c:	60a5      	str	r5, [r4, #8]
 801c22e:	463e      	mov	r6, r7
 801c230:	42be      	cmp	r6, r7
 801c232:	d900      	bls.n	801c236 <__ssputs_r+0x72>
 801c234:	463e      	mov	r6, r7
 801c236:	6820      	ldr	r0, [r4, #0]
 801c238:	4632      	mov	r2, r6
 801c23a:	4641      	mov	r1, r8
 801c23c:	f7ff fe54 	bl	801bee8 <memmove>
 801c240:	68a3      	ldr	r3, [r4, #8]
 801c242:	1b9b      	subs	r3, r3, r6
 801c244:	60a3      	str	r3, [r4, #8]
 801c246:	6823      	ldr	r3, [r4, #0]
 801c248:	4433      	add	r3, r6
 801c24a:	6023      	str	r3, [r4, #0]
 801c24c:	2000      	movs	r0, #0
 801c24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c252:	462a      	mov	r2, r5
 801c254:	f7ff fb1a 	bl	801b88c <_realloc_r>
 801c258:	4606      	mov	r6, r0
 801c25a:	2800      	cmp	r0, #0
 801c25c:	d1e0      	bne.n	801c220 <__ssputs_r+0x5c>
 801c25e:	6921      	ldr	r1, [r4, #16]
 801c260:	4650      	mov	r0, sl
 801c262:	f7ff ff5d 	bl	801c120 <_free_r>
 801c266:	230c      	movs	r3, #12
 801c268:	f8ca 3000 	str.w	r3, [sl]
 801c26c:	89a3      	ldrh	r3, [r4, #12]
 801c26e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c272:	81a3      	strh	r3, [r4, #12]
 801c274:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c278:	e7e9      	b.n	801c24e <__ssputs_r+0x8a>
	...

0801c27c <_svfiprintf_r>:
 801c27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c280:	4698      	mov	r8, r3
 801c282:	898b      	ldrh	r3, [r1, #12]
 801c284:	061b      	lsls	r3, r3, #24
 801c286:	b09d      	sub	sp, #116	@ 0x74
 801c288:	4607      	mov	r7, r0
 801c28a:	460d      	mov	r5, r1
 801c28c:	4614      	mov	r4, r2
 801c28e:	d510      	bpl.n	801c2b2 <_svfiprintf_r+0x36>
 801c290:	690b      	ldr	r3, [r1, #16]
 801c292:	b973      	cbnz	r3, 801c2b2 <_svfiprintf_r+0x36>
 801c294:	2140      	movs	r1, #64	@ 0x40
 801c296:	f7ff f9f9 	bl	801b68c <_malloc_r>
 801c29a:	6028      	str	r0, [r5, #0]
 801c29c:	6128      	str	r0, [r5, #16]
 801c29e:	b930      	cbnz	r0, 801c2ae <_svfiprintf_r+0x32>
 801c2a0:	230c      	movs	r3, #12
 801c2a2:	603b      	str	r3, [r7, #0]
 801c2a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c2a8:	b01d      	add	sp, #116	@ 0x74
 801c2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2ae:	2340      	movs	r3, #64	@ 0x40
 801c2b0:	616b      	str	r3, [r5, #20]
 801c2b2:	2300      	movs	r3, #0
 801c2b4:	9309      	str	r3, [sp, #36]	@ 0x24
 801c2b6:	2320      	movs	r3, #32
 801c2b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c2bc:	f8cd 800c 	str.w	r8, [sp, #12]
 801c2c0:	2330      	movs	r3, #48	@ 0x30
 801c2c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801c460 <_svfiprintf_r+0x1e4>
 801c2c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c2ca:	f04f 0901 	mov.w	r9, #1
 801c2ce:	4623      	mov	r3, r4
 801c2d0:	469a      	mov	sl, r3
 801c2d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c2d6:	b10a      	cbz	r2, 801c2dc <_svfiprintf_r+0x60>
 801c2d8:	2a25      	cmp	r2, #37	@ 0x25
 801c2da:	d1f9      	bne.n	801c2d0 <_svfiprintf_r+0x54>
 801c2dc:	ebba 0b04 	subs.w	fp, sl, r4
 801c2e0:	d00b      	beq.n	801c2fa <_svfiprintf_r+0x7e>
 801c2e2:	465b      	mov	r3, fp
 801c2e4:	4622      	mov	r2, r4
 801c2e6:	4629      	mov	r1, r5
 801c2e8:	4638      	mov	r0, r7
 801c2ea:	f7ff ff6b 	bl	801c1c4 <__ssputs_r>
 801c2ee:	3001      	adds	r0, #1
 801c2f0:	f000 80a7 	beq.w	801c442 <_svfiprintf_r+0x1c6>
 801c2f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c2f6:	445a      	add	r2, fp
 801c2f8:	9209      	str	r2, [sp, #36]	@ 0x24
 801c2fa:	f89a 3000 	ldrb.w	r3, [sl]
 801c2fe:	2b00      	cmp	r3, #0
 801c300:	f000 809f 	beq.w	801c442 <_svfiprintf_r+0x1c6>
 801c304:	2300      	movs	r3, #0
 801c306:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c30a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c30e:	f10a 0a01 	add.w	sl, sl, #1
 801c312:	9304      	str	r3, [sp, #16]
 801c314:	9307      	str	r3, [sp, #28]
 801c316:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c31a:	931a      	str	r3, [sp, #104]	@ 0x68
 801c31c:	4654      	mov	r4, sl
 801c31e:	2205      	movs	r2, #5
 801c320:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c324:	484e      	ldr	r0, [pc, #312]	@ (801c460 <_svfiprintf_r+0x1e4>)
 801c326:	f7e3 ff8b 	bl	8000240 <memchr>
 801c32a:	9a04      	ldr	r2, [sp, #16]
 801c32c:	b9d8      	cbnz	r0, 801c366 <_svfiprintf_r+0xea>
 801c32e:	06d0      	lsls	r0, r2, #27
 801c330:	bf44      	itt	mi
 801c332:	2320      	movmi	r3, #32
 801c334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c338:	0711      	lsls	r1, r2, #28
 801c33a:	bf44      	itt	mi
 801c33c:	232b      	movmi	r3, #43	@ 0x2b
 801c33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c342:	f89a 3000 	ldrb.w	r3, [sl]
 801c346:	2b2a      	cmp	r3, #42	@ 0x2a
 801c348:	d015      	beq.n	801c376 <_svfiprintf_r+0xfa>
 801c34a:	9a07      	ldr	r2, [sp, #28]
 801c34c:	4654      	mov	r4, sl
 801c34e:	2000      	movs	r0, #0
 801c350:	f04f 0c0a 	mov.w	ip, #10
 801c354:	4621      	mov	r1, r4
 801c356:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c35a:	3b30      	subs	r3, #48	@ 0x30
 801c35c:	2b09      	cmp	r3, #9
 801c35e:	d94b      	bls.n	801c3f8 <_svfiprintf_r+0x17c>
 801c360:	b1b0      	cbz	r0, 801c390 <_svfiprintf_r+0x114>
 801c362:	9207      	str	r2, [sp, #28]
 801c364:	e014      	b.n	801c390 <_svfiprintf_r+0x114>
 801c366:	eba0 0308 	sub.w	r3, r0, r8
 801c36a:	fa09 f303 	lsl.w	r3, r9, r3
 801c36e:	4313      	orrs	r3, r2
 801c370:	9304      	str	r3, [sp, #16]
 801c372:	46a2      	mov	sl, r4
 801c374:	e7d2      	b.n	801c31c <_svfiprintf_r+0xa0>
 801c376:	9b03      	ldr	r3, [sp, #12]
 801c378:	1d19      	adds	r1, r3, #4
 801c37a:	681b      	ldr	r3, [r3, #0]
 801c37c:	9103      	str	r1, [sp, #12]
 801c37e:	2b00      	cmp	r3, #0
 801c380:	bfbb      	ittet	lt
 801c382:	425b      	neglt	r3, r3
 801c384:	f042 0202 	orrlt.w	r2, r2, #2
 801c388:	9307      	strge	r3, [sp, #28]
 801c38a:	9307      	strlt	r3, [sp, #28]
 801c38c:	bfb8      	it	lt
 801c38e:	9204      	strlt	r2, [sp, #16]
 801c390:	7823      	ldrb	r3, [r4, #0]
 801c392:	2b2e      	cmp	r3, #46	@ 0x2e
 801c394:	d10a      	bne.n	801c3ac <_svfiprintf_r+0x130>
 801c396:	7863      	ldrb	r3, [r4, #1]
 801c398:	2b2a      	cmp	r3, #42	@ 0x2a
 801c39a:	d132      	bne.n	801c402 <_svfiprintf_r+0x186>
 801c39c:	9b03      	ldr	r3, [sp, #12]
 801c39e:	1d1a      	adds	r2, r3, #4
 801c3a0:	681b      	ldr	r3, [r3, #0]
 801c3a2:	9203      	str	r2, [sp, #12]
 801c3a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c3a8:	3402      	adds	r4, #2
 801c3aa:	9305      	str	r3, [sp, #20]
 801c3ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801c470 <_svfiprintf_r+0x1f4>
 801c3b0:	7821      	ldrb	r1, [r4, #0]
 801c3b2:	2203      	movs	r2, #3
 801c3b4:	4650      	mov	r0, sl
 801c3b6:	f7e3 ff43 	bl	8000240 <memchr>
 801c3ba:	b138      	cbz	r0, 801c3cc <_svfiprintf_r+0x150>
 801c3bc:	9b04      	ldr	r3, [sp, #16]
 801c3be:	eba0 000a 	sub.w	r0, r0, sl
 801c3c2:	2240      	movs	r2, #64	@ 0x40
 801c3c4:	4082      	lsls	r2, r0
 801c3c6:	4313      	orrs	r3, r2
 801c3c8:	3401      	adds	r4, #1
 801c3ca:	9304      	str	r3, [sp, #16]
 801c3cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c3d0:	4824      	ldr	r0, [pc, #144]	@ (801c464 <_svfiprintf_r+0x1e8>)
 801c3d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c3d6:	2206      	movs	r2, #6
 801c3d8:	f7e3 ff32 	bl	8000240 <memchr>
 801c3dc:	2800      	cmp	r0, #0
 801c3de:	d036      	beq.n	801c44e <_svfiprintf_r+0x1d2>
 801c3e0:	4b21      	ldr	r3, [pc, #132]	@ (801c468 <_svfiprintf_r+0x1ec>)
 801c3e2:	bb1b      	cbnz	r3, 801c42c <_svfiprintf_r+0x1b0>
 801c3e4:	9b03      	ldr	r3, [sp, #12]
 801c3e6:	3307      	adds	r3, #7
 801c3e8:	f023 0307 	bic.w	r3, r3, #7
 801c3ec:	3308      	adds	r3, #8
 801c3ee:	9303      	str	r3, [sp, #12]
 801c3f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c3f2:	4433      	add	r3, r6
 801c3f4:	9309      	str	r3, [sp, #36]	@ 0x24
 801c3f6:	e76a      	b.n	801c2ce <_svfiprintf_r+0x52>
 801c3f8:	fb0c 3202 	mla	r2, ip, r2, r3
 801c3fc:	460c      	mov	r4, r1
 801c3fe:	2001      	movs	r0, #1
 801c400:	e7a8      	b.n	801c354 <_svfiprintf_r+0xd8>
 801c402:	2300      	movs	r3, #0
 801c404:	3401      	adds	r4, #1
 801c406:	9305      	str	r3, [sp, #20]
 801c408:	4619      	mov	r1, r3
 801c40a:	f04f 0c0a 	mov.w	ip, #10
 801c40e:	4620      	mov	r0, r4
 801c410:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c414:	3a30      	subs	r2, #48	@ 0x30
 801c416:	2a09      	cmp	r2, #9
 801c418:	d903      	bls.n	801c422 <_svfiprintf_r+0x1a6>
 801c41a:	2b00      	cmp	r3, #0
 801c41c:	d0c6      	beq.n	801c3ac <_svfiprintf_r+0x130>
 801c41e:	9105      	str	r1, [sp, #20]
 801c420:	e7c4      	b.n	801c3ac <_svfiprintf_r+0x130>
 801c422:	fb0c 2101 	mla	r1, ip, r1, r2
 801c426:	4604      	mov	r4, r0
 801c428:	2301      	movs	r3, #1
 801c42a:	e7f0      	b.n	801c40e <_svfiprintf_r+0x192>
 801c42c:	ab03      	add	r3, sp, #12
 801c42e:	9300      	str	r3, [sp, #0]
 801c430:	462a      	mov	r2, r5
 801c432:	4b0e      	ldr	r3, [pc, #56]	@ (801c46c <_svfiprintf_r+0x1f0>)
 801c434:	a904      	add	r1, sp, #16
 801c436:	4638      	mov	r0, r7
 801c438:	f3af 8000 	nop.w
 801c43c:	1c42      	adds	r2, r0, #1
 801c43e:	4606      	mov	r6, r0
 801c440:	d1d6      	bne.n	801c3f0 <_svfiprintf_r+0x174>
 801c442:	89ab      	ldrh	r3, [r5, #12]
 801c444:	065b      	lsls	r3, r3, #25
 801c446:	f53f af2d 	bmi.w	801c2a4 <_svfiprintf_r+0x28>
 801c44a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c44c:	e72c      	b.n	801c2a8 <_svfiprintf_r+0x2c>
 801c44e:	ab03      	add	r3, sp, #12
 801c450:	9300      	str	r3, [sp, #0]
 801c452:	462a      	mov	r2, r5
 801c454:	4b05      	ldr	r3, [pc, #20]	@ (801c46c <_svfiprintf_r+0x1f0>)
 801c456:	a904      	add	r1, sp, #16
 801c458:	4638      	mov	r0, r7
 801c45a:	f000 f9bb 	bl	801c7d4 <_printf_i>
 801c45e:	e7ed      	b.n	801c43c <_svfiprintf_r+0x1c0>
 801c460:	0801e27b 	.word	0x0801e27b
 801c464:	0801e285 	.word	0x0801e285
 801c468:	00000000 	.word	0x00000000
 801c46c:	0801c1c5 	.word	0x0801c1c5
 801c470:	0801e281 	.word	0x0801e281

0801c474 <__sfputc_r>:
 801c474:	6893      	ldr	r3, [r2, #8]
 801c476:	3b01      	subs	r3, #1
 801c478:	2b00      	cmp	r3, #0
 801c47a:	b410      	push	{r4}
 801c47c:	6093      	str	r3, [r2, #8]
 801c47e:	da08      	bge.n	801c492 <__sfputc_r+0x1e>
 801c480:	6994      	ldr	r4, [r2, #24]
 801c482:	42a3      	cmp	r3, r4
 801c484:	db01      	blt.n	801c48a <__sfputc_r+0x16>
 801c486:	290a      	cmp	r1, #10
 801c488:	d103      	bne.n	801c492 <__sfputc_r+0x1e>
 801c48a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c48e:	f7ff bc87 	b.w	801bda0 <__swbuf_r>
 801c492:	6813      	ldr	r3, [r2, #0]
 801c494:	1c58      	adds	r0, r3, #1
 801c496:	6010      	str	r0, [r2, #0]
 801c498:	7019      	strb	r1, [r3, #0]
 801c49a:	4608      	mov	r0, r1
 801c49c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c4a0:	4770      	bx	lr

0801c4a2 <__sfputs_r>:
 801c4a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c4a4:	4606      	mov	r6, r0
 801c4a6:	460f      	mov	r7, r1
 801c4a8:	4614      	mov	r4, r2
 801c4aa:	18d5      	adds	r5, r2, r3
 801c4ac:	42ac      	cmp	r4, r5
 801c4ae:	d101      	bne.n	801c4b4 <__sfputs_r+0x12>
 801c4b0:	2000      	movs	r0, #0
 801c4b2:	e007      	b.n	801c4c4 <__sfputs_r+0x22>
 801c4b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c4b8:	463a      	mov	r2, r7
 801c4ba:	4630      	mov	r0, r6
 801c4bc:	f7ff ffda 	bl	801c474 <__sfputc_r>
 801c4c0:	1c43      	adds	r3, r0, #1
 801c4c2:	d1f3      	bne.n	801c4ac <__sfputs_r+0xa>
 801c4c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801c4c8 <_vfiprintf_r>:
 801c4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c4cc:	460d      	mov	r5, r1
 801c4ce:	b09d      	sub	sp, #116	@ 0x74
 801c4d0:	4614      	mov	r4, r2
 801c4d2:	4698      	mov	r8, r3
 801c4d4:	4606      	mov	r6, r0
 801c4d6:	b118      	cbz	r0, 801c4e0 <_vfiprintf_r+0x18>
 801c4d8:	6a03      	ldr	r3, [r0, #32]
 801c4da:	b90b      	cbnz	r3, 801c4e0 <_vfiprintf_r+0x18>
 801c4dc:	f7ff fb08 	bl	801baf0 <__sinit>
 801c4e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c4e2:	07d9      	lsls	r1, r3, #31
 801c4e4:	d405      	bmi.n	801c4f2 <_vfiprintf_r+0x2a>
 801c4e6:	89ab      	ldrh	r3, [r5, #12]
 801c4e8:	059a      	lsls	r2, r3, #22
 801c4ea:	d402      	bmi.n	801c4f2 <_vfiprintf_r+0x2a>
 801c4ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c4ee:	f7ff fdd4 	bl	801c09a <__retarget_lock_acquire_recursive>
 801c4f2:	89ab      	ldrh	r3, [r5, #12]
 801c4f4:	071b      	lsls	r3, r3, #28
 801c4f6:	d501      	bpl.n	801c4fc <_vfiprintf_r+0x34>
 801c4f8:	692b      	ldr	r3, [r5, #16]
 801c4fa:	b99b      	cbnz	r3, 801c524 <_vfiprintf_r+0x5c>
 801c4fc:	4629      	mov	r1, r5
 801c4fe:	4630      	mov	r0, r6
 801c500:	f7ff fc8c 	bl	801be1c <__swsetup_r>
 801c504:	b170      	cbz	r0, 801c524 <_vfiprintf_r+0x5c>
 801c506:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c508:	07dc      	lsls	r4, r3, #31
 801c50a:	d504      	bpl.n	801c516 <_vfiprintf_r+0x4e>
 801c50c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c510:	b01d      	add	sp, #116	@ 0x74
 801c512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c516:	89ab      	ldrh	r3, [r5, #12]
 801c518:	0598      	lsls	r0, r3, #22
 801c51a:	d4f7      	bmi.n	801c50c <_vfiprintf_r+0x44>
 801c51c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c51e:	f7ff fdbd 	bl	801c09c <__retarget_lock_release_recursive>
 801c522:	e7f3      	b.n	801c50c <_vfiprintf_r+0x44>
 801c524:	2300      	movs	r3, #0
 801c526:	9309      	str	r3, [sp, #36]	@ 0x24
 801c528:	2320      	movs	r3, #32
 801c52a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c52e:	f8cd 800c 	str.w	r8, [sp, #12]
 801c532:	2330      	movs	r3, #48	@ 0x30
 801c534:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801c6e4 <_vfiprintf_r+0x21c>
 801c538:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c53c:	f04f 0901 	mov.w	r9, #1
 801c540:	4623      	mov	r3, r4
 801c542:	469a      	mov	sl, r3
 801c544:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c548:	b10a      	cbz	r2, 801c54e <_vfiprintf_r+0x86>
 801c54a:	2a25      	cmp	r2, #37	@ 0x25
 801c54c:	d1f9      	bne.n	801c542 <_vfiprintf_r+0x7a>
 801c54e:	ebba 0b04 	subs.w	fp, sl, r4
 801c552:	d00b      	beq.n	801c56c <_vfiprintf_r+0xa4>
 801c554:	465b      	mov	r3, fp
 801c556:	4622      	mov	r2, r4
 801c558:	4629      	mov	r1, r5
 801c55a:	4630      	mov	r0, r6
 801c55c:	f7ff ffa1 	bl	801c4a2 <__sfputs_r>
 801c560:	3001      	adds	r0, #1
 801c562:	f000 80a7 	beq.w	801c6b4 <_vfiprintf_r+0x1ec>
 801c566:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c568:	445a      	add	r2, fp
 801c56a:	9209      	str	r2, [sp, #36]	@ 0x24
 801c56c:	f89a 3000 	ldrb.w	r3, [sl]
 801c570:	2b00      	cmp	r3, #0
 801c572:	f000 809f 	beq.w	801c6b4 <_vfiprintf_r+0x1ec>
 801c576:	2300      	movs	r3, #0
 801c578:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c57c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c580:	f10a 0a01 	add.w	sl, sl, #1
 801c584:	9304      	str	r3, [sp, #16]
 801c586:	9307      	str	r3, [sp, #28]
 801c588:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c58c:	931a      	str	r3, [sp, #104]	@ 0x68
 801c58e:	4654      	mov	r4, sl
 801c590:	2205      	movs	r2, #5
 801c592:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c596:	4853      	ldr	r0, [pc, #332]	@ (801c6e4 <_vfiprintf_r+0x21c>)
 801c598:	f7e3 fe52 	bl	8000240 <memchr>
 801c59c:	9a04      	ldr	r2, [sp, #16]
 801c59e:	b9d8      	cbnz	r0, 801c5d8 <_vfiprintf_r+0x110>
 801c5a0:	06d1      	lsls	r1, r2, #27
 801c5a2:	bf44      	itt	mi
 801c5a4:	2320      	movmi	r3, #32
 801c5a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c5aa:	0713      	lsls	r3, r2, #28
 801c5ac:	bf44      	itt	mi
 801c5ae:	232b      	movmi	r3, #43	@ 0x2b
 801c5b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c5b4:	f89a 3000 	ldrb.w	r3, [sl]
 801c5b8:	2b2a      	cmp	r3, #42	@ 0x2a
 801c5ba:	d015      	beq.n	801c5e8 <_vfiprintf_r+0x120>
 801c5bc:	9a07      	ldr	r2, [sp, #28]
 801c5be:	4654      	mov	r4, sl
 801c5c0:	2000      	movs	r0, #0
 801c5c2:	f04f 0c0a 	mov.w	ip, #10
 801c5c6:	4621      	mov	r1, r4
 801c5c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c5cc:	3b30      	subs	r3, #48	@ 0x30
 801c5ce:	2b09      	cmp	r3, #9
 801c5d0:	d94b      	bls.n	801c66a <_vfiprintf_r+0x1a2>
 801c5d2:	b1b0      	cbz	r0, 801c602 <_vfiprintf_r+0x13a>
 801c5d4:	9207      	str	r2, [sp, #28]
 801c5d6:	e014      	b.n	801c602 <_vfiprintf_r+0x13a>
 801c5d8:	eba0 0308 	sub.w	r3, r0, r8
 801c5dc:	fa09 f303 	lsl.w	r3, r9, r3
 801c5e0:	4313      	orrs	r3, r2
 801c5e2:	9304      	str	r3, [sp, #16]
 801c5e4:	46a2      	mov	sl, r4
 801c5e6:	e7d2      	b.n	801c58e <_vfiprintf_r+0xc6>
 801c5e8:	9b03      	ldr	r3, [sp, #12]
 801c5ea:	1d19      	adds	r1, r3, #4
 801c5ec:	681b      	ldr	r3, [r3, #0]
 801c5ee:	9103      	str	r1, [sp, #12]
 801c5f0:	2b00      	cmp	r3, #0
 801c5f2:	bfbb      	ittet	lt
 801c5f4:	425b      	neglt	r3, r3
 801c5f6:	f042 0202 	orrlt.w	r2, r2, #2
 801c5fa:	9307      	strge	r3, [sp, #28]
 801c5fc:	9307      	strlt	r3, [sp, #28]
 801c5fe:	bfb8      	it	lt
 801c600:	9204      	strlt	r2, [sp, #16]
 801c602:	7823      	ldrb	r3, [r4, #0]
 801c604:	2b2e      	cmp	r3, #46	@ 0x2e
 801c606:	d10a      	bne.n	801c61e <_vfiprintf_r+0x156>
 801c608:	7863      	ldrb	r3, [r4, #1]
 801c60a:	2b2a      	cmp	r3, #42	@ 0x2a
 801c60c:	d132      	bne.n	801c674 <_vfiprintf_r+0x1ac>
 801c60e:	9b03      	ldr	r3, [sp, #12]
 801c610:	1d1a      	adds	r2, r3, #4
 801c612:	681b      	ldr	r3, [r3, #0]
 801c614:	9203      	str	r2, [sp, #12]
 801c616:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c61a:	3402      	adds	r4, #2
 801c61c:	9305      	str	r3, [sp, #20]
 801c61e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801c6f4 <_vfiprintf_r+0x22c>
 801c622:	7821      	ldrb	r1, [r4, #0]
 801c624:	2203      	movs	r2, #3
 801c626:	4650      	mov	r0, sl
 801c628:	f7e3 fe0a 	bl	8000240 <memchr>
 801c62c:	b138      	cbz	r0, 801c63e <_vfiprintf_r+0x176>
 801c62e:	9b04      	ldr	r3, [sp, #16]
 801c630:	eba0 000a 	sub.w	r0, r0, sl
 801c634:	2240      	movs	r2, #64	@ 0x40
 801c636:	4082      	lsls	r2, r0
 801c638:	4313      	orrs	r3, r2
 801c63a:	3401      	adds	r4, #1
 801c63c:	9304      	str	r3, [sp, #16]
 801c63e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c642:	4829      	ldr	r0, [pc, #164]	@ (801c6e8 <_vfiprintf_r+0x220>)
 801c644:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c648:	2206      	movs	r2, #6
 801c64a:	f7e3 fdf9 	bl	8000240 <memchr>
 801c64e:	2800      	cmp	r0, #0
 801c650:	d03f      	beq.n	801c6d2 <_vfiprintf_r+0x20a>
 801c652:	4b26      	ldr	r3, [pc, #152]	@ (801c6ec <_vfiprintf_r+0x224>)
 801c654:	bb1b      	cbnz	r3, 801c69e <_vfiprintf_r+0x1d6>
 801c656:	9b03      	ldr	r3, [sp, #12]
 801c658:	3307      	adds	r3, #7
 801c65a:	f023 0307 	bic.w	r3, r3, #7
 801c65e:	3308      	adds	r3, #8
 801c660:	9303      	str	r3, [sp, #12]
 801c662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c664:	443b      	add	r3, r7
 801c666:	9309      	str	r3, [sp, #36]	@ 0x24
 801c668:	e76a      	b.n	801c540 <_vfiprintf_r+0x78>
 801c66a:	fb0c 3202 	mla	r2, ip, r2, r3
 801c66e:	460c      	mov	r4, r1
 801c670:	2001      	movs	r0, #1
 801c672:	e7a8      	b.n	801c5c6 <_vfiprintf_r+0xfe>
 801c674:	2300      	movs	r3, #0
 801c676:	3401      	adds	r4, #1
 801c678:	9305      	str	r3, [sp, #20]
 801c67a:	4619      	mov	r1, r3
 801c67c:	f04f 0c0a 	mov.w	ip, #10
 801c680:	4620      	mov	r0, r4
 801c682:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c686:	3a30      	subs	r2, #48	@ 0x30
 801c688:	2a09      	cmp	r2, #9
 801c68a:	d903      	bls.n	801c694 <_vfiprintf_r+0x1cc>
 801c68c:	2b00      	cmp	r3, #0
 801c68e:	d0c6      	beq.n	801c61e <_vfiprintf_r+0x156>
 801c690:	9105      	str	r1, [sp, #20]
 801c692:	e7c4      	b.n	801c61e <_vfiprintf_r+0x156>
 801c694:	fb0c 2101 	mla	r1, ip, r1, r2
 801c698:	4604      	mov	r4, r0
 801c69a:	2301      	movs	r3, #1
 801c69c:	e7f0      	b.n	801c680 <_vfiprintf_r+0x1b8>
 801c69e:	ab03      	add	r3, sp, #12
 801c6a0:	9300      	str	r3, [sp, #0]
 801c6a2:	462a      	mov	r2, r5
 801c6a4:	4b12      	ldr	r3, [pc, #72]	@ (801c6f0 <_vfiprintf_r+0x228>)
 801c6a6:	a904      	add	r1, sp, #16
 801c6a8:	4630      	mov	r0, r6
 801c6aa:	f3af 8000 	nop.w
 801c6ae:	4607      	mov	r7, r0
 801c6b0:	1c78      	adds	r0, r7, #1
 801c6b2:	d1d6      	bne.n	801c662 <_vfiprintf_r+0x19a>
 801c6b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c6b6:	07d9      	lsls	r1, r3, #31
 801c6b8:	d405      	bmi.n	801c6c6 <_vfiprintf_r+0x1fe>
 801c6ba:	89ab      	ldrh	r3, [r5, #12]
 801c6bc:	059a      	lsls	r2, r3, #22
 801c6be:	d402      	bmi.n	801c6c6 <_vfiprintf_r+0x1fe>
 801c6c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c6c2:	f7ff fceb 	bl	801c09c <__retarget_lock_release_recursive>
 801c6c6:	89ab      	ldrh	r3, [r5, #12]
 801c6c8:	065b      	lsls	r3, r3, #25
 801c6ca:	f53f af1f 	bmi.w	801c50c <_vfiprintf_r+0x44>
 801c6ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c6d0:	e71e      	b.n	801c510 <_vfiprintf_r+0x48>
 801c6d2:	ab03      	add	r3, sp, #12
 801c6d4:	9300      	str	r3, [sp, #0]
 801c6d6:	462a      	mov	r2, r5
 801c6d8:	4b05      	ldr	r3, [pc, #20]	@ (801c6f0 <_vfiprintf_r+0x228>)
 801c6da:	a904      	add	r1, sp, #16
 801c6dc:	4630      	mov	r0, r6
 801c6de:	f000 f879 	bl	801c7d4 <_printf_i>
 801c6e2:	e7e4      	b.n	801c6ae <_vfiprintf_r+0x1e6>
 801c6e4:	0801e27b 	.word	0x0801e27b
 801c6e8:	0801e285 	.word	0x0801e285
 801c6ec:	00000000 	.word	0x00000000
 801c6f0:	0801c4a3 	.word	0x0801c4a3
 801c6f4:	0801e281 	.word	0x0801e281

0801c6f8 <_printf_common>:
 801c6f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c6fc:	4616      	mov	r6, r2
 801c6fe:	4698      	mov	r8, r3
 801c700:	688a      	ldr	r2, [r1, #8]
 801c702:	690b      	ldr	r3, [r1, #16]
 801c704:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801c708:	4293      	cmp	r3, r2
 801c70a:	bfb8      	it	lt
 801c70c:	4613      	movlt	r3, r2
 801c70e:	6033      	str	r3, [r6, #0]
 801c710:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801c714:	4607      	mov	r7, r0
 801c716:	460c      	mov	r4, r1
 801c718:	b10a      	cbz	r2, 801c71e <_printf_common+0x26>
 801c71a:	3301      	adds	r3, #1
 801c71c:	6033      	str	r3, [r6, #0]
 801c71e:	6823      	ldr	r3, [r4, #0]
 801c720:	0699      	lsls	r1, r3, #26
 801c722:	bf42      	ittt	mi
 801c724:	6833      	ldrmi	r3, [r6, #0]
 801c726:	3302      	addmi	r3, #2
 801c728:	6033      	strmi	r3, [r6, #0]
 801c72a:	6825      	ldr	r5, [r4, #0]
 801c72c:	f015 0506 	ands.w	r5, r5, #6
 801c730:	d106      	bne.n	801c740 <_printf_common+0x48>
 801c732:	f104 0a19 	add.w	sl, r4, #25
 801c736:	68e3      	ldr	r3, [r4, #12]
 801c738:	6832      	ldr	r2, [r6, #0]
 801c73a:	1a9b      	subs	r3, r3, r2
 801c73c:	42ab      	cmp	r3, r5
 801c73e:	dc26      	bgt.n	801c78e <_printf_common+0x96>
 801c740:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801c744:	6822      	ldr	r2, [r4, #0]
 801c746:	3b00      	subs	r3, #0
 801c748:	bf18      	it	ne
 801c74a:	2301      	movne	r3, #1
 801c74c:	0692      	lsls	r2, r2, #26
 801c74e:	d42b      	bmi.n	801c7a8 <_printf_common+0xb0>
 801c750:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801c754:	4641      	mov	r1, r8
 801c756:	4638      	mov	r0, r7
 801c758:	47c8      	blx	r9
 801c75a:	3001      	adds	r0, #1
 801c75c:	d01e      	beq.n	801c79c <_printf_common+0xa4>
 801c75e:	6823      	ldr	r3, [r4, #0]
 801c760:	6922      	ldr	r2, [r4, #16]
 801c762:	f003 0306 	and.w	r3, r3, #6
 801c766:	2b04      	cmp	r3, #4
 801c768:	bf02      	ittt	eq
 801c76a:	68e5      	ldreq	r5, [r4, #12]
 801c76c:	6833      	ldreq	r3, [r6, #0]
 801c76e:	1aed      	subeq	r5, r5, r3
 801c770:	68a3      	ldr	r3, [r4, #8]
 801c772:	bf0c      	ite	eq
 801c774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c778:	2500      	movne	r5, #0
 801c77a:	4293      	cmp	r3, r2
 801c77c:	bfc4      	itt	gt
 801c77e:	1a9b      	subgt	r3, r3, r2
 801c780:	18ed      	addgt	r5, r5, r3
 801c782:	2600      	movs	r6, #0
 801c784:	341a      	adds	r4, #26
 801c786:	42b5      	cmp	r5, r6
 801c788:	d11a      	bne.n	801c7c0 <_printf_common+0xc8>
 801c78a:	2000      	movs	r0, #0
 801c78c:	e008      	b.n	801c7a0 <_printf_common+0xa8>
 801c78e:	2301      	movs	r3, #1
 801c790:	4652      	mov	r2, sl
 801c792:	4641      	mov	r1, r8
 801c794:	4638      	mov	r0, r7
 801c796:	47c8      	blx	r9
 801c798:	3001      	adds	r0, #1
 801c79a:	d103      	bne.n	801c7a4 <_printf_common+0xac>
 801c79c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c7a4:	3501      	adds	r5, #1
 801c7a6:	e7c6      	b.n	801c736 <_printf_common+0x3e>
 801c7a8:	18e1      	adds	r1, r4, r3
 801c7aa:	1c5a      	adds	r2, r3, #1
 801c7ac:	2030      	movs	r0, #48	@ 0x30
 801c7ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801c7b2:	4422      	add	r2, r4
 801c7b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801c7b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801c7bc:	3302      	adds	r3, #2
 801c7be:	e7c7      	b.n	801c750 <_printf_common+0x58>
 801c7c0:	2301      	movs	r3, #1
 801c7c2:	4622      	mov	r2, r4
 801c7c4:	4641      	mov	r1, r8
 801c7c6:	4638      	mov	r0, r7
 801c7c8:	47c8      	blx	r9
 801c7ca:	3001      	adds	r0, #1
 801c7cc:	d0e6      	beq.n	801c79c <_printf_common+0xa4>
 801c7ce:	3601      	adds	r6, #1
 801c7d0:	e7d9      	b.n	801c786 <_printf_common+0x8e>
	...

0801c7d4 <_printf_i>:
 801c7d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c7d8:	7e0f      	ldrb	r7, [r1, #24]
 801c7da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c7dc:	2f78      	cmp	r7, #120	@ 0x78
 801c7de:	4691      	mov	r9, r2
 801c7e0:	4680      	mov	r8, r0
 801c7e2:	460c      	mov	r4, r1
 801c7e4:	469a      	mov	sl, r3
 801c7e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801c7ea:	d807      	bhi.n	801c7fc <_printf_i+0x28>
 801c7ec:	2f62      	cmp	r7, #98	@ 0x62
 801c7ee:	d80a      	bhi.n	801c806 <_printf_i+0x32>
 801c7f0:	2f00      	cmp	r7, #0
 801c7f2:	f000 80d1 	beq.w	801c998 <_printf_i+0x1c4>
 801c7f6:	2f58      	cmp	r7, #88	@ 0x58
 801c7f8:	f000 80b8 	beq.w	801c96c <_printf_i+0x198>
 801c7fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c800:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801c804:	e03a      	b.n	801c87c <_printf_i+0xa8>
 801c806:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801c80a:	2b15      	cmp	r3, #21
 801c80c:	d8f6      	bhi.n	801c7fc <_printf_i+0x28>
 801c80e:	a101      	add	r1, pc, #4	@ (adr r1, 801c814 <_printf_i+0x40>)
 801c810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c814:	0801c86d 	.word	0x0801c86d
 801c818:	0801c881 	.word	0x0801c881
 801c81c:	0801c7fd 	.word	0x0801c7fd
 801c820:	0801c7fd 	.word	0x0801c7fd
 801c824:	0801c7fd 	.word	0x0801c7fd
 801c828:	0801c7fd 	.word	0x0801c7fd
 801c82c:	0801c881 	.word	0x0801c881
 801c830:	0801c7fd 	.word	0x0801c7fd
 801c834:	0801c7fd 	.word	0x0801c7fd
 801c838:	0801c7fd 	.word	0x0801c7fd
 801c83c:	0801c7fd 	.word	0x0801c7fd
 801c840:	0801c97f 	.word	0x0801c97f
 801c844:	0801c8ab 	.word	0x0801c8ab
 801c848:	0801c939 	.word	0x0801c939
 801c84c:	0801c7fd 	.word	0x0801c7fd
 801c850:	0801c7fd 	.word	0x0801c7fd
 801c854:	0801c9a1 	.word	0x0801c9a1
 801c858:	0801c7fd 	.word	0x0801c7fd
 801c85c:	0801c8ab 	.word	0x0801c8ab
 801c860:	0801c7fd 	.word	0x0801c7fd
 801c864:	0801c7fd 	.word	0x0801c7fd
 801c868:	0801c941 	.word	0x0801c941
 801c86c:	6833      	ldr	r3, [r6, #0]
 801c86e:	1d1a      	adds	r2, r3, #4
 801c870:	681b      	ldr	r3, [r3, #0]
 801c872:	6032      	str	r2, [r6, #0]
 801c874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c878:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801c87c:	2301      	movs	r3, #1
 801c87e:	e09c      	b.n	801c9ba <_printf_i+0x1e6>
 801c880:	6833      	ldr	r3, [r6, #0]
 801c882:	6820      	ldr	r0, [r4, #0]
 801c884:	1d19      	adds	r1, r3, #4
 801c886:	6031      	str	r1, [r6, #0]
 801c888:	0606      	lsls	r6, r0, #24
 801c88a:	d501      	bpl.n	801c890 <_printf_i+0xbc>
 801c88c:	681d      	ldr	r5, [r3, #0]
 801c88e:	e003      	b.n	801c898 <_printf_i+0xc4>
 801c890:	0645      	lsls	r5, r0, #25
 801c892:	d5fb      	bpl.n	801c88c <_printf_i+0xb8>
 801c894:	f9b3 5000 	ldrsh.w	r5, [r3]
 801c898:	2d00      	cmp	r5, #0
 801c89a:	da03      	bge.n	801c8a4 <_printf_i+0xd0>
 801c89c:	232d      	movs	r3, #45	@ 0x2d
 801c89e:	426d      	negs	r5, r5
 801c8a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c8a4:	4858      	ldr	r0, [pc, #352]	@ (801ca08 <_printf_i+0x234>)
 801c8a6:	230a      	movs	r3, #10
 801c8a8:	e011      	b.n	801c8ce <_printf_i+0xfa>
 801c8aa:	6821      	ldr	r1, [r4, #0]
 801c8ac:	6833      	ldr	r3, [r6, #0]
 801c8ae:	0608      	lsls	r0, r1, #24
 801c8b0:	f853 5b04 	ldr.w	r5, [r3], #4
 801c8b4:	d402      	bmi.n	801c8bc <_printf_i+0xe8>
 801c8b6:	0649      	lsls	r1, r1, #25
 801c8b8:	bf48      	it	mi
 801c8ba:	b2ad      	uxthmi	r5, r5
 801c8bc:	2f6f      	cmp	r7, #111	@ 0x6f
 801c8be:	4852      	ldr	r0, [pc, #328]	@ (801ca08 <_printf_i+0x234>)
 801c8c0:	6033      	str	r3, [r6, #0]
 801c8c2:	bf14      	ite	ne
 801c8c4:	230a      	movne	r3, #10
 801c8c6:	2308      	moveq	r3, #8
 801c8c8:	2100      	movs	r1, #0
 801c8ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801c8ce:	6866      	ldr	r6, [r4, #4]
 801c8d0:	60a6      	str	r6, [r4, #8]
 801c8d2:	2e00      	cmp	r6, #0
 801c8d4:	db05      	blt.n	801c8e2 <_printf_i+0x10e>
 801c8d6:	6821      	ldr	r1, [r4, #0]
 801c8d8:	432e      	orrs	r6, r5
 801c8da:	f021 0104 	bic.w	r1, r1, #4
 801c8de:	6021      	str	r1, [r4, #0]
 801c8e0:	d04b      	beq.n	801c97a <_printf_i+0x1a6>
 801c8e2:	4616      	mov	r6, r2
 801c8e4:	fbb5 f1f3 	udiv	r1, r5, r3
 801c8e8:	fb03 5711 	mls	r7, r3, r1, r5
 801c8ec:	5dc7      	ldrb	r7, [r0, r7]
 801c8ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801c8f2:	462f      	mov	r7, r5
 801c8f4:	42bb      	cmp	r3, r7
 801c8f6:	460d      	mov	r5, r1
 801c8f8:	d9f4      	bls.n	801c8e4 <_printf_i+0x110>
 801c8fa:	2b08      	cmp	r3, #8
 801c8fc:	d10b      	bne.n	801c916 <_printf_i+0x142>
 801c8fe:	6823      	ldr	r3, [r4, #0]
 801c900:	07df      	lsls	r7, r3, #31
 801c902:	d508      	bpl.n	801c916 <_printf_i+0x142>
 801c904:	6923      	ldr	r3, [r4, #16]
 801c906:	6861      	ldr	r1, [r4, #4]
 801c908:	4299      	cmp	r1, r3
 801c90a:	bfde      	ittt	le
 801c90c:	2330      	movle	r3, #48	@ 0x30
 801c90e:	f806 3c01 	strble.w	r3, [r6, #-1]
 801c912:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801c916:	1b92      	subs	r2, r2, r6
 801c918:	6122      	str	r2, [r4, #16]
 801c91a:	f8cd a000 	str.w	sl, [sp]
 801c91e:	464b      	mov	r3, r9
 801c920:	aa03      	add	r2, sp, #12
 801c922:	4621      	mov	r1, r4
 801c924:	4640      	mov	r0, r8
 801c926:	f7ff fee7 	bl	801c6f8 <_printf_common>
 801c92a:	3001      	adds	r0, #1
 801c92c:	d14a      	bne.n	801c9c4 <_printf_i+0x1f0>
 801c92e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c932:	b004      	add	sp, #16
 801c934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c938:	6823      	ldr	r3, [r4, #0]
 801c93a:	f043 0320 	orr.w	r3, r3, #32
 801c93e:	6023      	str	r3, [r4, #0]
 801c940:	4832      	ldr	r0, [pc, #200]	@ (801ca0c <_printf_i+0x238>)
 801c942:	2778      	movs	r7, #120	@ 0x78
 801c944:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801c948:	6823      	ldr	r3, [r4, #0]
 801c94a:	6831      	ldr	r1, [r6, #0]
 801c94c:	061f      	lsls	r7, r3, #24
 801c94e:	f851 5b04 	ldr.w	r5, [r1], #4
 801c952:	d402      	bmi.n	801c95a <_printf_i+0x186>
 801c954:	065f      	lsls	r7, r3, #25
 801c956:	bf48      	it	mi
 801c958:	b2ad      	uxthmi	r5, r5
 801c95a:	6031      	str	r1, [r6, #0]
 801c95c:	07d9      	lsls	r1, r3, #31
 801c95e:	bf44      	itt	mi
 801c960:	f043 0320 	orrmi.w	r3, r3, #32
 801c964:	6023      	strmi	r3, [r4, #0]
 801c966:	b11d      	cbz	r5, 801c970 <_printf_i+0x19c>
 801c968:	2310      	movs	r3, #16
 801c96a:	e7ad      	b.n	801c8c8 <_printf_i+0xf4>
 801c96c:	4826      	ldr	r0, [pc, #152]	@ (801ca08 <_printf_i+0x234>)
 801c96e:	e7e9      	b.n	801c944 <_printf_i+0x170>
 801c970:	6823      	ldr	r3, [r4, #0]
 801c972:	f023 0320 	bic.w	r3, r3, #32
 801c976:	6023      	str	r3, [r4, #0]
 801c978:	e7f6      	b.n	801c968 <_printf_i+0x194>
 801c97a:	4616      	mov	r6, r2
 801c97c:	e7bd      	b.n	801c8fa <_printf_i+0x126>
 801c97e:	6833      	ldr	r3, [r6, #0]
 801c980:	6825      	ldr	r5, [r4, #0]
 801c982:	6961      	ldr	r1, [r4, #20]
 801c984:	1d18      	adds	r0, r3, #4
 801c986:	6030      	str	r0, [r6, #0]
 801c988:	062e      	lsls	r6, r5, #24
 801c98a:	681b      	ldr	r3, [r3, #0]
 801c98c:	d501      	bpl.n	801c992 <_printf_i+0x1be>
 801c98e:	6019      	str	r1, [r3, #0]
 801c990:	e002      	b.n	801c998 <_printf_i+0x1c4>
 801c992:	0668      	lsls	r0, r5, #25
 801c994:	d5fb      	bpl.n	801c98e <_printf_i+0x1ba>
 801c996:	8019      	strh	r1, [r3, #0]
 801c998:	2300      	movs	r3, #0
 801c99a:	6123      	str	r3, [r4, #16]
 801c99c:	4616      	mov	r6, r2
 801c99e:	e7bc      	b.n	801c91a <_printf_i+0x146>
 801c9a0:	6833      	ldr	r3, [r6, #0]
 801c9a2:	1d1a      	adds	r2, r3, #4
 801c9a4:	6032      	str	r2, [r6, #0]
 801c9a6:	681e      	ldr	r6, [r3, #0]
 801c9a8:	6862      	ldr	r2, [r4, #4]
 801c9aa:	2100      	movs	r1, #0
 801c9ac:	4630      	mov	r0, r6
 801c9ae:	f7e3 fc47 	bl	8000240 <memchr>
 801c9b2:	b108      	cbz	r0, 801c9b8 <_printf_i+0x1e4>
 801c9b4:	1b80      	subs	r0, r0, r6
 801c9b6:	6060      	str	r0, [r4, #4]
 801c9b8:	6863      	ldr	r3, [r4, #4]
 801c9ba:	6123      	str	r3, [r4, #16]
 801c9bc:	2300      	movs	r3, #0
 801c9be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c9c2:	e7aa      	b.n	801c91a <_printf_i+0x146>
 801c9c4:	6923      	ldr	r3, [r4, #16]
 801c9c6:	4632      	mov	r2, r6
 801c9c8:	4649      	mov	r1, r9
 801c9ca:	4640      	mov	r0, r8
 801c9cc:	47d0      	blx	sl
 801c9ce:	3001      	adds	r0, #1
 801c9d0:	d0ad      	beq.n	801c92e <_printf_i+0x15a>
 801c9d2:	6823      	ldr	r3, [r4, #0]
 801c9d4:	079b      	lsls	r3, r3, #30
 801c9d6:	d413      	bmi.n	801ca00 <_printf_i+0x22c>
 801c9d8:	68e0      	ldr	r0, [r4, #12]
 801c9da:	9b03      	ldr	r3, [sp, #12]
 801c9dc:	4298      	cmp	r0, r3
 801c9de:	bfb8      	it	lt
 801c9e0:	4618      	movlt	r0, r3
 801c9e2:	e7a6      	b.n	801c932 <_printf_i+0x15e>
 801c9e4:	2301      	movs	r3, #1
 801c9e6:	4632      	mov	r2, r6
 801c9e8:	4649      	mov	r1, r9
 801c9ea:	4640      	mov	r0, r8
 801c9ec:	47d0      	blx	sl
 801c9ee:	3001      	adds	r0, #1
 801c9f0:	d09d      	beq.n	801c92e <_printf_i+0x15a>
 801c9f2:	3501      	adds	r5, #1
 801c9f4:	68e3      	ldr	r3, [r4, #12]
 801c9f6:	9903      	ldr	r1, [sp, #12]
 801c9f8:	1a5b      	subs	r3, r3, r1
 801c9fa:	42ab      	cmp	r3, r5
 801c9fc:	dcf2      	bgt.n	801c9e4 <_printf_i+0x210>
 801c9fe:	e7eb      	b.n	801c9d8 <_printf_i+0x204>
 801ca00:	2500      	movs	r5, #0
 801ca02:	f104 0619 	add.w	r6, r4, #25
 801ca06:	e7f5      	b.n	801c9f4 <_printf_i+0x220>
 801ca08:	0801e28c 	.word	0x0801e28c
 801ca0c:	0801e29d 	.word	0x0801e29d

0801ca10 <__sflush_r>:
 801ca10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ca14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ca18:	0716      	lsls	r6, r2, #28
 801ca1a:	4605      	mov	r5, r0
 801ca1c:	460c      	mov	r4, r1
 801ca1e:	d454      	bmi.n	801caca <__sflush_r+0xba>
 801ca20:	684b      	ldr	r3, [r1, #4]
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	dc02      	bgt.n	801ca2c <__sflush_r+0x1c>
 801ca26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ca28:	2b00      	cmp	r3, #0
 801ca2a:	dd48      	ble.n	801cabe <__sflush_r+0xae>
 801ca2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ca2e:	2e00      	cmp	r6, #0
 801ca30:	d045      	beq.n	801cabe <__sflush_r+0xae>
 801ca32:	2300      	movs	r3, #0
 801ca34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ca38:	682f      	ldr	r7, [r5, #0]
 801ca3a:	6a21      	ldr	r1, [r4, #32]
 801ca3c:	602b      	str	r3, [r5, #0]
 801ca3e:	d030      	beq.n	801caa2 <__sflush_r+0x92>
 801ca40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801ca42:	89a3      	ldrh	r3, [r4, #12]
 801ca44:	0759      	lsls	r1, r3, #29
 801ca46:	d505      	bpl.n	801ca54 <__sflush_r+0x44>
 801ca48:	6863      	ldr	r3, [r4, #4]
 801ca4a:	1ad2      	subs	r2, r2, r3
 801ca4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801ca4e:	b10b      	cbz	r3, 801ca54 <__sflush_r+0x44>
 801ca50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801ca52:	1ad2      	subs	r2, r2, r3
 801ca54:	2300      	movs	r3, #0
 801ca56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ca58:	6a21      	ldr	r1, [r4, #32]
 801ca5a:	4628      	mov	r0, r5
 801ca5c:	47b0      	blx	r6
 801ca5e:	1c43      	adds	r3, r0, #1
 801ca60:	89a3      	ldrh	r3, [r4, #12]
 801ca62:	d106      	bne.n	801ca72 <__sflush_r+0x62>
 801ca64:	6829      	ldr	r1, [r5, #0]
 801ca66:	291d      	cmp	r1, #29
 801ca68:	d82b      	bhi.n	801cac2 <__sflush_r+0xb2>
 801ca6a:	4a2a      	ldr	r2, [pc, #168]	@ (801cb14 <__sflush_r+0x104>)
 801ca6c:	40ca      	lsrs	r2, r1
 801ca6e:	07d6      	lsls	r6, r2, #31
 801ca70:	d527      	bpl.n	801cac2 <__sflush_r+0xb2>
 801ca72:	2200      	movs	r2, #0
 801ca74:	6062      	str	r2, [r4, #4]
 801ca76:	04d9      	lsls	r1, r3, #19
 801ca78:	6922      	ldr	r2, [r4, #16]
 801ca7a:	6022      	str	r2, [r4, #0]
 801ca7c:	d504      	bpl.n	801ca88 <__sflush_r+0x78>
 801ca7e:	1c42      	adds	r2, r0, #1
 801ca80:	d101      	bne.n	801ca86 <__sflush_r+0x76>
 801ca82:	682b      	ldr	r3, [r5, #0]
 801ca84:	b903      	cbnz	r3, 801ca88 <__sflush_r+0x78>
 801ca86:	6560      	str	r0, [r4, #84]	@ 0x54
 801ca88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ca8a:	602f      	str	r7, [r5, #0]
 801ca8c:	b1b9      	cbz	r1, 801cabe <__sflush_r+0xae>
 801ca8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ca92:	4299      	cmp	r1, r3
 801ca94:	d002      	beq.n	801ca9c <__sflush_r+0x8c>
 801ca96:	4628      	mov	r0, r5
 801ca98:	f7ff fb42 	bl	801c120 <_free_r>
 801ca9c:	2300      	movs	r3, #0
 801ca9e:	6363      	str	r3, [r4, #52]	@ 0x34
 801caa0:	e00d      	b.n	801cabe <__sflush_r+0xae>
 801caa2:	2301      	movs	r3, #1
 801caa4:	4628      	mov	r0, r5
 801caa6:	47b0      	blx	r6
 801caa8:	4602      	mov	r2, r0
 801caaa:	1c50      	adds	r0, r2, #1
 801caac:	d1c9      	bne.n	801ca42 <__sflush_r+0x32>
 801caae:	682b      	ldr	r3, [r5, #0]
 801cab0:	2b00      	cmp	r3, #0
 801cab2:	d0c6      	beq.n	801ca42 <__sflush_r+0x32>
 801cab4:	2b1d      	cmp	r3, #29
 801cab6:	d001      	beq.n	801cabc <__sflush_r+0xac>
 801cab8:	2b16      	cmp	r3, #22
 801caba:	d11e      	bne.n	801cafa <__sflush_r+0xea>
 801cabc:	602f      	str	r7, [r5, #0]
 801cabe:	2000      	movs	r0, #0
 801cac0:	e022      	b.n	801cb08 <__sflush_r+0xf8>
 801cac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cac6:	b21b      	sxth	r3, r3
 801cac8:	e01b      	b.n	801cb02 <__sflush_r+0xf2>
 801caca:	690f      	ldr	r7, [r1, #16]
 801cacc:	2f00      	cmp	r7, #0
 801cace:	d0f6      	beq.n	801cabe <__sflush_r+0xae>
 801cad0:	0793      	lsls	r3, r2, #30
 801cad2:	680e      	ldr	r6, [r1, #0]
 801cad4:	bf08      	it	eq
 801cad6:	694b      	ldreq	r3, [r1, #20]
 801cad8:	600f      	str	r7, [r1, #0]
 801cada:	bf18      	it	ne
 801cadc:	2300      	movne	r3, #0
 801cade:	eba6 0807 	sub.w	r8, r6, r7
 801cae2:	608b      	str	r3, [r1, #8]
 801cae4:	f1b8 0f00 	cmp.w	r8, #0
 801cae8:	dde9      	ble.n	801cabe <__sflush_r+0xae>
 801caea:	6a21      	ldr	r1, [r4, #32]
 801caec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801caee:	4643      	mov	r3, r8
 801caf0:	463a      	mov	r2, r7
 801caf2:	4628      	mov	r0, r5
 801caf4:	47b0      	blx	r6
 801caf6:	2800      	cmp	r0, #0
 801caf8:	dc08      	bgt.n	801cb0c <__sflush_r+0xfc>
 801cafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cafe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cb02:	81a3      	strh	r3, [r4, #12]
 801cb04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cb08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cb0c:	4407      	add	r7, r0
 801cb0e:	eba8 0800 	sub.w	r8, r8, r0
 801cb12:	e7e7      	b.n	801cae4 <__sflush_r+0xd4>
 801cb14:	20400001 	.word	0x20400001

0801cb18 <_fflush_r>:
 801cb18:	b538      	push	{r3, r4, r5, lr}
 801cb1a:	690b      	ldr	r3, [r1, #16]
 801cb1c:	4605      	mov	r5, r0
 801cb1e:	460c      	mov	r4, r1
 801cb20:	b913      	cbnz	r3, 801cb28 <_fflush_r+0x10>
 801cb22:	2500      	movs	r5, #0
 801cb24:	4628      	mov	r0, r5
 801cb26:	bd38      	pop	{r3, r4, r5, pc}
 801cb28:	b118      	cbz	r0, 801cb32 <_fflush_r+0x1a>
 801cb2a:	6a03      	ldr	r3, [r0, #32]
 801cb2c:	b90b      	cbnz	r3, 801cb32 <_fflush_r+0x1a>
 801cb2e:	f7fe ffdf 	bl	801baf0 <__sinit>
 801cb32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cb36:	2b00      	cmp	r3, #0
 801cb38:	d0f3      	beq.n	801cb22 <_fflush_r+0xa>
 801cb3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801cb3c:	07d0      	lsls	r0, r2, #31
 801cb3e:	d404      	bmi.n	801cb4a <_fflush_r+0x32>
 801cb40:	0599      	lsls	r1, r3, #22
 801cb42:	d402      	bmi.n	801cb4a <_fflush_r+0x32>
 801cb44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801cb46:	f7ff faa8 	bl	801c09a <__retarget_lock_acquire_recursive>
 801cb4a:	4628      	mov	r0, r5
 801cb4c:	4621      	mov	r1, r4
 801cb4e:	f7ff ff5f 	bl	801ca10 <__sflush_r>
 801cb52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801cb54:	07da      	lsls	r2, r3, #31
 801cb56:	4605      	mov	r5, r0
 801cb58:	d4e4      	bmi.n	801cb24 <_fflush_r+0xc>
 801cb5a:	89a3      	ldrh	r3, [r4, #12]
 801cb5c:	059b      	lsls	r3, r3, #22
 801cb5e:	d4e1      	bmi.n	801cb24 <_fflush_r+0xc>
 801cb60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801cb62:	f7ff fa9b 	bl	801c09c <__retarget_lock_release_recursive>
 801cb66:	e7dd      	b.n	801cb24 <_fflush_r+0xc>

0801cb68 <fiprintf>:
 801cb68:	b40e      	push	{r1, r2, r3}
 801cb6a:	b503      	push	{r0, r1, lr}
 801cb6c:	4601      	mov	r1, r0
 801cb6e:	ab03      	add	r3, sp, #12
 801cb70:	4805      	ldr	r0, [pc, #20]	@ (801cb88 <fiprintf+0x20>)
 801cb72:	f853 2b04 	ldr.w	r2, [r3], #4
 801cb76:	6800      	ldr	r0, [r0, #0]
 801cb78:	9301      	str	r3, [sp, #4]
 801cb7a:	f7ff fca5 	bl	801c4c8 <_vfiprintf_r>
 801cb7e:	b002      	add	sp, #8
 801cb80:	f85d eb04 	ldr.w	lr, [sp], #4
 801cb84:	b003      	add	sp, #12
 801cb86:	4770      	bx	lr
 801cb88:	20000908 	.word	0x20000908

0801cb8c <__swhatbuf_r>:
 801cb8c:	b570      	push	{r4, r5, r6, lr}
 801cb8e:	460c      	mov	r4, r1
 801cb90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cb94:	2900      	cmp	r1, #0
 801cb96:	b096      	sub	sp, #88	@ 0x58
 801cb98:	4615      	mov	r5, r2
 801cb9a:	461e      	mov	r6, r3
 801cb9c:	da0d      	bge.n	801cbba <__swhatbuf_r+0x2e>
 801cb9e:	89a3      	ldrh	r3, [r4, #12]
 801cba0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801cba4:	f04f 0100 	mov.w	r1, #0
 801cba8:	bf14      	ite	ne
 801cbaa:	2340      	movne	r3, #64	@ 0x40
 801cbac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801cbb0:	2000      	movs	r0, #0
 801cbb2:	6031      	str	r1, [r6, #0]
 801cbb4:	602b      	str	r3, [r5, #0]
 801cbb6:	b016      	add	sp, #88	@ 0x58
 801cbb8:	bd70      	pop	{r4, r5, r6, pc}
 801cbba:	466a      	mov	r2, sp
 801cbbc:	f000 f848 	bl	801cc50 <_fstat_r>
 801cbc0:	2800      	cmp	r0, #0
 801cbc2:	dbec      	blt.n	801cb9e <__swhatbuf_r+0x12>
 801cbc4:	9901      	ldr	r1, [sp, #4]
 801cbc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801cbca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801cbce:	4259      	negs	r1, r3
 801cbd0:	4159      	adcs	r1, r3
 801cbd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801cbd6:	e7eb      	b.n	801cbb0 <__swhatbuf_r+0x24>

0801cbd8 <__smakebuf_r>:
 801cbd8:	898b      	ldrh	r3, [r1, #12]
 801cbda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cbdc:	079d      	lsls	r5, r3, #30
 801cbde:	4606      	mov	r6, r0
 801cbe0:	460c      	mov	r4, r1
 801cbe2:	d507      	bpl.n	801cbf4 <__smakebuf_r+0x1c>
 801cbe4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801cbe8:	6023      	str	r3, [r4, #0]
 801cbea:	6123      	str	r3, [r4, #16]
 801cbec:	2301      	movs	r3, #1
 801cbee:	6163      	str	r3, [r4, #20]
 801cbf0:	b003      	add	sp, #12
 801cbf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cbf4:	ab01      	add	r3, sp, #4
 801cbf6:	466a      	mov	r2, sp
 801cbf8:	f7ff ffc8 	bl	801cb8c <__swhatbuf_r>
 801cbfc:	9f00      	ldr	r7, [sp, #0]
 801cbfe:	4605      	mov	r5, r0
 801cc00:	4639      	mov	r1, r7
 801cc02:	4630      	mov	r0, r6
 801cc04:	f7fe fd42 	bl	801b68c <_malloc_r>
 801cc08:	b948      	cbnz	r0, 801cc1e <__smakebuf_r+0x46>
 801cc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cc0e:	059a      	lsls	r2, r3, #22
 801cc10:	d4ee      	bmi.n	801cbf0 <__smakebuf_r+0x18>
 801cc12:	f023 0303 	bic.w	r3, r3, #3
 801cc16:	f043 0302 	orr.w	r3, r3, #2
 801cc1a:	81a3      	strh	r3, [r4, #12]
 801cc1c:	e7e2      	b.n	801cbe4 <__smakebuf_r+0xc>
 801cc1e:	89a3      	ldrh	r3, [r4, #12]
 801cc20:	6020      	str	r0, [r4, #0]
 801cc22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801cc26:	81a3      	strh	r3, [r4, #12]
 801cc28:	9b01      	ldr	r3, [sp, #4]
 801cc2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801cc2e:	b15b      	cbz	r3, 801cc48 <__smakebuf_r+0x70>
 801cc30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801cc34:	4630      	mov	r0, r6
 801cc36:	f000 f81d 	bl	801cc74 <_isatty_r>
 801cc3a:	b128      	cbz	r0, 801cc48 <__smakebuf_r+0x70>
 801cc3c:	89a3      	ldrh	r3, [r4, #12]
 801cc3e:	f023 0303 	bic.w	r3, r3, #3
 801cc42:	f043 0301 	orr.w	r3, r3, #1
 801cc46:	81a3      	strh	r3, [r4, #12]
 801cc48:	89a3      	ldrh	r3, [r4, #12]
 801cc4a:	431d      	orrs	r5, r3
 801cc4c:	81a5      	strh	r5, [r4, #12]
 801cc4e:	e7cf      	b.n	801cbf0 <__smakebuf_r+0x18>

0801cc50 <_fstat_r>:
 801cc50:	b538      	push	{r3, r4, r5, lr}
 801cc52:	4d07      	ldr	r5, [pc, #28]	@ (801cc70 <_fstat_r+0x20>)
 801cc54:	2300      	movs	r3, #0
 801cc56:	4604      	mov	r4, r0
 801cc58:	4608      	mov	r0, r1
 801cc5a:	4611      	mov	r1, r2
 801cc5c:	602b      	str	r3, [r5, #0]
 801cc5e:	f7e7 f829 	bl	8003cb4 <_fstat>
 801cc62:	1c43      	adds	r3, r0, #1
 801cc64:	d102      	bne.n	801cc6c <_fstat_r+0x1c>
 801cc66:	682b      	ldr	r3, [r5, #0]
 801cc68:	b103      	cbz	r3, 801cc6c <_fstat_r+0x1c>
 801cc6a:	6023      	str	r3, [r4, #0]
 801cc6c:	bd38      	pop	{r3, r4, r5, pc}
 801cc6e:	bf00      	nop
 801cc70:	20011c80 	.word	0x20011c80

0801cc74 <_isatty_r>:
 801cc74:	b538      	push	{r3, r4, r5, lr}
 801cc76:	4d06      	ldr	r5, [pc, #24]	@ (801cc90 <_isatty_r+0x1c>)
 801cc78:	2300      	movs	r3, #0
 801cc7a:	4604      	mov	r4, r0
 801cc7c:	4608      	mov	r0, r1
 801cc7e:	602b      	str	r3, [r5, #0]
 801cc80:	f7e7 f828 	bl	8003cd4 <_isatty>
 801cc84:	1c43      	adds	r3, r0, #1
 801cc86:	d102      	bne.n	801cc8e <_isatty_r+0x1a>
 801cc88:	682b      	ldr	r3, [r5, #0]
 801cc8a:	b103      	cbz	r3, 801cc8e <_isatty_r+0x1a>
 801cc8c:	6023      	str	r3, [r4, #0]
 801cc8e:	bd38      	pop	{r3, r4, r5, pc}
 801cc90:	20011c80 	.word	0x20011c80

0801cc94 <abort>:
 801cc94:	b508      	push	{r3, lr}
 801cc96:	2006      	movs	r0, #6
 801cc98:	f000 f82c 	bl	801ccf4 <raise>
 801cc9c:	2001      	movs	r0, #1
 801cc9e:	f7e6 ffb9 	bl	8003c14 <_exit>

0801cca2 <_raise_r>:
 801cca2:	291f      	cmp	r1, #31
 801cca4:	b538      	push	{r3, r4, r5, lr}
 801cca6:	4605      	mov	r5, r0
 801cca8:	460c      	mov	r4, r1
 801ccaa:	d904      	bls.n	801ccb6 <_raise_r+0x14>
 801ccac:	2316      	movs	r3, #22
 801ccae:	6003      	str	r3, [r0, #0]
 801ccb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ccb4:	bd38      	pop	{r3, r4, r5, pc}
 801ccb6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801ccb8:	b112      	cbz	r2, 801ccc0 <_raise_r+0x1e>
 801ccba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ccbe:	b94b      	cbnz	r3, 801ccd4 <_raise_r+0x32>
 801ccc0:	4628      	mov	r0, r5
 801ccc2:	f000 f831 	bl	801cd28 <_getpid_r>
 801ccc6:	4622      	mov	r2, r4
 801ccc8:	4601      	mov	r1, r0
 801ccca:	4628      	mov	r0, r5
 801cccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ccd0:	f000 b818 	b.w	801cd04 <_kill_r>
 801ccd4:	2b01      	cmp	r3, #1
 801ccd6:	d00a      	beq.n	801ccee <_raise_r+0x4c>
 801ccd8:	1c59      	adds	r1, r3, #1
 801ccda:	d103      	bne.n	801cce4 <_raise_r+0x42>
 801ccdc:	2316      	movs	r3, #22
 801ccde:	6003      	str	r3, [r0, #0]
 801cce0:	2001      	movs	r0, #1
 801cce2:	e7e7      	b.n	801ccb4 <_raise_r+0x12>
 801cce4:	2100      	movs	r1, #0
 801cce6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801ccea:	4620      	mov	r0, r4
 801ccec:	4798      	blx	r3
 801ccee:	2000      	movs	r0, #0
 801ccf0:	e7e0      	b.n	801ccb4 <_raise_r+0x12>
	...

0801ccf4 <raise>:
 801ccf4:	4b02      	ldr	r3, [pc, #8]	@ (801cd00 <raise+0xc>)
 801ccf6:	4601      	mov	r1, r0
 801ccf8:	6818      	ldr	r0, [r3, #0]
 801ccfa:	f7ff bfd2 	b.w	801cca2 <_raise_r>
 801ccfe:	bf00      	nop
 801cd00:	20000908 	.word	0x20000908

0801cd04 <_kill_r>:
 801cd04:	b538      	push	{r3, r4, r5, lr}
 801cd06:	4d07      	ldr	r5, [pc, #28]	@ (801cd24 <_kill_r+0x20>)
 801cd08:	2300      	movs	r3, #0
 801cd0a:	4604      	mov	r4, r0
 801cd0c:	4608      	mov	r0, r1
 801cd0e:	4611      	mov	r1, r2
 801cd10:	602b      	str	r3, [r5, #0]
 801cd12:	f7e6 ff6f 	bl	8003bf4 <_kill>
 801cd16:	1c43      	adds	r3, r0, #1
 801cd18:	d102      	bne.n	801cd20 <_kill_r+0x1c>
 801cd1a:	682b      	ldr	r3, [r5, #0]
 801cd1c:	b103      	cbz	r3, 801cd20 <_kill_r+0x1c>
 801cd1e:	6023      	str	r3, [r4, #0]
 801cd20:	bd38      	pop	{r3, r4, r5, pc}
 801cd22:	bf00      	nop
 801cd24:	20011c80 	.word	0x20011c80

0801cd28 <_getpid_r>:
 801cd28:	f7e6 bf5c 	b.w	8003be4 <_getpid>

0801cd2c <_init>:
 801cd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd2e:	bf00      	nop
 801cd30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd32:	bc08      	pop	{r3}
 801cd34:	469e      	mov	lr, r3
 801cd36:	4770      	bx	lr

0801cd38 <_fini>:
 801cd38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd3a:	bf00      	nop
 801cd3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cd3e:	bc08      	pop	{r3}
 801cd40:	469e      	mov	lr, r3
 801cd42:	4770      	bx	lr
