
*** Running vivado
    with args -log vga_char.vds -m64 -mode batch -messageDb vivado.pb -source vga_char.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source vga_char.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.cache/wt [current_project]
# set_property parent.project_path C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v
# read_xdc C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/constrs_1/new/pin.xdc
# set_property used_in_implementation false [get_files C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/constrs_1/new/pin.xdc]
# catch { write_hwdef -file vga_char.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top vga_char -part xc7a35tcpg236-1
Command: synth_design -top vga_char -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:107]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:109]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:110]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:111]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:112]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:114]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:115]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:116]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:117]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:119]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:120]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:121]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:122]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:124]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:125]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:126]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:127]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:129]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:130]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:131]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:132]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:133]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:134]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:135]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:136]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:137]
WARNING: [Synth 8-2292] literal value truncated to fit in 118 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:138]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:151]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:153]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:155]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:157]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:159]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:161]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:163]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:167]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:169]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:171]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:173]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:175]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:177]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:179]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:181]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:183]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:185]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:187]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:189]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:191]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:193]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:195]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:197]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:199]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:201]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:203]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:205]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:207]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:209]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:211]
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:213]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 249.879 ; gain = 89.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_char' [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:23]
	Parameter char_line00 bound to: 118'b1111111111111111000000011111111111110000000000000000000001111111111111000000000000000000000000011111000000000000000000 
	Parameter char_line01 bound to: 118'b1111111111111111000000011111111111111000000000000000000011111111111111100000000000000000000000111111100000000000000000 
	Parameter char_line02 bound to: 118'b1111111111111111000000011111111111111100000000000000000111111111111111110000000000000000000001110011110000000000000000 
	Parameter char_line03 bound to: 118'b1111111111111111000000011110000011111110000000000000001111111000001111111000000000000000000001110011110000000000000000 
	Parameter char_line04 bound to: 118'b1111111111111111000000011110000000111111000000000000011111110000000111111100000000000000000011110011111000000000000000 
	Parameter char_line05 bound to: 118'b0000000000000000000000011110000000011111100000000000111111100000000011111100000000000000000011100001111000000000000000 
	Parameter char_line06 bound to: 118'b0000000000000000000000011110000000001111110000000001111111000000000001111100000000000000000111100001111100000000000000 
	Parameter char_line07 bound to: 118'b0000000000000000000000011110000000000111110000000001111111000000000000000000000000000000000111000000111100000000000000 
	Parameter char_line08 bound to: 118'b0000000000000000000000011110000000000011110000000001111110000000000000000000000000000000001111000000111110000000000000 
	Parameter char_line09 bound to: 118'b0000000000000000000000011110000000000011110000000001111100000000000000000000000000000000001110000000011110000000000000 
	Parameter char_line0a bound to: 118'b0000000000000000000000011110000000000011110000000001111000000000000000000000000000000000011110000000011111000000000000 
	Parameter char_line0b bound to: 118'b0000000000000000000000011110000000000111110000000001111000111111111111111111110000000000011100000000001111000000000000 
	Parameter char_line0c bound to: 118'b0000000000000000000000011110000000001111110000000001111000111111111111111111110000000000111100000000001111100000000000 
	Parameter char_line0d bound to: 118'b0000000000000000000000011110000000011111110000000001111000111111111111111111110000000000111000000000000111100000000000 
	Parameter char_line0e bound to: 118'b0000000000000000000000011110000000111111100000000001111000111111111111111111110000000001111000000000000111110000000000 
	Parameter char_line0f bound to: 118'b1111111110000000000000011110000001111111000000000001111000000000000111110000000000000001111111111111111111110000000000 
	Parameter char_line10 bound to: 118'b1111111110000000000000011110000011111110000000000001111000000000000111110000000000000011111111111111111111111000000000 
	Parameter char_line11 bound to: 118'b1111111110000000000000011111111111111100000000000001111000000000000111110000000000000011111111111111111111111000000000 
	Parameter char_line12 bound to: 118'b0000000000000000000000011111111111111000000000000001111000000000000111110000000000000111111000000000000011111100000000 
	Parameter char_line13 bound to: 118'b0000000000000000000000011111111111110000000000000001111000000000000111110000000000000111111000000000000011111100000000 
	Parameter char_line14 bound to: 118'b0000000000000000000000011110000000000000000000000001111000000000000111110000000000001111111000000000000011111110000000 
	Parameter char_line15 bound to: 118'b0000000000000000000000011110000000000000000000000001111000000000000111110000000000001111110000000000000001111110000000 
	Parameter char_line16 bound to: 118'b0000000000000000000000011110000000000000000000000001111100000000001111110000000000001111100000000000000000111110000000 
	Parameter char_line17 bound to: 118'b0000000000000000000000011110000000000000000000000001111110000000011111110000000000001111000000000000000000011110000000 
	Parameter char_line18 bound to: 118'b0000000000000000000000011110000000000000000000000001111111000000111111110000000000001111000000000000000000011110000000 
	Parameter char_line19 bound to: 118'b0000000000000000000000011110000000000000000000000001111111100001111111110000000000001111000000000000000000011110000000 
	Parameter char_line1a bound to: 118'b0000000000000000000000011110000000000000000000000000111111111111111111110000000000001111000000000000000000011110000000 
	Parameter char_line1b bound to: 118'b0000000000000000000000011110000000000000000000000000011111111111111111110000000000001111000000000000000000011110000000 
	Parameter char_line1c bound to: 118'b0000000000000000000000011110000000000000000000000000001111111111111111110000000000001111000000000000000000011110000000 
	Parameter char_line1d bound to: 118'b0000000000000000000000011110000000000000000000000000000111111111111111100000000000001111000000000000000000011110000000 
	Parameter char_line1e bound to: 118'b0000000000000000000000011110000000000000000000000000000011111111111111000000000000001111000000000000000000011110000000 
	Parameter char_line1f bound to: 118'b0000000000000000000000011110000000000000000000000000000001111111111110000000000000011111110000000000000001111111000000 
WARNING: [Synth 8-151] case item 10'b0011010011 is unreachable [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:150]
INFO: [Synth 8-256] done synthesizing module 'vga_char' (1#1) [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/sources_1/new/vga_char.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 266.883 ; gain = 106.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 266.883 ; gain = 106.910
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/zhehengt/Desktop/Digital_Design_Lab/Chapter_11/VGA/VGA.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 558.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
ROM "valid_yr" won't be mapped to RAM because it is too sparse.
ROM "y_cnt" won't be mapped to RAM because it is too sparse.
ROM "hsync_r" won't be mapped to RAM because it is too sparse.
ROM "vsync_r" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "p_0_out" won't be mapped to RAM because it is too sparse.
ROM "hsync_r" won't be mapped to RAM because it is too sparse.
ROM "y_cnt" won't be mapped to RAM because it is too sparse.
ROM "vsync_r" won't be mapped to RAM because it is too sparse.
ROM "p_0_out" won't be mapped to RAM because it is too sparse.
ROM "valid_yr" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 558.961 ; gain = 398.988

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_rgb_reg[11] )
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[11] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[9] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[8] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[7] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[6] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[5] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[4] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[3] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[2] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[1] ) is unused and will be removed from module vga_char.
WARNING: [Synth 8-3332] Sequential element (\vga_rgb_reg[0] ) is unused and will be removed from module vga_char.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 558.961 ; gain = 398.988

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 558.961 ; gain = 398.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 561.141 ; gain = 401.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 561.141 ; gain = 401.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 561.141 ; gain = 401.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 561.141 ; gain = 401.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     2|
|3     |LUT2  |    15|
|4     |LUT3  |    10|
|5     |LUT4  |     9|
|6     |LUT5  |    17|
|7     |LUT6  |   115|
|8     |MUXF7 |    16|
|9     |MUXF8 |     7|
|10    |FDCE  |    23|
|11    |FDPE  |     9|
|12    |FDRE  |     2|
|13    |IBUF  |     2|
|14    |OBUF  |    14|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   243|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 561.141 ; gain = 401.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 561.141 ; gain = 83.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 561.141 ; gain = 401.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 561.141 ; gain = 375.477
# write_checkpoint -noxdef vga_char.dcp
# catch { report_utilization -file vga_char_utilization_synth.rpt -pb vga_char_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 561.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 20 11:26:17 2016...
