// Seed: 3621299322
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    output wor id_3,
    output tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    input wand id_9,
    output tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output wand id_13,
    input wand id_14,
    input wor id_15,
    input wire id_16,
    input tri1 id_17,
    output tri id_18
);
  logic [1 : 1] id_20;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wand id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri id_6,
    output tri id_7
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_0,
      id_6,
      id_1,
      id_1,
      id_6,
      id_6,
      id_3,
      id_0,
      id_1,
      id_3,
      id_7,
      id_3,
      id_3,
      id_3,
      id_3,
      id_7
  );
  assign modCall_1.id_12 = 0;
endmodule
