#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8543004aa0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f85430075b0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f8543023690_0 .var "a", 0 0;
v0x7f8543023740_0 .var "b", 0 0;
v0x7f85430237d0_0 .var/i "mismatch_count", 31 0;
v0x7f8543023860_0 .net "out_always", 0 0, v0x7f8543023340_0;  1 drivers
v0x7f8543023910_0 .net "out_assign", 0 0, L_0x7f8543023c70;  1 drivers
v0x7f85430239e0_0 .var "sel_b1", 0 0;
v0x7f8543023a90_0 .var "sel_b2", 0 0;
S_0x7f8543004c10 .scope module, "UUT" "top_module" 2 19, 3 1 0, S_0x7f8543004aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel_b1";
    .port_info 3 /INPUT 1 "sel_b2";
    .port_info 4 /OUTPUT 1 "out_assign";
    .port_info 5 /OUTPUT 1 "out_always";
L_0x7f8543023b40 .functor AND 1, v0x7f85430239e0_0, v0x7f8543023a90_0, C4<1>, C4<1>;
v0x7f8543013250_0 .net *"_ivl_1", 0 0, L_0x7f8543023b40;  1 drivers
v0x7f85430231f0_0 .net "a", 0 0, v0x7f8543023690_0;  1 drivers
v0x7f8543023290_0 .net "b", 0 0, v0x7f8543023740_0;  1 drivers
v0x7f8543023340_0 .var "out_always", 0 0;
v0x7f85430233e0_0 .net "out_assign", 0 0, L_0x7f8543023c70;  alias, 1 drivers
v0x7f85430234c0_0 .net "sel_b1", 0 0, v0x7f85430239e0_0;  1 drivers
v0x7f8543023560_0 .net "sel_b2", 0 0, v0x7f8543023a90_0;  1 drivers
E_0x7f8543004f80 .event anyedge, v0x7f85430234c0_0, v0x7f8543023560_0, v0x7f8543023290_0, v0x7f85430231f0_0;
L_0x7f8543023c70 .functor MUXZ 1, v0x7f8543023690_0, v0x7f8543023740_0, L_0x7f8543023b40, C4<>;
    .scope S_0x7f8543004c10;
T_0 ;
    %wait E_0x7f8543004f80;
    %load/vec4 v0x7f85430234c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x7f8543023560_0;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f8543023290_0;
    %store/vec4 v0x7f8543023340_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f85430231f0_0;
    %store/vec4 v0x7f8543023340_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8543004aa0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.2, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 28 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, 1'b0, v0x7f8543023910_0, v0x7f8543023860_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 33 "$display", "Test 0 passed!" {0 0 0};
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.5, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %vpi_call 2 40 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, 1'b0, v0x7f8543023910_0, v0x7f8543023860_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call 2 45 "$display", "Test 1 passed!" {0 0 0};
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.8, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 52 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, 1'b0, v0x7f8543023910_0, v0x7f8543023860_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 57 "$display", "Test 2 passed!" {0 0 0};
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.11, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %vpi_call 2 64 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, 1'b1, v0x7f8543023910_0, v0x7f8543023860_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %vpi_call 2 69 "$display", "Test 3 passed!" {0 0 0};
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.14, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 2 76 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, 1'b1, v0x7f8543023910_0, v0x7f8543023860_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 81 "$display", "Test 4 passed!" {0 0 0};
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.17, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %vpi_call 2 88 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b1, 1'b0, v0x7f8543023910_0, v0x7f8543023860_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %vpi_call 2 93 "$display", "Test 5 passed!" {0 0 0};
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.20, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call 2 100 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b1, 1'b0, v0x7f8543023910_0, v0x7f8543023860_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 105 "$display", "Test 6 passed!" {0 0 0};
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.23, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %vpi_call 2 112 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b1, 1'b1, v0x7f8543023910_0, v0x7f8543023860_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %vpi_call 2 117 "$display", "Test 7 passed!" {0 0 0};
T_1.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.26, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %vpi_call 2 124 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b1, 1'b1, v0x7f8543023910_0, v0x7f8543023860_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 129 "$display", "Test 8 passed!" {0 0 0};
T_1.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.29, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %vpi_call 2 136 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b1, 1'b1, v0x7f8543023910_0, v0x7f8543023860_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.28;
T_1.27 ;
    %vpi_call 2 141 "$display", "Test 9 passed!" {0 0 0};
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.32, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.32;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %vpi_call 2 148 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b1, 1'b1, v0x7f8543023910_0, v0x7f8543023860_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.31;
T_1.30 ;
    %vpi_call 2 153 "$display", "Test 10 passed!" {0 0 0};
T_1.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f85430239e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8543023a90_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8543023910_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_1.35, 6;
    %load/vec4 v0x7f8543023860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.35;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %vpi_call 2 160 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b1, 1'b1, v0x7f8543023910_0, v0x7f8543023860_0, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7f85430237d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f85430237d0_0, 0, 32;
    %jmp T_1.34;
T_1.33 ;
    %vpi_call 2 165 "$display", "Test 11 passed!" {0 0 0};
T_1.34 ;
    %load/vec4 v0x7f85430237d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.36, 4;
    %vpi_call 2 169 "$display", "All tests passed!" {0 0 0};
    %jmp T_1.37;
T_1.36 ;
    %vpi_call 2 171 "$display", "%0d mismatches out of %0d total tests.", v0x7f85430237d0_0, 32'sb00000000000000000000000000001100 {0 0 0};
T_1.37 ;
    %vpi_call 2 172 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Always_if_0_tb.v";
    "CoT/modules/Always_if.v";
