# Verilog_UART

In this project, a UART module is implemented with Verilog.  
The implemented UART module contains one receiver and one transmitter.  
Both receiver and transmit have their own trigger for the baud rate.

The clock frequency is set to 100kHz and the baud rate is 9600bps.  




Image: Schmatic
![TB result](https://github.com/Codingminyen/Verilog_UART/blob/main/img/img2.PNG)

Image:  the result of the testbench.  
![TB result](https://github.com/Codingminyen/Verilog_UART/blob/main/img/img1.PNG)

