//--------------------------------------------------------------------
        ./sim_define.v
//--------------------------------------------------------------------
// Below are test-bench
//--------------------------------------------------------------------
+incdir+../../bench/verilog
        ../../bench/verilog/top.v
//--------------------------------------------------------------------
