Warning (10268): Verilog HDL information at div_clk.sv(5): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/ControladorVGA/div_clk.sv Line: 5
