/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 264 160)
	(text "t1c_riscv_cpu" (rect 5 0 61 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "Ext_MemWrite" (rect 0 0 63 12)(font "Arial" ))
		(text "Ext_MemWrite" (rect 21 59 84 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "Ext_WriteData[31..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "Ext_WriteData[31..0]" (rect 21 75 105 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Ext_DataAdr[31..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "Ext_DataAdr[31..0]" (rect 21 91 100 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 248 32)
		(output)
		(text "MemWrite" (rect 0 0 43 12)(font "Arial" ))
		(text "MemWrite" (rect 184 27 227 39)(font "Arial" ))
		(line (pt 248 32)(pt 232 32)(line_width 1))
	)
	(port
		(pt 248 48)
		(output)
		(text "WriteData[31..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "WriteData[31..0]" (rect 163 43 227 55)(font "Arial" ))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 248 64)
		(output)
		(text "DataAdr[31..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "DataAdr[31..0]" (rect 168 59 227 71)(font "Arial" ))
		(line (pt 248 64)(pt 232 64)(line_width 3))
	)
	(port
		(pt 248 80)
		(output)
		(text "ReadData[31..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "ReadData[31..0]" (rect 163 75 227 87)(font "Arial" ))
		(line (pt 248 80)(pt 232 80)(line_width 3))
	)
	(port
		(pt 248 96)
		(output)
		(text "PC[31..0]" (rect 0 0 36 12)(font "Arial" ))
		(text "PC[31..0]" (rect 191 91 227 103)(font "Arial" ))
		(line (pt 248 96)(pt 232 96)(line_width 3))
	)
	(port
		(pt 248 112)
		(output)
		(text "Result[31..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "Result[31..0]" (rect 178 107 227 119)(font "Arial" ))
		(line (pt 248 112)(pt 232 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 128)(line_width 1))
	)
)
