{"vcs1":{"timestamp_begin":1700246005.408766447, "rt":9.34, "ut":8.39, "st":0.61}}
{"vcselab":{"timestamp_begin":1700246014.839141167, "rt":1.17, "ut":0.39, "st":0.18}}
{"link":{"timestamp_begin":1700246016.099867918, "rt":0.50, "ut":0.19, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700246004.578758622}
{"VCS_COMP_START_TIME": 1700246004.578758622}
{"VCS_COMP_END_TIME": 1700246018.853300905}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370180}}
{"stitch_vcselab": {"peak_mem": 240012}}
