cscope 15 $HOME/Documents/JZ2440/qgf_learn/008_uart -q 0000000102 0000005245
	@delay.c

1 
	~"dñay.h
"

3 
	$dñay
(
cou¡
)

5 
cou¡
--);

6 
	}
}

	@delay.h

1 #i‚de‡
_DELAY_H


2 
	#_DELAY_H


	)

5 
dñay
(
cou¡
);

	@led.c

1 
	~"Àd.h
"

4 
	#GPFCON
 (*(vﬁ©ûê*)0x56000050)

	)

5 
	#GPFDAT
 (*(vﬁ©ûê*)0x56000054)

	)

7 
	$Àd_öô
()

12 
GPFCON
 &= ~((3<<8) | (3<<10) | (3<<12));

13 
GPFCON
 |= ((1<<8) | (1<<10) | (1<<12));

17 
GPFDAT
 |= (7<<4);

18 
	}
}

20 
	$Àd_Êickî
()

22 
vÆ
 = 0;

28 
GPFDAT
 &= ~(7<<4);

29 
GPFDAT
 |(
vÆ
<<4);

30 
vÆ
++;

31 
	`dñay
(100000);

32 i‡(
vÆ
 == 8)

33 
vÆ
 = 1;

36 
	}
}

38 
	$Àd_D10_On
()

40 
GPFDAT
 &= ~(1<<4);

41 
	}
}

43 
	$Àd_D10_Off
()

45 
GPFDAT
 |= (1<<4);

46 
	}
}

48 
	$Àd_D11_On
()

50 
GPFDAT
 &= ~(1<<5);

51 
	}
}

53 
	$Àd_D11_Off
()

55 
GPFDAT
 |= (1<<5);

56 
	}
}

58 
	$Àd_D12_On
()

60 
GPFDAT
 &= ~(1<<6);

61 
	}
}

63 
	$Àd_D12_Off
()

65 
GPFDAT
 |= (1<<6);

66 
	}
}

	@led.h

1 #i‚de‡
_LED_H


2 
	#_LED_H


	)

4 
	~"dñay.h
"

6 
Àd_öô
();

7 
Àd_Êickî
();

8 
Àd_D10_On
();

9 
Àd_D10_Off
();

10 
Àd_D11_On
();

11 
Àd_D11_Off
();

12 
Àd_D12_On
();

13 
Àd_D12_Off
();

	@main.c

1 
	~"s3c24xx.h
"

2 
	~"Àd.h
"

3 
	~"u¨t0.h
"

5 
	$maö
()

7 
c
;

10 
	`Àd_öô
();

11 
	`u¨t0_öô
();

12 
	`puts
("hello world");

16 
c
 = 
	`gëCh¨
();

17 
	`putCh¨
(
c
);

21 
	}
}

	@s3c24xx.h

2 
	#WTCON
 (*(vﬁ©ûê*)0x53000000)

	)

5 
	#MEM_CTL_BASE
 0x48000000

	)

6 
	#SDRAM_BASE
 0x30000000

	)

9 
	#NFCONF
 (*(vﬁ©ûê*)0x4e000000)

	)

10 
	#NFCMD
 (*(vﬁ©ûê*)0x4e000004)

	)

11 
	#NFADDR
 (*(vﬁ©ûê*)0x4e000008)

	)

12 
	#NFDATA
 (*(vﬁ©ûê*)0x4e00000c)

	)

13 
	#NFSTAT
 (*(vﬁ©ûê*)0x4e000010)

	)

16 
	#GPBCON
 (*(vﬁ©ûê*)0x56000010)

	)

17 
	#GPBDAT
 (*(vﬁ©ûê*)0x56000014)

	)

19 
	#GPFCON
 (*(vﬁ©ûê*)0x56000050)

	)

20 
	#GPFDAT
 (*(vﬁ©ûê*)0x56000054)

	)

21 
	#GPFUP
 (*(vﬁ©ûê*)0x56000058)

	)

23 
	#GPGCON
 (*(vﬁ©ûê*)0x56000060)

	)

24 
	#GPGDAT
 (*(vﬁ©ûê*)0x56000064)

	)

25 
	#GPGUP
 (*(vﬁ©ûê*)0x56000068)

	)

27 
	#GPHCON
 (*(vﬁ©ûê*)0x56000070)

	)

28 
	#GPHDAT
 (*(vﬁ©ûê*)0x56000074)

	)

29 
	#GPHUP
 (*(vﬁ©ûê*)0x56000078)

	)

34 
	#ULCON0
 (*(vﬁ©ûê*)0x50000000)

	)

35 
	#UCON0
 (*(vﬁ©ûê*)0x50000004)

	)

36 
	#UFCON0
 (*(vﬁ©ûê*)0x50000008)

	)

37 
	#UMCON0
 (*(vﬁ©ûê*)0x5000000c)

	)

38 
	#UTRSTAT0
 (*(vﬁ©ûê*)0x50000010)

	)

39 
	#UTXH0
 (*(vﬁ©ûê*)0x50000020)

	)

40 
	#URXH0
 (*(vﬁ©ûê*)0x50000024)

	)

41 
	#UBRDIV0
 (*(vﬁ©ûê*)0x50000028)

	)

45 
	#SRCPND
 (*(vﬁ©ûê*)0x4A000000)

	)

46 
	#INTMOD
 (*(vﬁ©ûê*)0x4A000004)

	)

47 
	#INTMSK
 (*(vﬁ©ûê*)0x4A000008)

	)

48 
	#PRIORITY
 (*(vﬁ©ûê*)0x4A00000c)

	)

49 
	#INTPND
 (*(vﬁ©ûê*)0x4A000010)

	)

50 
	#INTOFFSET
 (*(vﬁ©ûê*)0x4A000014)

	)

51 
	#SUBSRCPND
 (*(vﬁ©ûê*)0x4A000018)

	)

52 
	#INTSUBMSK
 (*(vﬁ©ûê*)0x4A00001c)

	)

55 
	#EINTMASK
 (*(vﬁ©ûê*)0x560000a4)

	)

56 
	#EINTPEND
 (*(vﬁ©ûê*)0x560000a8)

	)

59 
	#LOCKTIME
 (*(vﬁ©ûê*)0x4c000000)

	)

60 
	#MPLLCON
 (*(vﬁ©ûê*)0x4c000004)

	)

61 
	#UPLLCON
 (*(vﬁ©ûê*)0x4c000008)

	)

62 
	#CLKCON
 (*(vﬁ©ûê*)0x4c00000c)

	)

63 
	#CLKSLOW
 (*(vﬁ©ûê*)0x4c000010)

	)

64 
	#CLKDIVN
 (*(vﬁ©ûê*)0x4c000014)

	)

68 
	#TCFG0
 (*(vﬁ©ûê*)0x51000000)

	)

69 
	#TCFG1
 (*(vﬁ©ûê*)0x51000004)

	)

70 
	#TCON
 (*(vﬁ©ûê*)0x51000008)

	)

71 
	#TCNTB0
 (*(vﬁ©ûê*)0x5100000c)

	)

72 
	#TCMPB0
 (*(vﬁ©ûê*)0x51000010)

	)

73 
	#TCNTO0
 (*(vﬁ©ûê*)0x51000014)

	)

75 
	#GSTATUS1
 (*(vﬁ©ûê*)0x560000B0)

	)

	@start.S

2 .
	gãxt


3 .
globÆ
 
_°¨t


5 
	g_°¨t
:

7 
ldr
 
r0
, = 0x53000000

8 
ldr
 
r1
, = 0

9 
°r
 
r1
, [
r0
]

17 
ldr
 
	gr0
, = 0x4C000000

18 
ldr
 
r1
, = 0xFFFFFFFF

19 
°r
 
r1
, [
r0
]

21 
ldr
 
	gr0
, = 0x4C000014

22 
ldr
 
r1
, = 0x5

23 
°r
 
r1
, [
r0
]

25 
mrc
 
	gp15
,0,
	gr0
,
	gc1
,
	gc0
,0

26 
‹r
 
	gr0
,r0,#0
xc0000000


27 
m¸
 
	gp15
,0,
	gr0
,
	gc1
,
	gc0
,0

34 
ldr
 
	gr0
, = 0x4C000004

35 
ldr
 
r1
, = (92<<12)|(1<<4)|(1<<0)

36 
°r
 
r1
, [
r0
]

45 
mov
 
	gr1
, #0

46 
ldr
 
	gr0
, [
r1
]

47 
°r
 
	gr1
, [
r1
]

48 
ldr
 
	gr2
, [
r1
]

49 
cmp
 
	gr1
, 
r2


52 
ldr
 
	g•
, = 0x40000000 + 4096

53 
moveq
 
•
, #4096

54 
°ªq
 
	gr0
,[
r1
]

57 
bl
 
maö


59 
	ghÆt
:

60 
b
 
hÆt


	@uart0.c

1 
	~"u¨t0.h
"

3 
	#PCLK
 50000000

4 
	#UART0_CLK
 
PCLK


5 
	#UART0_BAUD_RATE
 115200

	)

6 
	#UART0_BRD
 ((
UART0_CLK
 / (
UART0_BAUD_RATE
 * 16)Ë- 1)

	)

8 
	$u¨t0_öô
()

12 
GPHCON
 &= ~(0x0f << 4);

13 
GPHCON
 |= 0xa0;

16 
GPHUP
 &= ~(3 << 2);

24 
UCON0
 = 0x5;

25 
UBRDIV0
 = 
UART0_BRD
;

30 
ULCON0
 = 0x03;

31 
UMCON0
 = 0;

32 
	}
}

34 
	$putCh¨
(
c
)

37 
	`Àd_D10_On
();

38 !(
UTRSTAT0
 & (1<<2)));

39 
UTXH0
 = ()
c
;

40 
	`dñay
(100000);

41 
	`Àd_D10_Off
();

42 
	}
}

44 
	$gëCh¨
()

46 
	`Àd_D11_On
();

47 !(
UTRSTAT0
 & 1));

48 
	`Àd_D11_Off
();

49  
URXH0
;

50 
	}
}

52 
	$puts
(c⁄° *
s
)

54 *
s
){

55 
	`putCh¨
(*
s
);

56 
s
++;

58 
	}
}

	@uart0.h

1 #i‚de‡
_UART0_H


2 
	#_UART0_H


	)

4 
	~"s3c24xx.h
"

5 
	~"Àd.h
"

6 
	~"dñay.h
"

8 
u¨t0_öô
();

9 
putCh¨
(
c
);

10 
gëCh¨
();

11 
puts
(c⁄° *
s
);

	@
1
.
0
9
69
delay.c
delay.h
led.c
led.h
main.c
s3c24xx.h
start.S
uart0.c
uart0.h
