// Seed: 268842427
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5
    , id_12,
    input logic id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    output logic id_10,
    input id_11
);
  always @(posedge id_11 - 1'b0) begin
    if (1) id_3 <= 1;
  end
  logic id_13;
  type_20(
      1'b0, 1
  );
endmodule
