 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : top
Version: L-2016.03-SP1
Date   : Sun Nov 13 17:28:42 2022
****************************************

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_31_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U50/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_31_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_31_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_30_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U52/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_30_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_30_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_29_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U54/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_29_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_29_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_28_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U56/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_28_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_28_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_27_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U58/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_27_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_27_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_26_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U60/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_26_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_26_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_25_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U62/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_25_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_25_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_24_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U64/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_24_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_24_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_23_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U66/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_23_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_23_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_22_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U68/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_22_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_22_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_20_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U8/Y (CLKNAND2X2M)                       0.30       8.05 f
  hwdata_mask_reg_20_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_20_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_19_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U10/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_19_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_19_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_18_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U12/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_18_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_18_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_17_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U14/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_17_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_17_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_16_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U16/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_16_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_16_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_15_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U18/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_15_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_15_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_14_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U20/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_14_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_14_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_13_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U22/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_13_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_13_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_12_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U24/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_12_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_12_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U26/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_11_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_11_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_10_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U28/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_10_/D (DFFRQX1M)         0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_10_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_9_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U30/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_9_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_9_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_8_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U32/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_8_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_8_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U34/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_7_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_7_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_5_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U38/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_5_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_5_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_4_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U40/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_4_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_4_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_3_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U42/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_3_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_3_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_2_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U44/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_2_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_2_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_1_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U46/Y (CLKNAND2X2M)                      0.30       8.05 f
  hwdata_mask_reg_1_/D (DFFRQX1M)          0.00       8.05 f
  data arrival time                                   8.05

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_1_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.81
  data required time                                 10.81
  -----------------------------------------------------------
  data required time                                 10.81
  data arrival time                                  -8.05
  -----------------------------------------------------------
  slack (MET)                                         2.76


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_21_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U84/Y (NAND2XLM)                         0.23       7.98 f
  hwdata_mask_reg_21_/D (DFFRQX1M)         0.00       7.98 f
  data arrival time                                   7.98

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_21_/CK (DFFRQX1M)        0.00      10.92 r
  library setup time                      -0.12      10.80
  data required time                                 10.80
  -----------------------------------------------------------
  data required time                                 10.80
  data arrival time                                  -7.98
  -----------------------------------------------------------
  slack (MET)                                         2.82


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_6_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U83/Y (NAND2XLM)                         0.23       7.98 f
  hwdata_mask_reg_6_/D (DFFRQX1M)          0.00       7.98 f
  data arrival time                                   7.98

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_6_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.80
  data required time                                 10.80
  -----------------------------------------------------------
  data required time                                 10.80
  data arrival time                                  -7.98
  -----------------------------------------------------------
  slack (MET)                                         2.82


  Startpoint: hsize[0] (input port clocked by hclk)
  Endpoint: hwdata_mask_reg_0_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 f
  hsize[0] (in)                            0.00       5.70 f
  U86/Y (AND2X1M)                          0.17       5.87 f
  U72/Y (NOR2X1M)                          1.87       7.75 r
  U82/Y (NAND2XLM)                         0.23       7.98 f
  hwdata_mask_reg_0_/D (DFFRQX1M)          0.00       7.98 f
  data arrival time                                   7.98

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hwdata_mask_reg_0_/CK (DFFRQX1M)         0.00      10.92 r
  library setup time                      -0.12      10.80
  data required time                                 10.80
  -----------------------------------------------------------
  data required time                                 10.80
  data arrival time                                  -7.98
  -----------------------------------------------------------
  slack (MET)                                         2.82


  Startpoint: hrdata_reg_31_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[31] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_31_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_31_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[31] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_30_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[30] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_30_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_30_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[30] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_29_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[29] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_29_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_29_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[29] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_28_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[28] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_28_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_28_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[28] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_27_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[27] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_27_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_27_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[27] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_26_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[26] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_26_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_26_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[26] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_25_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[25] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_25_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_25_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[25] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_24_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[24] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_24_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_24_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[24] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_23_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[23] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_23_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_23_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[23] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_22_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[22] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_22_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_22_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[22] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_21_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[21] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_21_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_21_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[21] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_20_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[20] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_20_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_20_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[20] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_19_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[19] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_19_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_19_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[19] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_18_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[18] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_18_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_18_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[18] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_17_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[17] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_17_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_17_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[17] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_16_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[16] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_16_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_16_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[16] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_15_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[15] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_15_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_15_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[15] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_14_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[14] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_14_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_14_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[14] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_13_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[13] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_13_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_13_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[13] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_12_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[12] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_12_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_12_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[12] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_11_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[11] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_11_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_11_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[11] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_10_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[10] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_10_/CK (DFFRQX1M)             0.00       1.90 r
  hrdata_reg_10_/Q (DFFRQX1M)              1.75       3.65 r
  hrdata[10] (out)                         0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_9_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[9] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_9_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_9_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[9] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_8_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[8] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_8_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_8_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[8] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_7_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[7] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_7_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_7_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[7] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_6_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[6] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_6_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_6_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[6] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_5_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[5] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_5_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_5_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[5] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_4_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[4] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_4_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_4_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[4] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_3_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[3] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_3_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_3_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[3] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_2_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[2] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_2_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_2_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[2] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_1_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[1] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_1_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_1_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[1] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: hrdata_reg_0_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: hrdata[0] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  hrdata_reg_0_/CK (DFFRQX1M)              0.00       1.90 r
  hrdata_reg_0_/Q (DFFRQX1M)               1.75       3.65 r
  hrdata[0] (out)                          0.00       3.65 r
  data arrival time                                   3.65

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.65
  -----------------------------------------------------------
  slack (MET)                                         3.47


  Startpoint: sram_wen_reg
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_wen (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_wen_reg/CK (DFFRQX1M)               0.00       1.90 r
  sram_wen_reg/Q (DFFRQX1M)                1.74       3.64 r
  sram_wen (out)                           0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_11_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[11] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_11_/CK (DFFRQX1M)             0.00       1.90 r
  sram_a_reg_11_/Q (DFFRQX1M)              1.74       3.64 r
  sram_a[11] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_10_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[10] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_10_/CK (DFFRQX1M)             0.00       1.90 r
  sram_a_reg_10_/Q (DFFRQX1M)              1.74       3.64 r
  sram_a[10] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_9_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[9] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_9_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_9_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[9] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_8_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[8] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_8_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_8_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[8] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_7_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[7] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_7_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_7_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[7] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_6_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[6] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_6_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_6_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[6] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_5_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[5] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_5_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_5_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[5] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_4_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[4] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_4_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_4_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[4] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_3_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[3] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_3_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_3_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[3] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_2_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[2] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_2_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_2_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[2] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_1_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[1] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_1_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_1_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[1] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_a_reg_0_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_a[0] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_a_reg_0_/CK (DFFRQX1M)              0.00       1.90 r
  sram_a_reg_0_/Q (DFFRQX1M)               1.74       3.64 r
  sram_a[0] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_31_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[31] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_31_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_31_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[31] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_30_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[30] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_30_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_30_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[30] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_29_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[29] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_29_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_29_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[29] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_28_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[28] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_28_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_28_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[28] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_27_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[27] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_27_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_27_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[27] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_26_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[26] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_26_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_26_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[26] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_25_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[25] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_25_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_25_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[25] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_24_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[24] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_24_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_24_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[24] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_23_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[23] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_23_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_23_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[23] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_22_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[22] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_22_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_22_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[22] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_21_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[21] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_21_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_21_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[21] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_20_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[20] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_20_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_20_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[20] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_19_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[19] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_19_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_19_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[19] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_18_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[18] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_18_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_18_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[18] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_17_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[17] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_17_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_17_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[17] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_16_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[16] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_16_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_16_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[16] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_15_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[15] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_15_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_15_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[15] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_14_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[14] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_14_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_14_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[14] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_13_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[13] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_13_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_13_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[13] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_12_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[12] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_12_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_12_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[12] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_11_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[11] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_11_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_11_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[11] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_10_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[10] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_10_/CK (DFFRQX1M)             0.00       1.90 r
  sram_d_reg_10_/Q (DFFRQX1M)              1.74       3.64 r
  sram_d[10] (out)                         0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_9_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[9] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_9_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_9_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[9] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_8_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[8] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_8_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_8_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[8] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_7_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[7] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_7_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_7_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[7] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_6_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[6] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_6_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_6_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[6] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_5_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[5] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_5_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_5_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[5] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_4_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[4] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_4_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_4_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[4] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_3_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[3] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_3_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_3_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[3] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_2_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[2] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_2_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_2_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[2] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_1_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[1] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_1_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_1_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[1] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: sram_d_reg_0_
              (rising edge-triggered flip-flop clocked by hclk)
  Endpoint: sram_d[0] (output port clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  sram_d_reg_0_/CK (DFFRQX1M)              0.00       1.90 r
  sram_d_reg_0_/Q (DFFRQX1M)               1.74       3.64 r
  sram_d[0] (out)                          0.00       3.64 r
  data arrival time                                   3.64

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  output external delay                   -3.80       7.12
  data required time                                  7.12
  -----------------------------------------------------------
  data required time                                  7.12
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         3.49


  Startpoint: hwdata[25] (input port clocked by hclk)
  Endpoint: sram_d_reg_25_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[25] (in)                          0.00       5.70 r
  U81/Y (AND2X1M)                          0.15       5.85 r
  C361/Y (OR2X1M)                          0.13       5.98 r
  sram_d_reg_25_/D (DFFRQX1M)              0.00       5.98 r
  data arrival time                                   5.98

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_25_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.98
  -----------------------------------------------------------
  slack (MET)                                         4.70


  Startpoint: hwdata[18] (input port clocked by hclk)
  Endpoint: sram_d_reg_18_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[18] (in)                          0.00       5.70 r
  U80/Y (AND2X1M)                          0.15       5.85 r
  C389/Y (OR2X1M)                          0.13       5.98 r
  sram_d_reg_18_/D (DFFRQX1M)              0.00       5.98 r
  data arrival time                                   5.98

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_18_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.98
  -----------------------------------------------------------
  slack (MET)                                         4.70


  Startpoint: hwdata[10] (input port clocked by hclk)
  Endpoint: sram_d_reg_10_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[10] (in)                          0.00       5.70 r
  U79/Y (AND2X1M)                          0.15       5.85 r
  C421/Y (OR2X1M)                          0.13       5.98 r
  sram_d_reg_10_/D (DFFRQX1M)              0.00       5.98 r
  data arrival time                                   5.98

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_10_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.98
  -----------------------------------------------------------
  slack (MET)                                         4.70


  Startpoint: hwdata[3] (input port clocked by hclk)
  Endpoint: sram_d_reg_3_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[3] (in)                           0.00       5.70 r
  U78/Y (AND2X1M)                          0.15       5.85 r
  C449/Y (OR2X1M)                          0.13       5.98 r
  sram_d_reg_3_/D (DFFRQX1M)               0.00       5.98 r
  data arrival time                                   5.98

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_3_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.98
  -----------------------------------------------------------
  slack (MET)                                         4.70


  Startpoint: hwdata[31] (input port clocked by hclk)
  Endpoint: sram_d_reg_31_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[31] (in)                          0.00       5.70 r
  C338/Y (AND2X2M)                         0.14       5.84 r
  C337/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_31_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_31_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[30] (input port clocked by hclk)
  Endpoint: sram_d_reg_30_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[30] (in)                          0.00       5.70 r
  C342/Y (AND2X2M)                         0.14       5.84 r
  C341/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_30_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_30_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[29] (input port clocked by hclk)
  Endpoint: sram_d_reg_29_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[29] (in)                          0.00       5.70 r
  C346/Y (AND2X2M)                         0.14       5.84 r
  C345/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_29_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_29_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[28] (input port clocked by hclk)
  Endpoint: sram_d_reg_28_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[28] (in)                          0.00       5.70 r
  C350/Y (AND2X2M)                         0.14       5.84 r
  C349/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_28_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_28_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[27] (input port clocked by hclk)
  Endpoint: sram_d_reg_27_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[27] (in)                          0.00       5.70 r
  C354/Y (AND2X2M)                         0.14       5.84 r
  C353/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_27_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_27_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[26] (input port clocked by hclk)
  Endpoint: sram_d_reg_26_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[26] (in)                          0.00       5.70 r
  C358/Y (AND2X2M)                         0.14       5.84 r
  C357/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_26_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_26_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[24] (input port clocked by hclk)
  Endpoint: sram_d_reg_24_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[24] (in)                          0.00       5.70 r
  C366/Y (AND2X2M)                         0.14       5.84 r
  C365/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_24_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_24_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[23] (input port clocked by hclk)
  Endpoint: sram_d_reg_23_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[23] (in)                          0.00       5.70 r
  C370/Y (AND2X2M)                         0.14       5.84 r
  C369/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_23_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_23_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[22] (input port clocked by hclk)
  Endpoint: sram_d_reg_22_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[22] (in)                          0.00       5.70 r
  C374/Y (AND2X2M)                         0.14       5.84 r
  C373/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_22_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_22_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[21] (input port clocked by hclk)
  Endpoint: sram_d_reg_21_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[21] (in)                          0.00       5.70 r
  C378/Y (AND2X2M)                         0.14       5.84 r
  C377/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_21_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_21_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[20] (input port clocked by hclk)
  Endpoint: sram_d_reg_20_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[20] (in)                          0.00       5.70 r
  C382/Y (AND2X2M)                         0.14       5.84 r
  C381/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_20_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_20_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[19] (input port clocked by hclk)
  Endpoint: sram_d_reg_19_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[19] (in)                          0.00       5.70 r
  C386/Y (AND2X2M)                         0.14       5.84 r
  C385/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_19_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_19_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[17] (input port clocked by hclk)
  Endpoint: sram_d_reg_17_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[17] (in)                          0.00       5.70 r
  C394/Y (AND2X2M)                         0.14       5.84 r
  C393/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_17_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_17_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[16] (input port clocked by hclk)
  Endpoint: sram_d_reg_16_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[16] (in)                          0.00       5.70 r
  C398/Y (AND2X2M)                         0.14       5.84 r
  C397/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_16_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_16_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[15] (input port clocked by hclk)
  Endpoint: sram_d_reg_15_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[15] (in)                          0.00       5.70 r
  C402/Y (AND2X2M)                         0.14       5.84 r
  C401/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_15_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_15_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[14] (input port clocked by hclk)
  Endpoint: sram_d_reg_14_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[14] (in)                          0.00       5.70 r
  C406/Y (AND2X2M)                         0.14       5.84 r
  C405/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_14_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_14_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[13] (input port clocked by hclk)
  Endpoint: sram_d_reg_13_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[13] (in)                          0.00       5.70 r
  C410/Y (AND2X2M)                         0.14       5.84 r
  C409/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_13_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_13_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[12] (input port clocked by hclk)
  Endpoint: sram_d_reg_12_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[12] (in)                          0.00       5.70 r
  C414/Y (AND2X2M)                         0.14       5.84 r
  C413/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_12_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_12_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[11] (input port clocked by hclk)
  Endpoint: sram_d_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[11] (in)                          0.00       5.70 r
  C418/Y (AND2X2M)                         0.14       5.84 r
  C417/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_11_/D (DFFRQX1M)              0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_11_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[9] (input port clocked by hclk)
  Endpoint: sram_d_reg_9_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[9] (in)                           0.00       5.70 r
  C426/Y (AND2X2M)                         0.14       5.84 r
  C425/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_9_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_9_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[8] (input port clocked by hclk)
  Endpoint: sram_d_reg_8_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[8] (in)                           0.00       5.70 r
  C430/Y (AND2X2M)                         0.14       5.84 r
  C429/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_8_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_8_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[7] (input port clocked by hclk)
  Endpoint: sram_d_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[7] (in)                           0.00       5.70 r
  C434/Y (AND2X2M)                         0.14       5.84 r
  C433/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_7_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_7_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[6] (input port clocked by hclk)
  Endpoint: sram_d_reg_6_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[6] (in)                           0.00       5.70 r
  C438/Y (AND2X2M)                         0.14       5.84 r
  C437/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_6_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_6_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[5] (input port clocked by hclk)
  Endpoint: sram_d_reg_5_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[5] (in)                           0.00       5.70 r
  C442/Y (AND2X2M)                         0.14       5.84 r
  C441/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_5_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_5_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[4] (input port clocked by hclk)
  Endpoint: sram_d_reg_4_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[4] (in)                           0.00       5.70 r
  C446/Y (AND2X2M)                         0.14       5.84 r
  C445/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_4_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_4_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[2] (input port clocked by hclk)
  Endpoint: sram_d_reg_2_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[2] (in)                           0.00       5.70 r
  C454/Y (AND2X2M)                         0.14       5.84 r
  C453/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_2_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_2_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[1] (input port clocked by hclk)
  Endpoint: sram_d_reg_1_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[1] (in)                           0.00       5.70 r
  C458/Y (AND2X2M)                         0.14       5.84 r
  C457/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_1_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_1_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: hwdata[0] (input port clocked by hclk)
  Endpoint: sram_d_reg_0_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  hwdata[0] (in)                           0.00       5.70 r
  C462/Y (AND2X2M)                         0.14       5.84 r
  C461/Y (OR2X1M)                          0.12       5.96 r
  sram_d_reg_0_/D (DFFRQX1M)               0.00       5.96 r
  data arrival time                                   5.96

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_d_reg_0_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.96
  -----------------------------------------------------------
  slack (MET)                                         4.71


  Startpoint: htrans[1] (input port clocked by hclk)
  Endpoint: sram_wen_reg
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  htrans[1] (in)                           0.00       5.70 r
  C326/Y (AND2X1M)                         0.16       5.86 r
  sram_wen_reg/D (DFFRQX1M)                0.00       5.86 r
  data arrival time                                   5.86

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_wen_reg/CK (DFFRQX1M)               0.00      10.92 r
  library setup time                      -0.25      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                  -5.86
  -----------------------------------------------------------
  slack (MET)                                         4.82


  Startpoint: haddr[13] (input port clocked by hclk)
  Endpoint: sram_a_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[13] (in)                           0.00       5.70 r
  sram_a_reg_11_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_11_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[12] (input port clocked by hclk)
  Endpoint: sram_a_reg_10_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[12] (in)                           0.00       5.70 r
  sram_a_reg_10_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_10_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[11] (input port clocked by hclk)
  Endpoint: sram_a_reg_9_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[11] (in)                           0.00       5.70 r
  sram_a_reg_9_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_9_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[10] (input port clocked by hclk)
  Endpoint: sram_a_reg_8_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[10] (in)                           0.00       5.70 r
  sram_a_reg_8_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_8_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[9] (input port clocked by hclk)
  Endpoint: sram_a_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[9] (in)                            0.00       5.70 r
  sram_a_reg_7_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_7_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[8] (input port clocked by hclk)
  Endpoint: sram_a_reg_6_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[8] (in)                            0.00       5.70 r
  sram_a_reg_6_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_6_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[7] (input port clocked by hclk)
  Endpoint: sram_a_reg_5_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[7] (in)                            0.00       5.70 r
  sram_a_reg_5_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_5_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[6] (input port clocked by hclk)
  Endpoint: sram_a_reg_4_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[6] (in)                            0.00       5.70 r
  sram_a_reg_4_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_4_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[5] (input port clocked by hclk)
  Endpoint: sram_a_reg_3_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[5] (in)                            0.00       5.70 r
  sram_a_reg_3_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_3_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[4] (input port clocked by hclk)
  Endpoint: sram_a_reg_2_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[4] (in)                            0.00       5.70 r
  sram_a_reg_2_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_2_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[3] (input port clocked by hclk)
  Endpoint: sram_a_reg_1_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[3] (in)                            0.00       5.70 r
  sram_a_reg_1_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_1_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: haddr[2] (input port clocked by hclk)
  Endpoint: sram_a_reg_0_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  haddr[2] (in)                            0.00       5.70 r
  sram_a_reg_0_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  sram_a_reg_0_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[31] (input port clocked by hclk)
  Endpoint: hrdata_reg_31_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[31] (in)                          0.00       5.70 r
  hrdata_reg_31_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_31_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[30] (input port clocked by hclk)
  Endpoint: hrdata_reg_30_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[30] (in)                          0.00       5.70 r
  hrdata_reg_30_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_30_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[29] (input port clocked by hclk)
  Endpoint: hrdata_reg_29_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[29] (in)                          0.00       5.70 r
  hrdata_reg_29_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_29_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[28] (input port clocked by hclk)
  Endpoint: hrdata_reg_28_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[28] (in)                          0.00       5.70 r
  hrdata_reg_28_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_28_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[27] (input port clocked by hclk)
  Endpoint: hrdata_reg_27_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[27] (in)                          0.00       5.70 r
  hrdata_reg_27_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_27_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[26] (input port clocked by hclk)
  Endpoint: hrdata_reg_26_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[26] (in)                          0.00       5.70 r
  hrdata_reg_26_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_26_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[25] (input port clocked by hclk)
  Endpoint: hrdata_reg_25_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[25] (in)                          0.00       5.70 r
  hrdata_reg_25_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_25_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[24] (input port clocked by hclk)
  Endpoint: hrdata_reg_24_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[24] (in)                          0.00       5.70 r
  hrdata_reg_24_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_24_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[23] (input port clocked by hclk)
  Endpoint: hrdata_reg_23_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[23] (in)                          0.00       5.70 r
  hrdata_reg_23_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_23_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[22] (input port clocked by hclk)
  Endpoint: hrdata_reg_22_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[22] (in)                          0.00       5.70 r
  hrdata_reg_22_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_22_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[21] (input port clocked by hclk)
  Endpoint: hrdata_reg_21_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[21] (in)                          0.00       5.70 r
  hrdata_reg_21_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_21_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[20] (input port clocked by hclk)
  Endpoint: hrdata_reg_20_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[20] (in)                          0.00       5.70 r
  hrdata_reg_20_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_20_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[19] (input port clocked by hclk)
  Endpoint: hrdata_reg_19_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[19] (in)                          0.00       5.70 r
  hrdata_reg_19_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_19_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[18] (input port clocked by hclk)
  Endpoint: hrdata_reg_18_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[18] (in)                          0.00       5.70 r
  hrdata_reg_18_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_18_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[17] (input port clocked by hclk)
  Endpoint: hrdata_reg_17_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[17] (in)                          0.00       5.70 r
  hrdata_reg_17_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_17_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[16] (input port clocked by hclk)
  Endpoint: hrdata_reg_16_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[16] (in)                          0.00       5.70 r
  hrdata_reg_16_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_16_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[15] (input port clocked by hclk)
  Endpoint: hrdata_reg_15_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[15] (in)                          0.00       5.70 r
  hrdata_reg_15_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_15_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[14] (input port clocked by hclk)
  Endpoint: hrdata_reg_14_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[14] (in)                          0.00       5.70 r
  hrdata_reg_14_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_14_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[13] (input port clocked by hclk)
  Endpoint: hrdata_reg_13_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[13] (in)                          0.00       5.70 r
  hrdata_reg_13_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_13_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[12] (input port clocked by hclk)
  Endpoint: hrdata_reg_12_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[12] (in)                          0.00       5.70 r
  hrdata_reg_12_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_12_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[11] (input port clocked by hclk)
  Endpoint: hrdata_reg_11_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[11] (in)                          0.00       5.70 r
  hrdata_reg_11_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_11_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[10] (input port clocked by hclk)
  Endpoint: hrdata_reg_10_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[10] (in)                          0.00       5.70 r
  hrdata_reg_10_/D (DFFRQX1M)              0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_10_/CK (DFFRQX1M)             0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[9] (input port clocked by hclk)
  Endpoint: hrdata_reg_9_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[9] (in)                           0.00       5.70 r
  hrdata_reg_9_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_9_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[8] (input port clocked by hclk)
  Endpoint: hrdata_reg_8_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[8] (in)                           0.00       5.70 r
  hrdata_reg_8_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_8_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[7] (input port clocked by hclk)
  Endpoint: hrdata_reg_7_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[7] (in)                           0.00       5.70 r
  hrdata_reg_7_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_7_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[6] (input port clocked by hclk)
  Endpoint: hrdata_reg_6_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[6] (in)                           0.00       5.70 r
  hrdata_reg_6_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_6_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[5] (input port clocked by hclk)
  Endpoint: hrdata_reg_5_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[5] (in)                           0.00       5.70 r
  hrdata_reg_5_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_5_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[4] (input port clocked by hclk)
  Endpoint: hrdata_reg_4_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[4] (in)                           0.00       5.70 r
  hrdata_reg_4_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_4_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[3] (input port clocked by hclk)
  Endpoint: hrdata_reg_3_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[3] (in)                           0.00       5.70 r
  hrdata_reg_3_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_3_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[2] (input port clocked by hclk)
  Endpoint: hrdata_reg_2_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[2] (in)                           0.00       5.70 r
  hrdata_reg_2_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_2_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[1] (input port clocked by hclk)
  Endpoint: hrdata_reg_1_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[1] (in)                           0.00       5.70 r
  hrdata_reg_1_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_1_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


  Startpoint: sram_q[0] (input port clocked by hclk)
  Endpoint: hrdata_reg_0_
            (rising edge-triggered flip-flop clocked by hclk)
  Path Group: hclk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock hclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              1.90       1.90
  input external delay                     3.80       5.70 r
  sram_q[0] (in)                           0.00       5.70 r
  hrdata_reg_0_/D (DFFRQX1M)               0.00       5.70 r
  data arrival time                                   5.70

  clock hclk (rise edge)                   9.50       9.50
  clock network delay (ideal)              1.90      11.40
  clock uncertainty                       -0.47      10.92
  hrdata_reg_0_/CK (DFFRQX1M)              0.00      10.92 r
  library setup time                      -0.24      10.68
  data required time                                 10.68
  -----------------------------------------------------------
  data required time                                 10.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         4.98


1
