

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_s'
================================================================
* Date:           Sun Jul 21 20:36:44 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073606|  2073606|  20.736 ms|  20.736 ms|  2073606|  2073606|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%filled_1_loc = alloca i64 1"   --->   Operation 4 'alloca' 'filled_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%localbuffer_1_loc = alloca i64 1"   --->   Operation 5 'alloca' 'localbuffer_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i24 %imgOutput_data, i32 %ldata, i32 %localbuffer_1_loc, i6 %filled_1_loc"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i24 %imgOutput_data, i32 %ldata, i32 %localbuffer_1_loc, i6 %filled_1_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.45>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%localbuffer_1_loc_load = load i32 %localbuffer_1_loc"   --->   Operation 11 'load' 'localbuffer_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%filled_1_loc_load = load i6 %filled_1_loc"   --->   Operation 12 'load' 'filled_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.82ns)   --->   "%icmp_ln1340 = icmp_eq  i6 %filled_1_loc_load, i6 0" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1340]   --->   Operation 14 'icmp' 'icmp_ln1340' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1340 = br i1 %icmp_ln1340, void %if.then40, void %if.end41" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1340]   --->   Operation 15 'br' 'br_ln1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (3.63ns)   --->   "%write_ln1341 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ldata, i32 %localbuffer_1_loc_load" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1341]   --->   Operation 16 'write' 'write_ln1341' <Predicate = (!icmp_ln1340)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1342 = br void %if.end41" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1342]   --->   Operation 17 'br' 'br_ln1342' <Predicate = (!icmp_ln1340)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln1343 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1343]   --->   Operation 18 'ret' 'ret_ln1343' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 5.459ns
The critical path consists of the following:
	'load' operation 6 bit ('filled_1_loc_load') on local variable 'filled_1_loc' [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1340', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1340) [12]  (1.825 ns)
	fifo write operation ('write_ln1341', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1341) on port 'ldata' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1341) [15]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
