# vsim -assertdebug -coverage -c toplevel -l test-ex1-1-check5.log -do " run -all; quit" 
# Start time: 16:17:31 on Mar 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 2021.4_2 linux Dec  4 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.toplevel(fast)
# Loading work.ex1_1(fast)
# Loading work.ex1_1_property(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)#1
#  run -all
#          5  rst=0 clk=1 validi=1 DIN=1 valido=x DOUT=x add_a=0 add_b=0 add_res=0 mult_a=0 mult_b=0 mult_res=0
#         15  rst=1 clk=1 validi=1 DIN=1 valido=0 DOUT=0 add_a=0 add_b=1 add_res=0 mult_a=0 mult_b=0 mult_res=0
#         15  		RESET CHECK PASS:: rst_=1 data_out=0 
# 
#         25  rst=0 clk=1 validi=1 DIN=1 valido=0 DOUT=0 add_a=0 add_b=1 add_res=1 mult_a=0 mult_b=0 mult_res=0
#         35  rst=0 clk=1 validi=0 DIN=2 valido=0 DOUT=1 add_a=0 add_b=1 add_res=1 mult_a=0 mult_b=1 mult_res=0
#         45  rst=0 clk=1 validi=1 DIN=3 valido=0 DOUT=1 add_a=0 add_b=2 add_res=1 mult_a=1 mult_b=1 mult_res=0
#         55  rst=0 clk=1 validi=0 DIN=4 valido=0 DOUT=1 add_a=0 add_b=3 add_res=2 mult_a=1 mult_b=2 mult_res=0
#         55  		VALIDO_NOT CHECK PASS:: validi=0 valido=0 
# 
#         65  rst=0 clk=1 validi=1 DIN=5 valido=0 DOUT=2 add_a=0 add_b=4 add_res=3 mult_a=2 mult_b=3 mult_res=0
#         75  rst=0 clk=1 validi=1 DIN=6 valido=0 DOUT=3 add_a=0 add_b=5 add_res=4 mult_a=3 mult_b=4 mult_res=0
#         75  		VALIDO_NOT CHECK PASS:: validi=1 valido=0 
# 
#         85  rst=0 clk=1 validi=0 DIN=7 valido=0 DOUT=4 add_a=0 add_b=6 add_res=5 mult_a=4 mult_b=5 mult_res=0
#         85  		VALIDO_NOT CHECK PASS:: validi=0 valido=0 
# 
#         95  rst=0 clk=1 validi=0 DIN=8 valido=0 DOUT=5 add_a=0 add_b=7 add_res=6 mult_a=5 mult_b=6 mult_res=0
#        105  rst=0 clk=1 validi=1 DIN=9 valido=0 DOUT=6 add_a=0 add_b=8 add_res=7 mult_a=6 mult_b=7 mult_res=0
#        115  rst=0 clk=1 validi=1 DIN=10 valido=0 DOUT=7 add_a=0 add_b=9 add_res=8 mult_a=7 mult_b=8 mult_res=0
#        115  		VALIDO_NOT CHECK PASS:: validi=1 valido=0 
# 
#        125  rst=0 clk=1 validi=1 DIN=11 valido=0 DOUT=8 add_a=0 add_b=10 add_res=9 mult_a=8 mult_b=9 mult_res=0
#        125  		VALIDO_NOT CHECK PASS:: validi=1 valido=1 
# 
#        135  rst=0 clk=1 validi=0 DIN=12 valido=1 DOUT=9 add_a=0 add_b=11 add_res=10 mult_a=9 mult_b=10 mult_res=0
#        135  		DATA_OUT CHECK FAIL:: a = 9 b = 10 c = 11 data_out=10 
# 
#        135  		VALIDO CHECK PASS:: validi=0 valido=0 
# 
#        145  rst=0 clk=1 validi=1 DIN=13 valido=0 DOUT=10 add_a=0 add_b=12 add_res=11 mult_a=10 mult_b=11 mult_res=0
#        155  rst=0 clk=1 validi=1 DIN=14 valido=0 DOUT=11 add_a=0 add_b=13 add_res=12 mult_a=11 mult_b=12 mult_res=0
#        155  		VALIDO_NOT CHECK PASS:: validi=1 valido=0 
# 
#        165  rst=0 clk=1 validi=1 DIN=15 valido=0 DOUT=12 add_a=0 add_b=14 add_res=13 mult_a=12 mult_b=13 mult_res=0
#        165  		VALIDO_NOT CHECK PASS:: validi=1 valido=1 
# 
#        175  rst=0 clk=1 validi=1 DIN=16 valido=1 DOUT=13 add_a=0 add_b=15 add_res=14 mult_a=13 mult_b=14 mult_res=0
#        175  		DATA_OUT CHECK FAIL:: a = 13 b = 14 c = 15 data_out=14 
# 
#        175  		VALIDO CHECK PASS:: validi=1 valido=1 
# 
#        185  rst=0 clk=1 validi=1 DIN=17 valido=1 DOUT=14 add_a=0 add_b=16 add_res=15 mult_a=14 mult_b=15 mult_res=0
#        185  		DATA_OUT CHECK FAIL:: a = 14 b = 15 c = 16 data_out=15 
# 
#        185  		VALIDO CHECK PASS:: validi=1 valido=1 
# 
#        195  rst=0 clk=1 validi=0 DIN=18 valido=1 DOUT=15 add_a=0 add_b=17 add_res=16 mult_a=15 mult_b=16 mult_res=0
#        195  		DATA_OUT CHECK FAIL:: a = 15 b = 16 c = 17 data_out=16 
# 
#        195  		VALIDO CHECK PASS:: validi=0 valido=0 
# 
#        205  rst=0 clk=1 validi=1 DIN=19 valido=0 DOUT=16 add_a=0 add_b=18 add_res=17 mult_a=16 mult_b=17 mult_res=0
#        215  rst=0 clk=1 validi=1 DIN=20 valido=0 DOUT=17 add_a=0 add_b=19 add_res=18 mult_a=17 mult_b=18 mult_res=0
#        215  		VALIDO_NOT CHECK PASS:: validi=1 valido=0 
# 
#        225  rst=0 clk=1 validi=1 DIN=21 valido=0 DOUT=18 add_a=0 add_b=20 add_res=19 mult_a=18 mult_b=19 mult_res=0
#        225  		VALIDO_NOT CHECK PASS:: validi=1 valido=1 
# 
#        235  rst=0 clk=1 validi=1 DIN=22 valido=1 DOUT=19 add_a=0 add_b=21 add_res=20 mult_a=19 mult_b=20 mult_res=0
#        235  		DATA_OUT CHECK FAIL:: a = 19 b = 20 c = 21 data_out=20 
# 
#        235  		VALIDO CHECK PASS:: validi=1 valido=1 
# 
#        245  rst=0 clk=1 validi=0 DIN=23 valido=1 DOUT=20 add_a=0 add_b=22 add_res=21 mult_a=20 mult_b=21 mult_res=0
#        245  		DATA_OUT CHECK FAIL:: a = 20 b = 21 c = 22 data_out=21 
# 
#        245  		VALIDO CHECK PASS:: validi=0 valido=0 
# 
#        255  rst=0 clk=1 validi=0 DIN=24 valido=0 DOUT=21 add_a=0 add_b=23 add_res=22 mult_a=21 mult_b=22 mult_res=0
#        265  rst=0 clk=1 validi=1 DIN=25 valido=0 DOUT=22 add_a=0 add_b=24 add_res=23 mult_a=22 mult_b=23 mult_res=0
#        275  rst=0 clk=1 validi=1 DIN=26 valido=0 DOUT=23 add_a=0 add_b=25 add_res=24 mult_a=23 mult_b=24 mult_res=0
#        275  		VALIDO_NOT CHECK PASS:: validi=1 valido=0 
# 
#        285  rst=0 clk=1 validi=1 DIN=27 valido=0 DOUT=24 add_a=0 add_b=26 add_res=25 mult_a=24 mult_b=25 mult_res=0
#        285  		VALIDO_NOT CHECK PASS:: validi=1 valido=1 
# 
#        295  rst=0 clk=1 validi=1 DIN=28 valido=1 DOUT=25 add_a=0 add_b=27 add_res=26 mult_a=25 mult_b=26 mult_res=0
#        295  		DATA_OUT CHECK FAIL:: a = 25 b = 26 c = 27 data_out=26 
# 
#        295  		VALIDO CHECK PASS:: validi=1 valido=1 
# 
#        305  rst=0 clk=1 validi=1 DIN=29 valido=1 DOUT=26 add_a=0 add_b=28 add_res=27 mult_a=26 mult_b=27 mult_res=0
#        305  		DATA_OUT CHECK FAIL:: a = 26 b = 27 c = 28 data_out=27 
# 
#        305  		VALIDO CHECK PASS:: validi=1 valido=1 
# 
#        315  rst=0 clk=1 validi=1 DIN=30 valido=1 DOUT=27 add_a=0 add_b=29 add_res=28 mult_a=27 mult_b=28 mult_res=0
#        315  		DATA_OUT CHECK FAIL:: a = 27 b = 28 c = 29 data_out=28 
# 
#        315  		VALIDO CHECK PASS:: validi=1 valido=1 
# 
#        325  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=28 add_a=0 add_b=30 add_res=29 mult_a=28 mult_b=29 mult_res=0
#        325  		DATA_OUT CHECK FAIL:: a = 28 b = 29 c = 30 data_out=29 
# 
#        325  		VALIDO CHECK PASS:: validi=0 valido=0 
# 
#        335  rst=0 clk=1 validi=0 DIN=31 valido=0 DOUT=29 add_a=0 add_b=31 add_res=30 mult_a=29 mult_b=30 mult_res=0
# ** Note: Data structure takes 5199704 bytes of memory
#          Process time 0.02 seconds
#          $finish    : toplevel.sv(54)
#    Time: 335 ns  Iteration: 1  Instance: /toplevel
# End time: 16:17:34 on Mar 03,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
