 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: espSID_top                          Date:  3-18-2016,  2:23PM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
43 /72  ( 60%) 44  /360  ( 12%) 38 /216 ( 18%)   28 /72  ( 39%) 22 /34  ( 65%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       15/54       11/90       4/ 9
FB2          18/18*      13/54       26/90       7/ 9
FB3          12/18       10/54        7/90       6/ 9
FB4           4/18        0/54        0/90       5/ 7
             -----       -----       -----      -----    
             43/72       38/216      44/360     22/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :    19      28
Output        :   18          18    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 43 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'espSID_top.ise'.
WARNING:Cpld:1007 - Removing unused input(s) 'rst'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 18 Outputs **

Signal                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                    Pts   Inps          No.  Type    Use     Mode Rate State
led_d1                  0     0     FB1_2   39   I/O     O       STD  FAST 
sid_data<0>             2     7     FB1_6   41   I/O     O       STD  FAST RESET
sid_clk                 1     4     FB1_17  3    I/O     O       STD  FAST RESET
sid_rw                  0     0     FB2_2   29   I/O     O       STD  FAST 
sid_data<5>             0     0     FB2_5   30   I/O     O       STD  FAST 
sid_data<2>             0     0     FB2_6   31   I/O     O       STD  FAST 
sid_data<1>             0     0     FB2_8   32   I/O     O       STD  FAST 
led_d2                  1     1     FB2_17  38   I/O     O       STD  FAST SET
sid_cs                  0     0     FB3_2   5    I/O     O       STD  FAST 
sid_data<3>             0     0     FB3_5   6    I/O     O       STD  FAST 
sid_addr<3>             0     0     FB3_8   7    I/O     O       STD  FAST 
sid_addr<1>             0     0     FB3_11  12   I/O     O       STD  FAST 
sid_addr<0>             0     0     FB3_15  14   I/O     O       STD  FAST 
sid_data<6>             0     0     FB3_17  16   I/O     O       STD  FAST 
sid_addr<4>             0     0     FB4_5   20   I/O     O       STD  FAST 
sid_addr<2>             0     0     FB4_8   21   I/O     O       STD  FAST 
sid_data<7>             0     0     FB4_14  23   I/O     O       STD  FAST 
sid_data<4>             0     0     FB4_17  28   I/O     O       STD  FAST 

** 25 Buried Nodes **

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
spi/sclk_r<2>           1     1     FB1_12  STD  RESET
divider/clk_counter<2>  1     2     FB1_13  STD  RESET
divider/clk_counter<0>  0     0     FB1_14  STD  RESET
spi/bit_cnt<0>          2     4     FB1_15  STD  RESET
divider/clk_counter<3>  2     4     FB1_16  STD  RESET
divider/clk_counter<1>  2     4     FB1_18  STD  RESET
write_en                1     6     FB2_1   STD  RESET
write_addr<4>           2     7     FB2_3   STD  RESET
write_addr<3>           2     7     FB2_4   STD  RESET
write_addr<2>           2     7     FB2_7   STD  RESET
write_addr<1>           2     7     FB2_9   STD  RESET
write_addr<0>           2     7     FB2_10  STD  RESET
spi/bit_cnt<7>          2     11    FB2_11  STD  RESET
spi/bit_cnt<6>          2     10    FB2_12  STD  RESET
spi/bit_cnt<5>          2     9     FB2_13  STD  RESET
spi/bit_cnt<4>          2     8     FB2_14  STD  RESET
spi/bit_cnt<3>          2     7     FB2_15  STD  RESET
spi/bit_cnt<2>          2     6     FB2_16  STD  RESET
ram_in<0>               2     7     FB2_18  STD  RESET
spi/ss_r<0>             1     1     FB3_10  STD  RESET
spi/sclk_r<1>           1     1     FB3_12  STD  RESET
spi/sclk_r<0>           1     1     FB3_13  STD  RESET
spi/mosi_r<1>           1     1     FB3_14  STD  RESET
spi/mosi_r<0>           1     1     FB3_16  STD  RESET
spi/bit_cnt<1>          2     5     FB3_18  STD  RESET

** 4 Inputs **

Signal                  Loc     Pin  Pin     Pin     
Name                            No.  Type    Use     
clk                     FB1_14  1    GCK/I/O GCK
mosi                    FB2_9   33   GSR/I/O I
sclk                    FB2_11  34   GTS/I/O I
ss                      FB4_11  22   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
led_d1                0       0     0   5     FB1_2   39    I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   40    I/O     
sid_data<0>           2       0     0   3     FB1_6   41    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   42    I/O     
(unused)              0       0     0   5     FB1_9   43    GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O 
spi/sclk_r<2>         1       0     0   4     FB1_12        (b)     (b)
divider/clk_counter<2>
                      1       0     0   4     FB1_13        (b)     (b)
divider/clk_counter<0>
                      0       0     0   5     FB1_14  1     GCK/I/O GCK
spi/bit_cnt<0>        2       0     0   3     FB1_15  2     I/O     (b)
divider/clk_counter<3>
                      2       0     0   3     FB1_16        (b)     (b)
sid_clk               1       0     0   4     FB1_17  3     I/O     O
divider/clk_counter<1>
                      2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: divider/clk_counter<0>   6: ram_in<0>         11: write_addr<1> 
  2: divider/clk_counter<1>   7: spi/bit_cnt<0>    12: write_addr<2> 
  3: divider/clk_counter<2>   8: spi/sclk_r<1>     13: write_addr<3> 
  4: divider/clk_counter<3>   9: spi/sclk_r<2>     14: write_addr<4> 
  5: led_d2                  10: write_addr<0>     15: write_en 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
led_d1               ........................................ 0
sid_data<0>          .....X...XXXXXX......................... 7
spi/sclk_r<2>        .......X................................ 1
divider/clk_counter<2> 
                     XX...................................... 2
divider/clk_counter<0> 
                     ........................................ 0
spi/bit_cnt<0>       ....X.XXX............................... 4
divider/clk_counter<3> 
                     XXXX.................................... 4
sid_clk              XXXX.................................... 4
divider/clk_counter<1> 
                     XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
write_en              1       0     0   4     FB2_1         (b)     (b)
sid_rw                0       0     0   5     FB2_2   29    I/O     O
write_addr<4>         2       0     0   3     FB2_3         (b)     (b)
write_addr<3>         2       0     0   3     FB2_4         (b)     (b)
sid_data<5>           0       0     0   5     FB2_5   30    I/O     O
sid_data<2>           0       0     0   5     FB2_6   31    I/O     O
write_addr<2>         2       0     0   3     FB2_7         (b)     (b)
sid_data<1>           0       0     0   5     FB2_8   32    I/O     O
write_addr<1>         2       0     0   3     FB2_9   33    GSR/I/O I
write_addr<0>         2       0     0   3     FB2_10        (b)     (b)
spi/bit_cnt<7>        2       0     0   3     FB2_11  34    GTS/I/O I
spi/bit_cnt<6>        2       0     0   3     FB2_12        (b)     (b)
spi/bit_cnt<5>        2       0     0   3     FB2_13        (b)     (b)
spi/bit_cnt<4>        2       0     0   3     FB2_14  36    GTS/I/O (b)
spi/bit_cnt<3>        2       0     0   3     FB2_15  37    I/O     (b)
spi/bit_cnt<2>        2       0     0   3     FB2_16        (b)     (b)
led_d2                1       0     0   4     FB2_17  38    I/O     O
ram_in<0>             2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: led_d2             6: spi/bit_cnt<4>    10: spi/mosi_r<1> 
  2: spi/bit_cnt<0>     7: spi/bit_cnt<5>    11: spi/sclk_r<1> 
  3: spi/bit_cnt<1>     8: spi/bit_cnt<6>    12: spi/sclk_r<2> 
  4: spi/bit_cnt<2>     9: spi/bit_cnt<7>    13: spi/ss_r<0> 
  5: spi/bit_cnt<3>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
write_en             XXXX......XX............................ 6
sid_rw               ........................................ 0
write_addr<4>        XXXX....X.XX............................ 7
write_addr<3>        XXXX...X..XX............................ 7
sid_data<5>          ........................................ 0
sid_data<2>          ........................................ 0
write_addr<2>        XXXX..X...XX............................ 7
sid_data<1>          ........................................ 0
write_addr<1>        XXXX.X....XX............................ 7
write_addr<0>        XXXXX.....XX............................ 7
spi/bit_cnt<7>       XXXXXXXXX.XX............................ 11
spi/bit_cnt<6>       XXXXXXXX..XX............................ 10
spi/bit_cnt<5>       XXXXXXX...XX............................ 9
spi/bit_cnt<4>       XXXXXX....XX............................ 8
spi/bit_cnt<3>       XXXXX.....XX............................ 7
spi/bit_cnt<2>       XXXX......XX............................ 6
led_d2               ............X........................... 1
ram_in<0>            XXXX.....XXX............................ 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
sid_cs                0       0     0   5     FB3_2   5     I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
sid_data<3>           0       0     0   5     FB3_5   6     I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
sid_addr<3>           0       0     0   5     FB3_8   7     I/O     O
(unused)              0       0     0   5     FB3_9   8     I/O     
spi/ss_r<0>           1       0     0   4     FB3_10        (b)     (b)
sid_addr<1>           0       0     0   5     FB3_11  12    I/O     O
spi/sclk_r<1>         1       0     0   4     FB3_12        (b)     (b)
spi/sclk_r<0>         1       0     0   4     FB3_13        (b)     (b)
spi/mosi_r<1>         1       0     0   4     FB3_14  13    I/O     (b)
sid_addr<0>           0       0     0   5     FB3_15  14    I/O     O
spi/mosi_r<0>         1       0     0   4     FB3_16  18    I/O     (b)
sid_data<6>           0       0     0   5     FB3_17  16    I/O     O
spi/bit_cnt<1>        2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: led_d2             5: spi/bit_cnt<1>     8: spi/sclk_r<1> 
  2: mosi               6: spi/mosi_r<0>      9: spi/sclk_r<2> 
  3: sclk               7: spi/sclk_r<0>     10: ss 
  4: spi/bit_cnt<0>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
sid_cs               ........................................ 0
sid_data<3>          ........................................ 0
sid_addr<3>          ........................................ 0
spi/ss_r<0>          .........X.............................. 1
sid_addr<1>          ........................................ 0
spi/sclk_r<1>        ......X................................. 1
spi/sclk_r<0>        ..X..................................... 1
spi/mosi_r<1>        .....X.................................. 1
sid_addr<0>          ........................................ 0
spi/mosi_r<0>        .X...................................... 1
sid_data<6>          ........................................ 0
spi/bit_cnt<1>       X..XX..XX............................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
sid_addr<4>           0       0     0   5     FB4_5   20    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
sid_addr<2>           0       0     0   5     FB4_8   21    I/O     O
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     I
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
sid_data<7>           0       0     0   5     FB4_14  23    I/O     O
(unused)              0       0     0   5     FB4_15  27    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
sid_data<4>           0       0     0   5     FB4_17  28    I/O     O
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
sid_addr<4>          ........................................ 0
sid_addr<2>          ........................................ 0
sid_data<7>          ........................................ 0
sid_data<4>          ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_divider/clk_counter0: FTCPE port map (divider/clk_counter(0),'1',clk,'0','0');

FTCPE_divider/clk_counter1: FTCPE port map (divider/clk_counter(1),divider/clk_counter_T(1),clk,'0','0');
divider/clk_counter_T(1) <= ((NOT divider/clk_counter(0))
	OR (NOT divider/clk_counter(1) AND NOT divider/clk_counter(2) AND 
	divider/clk_counter(3)));

FTCPE_divider/clk_counter2: FTCPE port map (divider/clk_counter(2),divider/clk_counter_T(2),clk,'0','0');
divider/clk_counter_T(2) <= (divider/clk_counter(0) AND divider/clk_counter(1));

FTCPE_divider/clk_counter3: FTCPE port map (divider/clk_counter(3),divider/clk_counter_T(3),clk,'0','0');
divider/clk_counter_T(3) <= ((divider/clk_counter(0) AND divider/clk_counter(1) AND 
	divider/clk_counter(2))
	OR (divider/clk_counter(0) AND NOT divider/clk_counter(1) AND 
	NOT divider/clk_counter(2) AND divider/clk_counter(3)));


led_d1 <= '0';

FDCPE_led_d2: FDCPE port map (led_d2,NOT spi/ss_r(0),clk,'0','0');

FDCPE_ram_in0: FDCPE port map (ram_in(0),spi/mosi_r(1),clk,'0','0',ram_in_CE(0));
ram_in_CE(0) <= (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2);


sid_addr(0) <= '0';


sid_addr(1) <= '0';


sid_addr(2) <= '0';


sid_addr(3) <= '0';


sid_addr(4) <= '0';

FTCPE_sid_clk: FTCPE port map (sid_clk,'1',clk,'0','0',sid_clk_CE);
sid_clk_CE <= (divider/clk_counter(0) AND NOT divider/clk_counter(1) AND 
	NOT divider/clk_counter(2) AND divider/clk_counter(3));


sid_cs <= '0';

FDCPE_sid_data0: FDCPE port map (sid_data(0),ram_in(0),clk,'0','0',sid_data_CE(0));
sid_data_CE(0) <= (write_en AND NOT write_addr(0) AND NOT write_addr(1) AND 
	NOT write_addr(2) AND NOT write_addr(3) AND NOT write_addr(4));


sid_data(1) <= '0';


sid_data(2) <= '0';


sid_data(3) <= '0';


sid_data(4) <= '0';


sid_data(5) <= '0';


sid_data(6) <= '0';


sid_data(7) <= '0';


sid_rw <= '0';

FTCPE_spi/bit_cnt0: FTCPE port map (spi/bit_cnt(0),spi/bit_cnt_T(0),clk,'0','0');
spi/bit_cnt_T(0) <= ((spi/bit_cnt(0) AND NOT led_d2)
	OR (spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2));

FTCPE_spi/bit_cnt1: FTCPE port map (spi/bit_cnt(1),spi/bit_cnt_T(1),clk,'0','0');
spi/bit_cnt_T(1) <= ((spi/bit_cnt(1) AND NOT led_d2)
	OR (spi/bit_cnt(0) AND spi/sclk_r(1) AND NOT spi/sclk_r(2) AND 
	led_d2));

FTCPE_spi/bit_cnt2: FTCPE port map (spi/bit_cnt(2),spi/bit_cnt_T(2),clk,'0','0');
spi/bit_cnt_T(2) <= ((spi/bit_cnt(2) AND NOT led_d2)
	OR (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/sclk_r(1) AND 
	NOT spi/sclk_r(2) AND led_d2));

FTCPE_spi/bit_cnt3: FTCPE port map (spi/bit_cnt(3),spi/bit_cnt_T(3),clk,'0','0');
spi/bit_cnt_T(3) <= ((spi/bit_cnt(3) AND NOT led_d2)
	OR (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2));

FTCPE_spi/bit_cnt4: FTCPE port map (spi/bit_cnt(4),spi/bit_cnt_T(4),clk,'0','0');
spi/bit_cnt_T(4) <= ((spi/bit_cnt(4) AND NOT led_d2)
	OR (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/bit_cnt(3) AND spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2));

FTCPE_spi/bit_cnt5: FTCPE port map (spi/bit_cnt(5),spi/bit_cnt_T(5),clk,'0','0');
spi/bit_cnt_T(5) <= ((spi/bit_cnt(5) AND NOT led_d2)
	OR (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/bit_cnt(3) AND spi/bit_cnt(4) AND spi/sclk_r(1) AND NOT spi/sclk_r(2) AND 
	led_d2));

FTCPE_spi/bit_cnt6: FTCPE port map (spi/bit_cnt(6),spi/bit_cnt_T(6),clk,'0','0');
spi/bit_cnt_T(6) <= ((spi/bit_cnt(6) AND NOT led_d2)
	OR (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/bit_cnt(3) AND spi/bit_cnt(4) AND spi/bit_cnt(5) AND spi/sclk_r(1) AND 
	NOT spi/sclk_r(2) AND led_d2));

FTCPE_spi/bit_cnt7: FTCPE port map (spi/bit_cnt(7),spi/bit_cnt_T(7),clk,'0','0');
spi/bit_cnt_T(7) <= ((spi/bit_cnt(7) AND NOT led_d2)
	OR (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/bit_cnt(3) AND spi/bit_cnt(4) AND spi/bit_cnt(5) AND spi/bit_cnt(6) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2));

FDCPE_spi/mosi_r0: FDCPE port map (spi/mosi_r(0),mosi,clk,'0','0');

FDCPE_spi/mosi_r1: FDCPE port map (spi/mosi_r(1),spi/mosi_r(0),clk,'0','0');

FDCPE_spi/sclk_r0: FDCPE port map (spi/sclk_r(0),sclk,clk,'0','0');

FDCPE_spi/sclk_r1: FDCPE port map (spi/sclk_r(1),spi/sclk_r(0),clk,'0','0');

FDCPE_spi/sclk_r2: FDCPE port map (spi/sclk_r(2),spi/sclk_r(1),clk,'0','0');

FDCPE_spi/ss_r0: FDCPE port map (spi/ss_r(0),ss,clk,'0','0');

FDCPE_write_addr0: FDCPE port map (write_addr(0),spi/bit_cnt(3),clk,'0','0',write_addr_CE(0));
write_addr_CE(0) <= (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2);

FDCPE_write_addr1: FDCPE port map (write_addr(1),spi/bit_cnt(4),clk,'0','0',write_addr_CE(1));
write_addr_CE(1) <= (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2);

FDCPE_write_addr2: FDCPE port map (write_addr(2),spi/bit_cnt(5),clk,'0','0',write_addr_CE(2));
write_addr_CE(2) <= (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2);

FDCPE_write_addr3: FDCPE port map (write_addr(3),spi/bit_cnt(6),clk,'0','0',write_addr_CE(3));
write_addr_CE(3) <= (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2);

FDCPE_write_addr4: FDCPE port map (write_addr(4),spi/bit_cnt(7),clk,'0','0',write_addr_CE(4));
write_addr_CE(4) <= (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2);

FDCPE_write_en: FDCPE port map (write_en,write_en_D,clk,'0','0');
write_en_D <= (spi/bit_cnt(0) AND spi/bit_cnt(1) AND spi/bit_cnt(2) AND 
	spi/sclk_r(1) AND NOT spi/sclk_r(2) AND led_d2);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 clk                              23 sid_data<7>                   
  2 KPR                              24 TDO                           
  3 sid_clk                          25 GND                           
  4 GND                              26 VCC                           
  5 sid_cs                           27 KPR                           
  6 sid_data<3>                      28 sid_data<4>                   
  7 sid_addr<3>                      29 sid_rw                        
  8 KPR                              30 sid_data<5>                   
  9 TDI                              31 sid_data<2>                   
 10 TMS                              32 sid_data<1>                   
 11 TCK                              33 mosi                          
 12 sid_addr<1>                      34 sclk                          
 13 KPR                              35 VCC                           
 14 sid_addr<0>                      36 KPR                           
 15 VCC                              37 KPR                           
 16 sid_data<6>                      38 led_d2                        
 17 GND                              39 led_d1                        
 18 KPR                              40 KPR                           
 19 KPR                              41 sid_data<0>                   
 20 sid_addr<4>                      42 KPR                           
 21 sid_addr<2>                      43 KPR                           
 22 ss                               44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
