-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (255 downto 0) );
end;


architecture behav of decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal exp_table_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q2 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q3 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q4 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q5 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q6 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q7 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q8 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q9 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q10 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q11 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q12 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q13 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q14 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_table_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table_q15 : STD_LOGIC_VECTOR (16 downto 0);
    signal invert_table_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal data_15_val_read_reg_2524 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_15_val_read_reg_2524_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_14_val_read_reg_2529 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_14_val_read_reg_2529_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_13_val_read_reg_2534 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_13_val_read_reg_2534_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_12_val_read_reg_2539 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_12_val_read_reg_2539_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_11_val_read_reg_2544 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_11_val_read_reg_2544_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_10_val_read_reg_2549 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_10_val_read_reg_2549_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_9_val_read_reg_2554 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_9_val_read_reg_2554_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_8_val_read_reg_2559 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_8_val_read_reg_2559_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_val_read_reg_2564 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_val_read_reg_2564_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_val_read_reg_2569 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_val_read_reg_2569_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_val_read_reg_2574 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_val_read_reg_2574_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_val_read_reg_2579 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_val_read_reg_2579_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_val_read_reg_2584 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_val_read_reg_2584_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_val_read_reg_2589 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_val_read_reg_2589_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_val_read_reg_2594 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_val_read_reg_2594_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_0_val_read_reg_2599 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_0_val_read_reg_2599_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_2_fu_540_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_2_reg_2604 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_5_fu_600_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_5_reg_2610 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_9_fu_660_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_9_reg_2616 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_12_fu_720_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_12_reg_2622 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_max_fu_772_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_max_reg_2628 : STD_LOGIC_VECTOR (15 downto 0);
    signal exp_res_reg_2713 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_reg_2713_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_reg_2713_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_reg_2713_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_reg_2713_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_reg_2713_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_reg_2722 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_reg_2722_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_reg_2722_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_reg_2722_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_reg_2722_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_1_reg_2722_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_reg_2731 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_reg_2731_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_reg_2731_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_reg_2731_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_reg_2731_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_2_reg_2731_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_reg_2740 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_reg_2740_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_reg_2740_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_reg_2740_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_reg_2740_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_3_reg_2740_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_reg_2749 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_reg_2749_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_reg_2749_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_reg_2749_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_reg_2749_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_4_reg_2749_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_reg_2758 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_reg_2758_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_reg_2758_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_reg_2758_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_reg_2758_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_5_reg_2758_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_reg_2767 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_reg_2767_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_reg_2767_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_reg_2767_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_reg_2767_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_6_reg_2767_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_reg_2776 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_reg_2776_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_reg_2776_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_reg_2776_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_reg_2776_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_7_reg_2776_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_reg_2785 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_reg_2785_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_reg_2785_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_reg_2785_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_reg_2785_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_8_reg_2785_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_reg_2794 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_reg_2794_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_reg_2794_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_reg_2794_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_reg_2794_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_9_reg_2794_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_reg_2803 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_reg_2803_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_reg_2803_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_reg_2803_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_reg_2803_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_10_reg_2803_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_reg_2812 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_reg_2812_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_reg_2812_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_reg_2812_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_reg_2812_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_11_reg_2812_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_12_reg_2821 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_12_reg_2821_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_12_reg_2821_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_12_reg_2821_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_12_reg_2821_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_12_reg_2821_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_13_reg_2830 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_13_reg_2830_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_13_reg_2830_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_13_reg_2830_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_13_reg_2830_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_13_reg_2830_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_14_reg_2839 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_14_reg_2839_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_14_reg_2839_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_14_reg_2839_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_14_reg_2839_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_14_reg_2839_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_15_reg_2848 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_15_reg_2848_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_15_reg_2848_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_15_reg_2848_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_15_reg_2848_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_res_15_reg_2848_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln50_fu_1975_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln50_reg_2857 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_47_reg_2862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_2868 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln50_2_fu_2011_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln50_2_reg_2874 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_49_reg_2879 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2885 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln50_5_fu_2169_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln50_5_reg_2891 : STD_LOGIC_VECTOR (9 downto 0);
    signal inv_exp_sum_reg_2901 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp297 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp298 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp299 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_done : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_idle : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ready : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce : STD_LOGIC;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp300 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp297 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp298 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp299 : BOOLEAN;
    signal grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_ignoreCallOp300 : BOOLEAN;
    signal zext_ln255_fu_1497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln255_1_fu_1528_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_2_fu_1559_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_3_fu_1590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_4_fu_1621_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_5_fu_1652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_6_fu_1683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_7_fu_1714_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_8_fu_1745_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_9_fu_1776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_10_fu_1807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_11_fu_1838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_12_fu_1869_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_13_fu_1900_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_14_fu_1931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_15_fu_1962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln265_fu_2177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_table_ce15_local : STD_LOGIC;
    signal exp_table_ce14_local : STD_LOGIC;
    signal exp_table_ce13_local : STD_LOGIC;
    signal exp_table_ce12_local : STD_LOGIC;
    signal exp_table_ce11_local : STD_LOGIC;
    signal exp_table_ce10_local : STD_LOGIC;
    signal exp_table_ce9_local : STD_LOGIC;
    signal exp_table_ce8_local : STD_LOGIC;
    signal exp_table_ce7_local : STD_LOGIC;
    signal exp_table_ce6_local : STD_LOGIC;
    signal exp_table_ce5_local : STD_LOGIC;
    signal exp_table_ce4_local : STD_LOGIC;
    signal exp_table_ce3_local : STD_LOGIC;
    signal exp_table_ce2_local : STD_LOGIC;
    signal exp_table_ce1_local : STD_LOGIC;
    signal exp_table_ce0_local : STD_LOGIC;
    signal invert_table_ce0_local : STD_LOGIC;
    signal icmp_ln65_fu_488_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_fu_488_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_500_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_fu_500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_1_fu_508_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_1_fu_508_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_1_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_1_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_1_fu_520_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_fu_500_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_1_fu_520_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_2_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_2_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_3_fu_548_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_3_fu_548_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_3_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_3_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_3_fu_560_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_4_fu_568_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_4_fu_568_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_4_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_4_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_4_fu_580_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_3_fu_560_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_4_fu_580_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_5_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_5_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_7_fu_608_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_7_fu_608_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_7_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_7_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_7_fu_620_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_7_fu_620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_8_fu_628_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_8_fu_628_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_8_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_8_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_8_fu_640_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_8_fu_640_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_7_fu_620_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_8_fu_640_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_9_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_9_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_10_fu_668_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_10_fu_668_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_10_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_10_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_10_fu_680_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_10_fu_680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_11_fu_688_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_11_fu_688_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_11_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_11_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_11_fu_700_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_11_fu_700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_10_fu_680_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_11_fu_700_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_12_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_12_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_6_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_6_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_13_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_13_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_6_fu_738_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln65_13_fu_754_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_14_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_14_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_fu_783_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv36_i_fu_780_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_fu_786_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_800_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_1_fu_826_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_1_fu_829_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_fu_835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_2_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_2_fu_869_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_2_fu_872_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_4_fu_878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_886_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_4_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_3_fu_912_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_3_fu_915_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_6_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_4_fu_955_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_4_fu_958_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_964_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_972_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_8_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_5_fu_998_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_5_fu_1001_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_1007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1015_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_10_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_6_fu_1041_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_6_fu_1044_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_1050_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1058_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_12_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_7_fu_1084_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_7_fu_1087_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_1093_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_14_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_8_fu_1127_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_8_fu_1130_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_1136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_16_fu_1152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_9_fu_1170_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_9_fu_1173_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_18_fu_1179_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1187_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_18_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_10_fu_1213_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_10_fu_1216_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_1222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1230_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_20_fu_1238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_11_fu_1256_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_11_fu_1259_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_1265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1273_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_22_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_12_fu_1299_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_12_fu_1302_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_1308_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_24_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_13_fu_1342_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_13_fu_1345_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_26_fu_1351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_26_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_14_fu_1385_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_14_fu_1388_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_1394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_28_fu_1410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln245_15_fu_1428_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln245_15_fu_1431_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_1437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_30_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln245_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_1_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_fu_1471_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_1479_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_1_fu_1489_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_1_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_3_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_2_fu_1502_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_32_fu_1510_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_3_fu_1520_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_2_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_5_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_4_fu_1533_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_33_fu_1541_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_5_fu_1551_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_3_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_7_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_6_fu_1564_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_1572_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_7_fu_1582_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_4_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_9_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_8_fu_1595_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_35_fu_1603_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_9_fu_1613_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_5_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_11_fu_1035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_10_fu_1626_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_fu_1634_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_11_fu_1644_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_6_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_13_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_12_fu_1657_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_fu_1665_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_13_fu_1675_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_7_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_15_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_14_fu_1688_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_38_fu_1696_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_15_fu_1706_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_8_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_17_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_16_fu_1719_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_39_fu_1727_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_17_fu_1737_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_9_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_19_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_18_fu_1750_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_fu_1758_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_19_fu_1768_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_10_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_21_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_20_fu_1781_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_fu_1789_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_21_fu_1799_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_11_fu_1287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_23_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_22_fu_1812_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_42_fu_1820_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_23_fu_1830_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_12_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_25_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_24_fu_1843_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_43_fu_1851_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_25_fu_1861_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_13_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_27_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_26_fu_1874_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_44_fu_1882_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_27_fu_1892_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_14_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_29_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_28_fu_1905_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_45_fu_1913_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_29_fu_1923_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln245_15_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_31_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_30_fu_1936_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_46_fu_1944_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_31_fu_1954_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln50_fu_1967_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln50_1_fu_1971_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln50_fu_1975_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln50_fu_1975_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln50_1_fu_1971_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln50_fu_1967_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln50_1_fu_1981_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln50_2_fu_2003_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln50_3_fu_2007_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln50_2_fu_2011_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln50_2_fu_2011_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln50_3_fu_2007_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln50_2_fu_2003_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln50_3_fu_2017_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal xor_ln50_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln50_1_fu_2049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln50_fu_2053_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln50_2_fu_2068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_1_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln50_3_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln50_2_fu_2082_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln50_1_fu_2061_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln50_3_fu_2090_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln50_5_fu_2101_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln50_4_fu_2097_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln50_5_fu_2111_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln50_4_fu_2105_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_51_fu_2117_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2125_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln50_4_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_2_fu_2139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln50_5_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln50_4_fu_2151_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_53_fu_2159_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln268_fu_2187_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln268_fu_2181_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_fu_2187_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_fu_2187_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_1_fu_2206_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_1_fu_2206_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_1_fu_2206_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_2_fu_2225_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_2_fu_2225_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_2_fu_2225_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_3_fu_2244_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_3_fu_2244_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_3_fu_2244_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_4_fu_2263_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_4_fu_2263_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_4_fu_2263_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_5_fu_2282_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_5_fu_2282_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_5_fu_2282_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_6_fu_2301_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_6_fu_2301_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_6_fu_2301_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_7_fu_2320_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_7_fu_2320_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_7_fu_2320_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_8_fu_2339_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_8_fu_2339_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_8_fu_2339_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_9_fu_2358_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_9_fu_2358_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_9_fu_2358_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_10_fu_2377_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_10_fu_2377_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_10_fu_2377_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_11_fu_2396_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_11_fu_2396_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_11_fu_2396_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_12_fu_2415_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_12_fu_2415_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_12_fu_2415_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_13_fu_2434_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_13_fu_2434_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_13_fu_2434_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_14_fu_2453_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_14_fu_2453_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_14_fu_2453_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_15_fu_2472_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln268_15_fu_2472_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln268_15_fu_2472_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln268_14_fu_2478_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_13_fu_2459_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_12_fu_2440_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_11_fu_2421_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_10_fu_2402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_s_fu_2383_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_9_fu_2364_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_8_fu_2345_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_7_fu_2326_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_6_fu_2307_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_5_fu_2288_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_4_fu_2269_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_3_fu_2250_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_2_fu_2231_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln268_1_fu_2212_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_2193_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to8 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln268_10_fu_2377_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_11_fu_2396_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_12_fu_2415_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_13_fu_2434_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_14_fu_2453_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_15_fu_2472_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_1_fu_2206_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_2_fu_2225_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_3_fu_2244_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_4_fu_2263_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_5_fu_2282_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_6_fu_2301_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_7_fu_2320_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_8_fu_2339_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_9_fu_2358_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln268_fu_2187_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x_0_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_1_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_2_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_3_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_4_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_5_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_6_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_7_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_8_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_9_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_10_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_11_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_12_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_13_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_14_val : IN STD_LOGIC_VECTOR (16 downto 0);
        x_15_val : IN STD_LOGIC_VECTOR (16 downto 0);
        idx : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component decoder_mul_18s_17ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address12 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address13 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address14 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address15 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    exp_table_U : component decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb
    generic map (
        DataWidth => 17,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_table_address0,
        ce0 => exp_table_ce0_local,
        q0 => exp_table_q0,
        address1 => exp_table_address1,
        ce1 => exp_table_ce1_local,
        q1 => exp_table_q1,
        address2 => exp_table_address2,
        ce2 => exp_table_ce2_local,
        q2 => exp_table_q2,
        address3 => exp_table_address3,
        ce3 => exp_table_ce3_local,
        q3 => exp_table_q3,
        address4 => exp_table_address4,
        ce4 => exp_table_ce4_local,
        q4 => exp_table_q4,
        address5 => exp_table_address5,
        ce5 => exp_table_ce5_local,
        q5 => exp_table_q5,
        address6 => exp_table_address6,
        ce6 => exp_table_ce6_local,
        q6 => exp_table_q6,
        address7 => exp_table_address7,
        ce7 => exp_table_ce7_local,
        q7 => exp_table_q7,
        address8 => exp_table_address8,
        ce8 => exp_table_ce8_local,
        q8 => exp_table_q8,
        address9 => exp_table_address9,
        ce9 => exp_table_ce9_local,
        q9 => exp_table_q9,
        address10 => exp_table_address10,
        ce10 => exp_table_ce10_local,
        q10 => exp_table_q10,
        address11 => exp_table_address11,
        ce11 => exp_table_ce11_local,
        q11 => exp_table_q11,
        address12 => exp_table_address12,
        ce12 => exp_table_ce12_local,
        q12 => exp_table_q12,
        address13 => exp_table_address13,
        ce13 => exp_table_ce13_local,
        q13 => exp_table_q13,
        address14 => exp_table_address14,
        ce14 => exp_table_ce14_local,
        q14 => exp_table_q14,
        address15 => exp_table_address15,
        ce15 => exp_table_ce15_local,
        q15 => exp_table_q15);

    invert_table_U : component decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud
    generic map (
        DataWidth => 18,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_table_address0,
        ce0 => invert_table_ce0_local,
        q0 => invert_table_q0);

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400 : component decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ready,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce,
        x_0_val => exp_res_reg_2713,
        x_1_val => exp_res_1_reg_2722,
        x_2_val => exp_res_2_reg_2731,
        x_3_val => exp_res_3_reg_2740,
        x_4_val => exp_res_4_reg_2749,
        x_5_val => exp_res_5_reg_2758,
        x_6_val => exp_res_6_reg_2767,
        x_7_val => exp_res_7_reg_2776,
        x_8_val => exp_res_8_reg_2785,
        x_9_val => exp_res_9_reg_2794,
        x_10_val => exp_res_10_reg_2803,
        x_11_val => exp_res_11_reg_2812,
        x_12_val => exp_res_12_reg_2821,
        x_13_val => exp_res_13_reg_2830,
        x_14_val => exp_res_14_reg_2839,
        x_15_val => exp_res_15_reg_2848,
        idx => ap_const_lv4_0,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return);

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422 : component decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ready,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce,
        x_0_val => exp_res_reg_2713,
        x_1_val => exp_res_1_reg_2722,
        x_2_val => exp_res_2_reg_2731,
        x_3_val => exp_res_3_reg_2740,
        x_4_val => exp_res_4_reg_2749,
        x_5_val => exp_res_5_reg_2758,
        x_6_val => exp_res_6_reg_2767,
        x_7_val => exp_res_7_reg_2776,
        x_8_val => exp_res_8_reg_2785,
        x_9_val => exp_res_9_reg_2794,
        x_10_val => exp_res_10_reg_2803,
        x_11_val => exp_res_11_reg_2812,
        x_12_val => exp_res_12_reg_2821,
        x_13_val => exp_res_13_reg_2830,
        x_14_val => exp_res_14_reg_2839,
        x_15_val => exp_res_15_reg_2848,
        idx => ap_const_lv4_4,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return);

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444 : component decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ready,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce,
        x_0_val => exp_res_reg_2713,
        x_1_val => exp_res_1_reg_2722,
        x_2_val => exp_res_2_reg_2731,
        x_3_val => exp_res_3_reg_2740,
        x_4_val => exp_res_4_reg_2749,
        x_5_val => exp_res_5_reg_2758,
        x_6_val => exp_res_6_reg_2767,
        x_7_val => exp_res_7_reg_2776,
        x_8_val => exp_res_8_reg_2785,
        x_9_val => exp_res_9_reg_2794,
        x_10_val => exp_res_10_reg_2803,
        x_11_val => exp_res_11_reg_2812,
        x_12_val => exp_res_12_reg_2821,
        x_13_val => exp_res_13_reg_2830,
        x_14_val => exp_res_14_reg_2839,
        x_15_val => exp_res_15_reg_2848,
        idx => ap_const_lv4_8,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return);

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466 : component decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start,
        ap_done => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_done,
        ap_idle => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_idle,
        ap_ready => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ready,
        ap_ce => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce,
        x_0_val => exp_res_reg_2713,
        x_1_val => exp_res_1_reg_2722,
        x_2_val => exp_res_2_reg_2731,
        x_3_val => exp_res_3_reg_2740,
        x_4_val => exp_res_4_reg_2749,
        x_5_val => exp_res_5_reg_2758,
        x_6_val => exp_res_6_reg_2767,
        x_7_val => exp_res_7_reg_2776,
        x_8_val => exp_res_8_reg_2785,
        x_9_val => exp_res_9_reg_2794,
        x_10_val => exp_res_10_reg_2803,
        x_11_val => exp_res_11_reg_2812,
        x_12_val => exp_res_12_reg_2821,
        x_13_val => exp_res_13_reg_2830,
        x_14_val => exp_res_14_reg_2839,
        x_15_val => exp_res_15_reg_2848,
        idx => ap_const_lv4_C,
        ap_return => grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return);

    mul_18s_17ns_26_1_1_U96 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_fu_2187_p0,
        din1 => mul_ln268_fu_2187_p1,
        dout => mul_ln268_fu_2187_p2);

    mul_18s_17ns_26_1_1_U97 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_1_fu_2206_p0,
        din1 => mul_ln268_1_fu_2206_p1,
        dout => mul_ln268_1_fu_2206_p2);

    mul_18s_17ns_26_1_1_U98 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_2_fu_2225_p0,
        din1 => mul_ln268_2_fu_2225_p1,
        dout => mul_ln268_2_fu_2225_p2);

    mul_18s_17ns_26_1_1_U99 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_3_fu_2244_p0,
        din1 => mul_ln268_3_fu_2244_p1,
        dout => mul_ln268_3_fu_2244_p2);

    mul_18s_17ns_26_1_1_U100 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_4_fu_2263_p0,
        din1 => mul_ln268_4_fu_2263_p1,
        dout => mul_ln268_4_fu_2263_p2);

    mul_18s_17ns_26_1_1_U101 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_5_fu_2282_p0,
        din1 => mul_ln268_5_fu_2282_p1,
        dout => mul_ln268_5_fu_2282_p2);

    mul_18s_17ns_26_1_1_U102 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_6_fu_2301_p0,
        din1 => mul_ln268_6_fu_2301_p1,
        dout => mul_ln268_6_fu_2301_p2);

    mul_18s_17ns_26_1_1_U103 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_7_fu_2320_p0,
        din1 => mul_ln268_7_fu_2320_p1,
        dout => mul_ln268_7_fu_2320_p2);

    mul_18s_17ns_26_1_1_U104 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_8_fu_2339_p0,
        din1 => mul_ln268_8_fu_2339_p1,
        dout => mul_ln268_8_fu_2339_p2);

    mul_18s_17ns_26_1_1_U105 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_9_fu_2358_p0,
        din1 => mul_ln268_9_fu_2358_p1,
        dout => mul_ln268_9_fu_2358_p2);

    mul_18s_17ns_26_1_1_U106 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_10_fu_2377_p0,
        din1 => mul_ln268_10_fu_2377_p1,
        dout => mul_ln268_10_fu_2377_p2);

    mul_18s_17ns_26_1_1_U107 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_11_fu_2396_p0,
        din1 => mul_ln268_11_fu_2396_p1,
        dout => mul_ln268_11_fu_2396_p2);

    mul_18s_17ns_26_1_1_U108 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_12_fu_2415_p0,
        din1 => mul_ln268_12_fu_2415_p1,
        dout => mul_ln268_12_fu_2415_p2);

    mul_18s_17ns_26_1_1_U109 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_13_fu_2434_p0,
        din1 => mul_ln268_13_fu_2434_p1,
        dout => mul_ln268_13_fu_2434_p2);

    mul_18s_17ns_26_1_1_U110 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_14_fu_2453_p0,
        din1 => mul_ln268_14_fu_2453_p1,
        dout => mul_ln268_14_fu_2453_p2);

    mul_18s_17ns_26_1_1_U111 : component decoder_mul_18s_17ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln268_15_fu_2472_p0,
        din1 => mul_ln268_15_fu_2472_p1,
        dout => mul_ln268_15_fu_2472_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ready = ap_const_logic_1)) then 
                    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln50_2_reg_2874 <= add_ln50_2_fu_2011_p2;
                add_ln50_reg_2857 <= add_ln50_fu_1975_p2;
                exp_res_10_reg_2803_pp0_iter4_reg <= exp_res_10_reg_2803;
                exp_res_10_reg_2803_pp0_iter5_reg <= exp_res_10_reg_2803_pp0_iter4_reg;
                exp_res_10_reg_2803_pp0_iter6_reg <= exp_res_10_reg_2803_pp0_iter5_reg;
                exp_res_10_reg_2803_pp0_iter7_reg <= exp_res_10_reg_2803_pp0_iter6_reg;
                exp_res_10_reg_2803_pp0_iter8_reg <= exp_res_10_reg_2803_pp0_iter7_reg;
                exp_res_11_reg_2812_pp0_iter4_reg <= exp_res_11_reg_2812;
                exp_res_11_reg_2812_pp0_iter5_reg <= exp_res_11_reg_2812_pp0_iter4_reg;
                exp_res_11_reg_2812_pp0_iter6_reg <= exp_res_11_reg_2812_pp0_iter5_reg;
                exp_res_11_reg_2812_pp0_iter7_reg <= exp_res_11_reg_2812_pp0_iter6_reg;
                exp_res_11_reg_2812_pp0_iter8_reg <= exp_res_11_reg_2812_pp0_iter7_reg;
                exp_res_12_reg_2821_pp0_iter4_reg <= exp_res_12_reg_2821;
                exp_res_12_reg_2821_pp0_iter5_reg <= exp_res_12_reg_2821_pp0_iter4_reg;
                exp_res_12_reg_2821_pp0_iter6_reg <= exp_res_12_reg_2821_pp0_iter5_reg;
                exp_res_12_reg_2821_pp0_iter7_reg <= exp_res_12_reg_2821_pp0_iter6_reg;
                exp_res_12_reg_2821_pp0_iter8_reg <= exp_res_12_reg_2821_pp0_iter7_reg;
                exp_res_13_reg_2830_pp0_iter4_reg <= exp_res_13_reg_2830;
                exp_res_13_reg_2830_pp0_iter5_reg <= exp_res_13_reg_2830_pp0_iter4_reg;
                exp_res_13_reg_2830_pp0_iter6_reg <= exp_res_13_reg_2830_pp0_iter5_reg;
                exp_res_13_reg_2830_pp0_iter7_reg <= exp_res_13_reg_2830_pp0_iter6_reg;
                exp_res_13_reg_2830_pp0_iter8_reg <= exp_res_13_reg_2830_pp0_iter7_reg;
                exp_res_14_reg_2839_pp0_iter4_reg <= exp_res_14_reg_2839;
                exp_res_14_reg_2839_pp0_iter5_reg <= exp_res_14_reg_2839_pp0_iter4_reg;
                exp_res_14_reg_2839_pp0_iter6_reg <= exp_res_14_reg_2839_pp0_iter5_reg;
                exp_res_14_reg_2839_pp0_iter7_reg <= exp_res_14_reg_2839_pp0_iter6_reg;
                exp_res_14_reg_2839_pp0_iter8_reg <= exp_res_14_reg_2839_pp0_iter7_reg;
                exp_res_15_reg_2848_pp0_iter4_reg <= exp_res_15_reg_2848;
                exp_res_15_reg_2848_pp0_iter5_reg <= exp_res_15_reg_2848_pp0_iter4_reg;
                exp_res_15_reg_2848_pp0_iter6_reg <= exp_res_15_reg_2848_pp0_iter5_reg;
                exp_res_15_reg_2848_pp0_iter7_reg <= exp_res_15_reg_2848_pp0_iter6_reg;
                exp_res_15_reg_2848_pp0_iter8_reg <= exp_res_15_reg_2848_pp0_iter7_reg;
                exp_res_1_reg_2722_pp0_iter4_reg <= exp_res_1_reg_2722;
                exp_res_1_reg_2722_pp0_iter5_reg <= exp_res_1_reg_2722_pp0_iter4_reg;
                exp_res_1_reg_2722_pp0_iter6_reg <= exp_res_1_reg_2722_pp0_iter5_reg;
                exp_res_1_reg_2722_pp0_iter7_reg <= exp_res_1_reg_2722_pp0_iter6_reg;
                exp_res_1_reg_2722_pp0_iter8_reg <= exp_res_1_reg_2722_pp0_iter7_reg;
                exp_res_2_reg_2731_pp0_iter4_reg <= exp_res_2_reg_2731;
                exp_res_2_reg_2731_pp0_iter5_reg <= exp_res_2_reg_2731_pp0_iter4_reg;
                exp_res_2_reg_2731_pp0_iter6_reg <= exp_res_2_reg_2731_pp0_iter5_reg;
                exp_res_2_reg_2731_pp0_iter7_reg <= exp_res_2_reg_2731_pp0_iter6_reg;
                exp_res_2_reg_2731_pp0_iter8_reg <= exp_res_2_reg_2731_pp0_iter7_reg;
                exp_res_3_reg_2740_pp0_iter4_reg <= exp_res_3_reg_2740;
                exp_res_3_reg_2740_pp0_iter5_reg <= exp_res_3_reg_2740_pp0_iter4_reg;
                exp_res_3_reg_2740_pp0_iter6_reg <= exp_res_3_reg_2740_pp0_iter5_reg;
                exp_res_3_reg_2740_pp0_iter7_reg <= exp_res_3_reg_2740_pp0_iter6_reg;
                exp_res_3_reg_2740_pp0_iter8_reg <= exp_res_3_reg_2740_pp0_iter7_reg;
                exp_res_4_reg_2749_pp0_iter4_reg <= exp_res_4_reg_2749;
                exp_res_4_reg_2749_pp0_iter5_reg <= exp_res_4_reg_2749_pp0_iter4_reg;
                exp_res_4_reg_2749_pp0_iter6_reg <= exp_res_4_reg_2749_pp0_iter5_reg;
                exp_res_4_reg_2749_pp0_iter7_reg <= exp_res_4_reg_2749_pp0_iter6_reg;
                exp_res_4_reg_2749_pp0_iter8_reg <= exp_res_4_reg_2749_pp0_iter7_reg;
                exp_res_5_reg_2758_pp0_iter4_reg <= exp_res_5_reg_2758;
                exp_res_5_reg_2758_pp0_iter5_reg <= exp_res_5_reg_2758_pp0_iter4_reg;
                exp_res_5_reg_2758_pp0_iter6_reg <= exp_res_5_reg_2758_pp0_iter5_reg;
                exp_res_5_reg_2758_pp0_iter7_reg <= exp_res_5_reg_2758_pp0_iter6_reg;
                exp_res_5_reg_2758_pp0_iter8_reg <= exp_res_5_reg_2758_pp0_iter7_reg;
                exp_res_6_reg_2767_pp0_iter4_reg <= exp_res_6_reg_2767;
                exp_res_6_reg_2767_pp0_iter5_reg <= exp_res_6_reg_2767_pp0_iter4_reg;
                exp_res_6_reg_2767_pp0_iter6_reg <= exp_res_6_reg_2767_pp0_iter5_reg;
                exp_res_6_reg_2767_pp0_iter7_reg <= exp_res_6_reg_2767_pp0_iter6_reg;
                exp_res_6_reg_2767_pp0_iter8_reg <= exp_res_6_reg_2767_pp0_iter7_reg;
                exp_res_7_reg_2776_pp0_iter4_reg <= exp_res_7_reg_2776;
                exp_res_7_reg_2776_pp0_iter5_reg <= exp_res_7_reg_2776_pp0_iter4_reg;
                exp_res_7_reg_2776_pp0_iter6_reg <= exp_res_7_reg_2776_pp0_iter5_reg;
                exp_res_7_reg_2776_pp0_iter7_reg <= exp_res_7_reg_2776_pp0_iter6_reg;
                exp_res_7_reg_2776_pp0_iter8_reg <= exp_res_7_reg_2776_pp0_iter7_reg;
                exp_res_8_reg_2785_pp0_iter4_reg <= exp_res_8_reg_2785;
                exp_res_8_reg_2785_pp0_iter5_reg <= exp_res_8_reg_2785_pp0_iter4_reg;
                exp_res_8_reg_2785_pp0_iter6_reg <= exp_res_8_reg_2785_pp0_iter5_reg;
                exp_res_8_reg_2785_pp0_iter7_reg <= exp_res_8_reg_2785_pp0_iter6_reg;
                exp_res_8_reg_2785_pp0_iter8_reg <= exp_res_8_reg_2785_pp0_iter7_reg;
                exp_res_9_reg_2794_pp0_iter4_reg <= exp_res_9_reg_2794;
                exp_res_9_reg_2794_pp0_iter5_reg <= exp_res_9_reg_2794_pp0_iter4_reg;
                exp_res_9_reg_2794_pp0_iter6_reg <= exp_res_9_reg_2794_pp0_iter5_reg;
                exp_res_9_reg_2794_pp0_iter7_reg <= exp_res_9_reg_2794_pp0_iter6_reg;
                exp_res_9_reg_2794_pp0_iter8_reg <= exp_res_9_reg_2794_pp0_iter7_reg;
                exp_res_reg_2713_pp0_iter4_reg <= exp_res_reg_2713;
                exp_res_reg_2713_pp0_iter5_reg <= exp_res_reg_2713_pp0_iter4_reg;
                exp_res_reg_2713_pp0_iter6_reg <= exp_res_reg_2713_pp0_iter5_reg;
                exp_res_reg_2713_pp0_iter7_reg <= exp_res_reg_2713_pp0_iter6_reg;
                exp_res_reg_2713_pp0_iter8_reg <= exp_res_reg_2713_pp0_iter7_reg;
                inv_exp_sum_reg_2901 <= invert_table_q0;
                select_ln50_5_reg_2891 <= select_ln50_5_fu_2169_p3;
                tmp_47_reg_2862 <= add_ln50_1_fu_1981_p2(18 downto 18);
                tmp_48_reg_2868 <= add_ln50_fu_1975_p2(17 downto 17);
                tmp_49_reg_2879 <= add_ln50_3_fu_2017_p2(18 downto 18);
                tmp_50_reg_2885 <= add_ln50_2_fu_2011_p2(17 downto 17);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_0_val_read_reg_2599 <= data_0_val;
                data_0_val_read_reg_2599_pp0_iter1_reg <= data_0_val_read_reg_2599;
                data_10_val_read_reg_2549 <= data_10_val;
                data_10_val_read_reg_2549_pp0_iter1_reg <= data_10_val_read_reg_2549;
                data_11_val_read_reg_2544 <= data_11_val;
                data_11_val_read_reg_2544_pp0_iter1_reg <= data_11_val_read_reg_2544;
                data_12_val_read_reg_2539 <= data_12_val;
                data_12_val_read_reg_2539_pp0_iter1_reg <= data_12_val_read_reg_2539;
                data_13_val_read_reg_2534 <= data_13_val;
                data_13_val_read_reg_2534_pp0_iter1_reg <= data_13_val_read_reg_2534;
                data_14_val_read_reg_2529 <= data_14_val;
                data_14_val_read_reg_2529_pp0_iter1_reg <= data_14_val_read_reg_2529;
                data_15_val_read_reg_2524 <= data_15_val;
                data_15_val_read_reg_2524_pp0_iter1_reg <= data_15_val_read_reg_2524;
                data_1_val_read_reg_2594 <= data_1_val;
                data_1_val_read_reg_2594_pp0_iter1_reg <= data_1_val_read_reg_2594;
                data_2_val_read_reg_2589 <= data_2_val;
                data_2_val_read_reg_2589_pp0_iter1_reg <= data_2_val_read_reg_2589;
                data_3_val_read_reg_2584 <= data_3_val;
                data_3_val_read_reg_2584_pp0_iter1_reg <= data_3_val_read_reg_2584;
                data_4_val_read_reg_2579 <= data_4_val;
                data_4_val_read_reg_2579_pp0_iter1_reg <= data_4_val_read_reg_2579;
                data_5_val_read_reg_2574 <= data_5_val;
                data_5_val_read_reg_2574_pp0_iter1_reg <= data_5_val_read_reg_2574;
                data_6_val_read_reg_2569 <= data_6_val;
                data_6_val_read_reg_2569_pp0_iter1_reg <= data_6_val_read_reg_2569;
                data_7_val_read_reg_2564 <= data_7_val;
                data_7_val_read_reg_2564_pp0_iter1_reg <= data_7_val_read_reg_2564;
                data_8_val_read_reg_2559 <= data_8_val;
                data_8_val_read_reg_2559_pp0_iter1_reg <= data_8_val_read_reg_2559;
                data_9_val_read_reg_2554 <= data_9_val;
                data_9_val_read_reg_2554_pp0_iter1_reg <= data_9_val_read_reg_2554;
                select_ln65_12_reg_2622 <= select_ln65_12_fu_720_p3;
                select_ln65_2_reg_2604 <= select_ln65_2_fu_540_p3;
                select_ln65_5_reg_2610 <= select_ln65_5_fu_600_p3;
                select_ln65_9_reg_2616 <= select_ln65_9_fu_660_p3;
                x_max_reg_2628 <= x_max_fu_772_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                exp_res_10_reg_2803 <= exp_table_q5;
                exp_res_11_reg_2812 <= exp_table_q4;
                exp_res_12_reg_2821 <= exp_table_q3;
                exp_res_13_reg_2830 <= exp_table_q2;
                exp_res_14_reg_2839 <= exp_table_q1;
                exp_res_15_reg_2848 <= exp_table_q0;
                exp_res_1_reg_2722 <= exp_table_q14;
                exp_res_2_reg_2731 <= exp_table_q13;
                exp_res_3_reg_2740 <= exp_table_q12;
                exp_res_4_reg_2749 <= exp_table_q11;
                exp_res_5_reg_2758 <= exp_table_q10;
                exp_res_6_reg_2767 <= exp_table_q9;
                exp_res_7_reg_2776 <= exp_table_q8;
                exp_res_8_reg_2785 <= exp_table_q7;
                exp_res_9_reg_2794 <= exp_table_q6;
                exp_res_reg_2713 <= exp_table_q15;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln50_1_fu_1981_p2 <= std_logic_vector(signed(sext_ln50_1_fu_1971_p1) + signed(sext_ln50_fu_1967_p1));
    add_ln50_2_fu_2011_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return;
    add_ln50_2_fu_2011_p1 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return;
    add_ln50_2_fu_2011_p2 <= std_logic_vector(signed(add_ln50_2_fu_2011_p0) + signed(add_ln50_2_fu_2011_p1));
    add_ln50_3_fu_2017_p2 <= std_logic_vector(signed(sext_ln50_3_fu_2007_p1) + signed(sext_ln50_2_fu_2003_p1));
    add_ln50_4_fu_2105_p2 <= std_logic_vector(signed(select_ln50_3_fu_2090_p3) + signed(select_ln50_1_fu_2061_p3));
    add_ln50_5_fu_2111_p2 <= std_logic_vector(signed(sext_ln50_5_fu_2101_p1) + signed(sext_ln50_4_fu_2097_p1));
    add_ln50_fu_1975_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return;
    add_ln50_fu_1975_p1 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return;
    add_ln50_fu_1975_p2 <= std_logic_vector(signed(add_ln50_fu_1975_p0) + signed(add_ln50_fu_1975_p1));
    and_ln245_10_fu_1244_p2 <= (xor_ln245_20_fu_1238_p2 and tmp_21_fu_1230_p3);
    and_ln245_11_fu_1287_p2 <= (xor_ln245_22_fu_1281_p2 and tmp_23_fu_1273_p3);
    and_ln245_12_fu_1330_p2 <= (xor_ln245_24_fu_1324_p2 and tmp_25_fu_1316_p3);
    and_ln245_13_fu_1373_p2 <= (xor_ln245_26_fu_1367_p2 and tmp_27_fu_1359_p3);
    and_ln245_14_fu_1416_p2 <= (xor_ln245_28_fu_1410_p2 and tmp_29_fu_1402_p3);
    and_ln245_15_fu_1459_p2 <= (xor_ln245_30_fu_1453_p2 and tmp_31_fu_1445_p3);
    and_ln245_1_fu_857_p2 <= (xor_ln245_2_fu_851_p2 and tmp_3_fu_843_p3);
    and_ln245_2_fu_900_p2 <= (xor_ln245_4_fu_894_p2 and tmp_5_fu_886_p3);
    and_ln245_3_fu_943_p2 <= (xor_ln245_6_fu_937_p2 and tmp_7_fu_929_p3);
    and_ln245_4_fu_986_p2 <= (xor_ln245_8_fu_980_p2 and tmp_9_fu_972_p3);
    and_ln245_5_fu_1029_p2 <= (xor_ln245_10_fu_1023_p2 and tmp_11_fu_1015_p3);
    and_ln245_6_fu_1072_p2 <= (xor_ln245_12_fu_1066_p2 and tmp_13_fu_1058_p3);
    and_ln245_7_fu_1115_p2 <= (xor_ln245_14_fu_1109_p2 and tmp_15_fu_1101_p3);
    and_ln245_8_fu_1158_p2 <= (xor_ln245_16_fu_1152_p2 and tmp_17_fu_1144_p3);
    and_ln245_9_fu_1201_p2 <= (xor_ln245_18_fu_1195_p2 and tmp_19_fu_1187_p3);
    and_ln245_fu_814_p2 <= (xor_ln245_fu_808_p2 and tmp_1_fu_800_p3);
    and_ln50_1_fu_2073_p2 <= (xor_ln50_2_fu_2068_p2 and tmp_50_reg_2885);
    and_ln50_2_fu_2139_p2 <= (xor_ln50_4_fu_2133_p2 and tmp_52_fu_2125_p3);
    and_ln50_fu_2044_p2 <= (xor_ln50_fu_2039_p2 and tmp_48_reg_2868);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp297 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp298 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp299 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp300 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp297 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp298 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp299 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp300 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to8)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (((((((((((((((trunc_ln268_14_fu_2478_p4 & trunc_ln268_13_fu_2459_p4) & trunc_ln268_12_fu_2440_p4) & trunc_ln268_11_fu_2421_p4) & trunc_ln268_10_fu_2402_p4) & trunc_ln268_s_fu_2383_p4) & trunc_ln268_9_fu_2364_p4) & trunc_ln268_8_fu_2345_p4) & trunc_ln268_7_fu_2326_p4) & trunc_ln268_6_fu_2307_p4) & trunc_ln268_5_fu_2288_p4) & trunc_ln268_4_fu_2269_p4) & trunc_ln268_3_fu_2250_p4) & trunc_ln268_2_fu_2231_p4) & trunc_ln268_1_fu_2212_p4) & trunc_ln_fu_2193_p4);
        conv36_i_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_max_reg_2628),17));

    exp_table_address0 <= zext_ln255_15_fu_1962_p1(10 - 1 downto 0);
    exp_table_address1 <= zext_ln255_14_fu_1931_p1(10 - 1 downto 0);
    exp_table_address10 <= zext_ln255_5_fu_1652_p1(10 - 1 downto 0);
    exp_table_address11 <= zext_ln255_4_fu_1621_p1(10 - 1 downto 0);
    exp_table_address12 <= zext_ln255_3_fu_1590_p1(10 - 1 downto 0);
    exp_table_address13 <= zext_ln255_2_fu_1559_p1(10 - 1 downto 0);
    exp_table_address14 <= zext_ln255_1_fu_1528_p1(10 - 1 downto 0);
    exp_table_address15 <= zext_ln255_fu_1497_p1(10 - 1 downto 0);
    exp_table_address2 <= zext_ln255_13_fu_1900_p1(10 - 1 downto 0);
    exp_table_address3 <= zext_ln255_12_fu_1869_p1(10 - 1 downto 0);
    exp_table_address4 <= zext_ln255_11_fu_1838_p1(10 - 1 downto 0);
    exp_table_address5 <= zext_ln255_10_fu_1807_p1(10 - 1 downto 0);
    exp_table_address6 <= zext_ln255_9_fu_1776_p1(10 - 1 downto 0);
    exp_table_address7 <= zext_ln255_8_fu_1745_p1(10 - 1 downto 0);
    exp_table_address8 <= zext_ln255_7_fu_1714_p1(10 - 1 downto 0);
    exp_table_address9 <= zext_ln255_6_fu_1683_p1(10 - 1 downto 0);

    exp_table_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce0_local <= ap_const_logic_1;
        else 
            exp_table_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce10_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce10_local <= ap_const_logic_1;
        else 
            exp_table_ce10_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce11_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce11_local <= ap_const_logic_1;
        else 
            exp_table_ce11_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce12_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce12_local <= ap_const_logic_1;
        else 
            exp_table_ce12_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce13_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce13_local <= ap_const_logic_1;
        else 
            exp_table_ce13_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce14_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce14_local <= ap_const_logic_1;
        else 
            exp_table_ce14_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce15_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce15_local <= ap_const_logic_1;
        else 
            exp_table_ce15_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce1_local <= ap_const_logic_1;
        else 
            exp_table_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce2_local <= ap_const_logic_1;
        else 
            exp_table_ce2_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce3_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce3_local <= ap_const_logic_1;
        else 
            exp_table_ce3_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce4_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce4_local <= ap_const_logic_1;
        else 
            exp_table_ce4_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce5_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce5_local <= ap_const_logic_1;
        else 
            exp_table_ce5_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce6_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce6_local <= ap_const_logic_1;
        else 
            exp_table_ce6_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce7_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce7_local <= ap_const_logic_1;
        else 
            exp_table_ce7_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce8_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce8_local <= ap_const_logic_1;
        else 
            exp_table_ce8_local <= ap_const_logic_0;
        end if; 
    end process;


    exp_table_ce9_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            exp_table_ce9_local <= ap_const_logic_1;
        else 
            exp_table_ce9_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp297)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp297) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_start_reg;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp298)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp298) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_start_reg;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp299)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp299) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_start_reg;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp300)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp300) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce <= ap_const_logic_1;
        else 
            grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_start_reg;
    icmp_ln65_10_fu_668_p0 <= data_12_val;
    icmp_ln65_10_fu_668_p1 <= data_13_val;
    icmp_ln65_10_fu_668_p2 <= "1" when (signed(icmp_ln65_10_fu_668_p0) < signed(icmp_ln65_10_fu_668_p1)) else "0";
    icmp_ln65_11_fu_688_p0 <= data_14_val;
    icmp_ln65_11_fu_688_p1 <= data_15_val;
    icmp_ln65_11_fu_688_p2 <= "1" when (signed(icmp_ln65_11_fu_688_p0) < signed(icmp_ln65_11_fu_688_p1)) else "0";
    icmp_ln65_12_fu_708_p2 <= "1" when (signed(select_ln65_10_fu_680_p3) < signed(select_ln65_11_fu_700_p3)) else "0";
    icmp_ln65_13_fu_744_p2 <= "1" when (signed(select_ln65_9_reg_2616) < signed(select_ln65_12_reg_2622)) else "0";
    icmp_ln65_14_fu_760_p2 <= "1" when (signed(select_ln65_6_fu_738_p3) < signed(select_ln65_13_fu_754_p3)) else "0";
    icmp_ln65_1_fu_508_p0 <= data_2_val;
    icmp_ln65_1_fu_508_p1 <= data_3_val;
    icmp_ln65_1_fu_508_p2 <= "1" when (signed(icmp_ln65_1_fu_508_p0) < signed(icmp_ln65_1_fu_508_p1)) else "0";
    icmp_ln65_2_fu_528_p2 <= "1" when (signed(select_ln65_fu_500_p3) < signed(select_ln65_1_fu_520_p3)) else "0";
    icmp_ln65_3_fu_548_p0 <= data_4_val;
    icmp_ln65_3_fu_548_p1 <= data_5_val;
    icmp_ln65_3_fu_548_p2 <= "1" when (signed(icmp_ln65_3_fu_548_p0) < signed(icmp_ln65_3_fu_548_p1)) else "0";
    icmp_ln65_4_fu_568_p0 <= data_6_val;
    icmp_ln65_4_fu_568_p1 <= data_7_val;
    icmp_ln65_4_fu_568_p2 <= "1" when (signed(icmp_ln65_4_fu_568_p0) < signed(icmp_ln65_4_fu_568_p1)) else "0";
    icmp_ln65_5_fu_588_p2 <= "1" when (signed(select_ln65_3_fu_560_p3) < signed(select_ln65_4_fu_580_p3)) else "0";
    icmp_ln65_6_fu_728_p2 <= "1" when (signed(select_ln65_2_reg_2604) < signed(select_ln65_5_reg_2610)) else "0";
    icmp_ln65_7_fu_608_p0 <= data_8_val;
    icmp_ln65_7_fu_608_p1 <= data_9_val;
    icmp_ln65_7_fu_608_p2 <= "1" when (signed(icmp_ln65_7_fu_608_p0) < signed(icmp_ln65_7_fu_608_p1)) else "0";
    icmp_ln65_8_fu_628_p0 <= data_10_val;
    icmp_ln65_8_fu_628_p1 <= data_11_val;
    icmp_ln65_8_fu_628_p2 <= "1" when (signed(icmp_ln65_8_fu_628_p0) < signed(icmp_ln65_8_fu_628_p1)) else "0";
    icmp_ln65_9_fu_648_p2 <= "1" when (signed(select_ln65_7_fu_620_p3) < signed(select_ln65_8_fu_640_p3)) else "0";
    icmp_ln65_fu_488_p0 <= data_0_val;
    icmp_ln65_fu_488_p1 <= data_1_val;
    icmp_ln65_fu_488_p2 <= "1" when (signed(icmp_ln65_fu_488_p0) < signed(icmp_ln65_fu_488_p1)) else "0";
    invert_table_address0 <= zext_ln265_fu_2177_p1(10 - 1 downto 0);

    invert_table_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then 
            invert_table_ce0_local <= ap_const_logic_1;
        else 
            invert_table_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln268_10_fu_2377_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_10_fu_2377_p1 <= mul_ln268_10_fu_2377_p10(17 - 1 downto 0);
    mul_ln268_10_fu_2377_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_10_reg_2803_pp0_iter8_reg),26));
    mul_ln268_11_fu_2396_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_11_fu_2396_p1 <= mul_ln268_11_fu_2396_p10(17 - 1 downto 0);
    mul_ln268_11_fu_2396_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_11_reg_2812_pp0_iter8_reg),26));
    mul_ln268_12_fu_2415_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_12_fu_2415_p1 <= mul_ln268_12_fu_2415_p10(17 - 1 downto 0);
    mul_ln268_12_fu_2415_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_12_reg_2821_pp0_iter8_reg),26));
    mul_ln268_13_fu_2434_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_13_fu_2434_p1 <= mul_ln268_13_fu_2434_p10(17 - 1 downto 0);
    mul_ln268_13_fu_2434_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_13_reg_2830_pp0_iter8_reg),26));
    mul_ln268_14_fu_2453_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_14_fu_2453_p1 <= mul_ln268_14_fu_2453_p10(17 - 1 downto 0);
    mul_ln268_14_fu_2453_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_14_reg_2839_pp0_iter8_reg),26));
    mul_ln268_15_fu_2472_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_15_fu_2472_p1 <= mul_ln268_15_fu_2472_p10(17 - 1 downto 0);
    mul_ln268_15_fu_2472_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_15_reg_2848_pp0_iter8_reg),26));
    mul_ln268_1_fu_2206_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_1_fu_2206_p1 <= mul_ln268_1_fu_2206_p10(17 - 1 downto 0);
    mul_ln268_1_fu_2206_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_1_reg_2722_pp0_iter8_reg),26));
    mul_ln268_2_fu_2225_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_2_fu_2225_p1 <= mul_ln268_2_fu_2225_p10(17 - 1 downto 0);
    mul_ln268_2_fu_2225_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_2_reg_2731_pp0_iter8_reg),26));
    mul_ln268_3_fu_2244_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_3_fu_2244_p1 <= mul_ln268_3_fu_2244_p10(17 - 1 downto 0);
    mul_ln268_3_fu_2244_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_3_reg_2740_pp0_iter8_reg),26));
    mul_ln268_4_fu_2263_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_4_fu_2263_p1 <= mul_ln268_4_fu_2263_p10(17 - 1 downto 0);
    mul_ln268_4_fu_2263_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_4_reg_2749_pp0_iter8_reg),26));
    mul_ln268_5_fu_2282_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_5_fu_2282_p1 <= mul_ln268_5_fu_2282_p10(17 - 1 downto 0);
    mul_ln268_5_fu_2282_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_5_reg_2758_pp0_iter8_reg),26));
    mul_ln268_6_fu_2301_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_6_fu_2301_p1 <= mul_ln268_6_fu_2301_p10(17 - 1 downto 0);
    mul_ln268_6_fu_2301_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_6_reg_2767_pp0_iter8_reg),26));
    mul_ln268_7_fu_2320_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_7_fu_2320_p1 <= mul_ln268_7_fu_2320_p10(17 - 1 downto 0);
    mul_ln268_7_fu_2320_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_7_reg_2776_pp0_iter8_reg),26));
    mul_ln268_8_fu_2339_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_8_fu_2339_p1 <= mul_ln268_8_fu_2339_p10(17 - 1 downto 0);
    mul_ln268_8_fu_2339_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_8_reg_2785_pp0_iter8_reg),26));
    mul_ln268_9_fu_2358_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_9_fu_2358_p1 <= mul_ln268_9_fu_2358_p10(17 - 1 downto 0);
    mul_ln268_9_fu_2358_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_9_reg_2794_pp0_iter8_reg),26));
    mul_ln268_fu_2187_p0 <= sext_ln268_fu_2181_p1(18 - 1 downto 0);
    mul_ln268_fu_2187_p1 <= mul_ln268_fu_2187_p10(17 - 1 downto 0);
    mul_ln268_fu_2187_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_reg_2713_pp0_iter8_reg),26));
    select_ln245_10_fu_1626_p3 <= 
        ap_const_lv10_1FF when (and_ln245_5_fu_1029_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_11_fu_1644_p3 <= 
        select_ln245_10_fu_1626_p3 when (xor_ln245_11_fu_1035_p2(0) = '1') else 
        tmp_36_fu_1634_p4;
    select_ln245_12_fu_1657_p3 <= 
        ap_const_lv10_1FF when (and_ln245_6_fu_1072_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_13_fu_1675_p3 <= 
        select_ln245_12_fu_1657_p3 when (xor_ln245_13_fu_1078_p2(0) = '1') else 
        tmp_37_fu_1665_p4;
    select_ln245_14_fu_1688_p3 <= 
        ap_const_lv10_1FF when (and_ln245_7_fu_1115_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_15_fu_1706_p3 <= 
        select_ln245_14_fu_1688_p3 when (xor_ln245_15_fu_1121_p2(0) = '1') else 
        tmp_38_fu_1696_p4;
    select_ln245_16_fu_1719_p3 <= 
        ap_const_lv10_1FF when (and_ln245_8_fu_1158_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_17_fu_1737_p3 <= 
        select_ln245_16_fu_1719_p3 when (xor_ln245_17_fu_1164_p2(0) = '1') else 
        tmp_39_fu_1727_p4;
    select_ln245_18_fu_1750_p3 <= 
        ap_const_lv10_1FF when (and_ln245_9_fu_1201_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_19_fu_1768_p3 <= 
        select_ln245_18_fu_1750_p3 when (xor_ln245_19_fu_1207_p2(0) = '1') else 
        tmp_40_fu_1758_p4;
    select_ln245_1_fu_1489_p3 <= 
        select_ln245_fu_1471_p3 when (xor_ln245_1_fu_820_p2(0) = '1') else 
        tmp_s_fu_1479_p4;
    select_ln245_20_fu_1781_p3 <= 
        ap_const_lv10_1FF when (and_ln245_10_fu_1244_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_21_fu_1799_p3 <= 
        select_ln245_20_fu_1781_p3 when (xor_ln245_21_fu_1250_p2(0) = '1') else 
        tmp_41_fu_1789_p4;
    select_ln245_22_fu_1812_p3 <= 
        ap_const_lv10_1FF when (and_ln245_11_fu_1287_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_23_fu_1830_p3 <= 
        select_ln245_22_fu_1812_p3 when (xor_ln245_23_fu_1293_p2(0) = '1') else 
        tmp_42_fu_1820_p4;
    select_ln245_24_fu_1843_p3 <= 
        ap_const_lv10_1FF when (and_ln245_12_fu_1330_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_25_fu_1861_p3 <= 
        select_ln245_24_fu_1843_p3 when (xor_ln245_25_fu_1336_p2(0) = '1') else 
        tmp_43_fu_1851_p4;
    select_ln245_26_fu_1874_p3 <= 
        ap_const_lv10_1FF when (and_ln245_13_fu_1373_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_27_fu_1892_p3 <= 
        select_ln245_26_fu_1874_p3 when (xor_ln245_27_fu_1379_p2(0) = '1') else 
        tmp_44_fu_1882_p4;
    select_ln245_28_fu_1905_p3 <= 
        ap_const_lv10_1FF when (and_ln245_14_fu_1416_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_29_fu_1923_p3 <= 
        select_ln245_28_fu_1905_p3 when (xor_ln245_29_fu_1422_p2(0) = '1') else 
        tmp_45_fu_1913_p4;
    select_ln245_2_fu_1502_p3 <= 
        ap_const_lv10_1FF when (and_ln245_1_fu_857_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_30_fu_1936_p3 <= 
        ap_const_lv10_1FF when (and_ln245_15_fu_1459_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_31_fu_1954_p3 <= 
        select_ln245_30_fu_1936_p3 when (xor_ln245_31_fu_1465_p2(0) = '1') else 
        tmp_46_fu_1944_p4;
    select_ln245_3_fu_1520_p3 <= 
        select_ln245_2_fu_1502_p3 when (xor_ln245_3_fu_863_p2(0) = '1') else 
        tmp_32_fu_1510_p4;
    select_ln245_4_fu_1533_p3 <= 
        ap_const_lv10_1FF when (and_ln245_2_fu_900_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_5_fu_1551_p3 <= 
        select_ln245_4_fu_1533_p3 when (xor_ln245_5_fu_906_p2(0) = '1') else 
        tmp_33_fu_1541_p4;
    select_ln245_6_fu_1564_p3 <= 
        ap_const_lv10_1FF when (and_ln245_3_fu_943_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_7_fu_1582_p3 <= 
        select_ln245_6_fu_1564_p3 when (xor_ln245_7_fu_949_p2(0) = '1') else 
        tmp_34_fu_1572_p4;
    select_ln245_8_fu_1595_p3 <= 
        ap_const_lv10_1FF when (and_ln245_4_fu_986_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln245_9_fu_1613_p3 <= 
        select_ln245_8_fu_1595_p3 when (xor_ln245_9_fu_992_p2(0) = '1') else 
        tmp_35_fu_1603_p4;
    select_ln245_fu_1471_p3 <= 
        ap_const_lv10_1FF when (and_ln245_fu_814_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln50_1_fu_2061_p3 <= 
        select_ln50_fu_2053_p3 when (xor_ln50_1_fu_2049_p2(0) = '1') else 
        add_ln50_reg_2857;
    select_ln50_2_fu_2082_p3 <= 
        ap_const_lv18_1FFFF when (and_ln50_1_fu_2073_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln50_3_fu_2090_p3 <= 
        select_ln50_2_fu_2082_p3 when (xor_ln50_3_fu_2078_p2(0) = '1') else 
        add_ln50_2_reg_2874;
    select_ln50_4_fu_2151_p3 <= 
        ap_const_lv10_1FF when (and_ln50_2_fu_2139_p2(0) = '1') else 
        ap_const_lv10_200;
    select_ln50_5_fu_2169_p3 <= 
        select_ln50_4_fu_2151_p3 when (xor_ln50_5_fu_2145_p2(0) = '1') else 
        tmp_53_fu_2159_p4;
    select_ln50_fu_2053_p3 <= 
        ap_const_lv18_1FFFF when (and_ln50_fu_2044_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln65_10_fu_680_p1 <= data_12_val;
    select_ln65_10_fu_680_p2 <= data_13_val;
    select_ln65_10_fu_680_p3 <= 
        select_ln65_10_fu_680_p1 when (xor_ln65_10_fu_674_p2(0) = '1') else 
        select_ln65_10_fu_680_p2;
    select_ln65_11_fu_700_p1 <= data_14_val;
    select_ln65_11_fu_700_p2 <= data_15_val;
    select_ln65_11_fu_700_p3 <= 
        select_ln65_11_fu_700_p1 when (xor_ln65_11_fu_694_p2(0) = '1') else 
        select_ln65_11_fu_700_p2;
    select_ln65_12_fu_720_p3 <= 
        select_ln65_10_fu_680_p3 when (xor_ln65_12_fu_714_p2(0) = '1') else 
        select_ln65_11_fu_700_p3;
    select_ln65_13_fu_754_p3 <= 
        select_ln65_9_reg_2616 when (xor_ln65_13_fu_748_p2(0) = '1') else 
        select_ln65_12_reg_2622;
    select_ln65_1_fu_520_p1 <= data_2_val;
    select_ln65_1_fu_520_p2 <= data_3_val;
    select_ln65_1_fu_520_p3 <= 
        select_ln65_1_fu_520_p1 when (xor_ln65_1_fu_514_p2(0) = '1') else 
        select_ln65_1_fu_520_p2;
    select_ln65_2_fu_540_p3 <= 
        select_ln65_fu_500_p3 when (xor_ln65_2_fu_534_p2(0) = '1') else 
        select_ln65_1_fu_520_p3;
    select_ln65_3_fu_560_p1 <= data_4_val;
    select_ln65_3_fu_560_p2 <= data_5_val;
    select_ln65_3_fu_560_p3 <= 
        select_ln65_3_fu_560_p1 when (xor_ln65_3_fu_554_p2(0) = '1') else 
        select_ln65_3_fu_560_p2;
    select_ln65_4_fu_580_p1 <= data_6_val;
    select_ln65_4_fu_580_p2 <= data_7_val;
    select_ln65_4_fu_580_p3 <= 
        select_ln65_4_fu_580_p1 when (xor_ln65_4_fu_574_p2(0) = '1') else 
        select_ln65_4_fu_580_p2;
    select_ln65_5_fu_600_p3 <= 
        select_ln65_3_fu_560_p3 when (xor_ln65_5_fu_594_p2(0) = '1') else 
        select_ln65_4_fu_580_p3;
    select_ln65_6_fu_738_p3 <= 
        select_ln65_2_reg_2604 when (xor_ln65_6_fu_732_p2(0) = '1') else 
        select_ln65_5_reg_2610;
    select_ln65_7_fu_620_p1 <= data_8_val;
    select_ln65_7_fu_620_p2 <= data_9_val;
    select_ln65_7_fu_620_p3 <= 
        select_ln65_7_fu_620_p1 when (xor_ln65_7_fu_614_p2(0) = '1') else 
        select_ln65_7_fu_620_p2;
    select_ln65_8_fu_640_p1 <= data_10_val;
    select_ln65_8_fu_640_p2 <= data_11_val;
    select_ln65_8_fu_640_p3 <= 
        select_ln65_8_fu_640_p1 when (xor_ln65_8_fu_634_p2(0) = '1') else 
        select_ln65_8_fu_640_p2;
    select_ln65_9_fu_660_p3 <= 
        select_ln65_7_fu_620_p3 when (xor_ln65_9_fu_654_p2(0) = '1') else 
        select_ln65_8_fu_640_p3;
    select_ln65_fu_500_p1 <= data_0_val;
    select_ln65_fu_500_p2 <= data_1_val;
    select_ln65_fu_500_p3 <= 
        select_ln65_fu_500_p1 when (xor_ln65_fu_494_p2(0) = '1') else 
        select_ln65_fu_500_p2;
        sext_ln245_10_fu_1213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_10_val_read_reg_2549_pp0_iter1_reg),17));

        sext_ln245_11_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_11_val_read_reg_2544_pp0_iter1_reg),17));

        sext_ln245_12_fu_1299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_12_val_read_reg_2539_pp0_iter1_reg),17));

        sext_ln245_13_fu_1342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_13_val_read_reg_2534_pp0_iter1_reg),17));

        sext_ln245_14_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_14_val_read_reg_2529_pp0_iter1_reg),17));

        sext_ln245_15_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_15_val_read_reg_2524_pp0_iter1_reg),17));

        sext_ln245_1_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_val_read_reg_2594_pp0_iter1_reg),17));

        sext_ln245_2_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_val_read_reg_2589_pp0_iter1_reg),17));

        sext_ln245_3_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_val_read_reg_2584_pp0_iter1_reg),17));

        sext_ln245_4_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_4_val_read_reg_2579_pp0_iter1_reg),17));

        sext_ln245_5_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_5_val_read_reg_2574_pp0_iter1_reg),17));

        sext_ln245_6_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_6_val_read_reg_2569_pp0_iter1_reg),17));

        sext_ln245_7_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_7_val_read_reg_2564_pp0_iter1_reg),17));

        sext_ln245_8_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_8_val_read_reg_2559_pp0_iter1_reg),17));

        sext_ln245_9_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_9_val_read_reg_2554_pp0_iter1_reg),17));

        sext_ln245_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_val_read_reg_2599_pp0_iter1_reg),17));

        sext_ln268_fu_2181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inv_exp_sum_reg_2901),26));

    sext_ln50_1_fu_1971_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422_ap_return;
        sext_ln50_1_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln50_1_fu_1971_p0),19));

    sext_ln50_2_fu_2003_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444_ap_return;
        sext_ln50_2_fu_2003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln50_2_fu_2003_p0),19));

    sext_ln50_3_fu_2007_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466_ap_return;
        sext_ln50_3_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln50_3_fu_2007_p0),19));

        sext_ln50_4_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln50_1_fu_2061_p3),19));

        sext_ln50_5_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln50_3_fu_2090_p3),19));

    sext_ln50_fu_1967_p0 <= grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400_ap_return;
        sext_ln50_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln50_fu_1967_p0),19));

    sub_ln245_10_fu_1216_p2 <= std_logic_vector(signed(sext_ln245_10_fu_1213_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_11_fu_1259_p2 <= std_logic_vector(signed(sext_ln245_11_fu_1256_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_12_fu_1302_p2 <= std_logic_vector(signed(sext_ln245_12_fu_1299_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_13_fu_1345_p2 <= std_logic_vector(signed(sext_ln245_13_fu_1342_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_14_fu_1388_p2 <= std_logic_vector(signed(sext_ln245_14_fu_1385_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_15_fu_1431_p2 <= std_logic_vector(signed(sext_ln245_15_fu_1428_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_1_fu_829_p2 <= std_logic_vector(signed(sext_ln245_1_fu_826_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_2_fu_872_p2 <= std_logic_vector(signed(sext_ln245_2_fu_869_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_3_fu_915_p2 <= std_logic_vector(signed(sext_ln245_3_fu_912_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_4_fu_958_p2 <= std_logic_vector(signed(sext_ln245_4_fu_955_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_5_fu_1001_p2 <= std_logic_vector(signed(sext_ln245_5_fu_998_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_6_fu_1044_p2 <= std_logic_vector(signed(sext_ln245_6_fu_1041_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_7_fu_1087_p2 <= std_logic_vector(signed(sext_ln245_7_fu_1084_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_8_fu_1130_p2 <= std_logic_vector(signed(sext_ln245_8_fu_1127_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_9_fu_1173_p2 <= std_logic_vector(signed(sext_ln245_9_fu_1170_p1) - signed(conv36_i_fu_780_p1));
    sub_ln245_fu_786_p2 <= std_logic_vector(signed(sext_ln245_fu_783_p1) - signed(conv36_i_fu_780_p1));
    tmp_10_fu_1007_p3 <= sub_ln245_5_fu_1001_p2(16 downto 16);
    tmp_11_fu_1015_p3 <= sub_ln245_5_fu_1001_p2(15 downto 15);
    tmp_12_fu_1050_p3 <= sub_ln245_6_fu_1044_p2(16 downto 16);
    tmp_13_fu_1058_p3 <= sub_ln245_6_fu_1044_p2(15 downto 15);
    tmp_14_fu_1093_p3 <= sub_ln245_7_fu_1087_p2(16 downto 16);
    tmp_15_fu_1101_p3 <= sub_ln245_7_fu_1087_p2(15 downto 15);
    tmp_16_fu_1136_p3 <= sub_ln245_8_fu_1130_p2(16 downto 16);
    tmp_17_fu_1144_p3 <= sub_ln245_8_fu_1130_p2(15 downto 15);
    tmp_18_fu_1179_p3 <= sub_ln245_9_fu_1173_p2(16 downto 16);
    tmp_19_fu_1187_p3 <= sub_ln245_9_fu_1173_p2(15 downto 15);
    tmp_1_fu_800_p3 <= sub_ln245_fu_786_p2(15 downto 15);
    tmp_20_fu_1222_p3 <= sub_ln245_10_fu_1216_p2(16 downto 16);
    tmp_21_fu_1230_p3 <= sub_ln245_10_fu_1216_p2(15 downto 15);
    tmp_22_fu_1265_p3 <= sub_ln245_11_fu_1259_p2(16 downto 16);
    tmp_23_fu_1273_p3 <= sub_ln245_11_fu_1259_p2(15 downto 15);
    tmp_24_fu_1308_p3 <= sub_ln245_12_fu_1302_p2(16 downto 16);
    tmp_25_fu_1316_p3 <= sub_ln245_12_fu_1302_p2(15 downto 15);
    tmp_26_fu_1351_p3 <= sub_ln245_13_fu_1345_p2(16 downto 16);
    tmp_27_fu_1359_p3 <= sub_ln245_13_fu_1345_p2(15 downto 15);
    tmp_28_fu_1394_p3 <= sub_ln245_14_fu_1388_p2(16 downto 16);
    tmp_29_fu_1402_p3 <= sub_ln245_14_fu_1388_p2(15 downto 15);
    tmp_2_fu_835_p3 <= sub_ln245_1_fu_829_p2(16 downto 16);
    tmp_30_fu_1437_p3 <= sub_ln245_15_fu_1431_p2(16 downto 16);
    tmp_31_fu_1445_p3 <= sub_ln245_15_fu_1431_p2(15 downto 15);
    tmp_32_fu_1510_p4 <= sub_ln245_1_fu_829_p2(15 downto 6);
    tmp_33_fu_1541_p4 <= sub_ln245_2_fu_872_p2(15 downto 6);
    tmp_34_fu_1572_p4 <= sub_ln245_3_fu_915_p2(15 downto 6);
    tmp_35_fu_1603_p4 <= sub_ln245_4_fu_958_p2(15 downto 6);
    tmp_36_fu_1634_p4 <= sub_ln245_5_fu_1001_p2(15 downto 6);
    tmp_37_fu_1665_p4 <= sub_ln245_6_fu_1044_p2(15 downto 6);
    tmp_38_fu_1696_p4 <= sub_ln245_7_fu_1087_p2(15 downto 6);
    tmp_39_fu_1727_p4 <= sub_ln245_8_fu_1130_p2(15 downto 6);
    tmp_3_fu_843_p3 <= sub_ln245_1_fu_829_p2(15 downto 15);
    tmp_40_fu_1758_p4 <= sub_ln245_9_fu_1173_p2(15 downto 6);
    tmp_41_fu_1789_p4 <= sub_ln245_10_fu_1216_p2(15 downto 6);
    tmp_42_fu_1820_p4 <= sub_ln245_11_fu_1259_p2(15 downto 6);
    tmp_43_fu_1851_p4 <= sub_ln245_12_fu_1302_p2(15 downto 6);
    tmp_44_fu_1882_p4 <= sub_ln245_13_fu_1345_p2(15 downto 6);
    tmp_45_fu_1913_p4 <= sub_ln245_14_fu_1388_p2(15 downto 6);
    tmp_46_fu_1944_p4 <= sub_ln245_15_fu_1431_p2(15 downto 6);
    tmp_4_fu_878_p3 <= sub_ln245_2_fu_872_p2(16 downto 16);
    tmp_51_fu_2117_p3 <= add_ln50_5_fu_2111_p2(18 downto 18);
    tmp_52_fu_2125_p3 <= add_ln50_4_fu_2105_p2(17 downto 17);
    tmp_53_fu_2159_p4 <= add_ln50_4_fu_2105_p2(17 downto 8);
    tmp_5_fu_886_p3 <= sub_ln245_2_fu_872_p2(15 downto 15);
    tmp_6_fu_921_p3 <= sub_ln245_3_fu_915_p2(16 downto 16);
    tmp_7_fu_929_p3 <= sub_ln245_3_fu_915_p2(15 downto 15);
    tmp_8_fu_964_p3 <= sub_ln245_4_fu_958_p2(16 downto 16);
    tmp_9_fu_972_p3 <= sub_ln245_4_fu_958_p2(15 downto 15);
    tmp_fu_792_p3 <= sub_ln245_fu_786_p2(16 downto 16);
    tmp_s_fu_1479_p4 <= sub_ln245_fu_786_p2(15 downto 6);
    trunc_ln268_10_fu_2402_p4 <= mul_ln268_11_fu_2396_p2(25 downto 10);
    trunc_ln268_11_fu_2421_p4 <= mul_ln268_12_fu_2415_p2(25 downto 10);
    trunc_ln268_12_fu_2440_p4 <= mul_ln268_13_fu_2434_p2(25 downto 10);
    trunc_ln268_13_fu_2459_p4 <= mul_ln268_14_fu_2453_p2(25 downto 10);
    trunc_ln268_14_fu_2478_p4 <= mul_ln268_15_fu_2472_p2(25 downto 10);
    trunc_ln268_1_fu_2212_p4 <= mul_ln268_1_fu_2206_p2(25 downto 10);
    trunc_ln268_2_fu_2231_p4 <= mul_ln268_2_fu_2225_p2(25 downto 10);
    trunc_ln268_3_fu_2250_p4 <= mul_ln268_3_fu_2244_p2(25 downto 10);
    trunc_ln268_4_fu_2269_p4 <= mul_ln268_4_fu_2263_p2(25 downto 10);
    trunc_ln268_5_fu_2288_p4 <= mul_ln268_5_fu_2282_p2(25 downto 10);
    trunc_ln268_6_fu_2307_p4 <= mul_ln268_6_fu_2301_p2(25 downto 10);
    trunc_ln268_7_fu_2326_p4 <= mul_ln268_7_fu_2320_p2(25 downto 10);
    trunc_ln268_8_fu_2345_p4 <= mul_ln268_8_fu_2339_p2(25 downto 10);
    trunc_ln268_9_fu_2364_p4 <= mul_ln268_9_fu_2358_p2(25 downto 10);
    trunc_ln268_s_fu_2383_p4 <= mul_ln268_10_fu_2377_p2(25 downto 10);
    trunc_ln_fu_2193_p4 <= mul_ln268_fu_2187_p2(25 downto 10);
    x_max_fu_772_p3 <= 
        select_ln65_6_fu_738_p3 when (xor_ln65_14_fu_766_p2(0) = '1') else 
        select_ln65_13_fu_754_p3;
    xor_ln245_10_fu_1023_p2 <= (tmp_10_fu_1007_p3 xor ap_const_lv1_1);
    xor_ln245_11_fu_1035_p2 <= (tmp_11_fu_1015_p3 xor tmp_10_fu_1007_p3);
    xor_ln245_12_fu_1066_p2 <= (tmp_12_fu_1050_p3 xor ap_const_lv1_1);
    xor_ln245_13_fu_1078_p2 <= (tmp_13_fu_1058_p3 xor tmp_12_fu_1050_p3);
    xor_ln245_14_fu_1109_p2 <= (tmp_14_fu_1093_p3 xor ap_const_lv1_1);
    xor_ln245_15_fu_1121_p2 <= (tmp_15_fu_1101_p3 xor tmp_14_fu_1093_p3);
    xor_ln245_16_fu_1152_p2 <= (tmp_16_fu_1136_p3 xor ap_const_lv1_1);
    xor_ln245_17_fu_1164_p2 <= (tmp_17_fu_1144_p3 xor tmp_16_fu_1136_p3);
    xor_ln245_18_fu_1195_p2 <= (tmp_18_fu_1179_p3 xor ap_const_lv1_1);
    xor_ln245_19_fu_1207_p2 <= (tmp_19_fu_1187_p3 xor tmp_18_fu_1179_p3);
    xor_ln245_1_fu_820_p2 <= (tmp_fu_792_p3 xor tmp_1_fu_800_p3);
    xor_ln245_20_fu_1238_p2 <= (tmp_20_fu_1222_p3 xor ap_const_lv1_1);
    xor_ln245_21_fu_1250_p2 <= (tmp_21_fu_1230_p3 xor tmp_20_fu_1222_p3);
    xor_ln245_22_fu_1281_p2 <= (tmp_22_fu_1265_p3 xor ap_const_lv1_1);
    xor_ln245_23_fu_1293_p2 <= (tmp_23_fu_1273_p3 xor tmp_22_fu_1265_p3);
    xor_ln245_24_fu_1324_p2 <= (tmp_24_fu_1308_p3 xor ap_const_lv1_1);
    xor_ln245_25_fu_1336_p2 <= (tmp_25_fu_1316_p3 xor tmp_24_fu_1308_p3);
    xor_ln245_26_fu_1367_p2 <= (tmp_26_fu_1351_p3 xor ap_const_lv1_1);
    xor_ln245_27_fu_1379_p2 <= (tmp_27_fu_1359_p3 xor tmp_26_fu_1351_p3);
    xor_ln245_28_fu_1410_p2 <= (tmp_28_fu_1394_p3 xor ap_const_lv1_1);
    xor_ln245_29_fu_1422_p2 <= (tmp_29_fu_1402_p3 xor tmp_28_fu_1394_p3);
    xor_ln245_2_fu_851_p2 <= (tmp_2_fu_835_p3 xor ap_const_lv1_1);
    xor_ln245_30_fu_1453_p2 <= (tmp_30_fu_1437_p3 xor ap_const_lv1_1);
    xor_ln245_31_fu_1465_p2 <= (tmp_31_fu_1445_p3 xor tmp_30_fu_1437_p3);
    xor_ln245_3_fu_863_p2 <= (tmp_3_fu_843_p3 xor tmp_2_fu_835_p3);
    xor_ln245_4_fu_894_p2 <= (tmp_4_fu_878_p3 xor ap_const_lv1_1);
    xor_ln245_5_fu_906_p2 <= (tmp_5_fu_886_p3 xor tmp_4_fu_878_p3);
    xor_ln245_6_fu_937_p2 <= (tmp_6_fu_921_p3 xor ap_const_lv1_1);
    xor_ln245_7_fu_949_p2 <= (tmp_7_fu_929_p3 xor tmp_6_fu_921_p3);
    xor_ln245_8_fu_980_p2 <= (tmp_8_fu_964_p3 xor ap_const_lv1_1);
    xor_ln245_9_fu_992_p2 <= (tmp_9_fu_972_p3 xor tmp_8_fu_964_p3);
    xor_ln245_fu_808_p2 <= (tmp_fu_792_p3 xor ap_const_lv1_1);
    xor_ln50_1_fu_2049_p2 <= (tmp_48_reg_2868 xor tmp_47_reg_2862);
    xor_ln50_2_fu_2068_p2 <= (tmp_49_reg_2879 xor ap_const_lv1_1);
    xor_ln50_3_fu_2078_p2 <= (tmp_50_reg_2885 xor tmp_49_reg_2879);
    xor_ln50_4_fu_2133_p2 <= (tmp_51_fu_2117_p3 xor ap_const_lv1_1);
    xor_ln50_5_fu_2145_p2 <= (tmp_52_fu_2125_p3 xor tmp_51_fu_2117_p3);
    xor_ln50_fu_2039_p2 <= (tmp_47_reg_2862 xor ap_const_lv1_1);
    xor_ln65_10_fu_674_p2 <= (icmp_ln65_10_fu_668_p2 xor ap_const_lv1_1);
    xor_ln65_11_fu_694_p2 <= (icmp_ln65_11_fu_688_p2 xor ap_const_lv1_1);
    xor_ln65_12_fu_714_p2 <= (icmp_ln65_12_fu_708_p2 xor ap_const_lv1_1);
    xor_ln65_13_fu_748_p2 <= (icmp_ln65_13_fu_744_p2 xor ap_const_lv1_1);
    xor_ln65_14_fu_766_p2 <= (icmp_ln65_14_fu_760_p2 xor ap_const_lv1_1);
    xor_ln65_1_fu_514_p2 <= (icmp_ln65_1_fu_508_p2 xor ap_const_lv1_1);
    xor_ln65_2_fu_534_p2 <= (icmp_ln65_2_fu_528_p2 xor ap_const_lv1_1);
    xor_ln65_3_fu_554_p2 <= (icmp_ln65_3_fu_548_p2 xor ap_const_lv1_1);
    xor_ln65_4_fu_574_p2 <= (icmp_ln65_4_fu_568_p2 xor ap_const_lv1_1);
    xor_ln65_5_fu_594_p2 <= (icmp_ln65_5_fu_588_p2 xor ap_const_lv1_1);
    xor_ln65_6_fu_732_p2 <= (icmp_ln65_6_fu_728_p2 xor ap_const_lv1_1);
    xor_ln65_7_fu_614_p2 <= (icmp_ln65_7_fu_608_p2 xor ap_const_lv1_1);
    xor_ln65_8_fu_634_p2 <= (icmp_ln65_8_fu_628_p2 xor ap_const_lv1_1);
    xor_ln65_9_fu_654_p2 <= (icmp_ln65_9_fu_648_p2 xor ap_const_lv1_1);
    xor_ln65_fu_494_p2 <= (icmp_ln65_fu_488_p2 xor ap_const_lv1_1);
    zext_ln255_10_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_21_fu_1799_p3),64));
    zext_ln255_11_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_23_fu_1830_p3),64));
    zext_ln255_12_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_25_fu_1861_p3),64));
    zext_ln255_13_fu_1900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_27_fu_1892_p3),64));
    zext_ln255_14_fu_1931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_29_fu_1923_p3),64));
    zext_ln255_15_fu_1962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_31_fu_1954_p3),64));
    zext_ln255_1_fu_1528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_3_fu_1520_p3),64));
    zext_ln255_2_fu_1559_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_5_fu_1551_p3),64));
    zext_ln255_3_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_7_fu_1582_p3),64));
    zext_ln255_4_fu_1621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_9_fu_1613_p3),64));
    zext_ln255_5_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_11_fu_1644_p3),64));
    zext_ln255_6_fu_1683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_13_fu_1675_p3),64));
    zext_ln255_7_fu_1714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_15_fu_1706_p3),64));
    zext_ln255_8_fu_1745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_17_fu_1737_p3),64));
    zext_ln255_9_fu_1776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_19_fu_1768_p3),64));
    zext_ln255_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln245_1_fu_1489_p3),64));
    zext_ln265_fu_2177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln50_5_reg_2891),64));
end behav;
