
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version Q-2019.12-SP5-5 for linux64 - Mar 21, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# module load syn/syn/2013
# run this file with: dc_shell-xg-t -f dcopt.tcl | tee dcopt.out
# evince /usr/local/packages/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_b100_01312012.pdf
# or http://esc.inu.ac.kr/~chung/SAED_DOC.pdf
set search_path [list .]
.
set edk_home /soc/vlsi/PDK/SAED32_EDK_01132015/
/soc/vlsi/PDK/SAED32_EDK_01132015/
set io_dir $edk_home/lib/io_std
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std
set pll_dir $edk_home/lib/pll
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll
set stdcell_dir $edk_home/lib/stdcell_hvt
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt
## Setup DB
set io_db_dir $io_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm
set pll_db_dir $pll_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm
set stdcell_db_dir $stdcell_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library "*  $stdcell_db_dir/saed32hvt_ss0p95v125c.db   $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db  $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db     $synthetic_library"
*  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db     dw_foundation.sldb
set target_library "  $stdcell_db_dir/saed32hvt_ss0p95v125c.db  $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db   $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db  "
  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db  
## Setup DB Done
#aet bitwidth 8
#read_file -f verilog ./parameters.v
read_file -f ddc ./designs/mult.ddc
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Reading ddc file '/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/designs/mult.ddc'.
Loaded 1 design.
Current design is 'r4_mb8'.
r4_mb8
read_file -f verilog ./PE.v
Loading verilog file '/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file parameters.v
Opening include file parameters.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE.v
Opening include file parameters.v
Warning:  /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE.v:136: The statements in initial blocks are ignored. (VER-281)
Opening include file parameters.v
Warning:  /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE.v:51: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE.v:104: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE.v:105: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine PE_64 line 167 in file
		'/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      c1_s_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      c2_c_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      c2_s_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      c1_c_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/PE_64.db:PE_64'
Loaded 4 designs.
Current design is 'PE_64'.
PE_64 compressor_3_2_group_fix compressor_3_2_group compressor_3_2
read_file -f verilog ./top_PE_64.v
Loading verilog file '/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/top_PE_64.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file parameters.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/top_PE_64.v
Opening include file parameters.v

Inferred memory devices in process
	in routine top_PE_64 line 38 in file
		'/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/top_PE_64.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|          io_in_a_reg          | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          io_in_b_reg          | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|          io_in_d_reg          | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|        io_in_valid_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    io_in_control_shift_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  io_in_control_propagate_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         io_out_a1_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         io_out_b1_reg         | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|         io_out_c1_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| io_out_control_propagate1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   io_out_control_shift1_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       io_out_valid1_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=========================================================================================
Presto compilation completed successfully.
Current design is now '/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/top_PE_64.db:top_PE_64'
Loaded 1 design.
Current design is 'top_PE_64'.
top_PE_64
set reports_dir reports
reports
if { ! [ file exists $reports_dir ] } { 
         file mkdir $reports_dir 
} 
if { ! [ file exists designs] } { 
         file mkdir designs
} 
#set max_opcon saed32rvt_ff0p85v125c
#set_operating_conditions -min ff1p16v125c  -max ss0p95v125c
# I don't know why DC cannot support MCMM correctly, so I put only one corner here for now
#set_operating_conditions -max ss0p95v125c
##
# we want our chip to operate 3Ghz 
##
#set_ungroup objectfalse
#set current_design mb32
set_dont_touch [get_designs r4_mb8]
1
#set_optimize_registers
# 100 mhz
# set the constraint for flop-to-flop paths
#set_dont_touch [get_designs mb16]
#remove_dont_touch [get_designs r4_mb8]
#set_dont_touch [get_designs DFFX1_MB]
set current_design PE_64
PE_64
ungroup -all -flatten
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2_group' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'compressor_3_2_group_fix' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating graph... (UID-83)
1
#set_dont_touch [get_cells sbuf*/*]
set current_design top_PE_64
top_PE_64
link

  Linking design 'top_PE_64'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/top_PE_64.db, etc
  saed32hvt_ss0p95v125c (library) /soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32pll_ss0p95v125c_2p25v (library) /soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db
  saed32io_fc_ss0p95v125c_2p25v (library) /soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP5-5
Date:        Fri Apr 30 16:39:11 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     35
    Unconnected ports (LINT-28)                                     2
    Feedthrough (LINT-29)                                          33

Cells                                                              10
    Leaf pins connected to undriven nets (LINT-58)                 10

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'top_PE_64', net 'uut/carry_csa01[1]' driven by pin 'uut/ADD01/compress[1]/C11/Z' has no loads. (LINT-2)
Warning: In design 'top_PE_64', net 'uut/carry_csa00[15]' driven by pin 'uut/ADD00/compress[15]/C11/Z' has no loads. (LINT-2)
Warning: In design 'r4_mb8', port 'carry[2]' is not connected to any nets. (LINT-28)
Warning: In design 'r4_mb8', port 'carry[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PE_64', input port 'io_in_a[7]' is connected directly to output port 'io_out_a[7]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[6]' is connected directly to output port 'io_out_a[6]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[5]' is connected directly to output port 'io_out_a[5]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[4]' is connected directly to output port 'io_out_a[4]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[3]' is connected directly to output port 'io_out_a[3]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[2]' is connected directly to output port 'io_out_a[2]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[1]' is connected directly to output port 'io_out_a[1]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[0]' is connected directly to output port 'io_out_a[0]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[18]' is connected directly to output port 'io_out_b[18]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[17]' is connected directly to output port 'io_out_b[17]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[16]' is connected directly to output port 'io_out_b[16]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[15]' is connected directly to output port 'io_out_b[15]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[14]' is connected directly to output port 'io_out_b[14]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[13]' is connected directly to output port 'io_out_b[13]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[12]' is connected directly to output port 'io_out_b[12]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[11]' is connected directly to output port 'io_out_b[11]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[10]' is connected directly to output port 'io_out_b[10]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[9]' is connected directly to output port 'io_out_b[9]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[8]' is connected directly to output port 'io_out_b[8]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[7]' is connected directly to output port 'io_out_b[7]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[6]' is connected directly to output port 'io_out_b[6]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[5]' is connected directly to output port 'io_out_b[5]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[4]' is connected directly to output port 'io_out_b[4]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[3]' is connected directly to output port 'io_out_b[3]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[2]' is connected directly to output port 'io_out_b[2]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[1]' is connected directly to output port 'io_out_b[1]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[0]' is connected directly to output port 'io_out_b[0]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_propagate' is connected directly to output port 'io_out_control_propagate'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[3]' is connected directly to output port 'io_out_control_shift[3]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[2]' is connected directly to output port 'io_out_control_shift[2]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[1]' is connected directly to output port 'io_out_control_shift[1]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[0]' is connected directly to output port 'io_out_control_shift[0]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_valid' is connected directly to output port 'io_out_valid'. (LINT-29)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[0]/C27' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[0]/C23' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[0]/I_0' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[0]/C14' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[0]/C13' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[2]/C27' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[2]/C23' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[2]/I_0' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[2]/C14' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[2]/C13' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
1
#This is the linking check and to revoke the DC incase there is any hierarchical problem (it just to save time)
if {[link] ==0} {
echo “Linking Error”
exit; # Exits DC if a serious linking problem is encountered
}

  Linking design 'top_PE_64'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/top_PE_64.db, etc
  saed32hvt_ss0p95v125c (library)
                              /soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32pll_ss0p95v125c_2p25v (library)
                              /soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db
  saed32io_fc_ss0p95v125c_2p25v (library)
                              /soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/dw_foundation.sldb

#This is the design check and to revoke the DC in case there is any serious design problem
if {[check_design] ==0} {
echo “Check Design Error”
exit; # Exits DC if a check-design error is encountered
}
 
****************************************
check_design summary:
Version:     Q-2019.12-SP5-5
Date:        Fri Apr 30 16:39:11 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     35
    Unconnected ports (LINT-28)                                     2
    Feedthrough (LINT-29)                                          33

Cells                                                              10
    Leaf pins connected to undriven nets (LINT-58)                 10

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'top_PE_64', net 'uut/carry_csa01[1]' driven by pin 'uut/ADD01/compress[1]/C11/Z' has no loads. (LINT-2)
Warning: In design 'top_PE_64', net 'uut/carry_csa00[15]' driven by pin 'uut/ADD00/compress[15]/C11/Z' has no loads. (LINT-2)
Warning: In design 'r4_mb8', port 'carry[2]' is not connected to any nets. (LINT-28)
Warning: In design 'r4_mb8', port 'carry[0]' is not connected to any nets. (LINT-28)
Warning: In design 'PE_64', input port 'io_in_a[7]' is connected directly to output port 'io_out_a[7]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[6]' is connected directly to output port 'io_out_a[6]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[5]' is connected directly to output port 'io_out_a[5]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[4]' is connected directly to output port 'io_out_a[4]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[3]' is connected directly to output port 'io_out_a[3]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[2]' is connected directly to output port 'io_out_a[2]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[1]' is connected directly to output port 'io_out_a[1]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_a[0]' is connected directly to output port 'io_out_a[0]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[18]' is connected directly to output port 'io_out_b[18]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[17]' is connected directly to output port 'io_out_b[17]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[16]' is connected directly to output port 'io_out_b[16]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[15]' is connected directly to output port 'io_out_b[15]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[14]' is connected directly to output port 'io_out_b[14]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[13]' is connected directly to output port 'io_out_b[13]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[12]' is connected directly to output port 'io_out_b[12]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[11]' is connected directly to output port 'io_out_b[11]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[10]' is connected directly to output port 'io_out_b[10]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[9]' is connected directly to output port 'io_out_b[9]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[8]' is connected directly to output port 'io_out_b[8]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[7]' is connected directly to output port 'io_out_b[7]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[6]' is connected directly to output port 'io_out_b[6]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[5]' is connected directly to output port 'io_out_b[5]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[4]' is connected directly to output port 'io_out_b[4]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[3]' is connected directly to output port 'io_out_b[3]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[2]' is connected directly to output port 'io_out_b[2]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[1]' is connected directly to output port 'io_out_b[1]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_b[0]' is connected directly to output port 'io_out_b[0]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_propagate' is connected directly to output port 'io_out_control_propagate'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[3]' is connected directly to output port 'io_out_control_shift[3]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[2]' is connected directly to output port 'io_out_control_shift[2]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[1]' is connected directly to output port 'io_out_control_shift[1]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_control_shift[0]' is connected directly to output port 'io_out_control_shift[0]'. (LINT-29)
Warning: In design 'PE_64', input port 'io_in_valid' is connected directly to output port 'io_out_valid'. (LINT-29)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[0]/C27' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[0]/C23' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[0]/I_0' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[0]/C14' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[0]/C13' is connected to undriven net '_T_38_c[0]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[2]/C27' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[2]/C23' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[2]/I_0' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'A' of leaf cell 'ADD00/compress[2]/C14' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
Warning: In design 'PE_64', input pin 'B' of leaf cell 'ADD00/compress[2]/C13' is connected to undriven net '_T_38_c[2]'.  (LINT-58)
#set_dont_touch [get_cells xreg/*]
#set_dont_touch [get_cells yreg/*]
create_clock CLK -period 2.15
1
# set the constraint for paths starting from primary inputs
set_driving_cell -lib_cell DFFX1_HVT [remove_from_collection [remove_from_collection [all_inputs] CLK] RST]  -pin Q
Warning: Nothing implicitly matched 'RST' (SEL-003)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.20 -clock CLK [all_inputs]
1
remove_input_delay [get_ports "CLK RST"]
Warning: Can't find port 'RST' in design 'top_PE_64'. (UID-95)
1
# set the constraint for paths starting from primary inputs
set_output_delay 0 -clock CLK [all_outputs]
1
#set_dont_use {saed32hvt_ss0p95v125c/DFFX2_HVT saed32hvt_ss0p95v125c/DFFSSRX2_HVT }
set compile_disable_hierarchical_inverter_opt true
true
#set_dont_use {saed32hvt_ss0p95v125c/DFFX2_HVT saed32hvt_ss0p95v125c/DFFSSRX2_HVT saed32hvt_ss0p95v125c/DFFSSRX1_HVT}
compile_ultra -gate_clock -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.5 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 47 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top_PE_64'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)

  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32pll_ss0p95v125c_2p25v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32io_fc_ss0p95v125c_2p25v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PE_64'
 Implement Synthetic for 'PE_64'.
  Processing 'top_PE_64'
  Processing 'SNPS_CLOCK_GATE_HIGH_PE_64'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PE_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PE_64_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design top_PE_64. (PWR-730)
Information: Performing clock-gating on design PE_64. (PWR-730)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    2774.0      0.15       1.3       0.0                           64765336.0000
    0:00:05    2774.0      0.15       1.3       0.0                           64765336.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'PE_64_DW01_add_2'
Information: Added key list 'DesignWare' to design 'PE_64'. (DDB-72)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:05    2635.2      0.23       2.0      10.1                           49617796.0000
    0:00:06    2678.9      0.00       0.0      10.1                           50711388.0000
    0:00:06    2678.9      0.00       0.0      10.1                           50711388.0000
    0:00:06    2677.7      0.03       0.2      10.1                           50600576.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%
    0:00:06    2677.7      0.03       0.2      10.1                           50600576.0000
    0:00:06    2677.7      0.03       0.2      10.1                           50600576.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:06    2629.1      0.03       0.2       3.3                           48441492.0000
    0:00:06    2627.8      0.02       0.2       3.3                           48324980.0000
    0:00:06    2627.8      0.02       0.2       3.3                           48324980.0000
    0:00:06    2624.8      0.01       0.1       3.3                           47952016.0000
    0:00:06    2624.8      0.01       0.1       3.3                           47952016.0000
    0:00:07    2624.8      0.01       0.1       3.3                           47952016.0000
    0:00:07    2624.8      0.01       0.1       3.3                           47952016.0000
    0:00:07    2625.3      0.01       0.1       3.3                           47999052.0000
    0:00:07    2625.3      0.01       0.1       3.3                           47999052.0000
    0:00:08    2626.1      0.01       0.1       3.3                           48007652.0000
    0:00:08    2626.1      0.01       0.1       3.3                           48007652.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2629.9      0.00       0.0       3.3                           48141716.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:08    2630.1      0.00       0.0       0.0                           48169864.0000
    0:00:08    2630.1      0.00       0.0       0.0                           48169864.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2630.1      0.00       0.0       0.0                           48169864.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:08    2596.8      0.00       0.0       0.0                           46396472.0000
    0:00:08    2602.7      0.00       0.0       0.0                           46542692.0000
    0:00:08    2602.7      0.00       0.0       0.0                           46542692.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2602.4      0.00       0.0       0.0                           46514548.0000
    0:00:08    2598.9      0.00       0.0       0.0                           46281080.0000
    0:00:08    2598.9      0.00       0.0       0.0                           46281080.0000
    0:00:08    2598.9      0.00       0.0       0.0                           46281080.0000
    0:00:08    2598.9      0.00       0.0       0.0                           46281080.0000
    0:00:08    2597.6      0.00       0.0       0.0                           46267308.0000
    0:00:08    2597.6      0.00       0.0       0.0                           46267308.0000
    0:00:08    2597.6      0.00       0.0       0.0                           46267308.0000
    0:00:08    2597.6      0.00       0.0       0.0                           46267308.0000
    0:00:09    2597.6      0.00       0.0       0.0                           46267308.0000
    0:00:09    2597.6      0.00       0.0       0.0                           46267308.0000
    0:00:09    2597.1      0.00       0.0       0.0                           46226436.0000
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_PE_64
Version: Q-2019.12-SP5-5
Date   : Fri Apr 30 16:39:23 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: io_in_a_reg[6]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: uut/c2_s_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top_PE_64          8000                  saed32hvt_ss0p95v125c
  r4_mb8             8000                  saed32hvt_ss0p95v125c
  PE_64              8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  io_in_a_reg[6]/CLK (DFFX1_HVT)           0.00       0.00 r
  io_in_a_reg[6]/QN (DFFX1_HVT)            0.16       0.16 r
  U3/Y (INVX1_HVT)                         0.06       0.22 f
  uut/io_in_a[6] (PE_64)                   0.00       0.22 f
  uut/MULTuut/mx[6] (r4_mb8)               0.00       0.22 f
  uut/MULTuut/U25/Y (INVX2_HVT)            0.04       0.25 r
  uut/MULTuut/U150/Y (XNOR2X2_HVT)         0.16       0.41 r
  uut/MULTuut/U148/Y (INVX2_HVT)           0.05       0.45 f
  uut/MULTuut/U175/Y (OA22X1_HVT)          0.09       0.55 f
  uut/MULTuut/U168/Y (AND2X1_HVT)          0.09       0.63 f
  uut/MULTuut/U132/Y (NAND2X0_HVT)         0.06       0.70 r
  uut/MULTuut/U106/Y (NAND2X0_HVT)         0.11       0.81 f
  uut/MULTuut/U5/Y (XOR2X1_HVT)            0.18       0.99 r
  uut/MULTuut/U17/Y (XOR3X2_HVT)           0.13       1.12 f
  uut/MULTuut/sum[10] (r4_mb8)             0.00       1.12 f
  uut/U86/Y (XOR3X2_HVT)                   0.23       1.35 r
  uut/U7/Y (INVX0_HVT)                     0.04       1.39 f
  uut/U89/Y (AND2X1_HVT)                   0.08       1.47 f
  uut/U94/Y (OR2X1_HVT)                    0.08       1.55 f
  uut/U39/Y (INVX0_HVT)                    0.03       1.58 r
  uut/U102/Y (NAND2X0_HVT)                 0.04       1.62 f
  uut/U142/Y (OA21X1_HVT)                  0.11       1.73 f
  uut/U5/Y (INVX0_HVT)                     0.04       1.77 r
  uut/U4/Y (INVX0_HVT)                     0.04       1.81 f
  uut/U24/Y (XOR2X2_HVT)                   0.13       1.95 r
  uut/U22/Y (AO21X1_HVT)                   0.11       2.06 r
  uut/c2_s_reg[11]/D (DFFX1_HVT)           0.00       2.06 r
  data arrival time                                   2.06

  clock CLK (rise edge)                    2.15       2.15
  clock network delay (ideal)              0.00       2.15
  uut/c2_s_reg[11]/CLK (DFFX1_HVT)         0.00       2.15 r
  library setup time                      -0.09       2.06
  data required time                                  2.06
  -----------------------------------------------------------
  data required time                                  2.06
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
set current_design PE_64
PE_64
report_area
 
****************************************
Report : area
Design : PE_64
Version: Q-2019.12-SP5-5
Date   : Fri Apr 30 16:39:23 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                          167
Number of nets:                           700
Number of cells:                          588
Number of combinational cells:            534
Number of sequential cells:                49
Number of macros/black boxes:               0
Number of buf/inv:                        105
Number of references:                      27

Combinational area:               1513.935815
Buf/Inv area:                      143.591361
Noncombinational area:             323.017035
Macro/Black Box area:                0.000000
Net Interconnect area:             321.891447

Total cell area:                  1836.952850
Total area:                       2158.844296
1
write_file -f ddc -hier -output designs/PE.ddc
Writing ddc file 'designs/PE.ddc'.
1
write_file -f verilog -hier -output designs/PE.v
Writing verilog file '/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/designs/PE.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module PE_64 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
#set current_design top_PE_64
#write_file -f ddc -hier -output designs/PE_top.ddc
#write_file -f verilog -hier -output designs/PE_top.v
# this is another way to set the constraint for primary input-to-output paths. Use this for combinational logic circuits.
# set_max_delay 0.33 -from [all_inputs] -to [all_outputs]
# first compile
#remove_design
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Memory usage for this session 180 Mbytes.
Memory usage for this session including child processes 180 Mbytes.
CPU usage for this session 16 seconds ( 0.00 hours ).
Elapsed time for this session 124 seconds ( 0.03 hours ).

Thank you...
