[advanced]
param=compiler.userPostSysLinkOverlayTcl=/home/fpga/workspace/lab3_vitis/krnl_reconnect.tcl
