{
  "module_name": "fusb302_reg.h",
  "hash_id": "566fe33305030518e700d96d1f5d27cb37e7f262d0f306e0125479986bfe736c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/typec/tcpm/fusb302_reg.h",
  "human_readable_source": " \n \n\n#ifndef FUSB302_REG_H\n#define FUSB302_REG_H\n\n#define FUSB_REG_DEVICE_ID\t\t\t0x01\n#define FUSB_REG_SWITCHES0\t\t\t0x02\n#define FUSB_REG_SWITCHES0_CC2_PU_EN\t\tBIT(7)\n#define FUSB_REG_SWITCHES0_CC1_PU_EN\t\tBIT(6)\n#define FUSB_REG_SWITCHES0_VCONN_CC2\t\tBIT(5)\n#define FUSB_REG_SWITCHES0_VCONN_CC1\t\tBIT(4)\n#define FUSB_REG_SWITCHES0_MEAS_CC2\t\tBIT(3)\n#define FUSB_REG_SWITCHES0_MEAS_CC1\t\tBIT(2)\n#define FUSB_REG_SWITCHES0_CC2_PD_EN\t\tBIT(1)\n#define FUSB_REG_SWITCHES0_CC1_PD_EN\t\tBIT(0)\n#define FUSB_REG_SWITCHES1\t\t\t0x03\n#define FUSB_REG_SWITCHES1_POWERROLE\t\tBIT(7)\n#define FUSB_REG_SWITCHES1_SPECREV1\t\tBIT(6)\n#define FUSB_REG_SWITCHES1_SPECREV0\t\tBIT(5)\n#define FUSB_REG_SWITCHES1_DATAROLE\t\tBIT(4)\n#define FUSB_REG_SWITCHES1_AUTO_GCRC\t\tBIT(2)\n#define FUSB_REG_SWITCHES1_TXCC2_EN\t\tBIT(1)\n#define FUSB_REG_SWITCHES1_TXCC1_EN\t\tBIT(0)\n#define FUSB_REG_MEASURE\t\t\t0x04\n#define FUSB_REG_MEASURE_MDAC5\t\t\tBIT(7)\n#define FUSB_REG_MEASURE_MDAC4\t\t\tBIT(6)\n#define FUSB_REG_MEASURE_MDAC3\t\t\tBIT(5)\n#define FUSB_REG_MEASURE_MDAC2\t\t\tBIT(4)\n#define FUSB_REG_MEASURE_MDAC1\t\t\tBIT(3)\n#define FUSB_REG_MEASURE_MDAC0\t\t\tBIT(2)\n#define FUSB_REG_MEASURE_VBUS\t\t\tBIT(1)\n#define FUSB_REG_MEASURE_XXXX5\t\t\tBIT(0)\n#define FUSB_REG_CONTROL0\t\t\t0x06\n#define FUSB_REG_CONTROL0_TX_FLUSH\t\tBIT(6)\n#define FUSB_REG_CONTROL0_INT_MASK\t\tBIT(5)\n#define FUSB_REG_CONTROL0_HOST_CUR_MASK\t\t(0xC)\n#define FUSB_REG_CONTROL0_HOST_CUR_HIGH\t\t(0xC)\n#define FUSB_REG_CONTROL0_HOST_CUR_MED\t\t(0x8)\n#define FUSB_REG_CONTROL0_HOST_CUR_DEF\t\t(0x4)\n#define FUSB_REG_CONTROL0_TX_START\t\tBIT(0)\n#define FUSB_REG_CONTROL1\t\t\t0x07\n#define FUSB_REG_CONTROL1_ENSOP2DB\t\tBIT(6)\n#define FUSB_REG_CONTROL1_ENSOP1DB\t\tBIT(5)\n#define FUSB_REG_CONTROL1_BIST_MODE2\t\tBIT(4)\n#define FUSB_REG_CONTROL1_RX_FLUSH\t\tBIT(2)\n#define FUSB_REG_CONTROL1_ENSOP2\t\tBIT(1)\n#define FUSB_REG_CONTROL1_ENSOP1\t\tBIT(0)\n#define FUSB_REG_CONTROL2\t\t\t0x08\n#define FUSB_REG_CONTROL2_MODE\t\t\tBIT(1)\n#define FUSB_REG_CONTROL2_MODE_MASK\t\t(0x6)\n#define FUSB_REG_CONTROL2_MODE_DFP\t\t(0x6)\n#define FUSB_REG_CONTROL2_MODE_UFP\t\t(0x4)\n#define FUSB_REG_CONTROL2_MODE_DRP\t\t(0x2)\n#define FUSB_REG_CONTROL2_MODE_NONE\t\t(0x0)\n#define FUSB_REG_CONTROL2_TOGGLE\t\tBIT(0)\n#define FUSB_REG_CONTROL3\t\t\t0x09\n#define FUSB_REG_CONTROL3_SEND_HARDRESET\tBIT(6)\n#define FUSB_REG_CONTROL3_BIST_TMODE\t\tBIT(5)\t \n#define FUSB_REG_CONTROL3_AUTO_HARDRESET\tBIT(4)\n#define FUSB_REG_CONTROL3_AUTO_SOFTRESET\tBIT(3)\n#define FUSB_REG_CONTROL3_N_RETRIES\t\tBIT(1)\n#define FUSB_REG_CONTROL3_N_RETRIES_MASK\t(0x6)\n#define FUSB_REG_CONTROL3_N_RETRIES_3\t\t(0x6)\n#define FUSB_REG_CONTROL3_N_RETRIES_2\t\t(0x4)\n#define FUSB_REG_CONTROL3_N_RETRIES_1\t\t(0x2)\n#define FUSB_REG_CONTROL3_AUTO_RETRY\t\tBIT(0)\n#define FUSB_REG_MASK\t\t\t\t0x0A\n#define FUSB_REG_MASK_VBUSOK\t\t\tBIT(7)\n#define FUSB_REG_MASK_ACTIVITY\t\t\tBIT(6)\n#define FUSB_REG_MASK_COMP_CHNG\t\t\tBIT(5)\n#define FUSB_REG_MASK_CRC_CHK\t\t\tBIT(4)\n#define FUSB_REG_MASK_ALERT\t\t\tBIT(3)\n#define FUSB_REG_MASK_WAKE\t\t\tBIT(2)\n#define FUSB_REG_MASK_COLLISION\t\t\tBIT(1)\n#define FUSB_REG_MASK_BC_LVL\t\t\tBIT(0)\n#define FUSB_REG_POWER\t\t\t\t0x0B\n#define FUSB_REG_POWER_PWR\t\t\tBIT(0)\n#define FUSB_REG_POWER_PWR_LOW\t\t\t0x1\n#define FUSB_REG_POWER_PWR_MEDIUM\t\t0x3\n#define FUSB_REG_POWER_PWR_HIGH\t\t\t0x7\n#define FUSB_REG_POWER_PWR_ALL\t\t\t0xF\n#define FUSB_REG_RESET\t\t\t\t0x0C\n#define FUSB_REG_RESET_PD_RESET\t\t\tBIT(1)\n#define FUSB_REG_RESET_SW_RESET\t\t\tBIT(0)\n#define FUSB_REG_MASKA\t\t\t\t0x0E\n#define FUSB_REG_MASKA_OCP_TEMP\t\t\tBIT(7)\n#define FUSB_REG_MASKA_TOGDONE\t\t\tBIT(6)\n#define FUSB_REG_MASKA_SOFTFAIL\t\t\tBIT(5)\n#define FUSB_REG_MASKA_RETRYFAIL\t\tBIT(4)\n#define FUSB_REG_MASKA_HARDSENT\t\t\tBIT(3)\n#define FUSB_REG_MASKA_TX_SUCCESS\t\tBIT(2)\n#define FUSB_REG_MASKA_SOFTRESET\t\tBIT(1)\n#define FUSB_REG_MASKA_HARDRESET\t\tBIT(0)\n#define FUSB_REG_MASKB\t\t\t\t0x0F\n#define FUSB_REG_MASKB_GCRCSENT\t\t\tBIT(0)\n#define FUSB_REG_STATUS0A\t\t\t0x3C\n#define FUSB_REG_STATUS0A_SOFTFAIL\t\tBIT(5)\n#define FUSB_REG_STATUS0A_RETRYFAIL\t\tBIT(4)\n#define FUSB_REG_STATUS0A_POWER\t\t\tBIT(2)\n#define FUSB_REG_STATUS0A_RX_SOFT_RESET\t\tBIT(1)\n#define FUSB_REG_STATUS0A_RX_HARD_RESET\t\tBIT(0)\n#define FUSB_REG_STATUS1A\t\t\t0x3D\n#define FUSB_REG_STATUS1A_TOGSS\t\t\tBIT(3)\n#define FUSB_REG_STATUS1A_TOGSS_RUNNING\t\t0x0\n#define FUSB_REG_STATUS1A_TOGSS_SRC1\t\t0x1\n#define FUSB_REG_STATUS1A_TOGSS_SRC2\t\t0x2\n#define FUSB_REG_STATUS1A_TOGSS_SNK1\t\t0x5\n#define FUSB_REG_STATUS1A_TOGSS_SNK2\t\t0x6\n#define FUSB_REG_STATUS1A_TOGSS_AA\t\t0x7\n#define FUSB_REG_STATUS1A_TOGSS_POS\t\t(3)\n#define FUSB_REG_STATUS1A_TOGSS_MASK\t\t(0x7)\n#define FUSB_REG_STATUS1A_RXSOP2DB\t\tBIT(2)\n#define FUSB_REG_STATUS1A_RXSOP1DB\t\tBIT(1)\n#define FUSB_REG_STATUS1A_RXSOP\t\t\tBIT(0)\n#define FUSB_REG_INTERRUPTA\t\t\t0x3E\n#define FUSB_REG_INTERRUPTA_OCP_TEMP\t\tBIT(7)\n#define FUSB_REG_INTERRUPTA_TOGDONE\t\tBIT(6)\n#define FUSB_REG_INTERRUPTA_SOFTFAIL\t\tBIT(5)\n#define FUSB_REG_INTERRUPTA_RETRYFAIL\t\tBIT(4)\n#define FUSB_REG_INTERRUPTA_HARDSENT\t\tBIT(3)\n#define FUSB_REG_INTERRUPTA_TX_SUCCESS\t\tBIT(2)\n#define FUSB_REG_INTERRUPTA_SOFTRESET\t\tBIT(1)\n#define FUSB_REG_INTERRUPTA_HARDRESET\t\tBIT(0)\n#define FUSB_REG_INTERRUPTB\t\t\t0x3F\n#define FUSB_REG_INTERRUPTB_GCRCSENT\t\tBIT(0)\n#define FUSB_REG_STATUS0\t\t\t0x40\n#define FUSB_REG_STATUS0_VBUSOK\t\t\tBIT(7)\n#define FUSB_REG_STATUS0_ACTIVITY\t\tBIT(6)\n#define FUSB_REG_STATUS0_COMP\t\t\tBIT(5)\n#define FUSB_REG_STATUS0_CRC_CHK\t\tBIT(4)\n#define FUSB_REG_STATUS0_ALERT\t\t\tBIT(3)\n#define FUSB_REG_STATUS0_WAKE\t\t\tBIT(2)\n#define FUSB_REG_STATUS0_BC_LVL_MASK\t\t0x03\n#define FUSB_REG_STATUS0_BC_LVL_0_200\t\t0x0\n#define FUSB_REG_STATUS0_BC_LVL_200_600\t\t0x1\n#define FUSB_REG_STATUS0_BC_LVL_600_1230\t0x2\n#define FUSB_REG_STATUS0_BC_LVL_1230_MAX\t0x3\n#define FUSB_REG_STATUS0_BC_LVL1\t\tBIT(1)\n#define FUSB_REG_STATUS0_BC_LVL0\t\tBIT(0)\n#define FUSB_REG_STATUS1\t\t\t0x41\n#define FUSB_REG_STATUS1_RXSOP2\t\t\tBIT(7)\n#define FUSB_REG_STATUS1_RXSOP1\t\t\tBIT(6)\n#define FUSB_REG_STATUS1_RX_EMPTY\t\tBIT(5)\n#define FUSB_REG_STATUS1_RX_FULL\t\tBIT(4)\n#define FUSB_REG_STATUS1_TX_EMPTY\t\tBIT(3)\n#define FUSB_REG_STATUS1_TX_FULL\t\tBIT(2)\n#define FUSB_REG_INTERRUPT\t\t\t0x42\n#define FUSB_REG_INTERRUPT_VBUSOK\t\tBIT(7)\n#define FUSB_REG_INTERRUPT_ACTIVITY\t\tBIT(6)\n#define FUSB_REG_INTERRUPT_COMP_CHNG\t\tBIT(5)\n#define FUSB_REG_INTERRUPT_CRC_CHK\t\tBIT(4)\n#define FUSB_REG_INTERRUPT_ALERT\t\tBIT(3)\n#define FUSB_REG_INTERRUPT_WAKE\t\t\tBIT(2)\n#define FUSB_REG_INTERRUPT_COLLISION\t\tBIT(1)\n#define FUSB_REG_INTERRUPT_BC_LVL\t\tBIT(0)\n#define FUSB_REG_FIFOS\t\t\t\t0x43\n\n \nenum fusb302_txfifo_tokens {\n\tFUSB302_TKN_TXON = 0xA1,\n\tFUSB302_TKN_SYNC1 = 0x12,\n\tFUSB302_TKN_SYNC2 = 0x13,\n\tFUSB302_TKN_SYNC3 = 0x1B,\n\tFUSB302_TKN_RST1 = 0x15,\n\tFUSB302_TKN_RST2 = 0x16,\n\tFUSB302_TKN_PACKSYM = 0x80,\n\tFUSB302_TKN_JAMCRC = 0xFF,\n\tFUSB302_TKN_EOP = 0x14,\n\tFUSB302_TKN_TXOFF = 0xFE,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}