{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766529926797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766529926797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 14:45:26 2025 " "Processing started: Tue Dec 23 14:45:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766529926797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529926797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpio_wb -c gpio_wb " "Command: quartus_map --read_settings_files=on --write_settings_files=off gpio_wb -c gpio_wb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529926797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766529926982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766529926982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_bit " "Found entity 1: gpio_bit" {  } { { "../rtl/verilog/gpio_bit.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_bit.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529933025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529933025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_wrapper " "Found entity 1: gpio_wrapper" {  } { { "../rtl/verilog/gpio_wrapper.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529933026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529933026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_regs " "Found entity 1: gpio_regs" {  } { { "../rtl/verilog/gpio_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_regs.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529933029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529933029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_slave_adapter " "Found entity 1: wb_slave_adapter" {  } { { "../../../common/lib/rtl/wb_slave_adapter.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529933029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529933029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_wb " "Found entity 1: gpio_wb" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529933030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529933030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpio_wb " "Elaborating entity \"gpio_wb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766529933082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_slave_adapter wb_slave_adapter:u_wb_adapter " "Elaborating entity \"wb_slave_adapter\" for hierarchy \"wb_slave_adapter:u_wb_adapter\"" {  } { { "../rtl/verilog/gpio_wb.sv" "u_wb_adapter" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529933111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_regs gpio_regs:u_gpio_regs " "Elaborating entity \"gpio_regs\" for hierarchy \"gpio_regs:u_gpio_regs\"" {  } { { "../rtl/verilog/gpio_wb.sv" "u_gpio_regs" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529933112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_wrapper gpio_wrapper:u_gpio_wrapper " "Elaborating entity \"gpio_wrapper\" for hierarchy \"gpio_wrapper:u_gpio_wrapper\"" {  } { { "../rtl/verilog/gpio_wb.sv" "u_gpio_wrapper" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529933140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_bit gpio_wrapper:u_gpio_wrapper\|gpio_bit:gen_gpio_bits\[0\].u_gpio_bit " "Elaborating entity \"gpio_bit\" for hierarchy \"gpio_wrapper:u_gpio_wrapper\|gpio_bit:gen_gpio_bits\[0\].u_gpio_bit\"" {  } { { "../rtl/verilog/gpio_wrapper.sv" "gen_gpio_bits\[0\].u_gpio_bit" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529933142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wb_err_o GND " "Pin \"wb_err_o\" is stuck at GND" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766529936772 "|gpio_wb|wb_err_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_stall_o GND " "Pin \"wb_stall_o\" is stuck at GND" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766529936772 "|gpio_wb|wb_stall_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766529936772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766529936940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766529939892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529939892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_wb_cti\[0\] " "No output dependent on input pin \"s_wb_cti\[0\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|s_wb_cti[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_wb_cti\[1\] " "No output dependent on input pin \"s_wb_cti\[1\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|s_wb_cti[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_wb_cti\[2\] " "No output dependent on input pin \"s_wb_cti\[2\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|s_wb_cti[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_wb_bte\[0\] " "No output dependent on input pin \"s_wb_bte\[0\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|s_wb_bte[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_wb_bte\[1\] " "No output dependent on input pin \"s_wb_bte\[1\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|s_wb_bte[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[7\] " "No output dependent on input pin \"wb_adr_i\[7\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[8\] " "No output dependent on input pin \"wb_adr_i\[8\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[9\] " "No output dependent on input pin \"wb_adr_i\[9\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[10\] " "No output dependent on input pin \"wb_adr_i\[10\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[11\] " "No output dependent on input pin \"wb_adr_i\[11\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[12\] " "No output dependent on input pin \"wb_adr_i\[12\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[13\] " "No output dependent on input pin \"wb_adr_i\[13\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[14\] " "No output dependent on input pin \"wb_adr_i\[14\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[15\] " "No output dependent on input pin \"wb_adr_i\[15\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[16\] " "No output dependent on input pin \"wb_adr_i\[16\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[17\] " "No output dependent on input pin \"wb_adr_i\[17\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[18\] " "No output dependent on input pin \"wb_adr_i\[18\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[19\] " "No output dependent on input pin \"wb_adr_i\[19\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[20\] " "No output dependent on input pin \"wb_adr_i\[20\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[21\] " "No output dependent on input pin \"wb_adr_i\[21\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[22\] " "No output dependent on input pin \"wb_adr_i\[22\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[23\] " "No output dependent on input pin \"wb_adr_i\[23\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[24\] " "No output dependent on input pin \"wb_adr_i\[24\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[25\] " "No output dependent on input pin \"wb_adr_i\[25\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[26\] " "No output dependent on input pin \"wb_adr_i\[26\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[27\] " "No output dependent on input pin \"wb_adr_i\[27\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[28\] " "No output dependent on input pin \"wb_adr_i\[28\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[29\] " "No output dependent on input pin \"wb_adr_i\[29\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[30\] " "No output dependent on input pin \"wb_adr_i\[30\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_adr_i\[31\] " "No output dependent on input pin \"wb_adr_i\[31\]\"" {  } { { "../rtl/verilog/gpio_wb.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wb.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529940093 "|gpio_wb|wb_adr_i[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766529940093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4344 " "Implemented 4344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766529940094 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766529940094 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1766529940094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4198 " "Implemented 4198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766529940094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766529940094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766529940104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 14:45:40 2025 " "Processing ended: Tue Dec 23 14:45:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766529940104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766529940104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766529940104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529940104 ""}
