Simulator report for hw_dma_to_descriptors_via_state_machine
Thu Jun 04 13:15:26 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1320 nodes   ;
; Simulation Coverage         ;      33.59 % ;
; Total Number of Transitions ; 28206        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      33.59 % ;
; Total nodes checked                                 ; 1320         ;
; Total output ports checked                          ; 1319         ;
; Total output ports with complete 1/0-value coverage ; 443          ;
; Total output ports with no 1/0-value coverage       ; 876          ;
; Total output ports with no 1-value coverage         ; 876          ;
; Total output ports with no 0-value coverage         ; 876          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                      ; Output Port Name                                                                                                                                                                                               ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |hw_dma_to_descriptors_via_state_machine|actual_reset_current_word_counter_n~0                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|actual_reset_current_word_counter_n~0                                                                                                                                 ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[3]~reg0                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[3]~reg0                                                                                                                                          ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[2]~reg0                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[2]~reg0                                                                                                                                          ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[1]~reg0                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[1]~reg0                                                                                                                                          ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|always1~0                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|always1~0                                                                                                                                                             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|state~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|state~8                                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|state~9                                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~10                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~11                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~12                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~12                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~13                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~14                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~15                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~24                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~24                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~25                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~25                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~26                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~26                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~27                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~27                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~28                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~28                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~29                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~29                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~30                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~30                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~31                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~31                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state[0]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[0]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state~32                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~32                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|state~33                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~33                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|WideOr5                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|WideOr5                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|state[7]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[7]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[6]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[6]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[5]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[5]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[4]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[4]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[3]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[3]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[2]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[2]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[1]~reg0                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|state[1]~reg0                                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|clk                                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|clk                                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|start                                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|start                                                                                                                                                                 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|async_start                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|async_start                                                                                                                                                           ; out              ;
; |hw_dma_to_descriptors_via_state_machine|finish                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|finish                                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[2]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|master_address[2]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[3]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|master_address[3]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[4]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|master_address[4]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[5]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|master_address[5]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[9]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|master_address[9]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[15]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[15]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_write                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|master_write                                                                                                                                                          ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_read                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|master_read                                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[0]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[0]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[1]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[1]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[2]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[2]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[3]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[3]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[4]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[4]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[5]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[5]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[6]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[6]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[7]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[7]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[8]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[8]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[9]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_readdata[9]                                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[10]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[10]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[11]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[11]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[12]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[12]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[13]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[13]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[14]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[14]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[15]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[15]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[16]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[16]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[17]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[17]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[18]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[18]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[19]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[19]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[20]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[20]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[21]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[21]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[22]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[22]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[23]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[23]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[24]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[24]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[25]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[25]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[26]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[26]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[27]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[27]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[28]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[28]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[29]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[29]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[30]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[30]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_readdata[31]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_readdata[31]                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[0]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[0]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[1]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[1]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[2]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[2]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[3]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[3]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[4]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[4]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[5]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[5]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[6]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[6]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[7]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[7]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[8]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[8]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[9]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_writedata[9]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[10]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[10]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[11]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[11]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[12]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[12]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[13]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[13]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[14]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[14]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[15]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[15]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[16]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[16]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[17]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[17]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[18]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[18]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[19]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[19]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[20]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[20]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[21]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[21]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[22]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[22]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[23]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[23]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[24]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[24]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[25]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[25]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[26]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[26]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[27]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[27]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[28]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[28]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[29]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[29]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[30]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[30]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_writedata[31]                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|master_writedata[31]                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[0]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[0]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[1]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[1]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[2]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[2]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[3]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[3]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[4]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[4]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[5]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[5]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[6]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[6]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[7]                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state[7]                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[0]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[0]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[1]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[1]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[2]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[2]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[4]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[4]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[5]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[5]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[6]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[6]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[7]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[7]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[8]                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[8]                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[0]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[0]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[1]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[1]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[2]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[2]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[4]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[4]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[5]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[5]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[7]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[7]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_start                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_start                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|sync_start                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|sync_start                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_start                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|transfer_word_start                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_finish                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_finish                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_finish                                                                                                                                                  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_finish                                                                                                                                                  ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|reset_current_word_counter                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|reset_current_word_counter                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[0]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[0]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[1]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[1]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[2]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[2]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[3]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[3]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|inc_current_word_counter                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|inc_current_word_counter                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|latch_read_now                                                                                                                                                        ; |hw_dma_to_descriptors_via_state_machine|latch_read_now                                                                                                                                                        ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|actual_reset_current_word_counter_n                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|actual_reset_current_word_counter_n                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|is_write                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|is_write                                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[0]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[0]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[1]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[1]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[2]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[2]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[3]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[3]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[4]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[4]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[5]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[5]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[6]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[6]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[7]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[7]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[8]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[8]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[9]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_write_data[9]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[10]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[10]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[11]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[11]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[12]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[12]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[13]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[13]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[14]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[14]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[15]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[15]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[16]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[16]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[17]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[17]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[18]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[18]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[19]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[19]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[20]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[20]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[21]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[21]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[22]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[22]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[23]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[23]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[24]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[24]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[25]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[25]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[26]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[26]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[27]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[27]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[28]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[28]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[29]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[29]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[30]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[30]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_write_data[31]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_write_data[31]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[0]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[0]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[1]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[1]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[2]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[2]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[3]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[3]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[4]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[4]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[5]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[5]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[6]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[6]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[7]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[7]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[8]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[8]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[9]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_read_data[9]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[10]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[10]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[11]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[11]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[12]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[12]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[13]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[13]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[14]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[14]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[15]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[15]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[16]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[16]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[17]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[17]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[18]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[18]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[19]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[19]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[20]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[20]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[21]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[21]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[22]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[22]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[23]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[23]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[24]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[24]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[25]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[25]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[26]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[26]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[27]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[27]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[28]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[28]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[29]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[29]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[30]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[30]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_read_data[31]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|user_read_data[31]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[2]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|user_address[2]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[3]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|user_address[3]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[4]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|user_address[4]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[5]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|user_address[5]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[9]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|user_address[9]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[15]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[15]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[2]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|read_address[2]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[3]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|read_address[3]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[4]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|read_address[4]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[5]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|read_address[5]                                                                                                                                                       ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[2]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|write_address[2]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[3]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|write_address[3]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[15]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[15]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[9]                                                                                        ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[9]                                                                                        ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[5]                                                                                        ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[5]                                                                                        ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[4]                                                                                        ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[4]                                                                                        ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[3]                                                                                        ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[3]                                                                                        ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[2]                                                                                        ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[2]                                                                                        ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~8                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~8                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~10                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~10                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~11                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~11                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~13                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~13                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~14                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~14                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~15                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~15                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~24                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~24                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~26                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~26                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~27                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~27                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~29                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~29                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~30                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~30                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~31                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~31                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~32                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~32                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~33                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~33                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~34                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~34                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~35                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~35                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[0]                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[0]                                                                                               ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~36                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~36                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~37                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~37                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|WideOr3                                                                                                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|WideOr3                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~39                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~39                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_mm_master_start                                                                                 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_mm_master_start                                                                                 ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|is_write                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|is_write                                                                                               ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|finish                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|finish                                                                                                 ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[2]                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[2]                                                                                               ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[1]                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[1]                                                                                               ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[31] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[31] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[30] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[30] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[29] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[29] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[28] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[28] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[27] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[27] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[26] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[26] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[25] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[25] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[24] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[24] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[23] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[23] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[22] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[22] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[21] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[21] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[20] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[20] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[19] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[19] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[18] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[18] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[17] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[17] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[16] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[16] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[15] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[15] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[14] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[14] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[13] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[13] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[12] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[12] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[11] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[11] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[10] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[10] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[9]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[9]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[8]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[8]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[7]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[7]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[6]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[6]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[5]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[5]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[4]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[4]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[3]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[3]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[2]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[2]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[1]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[1]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[0]  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latched_read_data[0]  ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~7               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~7               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~8               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~8               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~9               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~9               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~10              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~10              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~11              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~11              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~13              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~13              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~14              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~14              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~15              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~15              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[0]              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[0]              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~59              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~59              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[8]              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[8]              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|master_read           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|master_read           ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|master_write          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|master_write          ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latch_read_now        ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|latch_read_now        ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|finish                ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|finish                ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[2]              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[2]              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[1]              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[1]              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|actual_auto_reset_signal                                                                                           ; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|actual_auto_reset_signal                                                                                           ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2~0                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2~0                                                                                                            ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|async_trap                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|async_trap                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|sync2                                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|sync1                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|async_trap_and_reset_gen_1_pulse:make_start_signal|sync1                                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|Selector8~0                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|Selector8~0                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~0                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|Selector9~0                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~2                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|Selector9~2                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector10~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector10~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector10~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector10~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector11~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector11~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector12~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector12~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector13~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector13~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector13~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector13~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector13~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector13~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector14~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector14~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector14~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector14~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector14~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector14~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector14~4                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector14~4                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector15~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector15~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector15~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector15~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector15~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector15~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~0                                                                                            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~0                                                                                            ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~0           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~0           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~6           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~6           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~0           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~0           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~2           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~2           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~6           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~6           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~0           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~0           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~6           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~6           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~7          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~7          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~7          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~7          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~0                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~0                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~1                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~1                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~2                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~2                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~3                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~3                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~4                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~4                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~6                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~6                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~7                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~7                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~8                                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|LessThan0~8                                                                                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~10                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~10                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~12                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~12                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~14                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~14                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~16                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~16                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~18                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~18                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~20                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~20                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~22                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~22                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~24                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~24                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~26                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~26                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~28                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~28                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~30                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~30                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~32                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~32                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~33                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~33                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~34                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~34                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~35                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~35                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~36                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~36                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~37                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~37                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~38                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~38                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~39                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~39                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~40                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~40                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~41                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~41                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~42                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~42                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~43                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~43                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~44                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~44                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~45                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~45                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~46                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~46                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~47                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~47                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~48                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~48                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~49                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~49                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~50                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~50                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~51                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~51                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~52                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~52                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~53                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~53                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~54                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~54                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~0                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add0~0                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~2                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add0~2                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~7                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add0~7                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~12                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~12                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~0                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add1~0                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~2                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add1~2                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~0                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add2~0                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~1                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add2~1                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~2                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add2~2                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~3                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add2~3                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~4                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add2~4                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~5                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add2~5                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~6                                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|Add2~6                                                                                                                                                                ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal0~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal0~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal1~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal1~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal2~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal2~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal3~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal3~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal4~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal4~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal5~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal5~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal6~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal6~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Equal7~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Equal7~0                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal0~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal0~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal1~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal1~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal2~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal2~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal3~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal3~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal4~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal4~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal5~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal5~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal6~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal6~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal7~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Equal7~0                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal1~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal1~0              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal2~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal2~0              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal4~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal4~0              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal5~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal5~0              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal7~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal7~0              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal8~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal8~0              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal9~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal9~0              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                     ; Output Port Name                                                                                                                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~0                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~1                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~1                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~2                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~2                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~3                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~3                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~4                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~4                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~5                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~5                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~6                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~6                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~7                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~7                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~16                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~16                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~17                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~17                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~18                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~18                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~19                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~19                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~20                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~20                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~21                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~21                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~22                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~22                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~23                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~23                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|WideNor0                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|WideNor0                                                                                                                                                             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|state[15]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[15]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[14]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[14]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[13]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[13]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[12]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[12]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[11]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[11]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[10]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[10]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[9]~reg0                                                                                                                                                        ; |hw_dma_to_descriptors_via_state_machine|state[9]~reg0                                                                                                                                                        ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[8]~reg0                                                                                                                                                        ; |hw_dma_to_descriptors_via_state_machine|state[8]~reg0                                                                                                                                                        ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|reset_n                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|reset_n                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[0]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[0]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[1]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[1]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[2]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[2]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[3]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[3]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[4]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[4]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[5]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[5]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[6]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[6]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[7]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[7]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[0]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[0]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[1]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[1]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[2]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[2]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[3]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[3]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[4]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[4]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[5]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[5]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[6]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[6]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[7]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[7]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[8]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[8]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[9]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[9]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[10]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[10]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[11]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[11]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[12]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[12]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[13]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[13]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[14]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[14]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[15]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[15]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[16]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[16]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[17]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[17]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[18]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[18]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[19]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[19]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[20]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[20]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[21]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[21]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[22]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[22]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[23]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[23]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[24]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[24]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[25]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[25]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[26]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[26]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[27]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[27]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[28]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[28]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[29]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[29]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[30]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[30]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[31]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[31]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[0]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[0]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[1]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[1]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[2]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[2]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[3]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[3]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[4]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[4]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[5]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[5]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[6]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[6]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[7]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[7]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[8]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[8]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[9]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[9]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[10]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[10]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[11]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[11]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[12]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[12]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[13]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[13]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[14]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[14]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[15]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[15]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[16]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[16]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[17]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[17]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[18]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[18]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[19]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[19]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[20]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[20]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[21]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[21]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[22]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[22]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[23]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[23]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[24]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[24]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[25]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[25]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[26]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[26]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[27]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[27]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[28]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[28]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[29]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[29]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[30]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[30]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[31]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[31]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_address[0]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[0]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[1]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[1]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[6]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[6]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[7]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[7]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[8]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[8]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[10]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[10]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[11]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[11]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[12]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[12]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[13]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[13]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[14]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[14]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[16]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[16]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[17]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[17]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[18]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[18]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[19]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[19]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[20]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[20]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[21]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[21]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[22]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[22]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[23]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[23]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[24]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[24]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[25]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[25]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[26]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[26]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[27]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[27]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[28]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[28]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[29]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[29]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[30]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[30]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[31]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[31]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[0]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[0]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[1]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[1]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[2]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[2]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[3]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[3]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[0]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[0]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[1]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[1]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[2]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[2]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[3]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[3]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[4]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[4]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[5]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[5]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[6]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[6]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[7]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[7]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_waitrequest                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_waitrequest                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state[8]                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state[8]                                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[9]                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state[9]                                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[10]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[10]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[11]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[11]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[12]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[12]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[13]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[13]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[14]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[14]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[15]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[15]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[3]                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[3]                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[9]                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[9]                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[10]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[10]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[11]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[11]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[12]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[12]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[13]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[13]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[14]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[14]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[15]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[15]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[3]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[3]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[6]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[6]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[8]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[8]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[9]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[9]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[10]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[10]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[11]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[11]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[12]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[12]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[13]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[13]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[14]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[14]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[15]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[15]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[0]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[0]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[1]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[1]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[2]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[2]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[3]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[3]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[4]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[4]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[5]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[5]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[6]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[6]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[7]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[7]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[8]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[8]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[9]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[9]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[10]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[10]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[11]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[11]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[12]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[12]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[13]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[13]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[14]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[14]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[15]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[15]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[16]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[16]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[17]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[17]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[18]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[18]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[19]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[19]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[20]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[20]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[21]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[21]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[22]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[22]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[23]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[23]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[24]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[24]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[25]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[25]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[26]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[26]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[27]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[27]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[28]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[28]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[29]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[29]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[30]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[30]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[31]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[31]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[0]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[0]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[1]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[1]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[6]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[6]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[7]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[7]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[8]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[8]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[10]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[10]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[11]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[11]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[12]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[12]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[13]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[13]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[14]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[14]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[16]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[16]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[17]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[17]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[18]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[18]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[19]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[19]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[20]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[20]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[21]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[21]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[22]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[22]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[23]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[23]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[24]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[24]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[25]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[25]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[26]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[26]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[27]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[27]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[28]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[28]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[29]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[29]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[30]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[30]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[31]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[31]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[0]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[0]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[1]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[1]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[6]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[6]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[7]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[7]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[8]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[8]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[9]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[9]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[10]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[10]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[11]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[11]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[12]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[12]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[13]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[13]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[14]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[14]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[15]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[15]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[16]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[16]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[17]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[17]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[18]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[18]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[19]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[19]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[20]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[20]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[21]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[21]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[22]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[22]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[23]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[23]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[24]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[24]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[25]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[25]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[26]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[26]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[27]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[27]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[28]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[28]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[29]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[29]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[30]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[30]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[31]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[31]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[0]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[0]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[1]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[1]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[4]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[4]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[5]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[5]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[6]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[6]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[7]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[7]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[8]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[8]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[9]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[9]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[10]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[10]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[11]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[11]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[12]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[12]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[13]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[13]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[14]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[14]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[15]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[15]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[16]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[16]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[17]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[17]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[18]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[18]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[19]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[19]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[20]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[20]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[21]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[21]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[22]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[22]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[23]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[23]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[24]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[24]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[25]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[25]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[26]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[26]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[27]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[27]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[28]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[28]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[29]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[29]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[30]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[30]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[31]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[31]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[0]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[0]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[1]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[1]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[2]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[2]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[3]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[3]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[31]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[31]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[30]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[30]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[29]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[29]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[28]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[28]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[27]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[27]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[26]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[26]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[25]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[25]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[24]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[24]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[23]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[23]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[22]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[22]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[21]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[21]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[20]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[20]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[19]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[19]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[18]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[18]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[17]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[17]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[16]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[16]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[14]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[14]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[13]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[13]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[12]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[12]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[11]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[11]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[10]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[10]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[8]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[8]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[7]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[7]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[6]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[6]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[1]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[1]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[0]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[0]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~0                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~1                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~1                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~2                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~2                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~3                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~3                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~4                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~4                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~5                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~5                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~6                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~6                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~7                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~7                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~9                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~9                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~12                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~12                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~16                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~16                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~17                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~17                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~18                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~18                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~19                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~19                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~20                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~20                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~21                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~21                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~22                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~22                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~23                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~23                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~25                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~25                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~28                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~28                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|WideNor0                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|WideNor0                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[15]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[15]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[14]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[14]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[13]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[13]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[12]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[12]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[11]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[11]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[10]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[10]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[9]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[9]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[8]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[8]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[6]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[6]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[3]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[3]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~0  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~0  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~1  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~1  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~2  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~2  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~3  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~3  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~4  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~4  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~5  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~5  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~6  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~6  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~7  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~7  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~8  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~8  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~9  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~9  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~10 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~10 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~11 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~11 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~12 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~12 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~13 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~13 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~14 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~14 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~15 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~15 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~0              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~1              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~1              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~2              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~2              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~3              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~3              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~4              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~4              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~5              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~5              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~6              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~6              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~12             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~12             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~16             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~16             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~17             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~17             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~18             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~18             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~19             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~19             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~20             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~20             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~21             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~21             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~22             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~22             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~23             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~23             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~24             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~24             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~25             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~25             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~26             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~26             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~27             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~27             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~28             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~28             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~29             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~29             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~30             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~30             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~31             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~31             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~32             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~32             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~33             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~33             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~34             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~34             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~35             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~35             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~36             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~36             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~37             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~37             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~38             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~38             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~39             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~39             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~40             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~40             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~41             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~41             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~42             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~42             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~43             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~43             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~44             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~44             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~45             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~45             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~46             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~46             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~47             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~47             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~48             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~48             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~49             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~49             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~50             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~50             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~51             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~51             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~52             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~52             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~53             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~53             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~54             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~54             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~55             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~55             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|WideNor0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|WideNor0             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[0] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[0] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[15]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[15]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[14]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[14]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[13]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[13]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[12]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[12]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[11]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[11]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[10]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[10]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[9]             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[9]             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[3]             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[3]             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[1] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[1] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[2] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[2] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[3] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[3] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[4] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[4] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[5] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[5] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[6] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[6] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[7] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[7] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector8~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector8~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector8~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector8~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector8~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector8~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector9~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector9~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~4                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector9~4                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector10~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector10~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector10~2                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector10~2                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector11~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~3                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector11~3                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector11~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector12~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~3                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector12~3                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector12~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector13~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector13~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector13~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector13~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector14~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector14~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector15~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector15~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector15~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector15~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~3                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~3                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~0                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~0                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~2                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~2                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~3                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~3                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~7          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~7          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~8          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~8          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~4         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~4         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~2         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~2         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~0         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~0         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~2         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~2         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~4         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~4         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~7         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~7         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~8         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~8         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~2         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~2         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~7         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~7         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~5                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~5                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~9                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~9                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~11                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~11                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~13                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~13                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~15                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~15                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~17                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~17                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~19                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~19                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~21                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~21                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~23                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~23                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~25                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~25                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~27                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~27                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~29                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~29                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~31                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~31                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~7          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~7          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~8          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~8          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~9          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~9          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~10         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~10         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~11         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~11         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~12         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~12         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~13         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~13         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~14         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~14         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~15         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~15         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~16         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~16         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~17         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~17         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~18         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~18         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~19         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~19         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~20         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~20         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~21         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~21         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~22         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~22         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~23         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~23         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~24         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~24         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~25         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~25         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~26         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~26         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~27         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~27         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~28         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~28         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~29         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~29         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~30         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~30         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~1                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~1                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~3                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~3                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~4                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~4                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~5                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~5                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~6                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~6                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~17                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~17                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~18                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~18                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~19                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~19                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~20                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~20                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~21                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~21                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~22                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~22                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~23                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~23                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~24                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~24                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~25                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~25                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~26                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~26                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~27                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~27                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~28                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~28                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~29                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~29                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~30                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~30                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~31                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~31                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~32                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~32                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~33                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~33                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~34                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~34                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~35                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~35                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~36                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~36                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~37                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~37                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~38                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~38                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~39                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~39                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~40                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~40                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~41                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~41                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~42                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~42                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~43                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~43                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~44                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~44                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~45                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~45                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~46                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~46                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~47                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~47                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~48                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~48                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~49                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~49                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~50                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~50                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~51                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~51                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~52                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~52                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~53                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~53                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~54                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~54                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~55                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~55                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~56                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~56                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~57                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~57                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~58                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~58                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~59                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~59                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~60                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~60                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~61                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~61                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~62                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~62                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~63                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~63                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~64                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~64                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~65                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~65                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~66                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~66                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~67                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~67                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~68                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~68                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~69                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~69                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~70                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~70                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~71                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~71                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~72                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~72                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~73                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~73                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~74                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~74                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~75                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~75                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~76                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~76                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~77                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~77                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~78                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~78                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~79                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~79                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~80                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~80                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~81                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~81                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~82                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~82                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~83                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~83                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~84                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~84                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~85                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~85                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~1                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~1                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~3                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~3                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~4                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~4                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~5                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~5                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~6                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~6                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~7                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~7                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~12                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~12                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~17                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~17                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~18                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~18                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~19                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~19                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~20                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~20                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~21                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~21                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~22                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~22                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~23                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~23                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~24                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~24                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~25                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~25                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~26                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~26                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~27                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~27                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~28                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~28                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~29                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~29                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~30                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~30                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~31                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~31                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~32                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~32                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~33                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~33                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~34                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~34                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~35                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~35                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~36                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~36                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~37                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~37                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~38                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~38                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~39                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~39                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~40                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~40                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~41                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~41                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~42                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~42                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~43                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~43                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~44                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~44                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~45                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~45                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~46                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~46                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~47                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~47                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~48                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~48                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~49                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~49                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~50                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~50                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~51                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~51                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~52                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~52                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~53                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~53                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~54                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~54                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~55                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~55                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~56                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~56                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~57                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~57                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~58                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~58                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~59                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~59                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~60                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~60                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~61                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~61                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~7                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add2~7                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add2~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add2~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~12                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~12                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~0                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~0                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~1                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~1                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~2                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~2                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~3                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~3                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~4                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~4                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~5                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~5                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~6                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~6                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~7                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~7                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~12                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~12                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~17                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~17                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~18                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~18                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~19                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~19                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~20                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~20                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~0               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~0               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~1               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~1               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~2               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~2               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~3               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~3               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~4               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~4               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~5               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~5               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~6               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~6               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~7               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~7               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~8               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~8               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~9               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~9               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~10              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~10              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~11              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~11              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~12              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~12              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal0~0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal0~0             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal3~0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal3~0             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal6~0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal6~0             ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                     ; Output Port Name                                                                                                                                                                                              ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]~reg0                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]~reg0                                                                                                                                         ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state~0                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~0                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~1                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~1                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~2                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~2                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~3                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~3                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~4                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~4                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~5                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~5                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~6                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~6                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~7                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|state~7                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~16                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~16                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~17                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~17                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~18                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~18                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~19                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~19                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~20                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~20                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~21                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~21                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~22                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~22                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state~23                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state~23                                                                                                                                                             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|WideNor0                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|WideNor0                                                                                                                                                             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|state[15]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[15]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[14]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[14]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[13]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[13]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[12]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[12]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[11]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[11]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[10]~reg0                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|state[10]~reg0                                                                                                                                                       ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[9]~reg0                                                                                                                                                        ; |hw_dma_to_descriptors_via_state_machine|state[9]~reg0                                                                                                                                                        ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|state[8]~reg0                                                                                                                                                        ; |hw_dma_to_descriptors_via_state_machine|state[8]~reg0                                                                                                                                                        ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|reset_n                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|reset_n                                                                                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[0]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[0]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[1]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[1]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[2]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[2]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[3]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[3]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[4]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[4]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[5]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[5]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[6]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[6]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[7]                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|num_descriptors_to_write[7]                                                                                                                                          ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[0]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[0]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[1]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[1]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[2]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[2]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[3]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[3]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[4]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[4]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[5]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[5]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[6]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[6]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[7]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[7]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[8]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[8]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[9]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|data_start_address[9]                                                                                                                                                ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[10]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[10]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[11]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[11]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[12]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[12]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[13]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[13]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[14]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[14]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[15]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[15]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[16]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[16]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[17]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[17]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[18]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[18]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[19]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[19]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[20]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[20]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[21]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[21]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[22]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[22]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[23]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[23]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[24]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[24]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[25]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[25]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[26]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[26]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[27]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[27]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[28]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[28]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[29]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[29]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[30]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[30]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|data_start_address[31]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|data_start_address[31]                                                                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[0]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[0]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[1]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[1]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[2]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[2]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[3]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[3]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[4]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[4]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[5]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[5]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[6]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[6]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[7]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[7]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[8]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[8]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[9]                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[9]                                                                                                                                    ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[10]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[10]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[11]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[11]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[12]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[12]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[13]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[13]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[14]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[14]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[15]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[15]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[16]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[16]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[17]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[17]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[18]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[18]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[19]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[19]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[20]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[20]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[21]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[21]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[22]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[22]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[23]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[23]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[24]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[24]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[25]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[25]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[26]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[26]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[27]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[27]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[28]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[28]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[29]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[29]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[30]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[30]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[31]                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|descriptor_space_start_address[31]                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_address[0]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[0]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[1]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[1]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[6]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[6]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[7]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[7]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[8]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|master_address[8]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[10]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[10]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[11]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[11]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[12]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[12]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[13]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[13]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[14]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[14]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[16]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[16]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[17]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[17]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[18]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[18]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[19]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[19]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[20]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[20]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[21]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[21]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[22]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[22]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[23]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[23]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[24]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[24]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[25]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[25]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[26]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[26]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[27]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[27]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[28]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[28]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[29]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[29]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[30]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[30]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_address[31]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_address[31]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[0]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[0]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[1]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[1]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[2]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[2]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|master_byteenable[3]                                                                                                                                                 ; |hw_dma_to_descriptors_via_state_machine|master_byteenable[3]                                                                                                                                                 ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[0]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[0]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[1]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[1]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[2]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[2]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[3]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[3]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[4]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[4]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[5]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[5]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[6]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[6]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|wait_cycles[7]                                                                                                                                                       ; |hw_dma_to_descriptors_via_state_machine|wait_cycles[7]                                                                                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|master_waitrequest                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|master_waitrequest                                                                                                                                                   ; out              ;
; |hw_dma_to_descriptors_via_state_machine|state[8]                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state[8]                                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[9]                                                                                                                                                             ; |hw_dma_to_descriptors_via_state_machine|state[9]                                                                                                                                                             ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[10]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[10]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[11]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[11]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[12]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[12]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[13]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[13]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[14]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[14]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|state[15]                                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|state[15]                                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[3]                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[3]                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[9]                                                                                                                                            ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[9]                                                                                                                                            ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[10]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[10]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[11]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[11]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[12]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[12]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[13]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[13]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[14]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[14]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[15]                                                                                                                                           ; |hw_dma_to_descriptors_via_state_machine|avalon_mm_master_state[15]                                                                                                                                           ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[3]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[3]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[6]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[6]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[8]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[8]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[9]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[9]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[10]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[10]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[11]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[11]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[12]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[12]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[13]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[13]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[14]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[14]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[15]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_state[15]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[4]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[5]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[6]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[7]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[8]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|current_word_counter[9]                                                                                                                                              ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[0]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[0]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[1]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[1]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[2]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[2]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[3]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[3]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[4]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[4]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[5]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[5]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[6]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[6]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[7]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[7]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[8]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[8]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[9]                                                                                                                                                ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[9]                                                                                                                                                ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[10]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[10]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[11]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[11]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[12]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[12]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[13]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[13]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[14]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[14]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[15]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[15]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[16]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[16]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[17]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[17]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[18]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[18]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[19]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[19]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[20]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[20]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[21]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[21]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[22]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[22]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[23]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[23]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[24]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[24]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[25]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[25]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[26]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[26]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[27]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[27]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[28]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[28]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[29]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[29]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[30]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[30]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[31]                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|num_words_to_write[31]                                                                                                                                               ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[0]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[0]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[1]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[1]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[6]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[6]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[7]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[7]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[8]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|user_address[8]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[10]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[10]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[11]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[11]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[12]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[12]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[13]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[13]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[14]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[14]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[16]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[16]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[17]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[17]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[18]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[18]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[19]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[19]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[20]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[20]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[21]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[21]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[22]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[22]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[23]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[23]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[24]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[24]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[25]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[25]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[26]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[26]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[27]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[27]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[28]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[28]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[29]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[29]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[30]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[30]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_address[31]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|user_address[31]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[0]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[0]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[1]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[1]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[6]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[6]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[7]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[7]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[8]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[8]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[9]                                                                                                                                                      ; |hw_dma_to_descriptors_via_state_machine|read_address[9]                                                                                                                                                      ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[10]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[10]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[11]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[11]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[12]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[12]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[13]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[13]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[14]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[14]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[15]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[15]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[16]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[16]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[17]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[17]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[18]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[18]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[19]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[19]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[20]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[20]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[21]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[21]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[22]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[22]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[23]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[23]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[24]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[24]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[25]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[25]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[26]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[26]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[27]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[27]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[28]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[28]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[29]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[29]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[30]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[30]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|read_address[31]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|read_address[31]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[0]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[0]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[1]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[1]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[4]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[4]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[5]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[5]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[6]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[6]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[7]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[7]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[8]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[8]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[9]                                                                                                                                                     ; |hw_dma_to_descriptors_via_state_machine|write_address[9]                                                                                                                                                     ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[10]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[10]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[11]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[11]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[12]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[12]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[13]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[13]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[14]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[14]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[15]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[15]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[16]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[16]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[17]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[17]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[18]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[18]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[19]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[19]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[20]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[20]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[21]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[21]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[22]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[22]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[23]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[23]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[24]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[24]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[25]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[25]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[26]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[26]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[27]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[27]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[28]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[28]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[29]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[29]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[30]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[30]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|write_address[31]                                                                                                                                                    ; |hw_dma_to_descriptors_via_state_machine|write_address[31]                                                                                                                                                    ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[0]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[0]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[1]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[1]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[2]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[2]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|user_byteenable[3]                                                                                                                                                   ; |hw_dma_to_descriptors_via_state_machine|user_byteenable[3]                                                                                                                                                   ; pin_out          ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[31]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[31]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[30]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[30]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[29]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[29]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[28]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[28]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[27]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[27]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[26]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[26]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[25]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[25]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[24]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[24]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[23]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[23]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[22]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[22]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[21]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[21]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[20]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[20]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[19]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[19]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[18]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[18]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[17]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[17]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[16]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[16]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[14]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[14]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[13]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[13]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[12]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[12]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[11]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[11]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[10]                                                                                      ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[10]                                                                                      ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[8]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[8]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[7]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[7]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[6]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[6]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[1]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[1]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[0]                                                                                       ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|user_address[0]                                                                                       ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~0                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~0                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~1                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~1                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~2                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~2                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~3                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~3                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~4                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~4                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~5                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~5                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~6                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~6                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~7                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~7                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~9                                                                                               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~9                                                                                               ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~12                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~12                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~16                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~16                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~17                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~17                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~18                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~18                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~19                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~19                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~20                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~20                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~21                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~21                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~22                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~22                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~23                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~23                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~25                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~25                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~28                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state~28                                                                                              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|WideNor0                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|WideNor0                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[15]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[15]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[14]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[14]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[13]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[13]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[12]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[12]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[11]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[11]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[10]                                                                                             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[10]                                                                                             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[9]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[9]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[8]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[8]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[6]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[6]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[3]                                                                                              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|state[3]                                                                                              ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~0  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~0  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~1  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~1  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~2  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~2  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~3  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~3  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~4  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~4  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~5  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~5  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~6  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~6  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~7  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~7  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~8  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~8  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~9  ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~9  ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~10 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~10 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~11 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~11 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~12 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~12 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~13 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~13 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~14 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~14 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~15 ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter~15 ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~0              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~0              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~1              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~1              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~2              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~2              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~3              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~3              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~4              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~4              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~5              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~5              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~6              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~6              ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~12             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~12             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~16             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~16             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~17             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~17             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~18             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~18             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~19             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~19             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~20             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~20             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~21             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~21             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~22             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~22             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~23             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~23             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~24             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~24             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~25             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~25             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~26             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~26             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~27             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~27             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~28             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~28             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~29             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~29             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~30             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~30             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~31             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~31             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~32             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~32             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~33             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~33             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~34             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~34             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~35             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~35             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~36             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~36             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~37             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~37             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~38             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~38             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~39             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~39             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~40             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~40             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~41             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~41             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~42             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~42             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~43             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~43             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~44             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~44             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~45             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~45             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~46             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~46             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~47             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~47             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~48             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~48             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~49             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~49             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~50             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~50             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~51             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~51             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~52             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~52             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~53             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~53             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~54             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~54             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~55             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state~55             ; out              ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|WideNor0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|WideNor0             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[0] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[0] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[15]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[15]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[14]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[14]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[13]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[13]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[12]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[12]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[11]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[11]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[10]            ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[10]            ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[9]             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[9]             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[3]             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|state[3]             ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[1] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[1] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[2] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[2] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[3] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[3] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[4] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[4] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[5] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[5] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[6] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[6] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[7] ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|waitstate_counter[7] ; regout           ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector0~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector0~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector1~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector1~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector2~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector2~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector3~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector3~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector4~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector4~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector5~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector5~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector6~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector6~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~0                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~0                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector7~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector7~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector8~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector8~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector8~2                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector8~2                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector8~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector8~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~1                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector9~1                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~3                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector9~3                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector9~4                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|Selector9~4                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector10~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector10~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector10~2                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector10~2                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector11~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~3                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector11~3                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector11~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector11~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector12~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~3                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector12~3                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector12~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector12~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector13~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector13~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector13~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector13~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector14~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector14~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector15~1                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector15~1                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Selector15~4                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|Selector15~4                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector0~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector1~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector2~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector3~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector4~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector5~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector6~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector7~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector8~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~0                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~0                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~1                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~1                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~2                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~2                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~3                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~3                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~4                                                                                           ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector9~4                                                                                           ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector10~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~3                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~3                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector11~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~0                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~0                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~2                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~2                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~3                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~3                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector12~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector13~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~4                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector14~4                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~1                                                                                          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|Selector15~1                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector0~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector1~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector2~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector3~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector4~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector5~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~7          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~7          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~8          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector6~8          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector7~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector8~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector9~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~4         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~4         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector10~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~2         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~2         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector11~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~0         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~0         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~2         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~2         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~4         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~4         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~7         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~7         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~8         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector12~8         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~6         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector13~6         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector14~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~1         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~1         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~2         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~2         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~3         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~3         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~5         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~5         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~7         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Selector15~7         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~5                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~5                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~9                                                                                                                                                          ; |hw_dma_to_descriptors_via_state_machine|LessThan0~9                                                                                                                                                          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~11                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~11                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~13                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~13                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~15                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~15                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~17                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~17                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~19                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~19                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~21                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~21                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~23                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~23                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~25                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~25                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~27                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~27                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~29                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~29                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|LessThan0~31                                                                                                                                                         ; |hw_dma_to_descriptors_via_state_machine|LessThan0~31                                                                                                                                                         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~0          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~0          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~1          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~1          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~2          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~2          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~3          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~3          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~4          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~4          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~5          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~5          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~6          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~6          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~7          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~7          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~8          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~8          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~9          ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~9          ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~10         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~10         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~11         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~11         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~12         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~12         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~13         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~13         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~14         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~14         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~15         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~15         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~16         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~16         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~17         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~17         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~18         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~18         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~19         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~19         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~20         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~20         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~21         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~21         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~22         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~22         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~23         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~23         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~24         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~24         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~25         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~25         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~26         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~26         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~27         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~27         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~28         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~28         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~29         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~29         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~30         ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|LessThan0~30         ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~1                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~1                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~3                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~3                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~4                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~4                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~5                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~5                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~6                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~6                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add0~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~17                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~17                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~18                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~18                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~19                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~19                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~20                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~20                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~21                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~21                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~22                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~22                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~23                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~23                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~24                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~24                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~25                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~25                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~26                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~26                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~27                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~27                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~28                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~28                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~29                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~29                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~30                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~30                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~31                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~31                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~32                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~32                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~33                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~33                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~34                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~34                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~35                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~35                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~36                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~36                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~37                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~37                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~38                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~38                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~39                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~39                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~40                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~40                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~41                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~41                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~42                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~42                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~43                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~43                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~44                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~44                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~45                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~45                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~46                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~46                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~47                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~47                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~48                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~48                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~49                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~49                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~50                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~50                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~51                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~51                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~52                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~52                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~53                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~53                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~54                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~54                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~55                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~55                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~56                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~56                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~57                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~57                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~58                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~58                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~59                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~59                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~60                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~60                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~61                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~61                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~62                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~62                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~63                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~63                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~64                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~64                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~65                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~65                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~66                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~66                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~67                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~67                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~68                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~68                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~69                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~69                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~70                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~70                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~71                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~71                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~72                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~72                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~73                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~73                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~74                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~74                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~75                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~75                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~76                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~76                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~77                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~77                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~78                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~78                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~79                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~79                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~80                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~80                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~81                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~81                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~82                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~82                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~83                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~83                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~84                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~84                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add0~85                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add0~85                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~1                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~1                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~3                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~3                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~4                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~4                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~5                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~5                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~6                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~6                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~7                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~7                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add1~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~12                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~12                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~17                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~17                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~18                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~18                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~19                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~19                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~20                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~20                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~21                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~21                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~22                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~22                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~23                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~23                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~24                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~24                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~25                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~25                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~26                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~26                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~27                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~27                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~28                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~28                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~29                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~29                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~30                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~30                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~31                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~31                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~32                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~32                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~33                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~33                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~34                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~34                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~35                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~35                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~36                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~36                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~37                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~37                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~38                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~38                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~39                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~39                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~40                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~40                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~41                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~41                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~42                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~42                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~43                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~43                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~44                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~44                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~45                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~45                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~46                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~46                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~47                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~47                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~48                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~48                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~49                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~49                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~50                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~50                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~51                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~51                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~52                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~52                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~53                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~53                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~54                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~54                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~55                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~55                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~56                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~56                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~57                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~57                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~58                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~58                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~59                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~59                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~60                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~60                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add1~61                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add1~61                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~7                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add2~7                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add2~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add2~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~12                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~12                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add2~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add2~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~0                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~0                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~1                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~1                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~2                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~2                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~3                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~3                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~4                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~4                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~5                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~5                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~6                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~6                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~7                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~7                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~8                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~8                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~9                                                                                                                                                               ; |hw_dma_to_descriptors_via_state_machine|Add3~9                                                                                                                                                               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~10                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~10                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~11                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~11                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~12                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~12                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~13                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~13                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~14                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~14                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~15                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~15                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~16                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~16                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~17                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~17                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~18                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~18                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~19                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~19                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|Add3~20                                                                                                                                                              ; |hw_dma_to_descriptors_via_state_machine|Add3~20                                                                                                                                                              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~0               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~0               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~1               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~1               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~2               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~2               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~3               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~3               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~4               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~4               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~5               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~5               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~6               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~6               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~7               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~7               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~8               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~8               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~9               ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~9               ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~10              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~10              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~11              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~11              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~12              ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Add0~12              ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal0~0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal0~0             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal3~0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal3~0             ; out0             ;
; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal6~0             ; |hw_dma_to_descriptors_via_state_machine|transfer_word_over_avalon_mm:transfer_word_over_avalon_mm_inst|avalon_master_state_machine_w_programmable_wait:avalon_master_state_machine_inst|Equal6~0             ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 04 13:15:26 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off hw_dma_to_descriptors_via_state_machine -c hw_dma_to_descriptors_via_state_machine
Info: Using vector source file "D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/sim/hw_dma_to_descriptors_via_state_machine.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of hw_dma_to_descriptors_via_state_machine.vwf called hw_dma_to_descriptors_via_state_machine.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      33.59 %
Info: Number of transitions in simulation is 28206
Info: Vector file hw_dma_to_descriptors_via_state_machine.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Thu Jun 04 13:15:26 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


