

================================================================
== Vivado HLS Report for 'Mat2Array'
================================================================
* Date:           Tue Oct  6 18:21:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.888 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90441|    90441| 0.904 ms | 0.904 ms |  90441|  90441|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_pixel     |    90440|    90440|       323|          -|          -|   280|    no    |
        | + loop_pixel.1  |      320|      320|         2|          1|          1|   320|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    113|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        -|      -|      70|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      70|    191|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln253_1_fu_162_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln253_fu_171_p2               |     +    |      0|  0|  24|          17|          17|
    |col_V_fu_152_p2                   |     +    |      0|  0|  15|           9|           1|
    |row_V_fu_120_p2                   |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln240_fu_114_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln241_fu_146_p2              |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 113|          75|          59|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |img_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_103            |   9|          2|    9|         18|
    |t_V_reg_92               |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|   22|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln253_reg_208        |  17|   0|   17|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln241_reg_199       |   1|   0|    1|          0|
    |row_V_reg_184            |   9|   0|    9|          0|
    |shl_ln_reg_189           |   9|   0|   17|          8|
    |t_V_1_reg_103            |   9|   0|    9|          0|
    |t_V_reg_92               |   9|   0|    9|          0|
    |zext_ln241_reg_194       |   9|   0|   16|          7|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   85|         15|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     Mat2Array     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     Mat2Array     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     Mat2Array     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     Mat2Array     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     Mat2Array     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     Mat2Array     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     Mat2Array     | return value |
|img_data_stream_V_dout     |  in |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_read     | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|fb_address0                | out |   17|  ap_memory |         fb        |     array    |
|fb_ce0                     | out |    1|  ap_memory |         fb        |     array    |
|fb_we0                     | out |    1|  ap_memory |         fb        |     array    |
|fb_d0                      | out |    8|  ap_memory |         fb        |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str226, i32 0, i32 0, [1 x i8]* @p_str227, [1 x i8]* @p_str228, [1 x i8]* @p_str229, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str230, [1 x i8]* @p_str231)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %0 ], [ %row_V, %loop_pixel_end ]"   --->   Operation 8 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.66ns)   --->   "%icmp_ln240 = icmp eq i9 %t_V, -232" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 9 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 280, i64 280, i64 280)"   --->   Operation 10 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.82ns)   --->   "%row_V = add i9 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 11 'add' 'row_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %"Mat2Array<320, unsigned char, 280, 320, 0>.1.exit", label %loop_pixel_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str41) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 14 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %t_V, i8 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln1352_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %t_V, i6 0)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 16 'bitconcatenate' 'shl_ln1352_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i15 %shl_ln1352_1 to i16" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 17 'zext' 'zext_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 18 'br' <Predicate = (!icmp_ln240)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 19 'ret' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%t_V_1 = phi i9 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_11_begin ]"   --->   Operation 20 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.66ns)   --->   "%icmp_ln241 = icmp eq i9 %t_V_1, -192" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 21 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.82ns)   --->   "%col_V = add i9 %t_V_1, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 23 'add' 'col_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %loop_pixel_end, label %hls_label_11_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i9 %t_V_1 to i16" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 25 'zext' 'zext_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.94ns)   --->   "%add_ln253_1 = add i16 %zext_ln241, %zext_ln253" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 26 'add' 'add_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i16 %add_ln253_1 to i17" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 27 'zext' 'zext_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.10ns)   --->   "%add_ln253 = add i17 %zext_ln253_2, %shl_ln" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 28 'add' 'add_ln253' <Predicate = (!icmp_ln241)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 29 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:243->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str57)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 31 'specregionbegin' 'tmp_3_i' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str5) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 32 'specprotocol' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 33 'read' 'tmp' <Predicate = (!icmp_ln241)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str57, i32 %tmp_3_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 34 'specregionend' 'empty' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i17 %add_ln253 to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 35 'zext' 'zext_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [89600 x i8]* %fb, i64 0, i64 %zext_ln253_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 36 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (3.25ns)   --->   "store i8 %tmp, i8* %fb_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 37 'store' <Predicate = (!icmp_ln241)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp_2_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:254->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 38 'specregionend' 'empty_195' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 39 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41, i32 %tmp_1_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:255->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 40 'specregionend' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000]
br_ln240              (br               ) [ 011111]
t_V                   (phi              ) [ 001000]
icmp_ln240            (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
row_V                 (add              ) [ 011111]
br_ln240              (br               ) [ 000000]
specloopname_ln240    (specloopname     ) [ 000000]
tmp_1_i               (specregionbegin  ) [ 000111]
shl_ln                (bitconcatenate   ) [ 000110]
shl_ln1352_1          (bitconcatenate   ) [ 000000]
zext_ln241            (zext             ) [ 000110]
br_ln241              (br               ) [ 001111]
ret_ln0               (ret              ) [ 000000]
t_V_1                 (phi              ) [ 000100]
icmp_ln241            (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
col_V                 (add              ) [ 001111]
br_ln241              (br               ) [ 000000]
zext_ln253            (zext             ) [ 000000]
add_ln253_1           (add              ) [ 000000]
zext_ln253_2          (zext             ) [ 000000]
add_ln253             (add              ) [ 000110]
tmp_2_i               (specregionbegin  ) [ 000000]
specpipeline_ln243    (specpipeline     ) [ 000000]
tmp_3_i               (specregionbegin  ) [ 000000]
specprotocol_ln676    (specprotocol     ) [ 000000]
tmp                   (read             ) [ 000000]
empty                 (specregionend    ) [ 000000]
zext_ln253_1          (zext             ) [ 000000]
fb_addr               (getelementptr    ) [ 000000]
store_ln253           (store            ) [ 000000]
empty_195             (specregionend    ) [ 000000]
br_ln241              (br               ) [ 001111]
empty_196             (specregionend    ) [ 000000]
br_ln240              (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="fb_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="17" slack="0"/>
<pin id="82" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fb_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln253_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/4 "/>
</bind>
</comp>

<comp id="92" class="1005" name="t_V_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="1"/>
<pin id="94" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="t_V_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="t_V_1_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="1"/>
<pin id="105" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="t_V_1_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln240_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="row_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="shl_ln1352_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="15" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln241_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln241_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="col_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln253_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln253_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="1"/>
<pin id="164" dir="0" index="1" bw="9" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln253_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_2/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln253_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="17" slack="1"/>
<pin id="174" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln253_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_1/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="icmp_ln240_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="184" class="1005" name="row_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="189" class="1005" name="shl_ln_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="1"/>
<pin id="191" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="194" class="1005" name="zext_ln241_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="1"/>
<pin id="196" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln241 "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln241_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="203" class="1005" name="col_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="add_ln253_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="17" slack="1"/>
<pin id="210" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln253 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="66" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="70" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="72" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="96" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="96" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="96" pin="4"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="96" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="107" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="107" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="107" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="162" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="183"><net_src comp="114" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="120" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="192"><net_src comp="126" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="197"><net_src comp="142" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="202"><net_src comp="146" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="152" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="211"><net_src comp="171" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fb | {4 }
 - Input state : 
	Port: Mat2Array : img_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln240 : 1
		row_V : 1
		br_ln240 : 2
		shl_ln : 1
		shl_ln1352_1 : 1
		zext_ln241 : 2
	State 3
		icmp_ln241 : 1
		col_V : 1
		br_ln241 : 2
		zext_ln253 : 1
		add_ln253_1 : 2
		zext_ln253_2 : 3
		add_ln253 : 4
	State 4
		empty : 1
		fb_addr : 1
		store_ln253 : 2
		empty_195 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     row_V_fu_120    |    0    |    15   |
|    add   |     col_V_fu_152    |    0    |    15   |
|          |  add_ln253_1_fu_162 |    0    |    21   |
|          |   add_ln253_fu_171  |    0    |    24   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln240_fu_114  |    0    |    13   |
|          |  icmp_ln241_fu_146  |    0    |    13   |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_72   |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_126    |    0    |    0    |
|          | shl_ln1352_1_fu_134 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln241_fu_142  |    0    |    0    |
|   zext   |  zext_ln253_fu_158  |    0    |    0    |
|          | zext_ln253_2_fu_167 |    0    |    0    |
|          | zext_ln253_1_fu_176 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   101   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln253_reg_208|   17   |
|   col_V_reg_203  |    9   |
|icmp_ln240_reg_180|    1   |
|icmp_ln241_reg_199|    1   |
|   row_V_reg_184  |    9   |
|  shl_ln_reg_189  |   17   |
|   t_V_1_reg_103  |    9   |
|    t_V_reg_92    |    9   |
|zext_ln241_reg_194|   16   |
+------------------+--------+
|       Total      |   88   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   101  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   88   |    -   |
+-----------+--------+--------+
|   Total   |   88   |   101  |
+-----------+--------+--------+
