sg:0.0186694487037
era:0.0163086634745
gates:0.0137394245497
gate:0.0124395685367
latches:0.0106790225991
sip:0.0098153141188
signal:0.0090725912057
insertion:0.00907130770102
latch:0.00812322935104
boolean:0.00797540698062
brs:0.00784935394377
decomposition:0.00713951529744
combinational:0.00683045965306
signals:0.00645967122639
circuits:0.00604804663719
rs:0.00598013332292
library:0.00591570800036
excitation:0.00584590297005
br:0.00579703586448
permissible:0.00571369474674
implementability:0.00552111419183
unate:0.00449746459627
logic:0.00433383772794
qr:0.00421603572705
er:0.00410802884306
implementable:0.00408371572059
csc:0.00392467697188
compatible:0.00391546390176
synthesis:0.00385733069378
speed:0.00373267214512
minterm:0.00368074279455
hazard:0.00361193834973
sr:0.00359664980242
circuit:0.00340901787304
dc:0.0030843606132
asynchronous:0.00307123777405
gamma0g:0.00289425037646
qra:0.00289425037646
inserted:0.00285785809665
decomposed:0.00282686093309
cd:0.00277150365121
sequential:0.00269069418651
transitions:0.00265836050329
ib:0.00259814096416
independence:0.0025544264835
ins:0.00235066125243
binate:0.00224873229813
acknowledged:0.00221613725556
acknowledgment:0.0021909487163
resubstitution:0.00217068778234
mappable:0.00217068778234
resynthesis:0.00211343939814
transition:0.00207452434151
lib:0.00205968702496
incompletely:0.00205968702496
border:0.00200883177968
si:0.00200883177968
relations:0.00196944223879
248:0.00182604405492
296:0.00177039797676
persistent:0.00176825481684
technology:0.00175199613462
mapping:0.00170999003646
cofactor:0.0016865492236
preserving:0.0016527034957
quiescent:0.00158507954861
stg:0.00158507954861
foreach:0.00156710750162
literal:0.00155570356352
gamma0:0.00155225132476
decompose:0.00151821368531
minimizer:0.00146083524394
sgs:0.00144712518823
fanin:0.00139788544068
event:0.00136639971884
script:0.00135723114045
hazardous:0.00130822565729
inputs:0.00130785380158
heuristic:0.00126932804506
338:0.00125212150228
kondratyev:0.00122691426485
characteristic:0.0012236412358
regions:0.00118096672034
codomain:0.00116918059401
acd:0.00112436614907
cofactors:0.00112436614907
aimed:0.00110573942548
kishinevsky:0.00108772335173
inp:0.00108772335173
mc:0.00107849362943
dominant:0.00107201106328
cortadella:0.00105671969907
minterms:0.00105671969907
candidates:0.00104188245587
rugged:0.00102984351248
diamonds:0.00102984351248
reset:0.00100792307789
designs:0.00100610243828
sharing:0.00099518575227
684:0.000984882579487
144:0.000972931321626
individually:0.000967678655433
literals:0.000966985523205
jordi:0.000948092973355
inversions:0.000948092973355
commutative:0.000938782307036
libraries:0.000923461961471
alex:0.00091784696127
1100:0.000916942190074
labeled:0.000900449175232
specification:0.000895230006626
feedback:0.000894152821175
practicality:0.000877635889829
rising:0.000877635889829
hazards:0.000866046988052
f0:0.000863817332452
delay:0.000853478338027
gamma:0.000842814189869
atomic:0.000839425992494
endfor:0.000816242106677
104:0.000814076522512
minimization:0.00081068422195
rejected:0.000806708999058
160:0.000795945099516
implementations:0.000791553865733
behavioral:0.000785506092241
232:0.000776125662382
bdd:0.000776125662382
unreachable:0.000768952959258
continued:0.000768774832878
480:0.00075530610584
preferred:0.000743560033259
collapsing:0.000730417621969
minimized:0.000724845729354
312:0.00072462948306
252:0.00072462948306
0001g:0.000723562594114
impute:0.000723562594114
1100g:0.000723562594114
nowick:0.000723562594114
chu150:0.000723562594114
asynch:0.000723562594114
f1001:0.000723562594114
f0100g:0.000723562594114
f0100:0.000723562594114
0110g:0.000723562594114
2071:0.000723562594114
f1100:0.000723562594114
acdy:0.000723562594114
converta:0.000723562594114
or2g:0.000723562594114
multioutput:0.000723562594114
fain:0.000723562594114
mailhot:0.000723562594114
21949:0.000723562594114
4180:0.000723562594114
4288:0.000723562594114
sbuf:0.000723562594114
astg:0.000723562594114
trimos:0.000723562594114
l24038:0.000723562594114
3976:0.000723562594114
fdc:0.000723562594114
asti:0.000723562594114
f1100g:0.000723562594114
4662:0.000723562594114
unmappable:0.000723562594114
fera:0.000723562594114
3984:0.000723562594114
flatches:0.000723562594114
output:0.000714806205536
falling:0.000713508188931
1000:0.000712966466409
matching:0.000709538553783
v2:0.000702941735328
shall:0.000690323628845
conservatively:0.000688015906598
matched:0.00068735127668
candidate:0.000676544224951
estimation:0.000671406351798
solver:0.000659761158243
progress:0.000659158825236
matches:0.000657021318137
incompatible:0.000656773339163
section4:0.000654112828647
knowledgment:0.000654112828647
3982:0.000654112828647
ebergen:0.000654112828647
0419:0.000654112828647
yakovlev:0.000654112828647
genlib:0.000654112828647
partition:0.000652678153141
v1:0.000652658678008
enabled:0.000652577316961
violations:0.000648620881084
outputs:0.00064854737756
essential:0.000648211946796
benchmarks:0.000640899684543
deriving:0.000636327255629
iff:0.000625129473522
speed independent:0.0276083342796
era x:0.0182402744952
independent circuits:0.0132679110102
technology mapping:0.0113629820586
boolean relation:0.0102451743579
an sg:0.0101308903192
of speed:0.00964561320475
rs latch:0.00951666495401
logic decomposition:0.00951666495401
sg a:0.00887915111017
boolean relations:0.00884527400682
the sg:0.00868362027363
speed independence:0.00868362027363
new signal:0.00850431797029
and era:0.00793055412835
the library:0.00783632184618
x gamma:0.00755756284311
signal y:0.00634444330268
inserted signal:0.00634444330268
signal insertion:0.00634444330268
signal x:0.00618463284027
complex gate:0.00614710461473
h x:0.00604254777635
c element:0.00578908018242
complex gates:0.00568624757581
new signals:0.00555138788984
gamma gamma:0.00516968166065
for speed:0.00514973299961
d latches:0.00506544515961
unate in:0.00506544515961
signal transition:0.00506544515961
sg is:0.00505444228961
c elements:0.00505444228961
of states:0.00502358177364
insertion of:0.00479601310324
new sg:0.00475833247701
dc set:0.00475833247701
output signal:0.00467719051642
f x:0.00461534014118
boolean function:0.00459320109296
a c:0.00448141974849
state graph:0.00435132893178
h sub:0.00434181013681
compatible values:0.00434181013681
of signal:0.004266845449
c d:0.00426466160779
function f:0.00420973126764
the decomposition:0.00407210099828
sip set:0.00396527706417
r cd:0.00396527706417
era r:0.00396527706417
0 ins:0.00396527706417
negative unate:0.00396527706417
input border:0.00396527706417
era z:0.00396527706417
permissible implementations:0.00396527706417
ins a:0.00392506983244
decomposition and:0.00389942342948
a d:0.0038689402388
er a:0.00368111123727
function h:0.00362351009272
signal z:0.00361817511401
the excitation:0.00361817511401
true support:0.00361817511401
a boolean:0.00359300475317
a z:0.0034049768202
the inserted:0.00334873518036
the insertion:0.00332018698197
2 input:0.00331865757145
gate g:0.00331597430352
acknowledged by:0.00331597430352
the circuit:0.00328720831581
sr and:0.00327089152703
the br:0.00327089152703
decomposition of:0.00322715900284
1000 a:0.00317222165134
sequential gate:0.00317222165134
asynchronous designs:0.00317222165134
sequential elements:0.00317222165134
er y:0.00317222165134
br y:0.00317222165134
hazard g:0.00317222165134
ib r:0.00317222165134
qra x:0.00317222165134
signals z:0.00317222165134
sip sets:0.00317222165134
qr x:0.00317222165134
reset dominant:0.00317222165134
the sip:0.00317222165134
qr y:0.00317222165134
gamma gamma0g:0.00317222165134
original sg:0.00317222165134
be speed:0.00317222165134
a 0:0.00312596024522
for logic:0.00311502670802
a a:0.00304791700742
characteristic function:0.00303146787805
input gates:0.00299025843648
synthesis of:0.00295577587008
a speed:0.002954943499
independent decomposition:0.00289454009121
excitation regions:0.00289454009121
c 1000:0.00289454009121
best h:0.00289454009121
library matching:0.00289454009121
excitation region:0.00289454009121
input combinational:0.00289454009121
the boolean:0.00287508497663
boolean functions:0.00284180570337
h 1:0.00278472293095
of asynchronous:0.00275110192824
our decomposition:0.00273204649544
persistent in:0.00273204649544
an rs:0.00273204649544
incompletely specified:0.00273204649544
d a:0.00268324030082
example 4:0.00264413655278
sequential decomposition:0.00261671322163
and dc:0.00261671322163
non input:0.00261671322163
z c:0.00256548710119
two input:0.00254966552111
mapping for:0.00251918761437
combinational logic:0.00251555110222
each output:0.00248830786643
for decomposition:0.00245407415818
the rs:0.00245407415818
logic function:0.00245407415818
of function:0.00240829671971
state s:0.00240829671971
library gate:0.0023791662385
insertion scheme:0.0023791662385
all permissible:0.0023791662385
compatible functions:0.0023791662385
combinational gates:0.0023791662385
brs for:0.0023791662385
248 248:0.0023791662385
dominant rs:0.0023791662385
states era:0.0023791662385
inputs r:0.0023791662385
compatible solutions:0.0023791662385
sr latches:0.0023791662385
c architecture:0.0023791662385
solve brs:0.0023791662385
latch a:0.0023791662385
compatible solution:0.0023791662385
d latch:0.0023791662385
f0 gamma:0.0023791662385
sub 2:0.0023791662385
er x:0.0023791662385
latches instead:0.0023791662385
gamma sets:0.0023791662385
sip conditions:0.0023791662385
sub 1:0.0023791662385
decomposed functions:0.0023791662385
asynchronous circuits:0.00233859525821
the decomposed:0.00233859525821
gates and:0.00231097013009
the method:0.00230728682485
well formed:0.0022925849402
output signals:0.00224895739646
is selected:0.00223803568627
d d:0.00221170022022
y by:0.00218272959713
on y:0.00217961744024
completely specified:0.00217566446589
for era:0.00217090506841
of sg:0.00217090506841
implementability of:0.00217090506841
an incompletely:0.00217090506841
296 296:0.00217090506841
1 continued:0.00217090506841
non implementable:0.00217090506841
of brs:0.00217090506841
x best:0.00217090506841
gate implementation:0.00217090506841
combinational or:0.00217090506841
event insertion:0.00217090506841
permissible functions:0.00217090506841
self dependent:0.00217090506841
fundamental mode:0.00217090506841
a gamma:0.00216559829878
general conditions:0.00214346960105
gates the:0.00214346960105
each signal:0.00214346960105
and technology:0.0021418572883
c z:0.00212472126759
of boolean:0.00209375752492
using boolean:0.00208588034148
decomposition method:0.00208588034148
a combinational:0.00205989319984
the cofactor:0.00204903487158
circuits algorithms:0.00204903487158
o interface:0.00204903487158
transition graphs:0.00204903487158
signal is:0.00204080953148
synthesis and:0.00204080953148
signals for:0.00203547313188
each function:0.00202986121669
the output:0.00202690861834
speed independent circuits:0.0151978567858
of speed independent:0.0111181340355
era x gamma:0.00917111867146
and era x:0.00750364254938
era x and:0.00750364254938
x and era:0.00666990448834
gamma gamma gamma:0.00613579958961
a new signal:0.00611458258304
synthesis of speed:0.00611458258304
for speed independent:0.00578965972794
in the library:0.0053853360218
and technology mapping:0.00506595226194
the boolean relation:0.00500242836625
an sg is:0.00500242836625
decomposition and technology:0.00500242836625
ins a z:0.00500242836625
the inserted signal:0.00500242836625
a c d:0.00479912310838
h x y:0.00467765875052
set of states:0.00441183791279
technology mapping for:0.00434224479595
a a a:0.00418793426247
a c element:0.00416869030521
0 ins a:0.00416869030521
sg a 0:0.00416869030521
a 0 ins:0.00416869030521
for logic decomposition:0.00416869030521
a complex gate:0.0038216141144
a boolean relation:0.0038216141144
function f x:0.00381588784495
a speed independent:0.00361853732996
the insertion of:0.00338047691135
z c 1000:0.00333495224417
independent circuits the:0.00333495224417
our decomposition method:0.00333495224417
c 1000 a:0.00333495224417
the rs latch:0.00333495224417
an rs latch:0.00333495224417
negative unate in:0.00333495224417
of new signals:0.00333495224417
speed independent decomposition:0.00333495224417
inserted signal x:0.00333495224417
the new sg:0.00333495224417
original sg a:0.00333495224417
best h x:0.00333495224417
general conditions for:0.00333495224417
be speed independent:0.00333495224417
1000 a a:0.00333495224417
a a d:0.00329830192531
1 and h:0.00320024597184
h 1 and:0.003090149124
the true support:0.00305729129152
d z c:0.00305729129152
of function h:0.00305729129152
each output signal:0.00305729129152
a d d:0.00296721155926
f x with:0.00292353671908
d d z:0.00289482986397
2 input gates:0.00289482986397
c d y:0.00269008096707
the library and:0.00269008096707
the state graph:0.0026169751811
acknowledged by the:0.0026169751811
y a c:0.0026169751811
of asynchronous circuits:0.0026169751811
for each output:0.00255515013133
a two input:0.00250158185546
signals z 1:0.00250121418313
positive negative unate:0.00250121418313
a reset dominant:0.00250121418313
permissible implementations of:0.00250121418313
to be speed:0.00250121418313
qr x gamma:0.00250121418313
reset dominant rs:0.00250121418313
sr and d:0.00250121418313
new signal x:0.00250121418313
latches instead of:0.00250121418313
gate implementation of:0.00250121418313
using boolean relations:0.00250121418313
speed independence of:0.00250121418313
to solve brs:0.00250121418313
sg is called:0.00250121418313
h sub 1:0.00250121418313
x gamma sets:0.00250121418313
signal is inserted:0.00250121418313
standard c architecture:0.00250121418313
and d latches:0.00250121418313
transitions a gamma:0.00250121418313
h sub 2:0.00250121418313
for signals z:0.00250121418313
era r gamma:0.00250121418313
for technology mapping:0.00250121418313
or sequential gate:0.00250121418313
unate in x:0.00250121418313
theory of regions:0.00250121418313
into 2 input:0.00250121418313
domain b n:0.00250121418313
all permissible implementations:0.00250121418313
sub 1 and:0.00250121418313
of the sg:0.00250121418313
new sg a:0.00250121418313
and h sub:0.00250121418313
the signal transition:0.00250121418313
compatible values for:0.00250121418313
the decomposed functions:0.00250121418313
of signal y:0.00250121418313
combinational or sequential:0.00250121418313
of states era:0.00250121418313
4 1 continued:0.00250121418313
inserted signal z:0.00250121418313
an incompletely specified:0.00250121418313
dominant rs latch:0.00250121418313
a z h:0.00250121418313
for era x:0.00250121418313
f0 gamma gamma0g:0.00250121418313
signal transition graphs:0.00250121418313
by an rs:0.00250121418313
the input border:0.00250121418313
insertion of a:0.00245431983584
a boolean function:0.00238492990309
c z a:0.00229296846864
of the decomposed:0.00229296846864
technology mapping of:0.00229296846864
of an sg:0.00229296846864
of the rs:0.00229296846864
mapping for speed:0.00229296846864
a state graph:0.00229296846864
y by an:0.00229296846864
be acknowledged by:0.00229296846864
signal transition graph:0.00229296846864
true support of:0.00229296846864
available in the:0.00226637200023
in x i:0.00224918253986
of f x:0.00220456364181
boolean function f:0.00219886795021
of c elements:0.00217112239798
i o interface:0.00217112239798
z h x:0.00217112239798
essential in order:0.00217112239798
h 0 x:0.00217112239798
circuits algorithms for:0.00217112239798
example 4 1:0.00211386255149
characteristic function of:0.0020951368242
in all states:0.00208465013167
insertion of new:0.00208465013167
of the method:0.00207904392176
the set of:0.00207000271291
of a c:0.002060099416
y 2 x:0.0020175607253
for the decomposition:0.0020175607253
is essential in:0.0020175607253
1 and z:0.00201264234747
the complexity of:0.00199183579483
and z 2:0.00198383251853
z 1 and:0.00198383251853
the characteristic function:0.00198383251853
the standard c:0.00196273138583
the first level:0.00194412080018
by the method:0.00188549635791
function h x:0.0018761863916
f a c:0.00184073987688
r and s:0.00183425156092
area and delay:0.00180902420451
shown in figure:0.00177300974013
be implemented as:0.0017718387906
each state s:0.0017300100127
sets of states:0.0017300100127
presented in 7:0.0016868869049
signal y with:0.00166747612208
the unbounded gate:0.00166747612208
z era z:0.00166747612208
c element based:0.00166747612208
rs latch the:0.00166747612208
to recover area:0.00166747612208
theoretical concepts and:0.00166747612208
a d latch:0.00166747612208
conservatively used in:0.00166747612208
by transitions a:0.00166747612208
automatic technology mapping:0.00166747612208
an inserted signal:0.00166747612208
library gate the:0.00166747612208
the formal conditions:0.00166747612208
method for logic:0.00166747612208
methods for library:0.00166747612208
input and or:0.00166747612208
concepts and notation:0.00166747612208
behavior and speed:0.00166747612208
in the codomain:0.00166747612208
independent circuits using:0.00166747612208
the excitation regions:0.00166747612208
persistent in a:0.00166747612208
state encoding based:0.00166747612208
decomposition presented in:0.00166747612208
the matched gates:0.00166747612208
sg for the:0.00166747612208
decomposition of state:0.00166747612208
the br specified:0.00166747612208
rs sr and:0.00166747612208
matched gates are:0.00166747612208
sip conditions and:0.00166747612208
