
---------- Begin Simulation Statistics ----------
final_tick                                  511331800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246268                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653560                       # Number of bytes of host memory used
host_op_rate                                   439729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.91                       # Real time elapsed on the host
host_tick_rate                               15538200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8104173                       # Number of instructions simulated
sim_ops                                      14470629                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000511                       # Number of seconds simulated
sim_ticks                                   511331800                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1486331                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1779115                       # number of cc regfile writes
system.cpu.committedInsts                     8104173                       # Number of Instructions Simulated
system.cpu.committedOps                      14470629                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.630949                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.630949                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  13370859                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 11863811                       # number of floating regfile writes
system.cpu.idleCycles                          172137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1364                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   297479                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.834781                       # Inst execution rate
system.cpu.iew.exec_refs                      2771114                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     133164                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   30261                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2625530                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                85                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               133587                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14487972                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2637950                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2554                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14495140                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1073                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 73265                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1287                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 74452                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9877962                       # num instructions consuming a value
system.cpu.iew.wb_count                      14480127                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.682023                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6736994                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.831845                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14480918                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8127350                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2152364                       # number of integer regfile writes
system.cpu.ipc                               1.584914                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.584914                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1390      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2546603     17.57%     17.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     17.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     17.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4720915     32.56%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  157      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   47      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              262366      1.81%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097152     14.47%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               1      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097152     14.47%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2703      0.02%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1637      0.01%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2635951     18.18%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         131600      0.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14497700                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                12269136                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            24280705                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     11995444                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           12002459                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      258365                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017821                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     202      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 81982     31.73%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     31.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 34252     13.26%     45.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     45.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     45.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     45.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             34178     13.23%     58.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           105206     40.72%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     29      0.01%     99.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    17      0.01%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2481      0.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2485539                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9914819                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2484683                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2502851                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14487970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14497700                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               583                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17853                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4941182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.934055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.849375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1351776     27.36%     27.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1105200     22.37%     49.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              329985      6.68%     56.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              205942      4.17%     60.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              275967      5.59%     66.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              214450      4.34%     70.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              580164     11.74%     82.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              563982     11.41%     93.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              313716      6.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4941182                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.835282                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                27                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2625530                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              133587                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3367101                       # number of misc regfile reads
system.cpu.numCycles                          5113319                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        59186                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  299126                       # Number of BP lookups
system.cpu.branchPred.condPredicted            297955                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               956                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               264275                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  263519                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.713934                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     281                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              277                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           17221                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts              1266                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4938194                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.930348                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.066593                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1887590     38.22%     38.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          560114     11.34%     49.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          300106      6.08%     55.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           38664      0.78%     56.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          385113      7.80%     64.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          749738     15.18%     79.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           98037      1.99%     81.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           33709      0.68%     82.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          885123     17.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4938194                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              8104173                       # Number of instructions committed
system.cpu.commit.opsCommitted               14470629                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2755586                       # Number of memory references committed
system.cpu.commit.loads                       2622923                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     296838                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   11994221                       # Number of committed floating point instructions.
system.cpu.commit.integer                     5196288                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   144                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          536      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      2538951     17.55%     17.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     17.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     17.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      4718727     32.61%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       262359      1.81%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      2097152     14.49%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      2097152     14.49%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1437      0.01%     80.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1133      0.01%     80.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2621486     18.12%     99.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       131530      0.91%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     14470629                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        885123                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2720952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2720952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2720952                       # number of overall hits
system.cpu.dcache.overall_hits::total         2720952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       167043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167043                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       167043                       # number of overall misses
system.cpu.dcache.overall_misses::total        167043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1201339899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1201339899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1201339899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1201339899                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2887995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2887995                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2887995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2887995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057840                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057840                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  7191.800309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7191.800309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  7191.800309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7191.800309                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       136723                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1831                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.671218                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15786                       # number of writebacks
system.cpu.dcache.writebacks::total             15786                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       137175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       137175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       137175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       137175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29868                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    258159799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    258159799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    258159799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    258159799                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010342                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010342                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010342                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  8643.357406                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8643.357406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  8643.357406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8643.357406                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28844                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2588729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2588729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       166602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        166602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1193565700                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1193565700                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2755331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2755331                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  7164.173899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7164.173899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       137174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       137174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    250483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    250483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8511.740519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8511.740519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       132223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         132223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7774199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7774199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       132664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       132664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17628.569161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17628.569161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7676299                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7676299                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17446.134091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17446.134091                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           920.966511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2750820                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.099237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148100                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   920.966511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.899381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.899381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          46237788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         46237788                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1626211                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1242775                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2061793                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  9116                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   1287                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               263651                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   217                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               14497011                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1117                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2755604                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      133166                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           126                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1127925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        8119143                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      299126                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             263818                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3808000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2990                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  531                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3179                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1084993                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   328                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4941182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.934665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.780820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2865902     58.00%     58.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   264465      5.35%     63.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      750      0.02%     63.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    33941      0.69%     64.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      824      0.02%     64.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                     1040      0.02%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    33485      0.68%     64.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     2682      0.05%     64.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1738093     35.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4941182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.058499                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.587842                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1084383                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1084383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1084383                       # number of overall hits
system.cpu.icache.overall_hits::total         1084383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          610                       # number of overall misses
system.cpu.icache.overall_misses::total           610                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36678500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36678500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36678500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36678500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1084993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1084993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084993                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000562                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000562                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000562                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000562                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60128.688525                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60128.688525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60128.688525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60128.688525                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          952                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   317.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu.icache.writebacks::total                19                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          155                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28877900                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28877900                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28877900                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28877900                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000419                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000419                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000419                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000419                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63467.912088                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63467.912088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63467.912088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63467.912088                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1084383                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1084383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           610                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36678500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1084993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60128.688525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60128.688525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28877900                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28877900                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63467.912088                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63467.912088                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.030922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1084838                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               455                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2384.259341                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79100                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.030922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.377960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.377960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2170441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2170441                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           1600                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1085527                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           576                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         204                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    2607                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  10                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    924                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1676                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    511331800                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   1287                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1631188                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  158596                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             35                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2065628                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1084448                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               14494839                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 85256                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 474585                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1046700                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23377                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            15809928                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    26337008                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  8115731                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  13371186                       # Number of floating rename lookups
system.cpu.rename.committedMaps              15785244                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    24670                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       4                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     50608                       # count of insts added to the skid buffer
system.cpu.rob.reads                         18540765                       # The number of ROB reads
system.cpu.rob.writes                        28978714                       # The number of ROB writes
system.cpu.thread_0.numInsts                  8104173                       # Number of Instructions committed
system.cpu.thread_0.numOps                   14470629                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       100                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26570                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26573                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data               26570                       # number of overall hits
system.l2.overall_hits::total                   26573                       # number of overall hits
system.l2.demand_misses::.cpu.inst                452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3298                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3750                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               452                       # number of overall misses
system.l2.overall_misses::.cpu.data              3298                       # number of overall misses
system.l2.overall_misses::total                  3750                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28734400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    193211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        221945400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28734400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    193211000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       221945400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            29868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           29868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.110419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123669                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.110419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123669                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 63571.681416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 58584.293511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59185.440000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 63571.681416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 58584.293511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59185.440000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3750                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3750                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27830400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    186615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    214445400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27830400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    186615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    214445400                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.110419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123669                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.110419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123669                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61571.681416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 56584.293511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57185.440000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61571.681416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 56584.293511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57185.440000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15786                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15786                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           19                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               19                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           19                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           19                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   333                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6783500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6783500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.243182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.243182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 63397.196262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63397.196262                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6569500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6569500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.243182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.243182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61397.196262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61397.196262                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28734400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28734400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 63571.681416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 63571.681416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27830400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27830400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61571.681416                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61571.681416                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         26237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    186427500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    186427500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.108434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 58422.908179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 58422.908179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    180045500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    180045500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.108434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56422.908179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 56422.908179                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2519.234040                       # Cycle average of tags in use
system.l2.tags.total_refs                       59186                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3750                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.782933                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       400.491966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2118.742074                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.012222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.064659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.076881                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3437                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.114441                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    950726                       # Number of tag accesses
system.l2.tags.data_accesses                   950726                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573100                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3750                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  240000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    469.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     511275600                       # Total gap between requests
system.mem_ctrls.avgGap                     136340.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       211072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 56573833.272251009941                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 412788721.530716419220                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          452                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3298                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12944100                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     78803450                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28637.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     23894.31                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       211072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        240000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          452                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3298                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3750                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     56573833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    412788722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        469362555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     56573833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     56573833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     56573833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    412788722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       469362555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 3750                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                21435050                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18750000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           91747550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5716.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24466.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3328                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   578.024331                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   367.244488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   410.294397                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           83     20.19%     20.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           54     13.14%     33.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           27      6.57%     39.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           29      7.06%     46.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           19      4.62%     51.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            9      2.19%     53.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           10      2.43%     56.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           36      8.76%     64.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          144     35.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                240000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              469.362555                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1685040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          872850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       15658020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    129772470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     87069600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     275009580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.829996                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    225065600                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    269366200                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1328040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          686895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       11116980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     90322770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    120290400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     263696685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.705624                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    311731350                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    182700450                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3643                       # Transaction distribution
system.membus.trans_dist::ReadExReq               107                       # Transaction distribution
system.membus.trans_dist::ReadExResp              107                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3643                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         7500                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         7500                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7500                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       240000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       240000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  240000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3750                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             4500000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19620100                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           19                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13058                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           455                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29428                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          929                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        88580                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 89509                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2921856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2952192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30323                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30323    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30323                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    511331800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            9079600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            136500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8960400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
