
// Generated by Cadence Genus(TM) Synthesis Solution 20.10-p001_1
// Generated on: Nov 26 2024 05:00:49 IST (Nov 25 2024 23:30:49 UTC)

// Verification Directory fv/UART 

module data_sampling(CLK, RST, S_DATA, Prescale, edge_count, Enable,
     sampled_bit);
  input CLK, RST, S_DATA, Enable;
  input [5:0] Prescale, edge_count;
  output sampled_bit;
  wire CLK, RST, S_DATA, Enable;
  wire [5:0] Prescale, edge_count;
  wire sampled_bit;
  wire [2:0] Samples;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_57;
  DFFRHQX1 sampled_bit_reg(.RN (RST), .CK (CLK), .D (n_46), .Q
       (sampled_bit));
  NOR2BX1 g906__2398(.AN (Enable), .B (n_45), .Y (n_46));
  AOI22X1 g907__5107(.A0 (Samples[2]), .A1 (n_44), .B0 (Samples[0]),
       .B1 (Samples[1]), .Y (n_45));
  OR2XL g908__6260(.A (Samples[1]), .B (Samples[0]), .Y (n_44));
  DFFRHQX1 \Samples_reg[0] (.RN (RST), .CK (CLK), .D (n_43), .Q
       (Samples[0]));
  NOR2BX1 g1514__4319(.AN (Enable), .B (n_42), .Y (n_43));
  MXI2XL g1515__8428(.A (Samples[0]), .B (S_DATA), .S0 (n_41), .Y
       (n_42));
  NOR4X1 g1516__5526(.A (n_9), .B (n_6), .C (n_38), .D (edge_count[5]),
       .Y (n_41));
  DFFRHQX1 \Samples_reg[1] (.RN (RST), .CK (CLK), .D (n_40), .Q
       (Samples[1]));
  INVXL g1518(.A (n_39), .Y (n_40));
  AOI33XL g1519__6783(.A0 (Enable), .A1 (n_57), .A2 (Samples[1]), .B0
       (Enable), .B1 (S_DATA), .B2 (n_34), .Y (n_39));
  OAI211X1 g1520__3680(.A0 (n_22), .A1 (edge_count[2]), .B0 (n_25), .C0
       (n_37), .Y (n_38));
  NOR2XL g1521__1617(.A (n_33), .B (n_35), .Y (n_37));
  XNOR2X1 g1523__1705(.A (n_32), .B (edge_count[4]), .Y (n_35));
  NOR4X1 g1524__5122(.A (n_5), .B (n_20), .C (n_30), .D
       (edge_count[5]), .Y (n_34));
  XNOR2X1 g1525__8246(.A (n_27), .B (edge_count[3]), .Y (n_33));
  XNOR2X1 g1526__7098(.A (n_18), .B (n_26), .Y (n_32));
  NOR4X1 g1527__6131(.A (n_15), .B (n_20), .C (n_19), .D (n_24), .Y
       (n_31));
  DFFRHQX1 \Samples_reg[2] (.RN (RST), .CK (CLK), .D (n_29), .Q
       (Samples[2]));
  OAI211X1 g1529__1881(.A0 (n_7), .A1 (edge_count[1]), .B0 (n_11), .C0
       (n_28), .Y (n_30));
  NOR2BX1 g1530__5115(.AN (Enable), .B (n_23), .Y (n_29));
  NOR2X1 g1531__7482(.A (n_19), .B (n_24), .Y (n_28));
  OA21X1 g1532__4733(.A0 (n_12), .A1 (n_17), .B0 (n_26), .Y (n_27));
  NAND2XL g1533__6161(.A (n_22), .B (edge_count[2]), .Y (n_25));
  NAND2XL g1534__9315(.A (n_12), .B (n_17), .Y (n_26));
  XNOR2X1 g1535__9945(.A (n_18), .B (edge_count[4]), .Y (n_24));
  MXI2XL g1536__2883(.A (Samples[2]), .B (S_DATA), .S0 (n_21), .Y
       (n_23));
  NOR3X1 g1537__2346(.A (n_6), .B (n_14), .C (edge_count[5]), .Y
       (n_21));
  AOI21XL g1538__1666(.A0 (n_13), .A1 (n_16), .B0 (n_17), .Y (n_22));
  XOR2XL g1539__7410(.A (n_16), .B (edge_count[2]), .Y (n_20));
  XNOR2X1 g1540__6417(.A (n_12), .B (edge_count[3]), .Y (n_19));
  XNOR2X1 g1541__5477(.A (Prescale[5]), .B (n_10), .Y (n_18));
  NOR2XL g1542__2398(.A (n_13), .B (n_16), .Y (n_17));
  OAI2BB1X1 g1543__5107(.A0N (Prescale[3]), .A1N (n_1), .B0 (n_8), .Y
       (n_16));
  XNOR2X1 g1544__6260(.A (n_7), .B (edge_count[1]), .Y (n_15));
  NAND4XL g1545__4319(.A (n_2), .B (n_3), .C (n_4), .D (n_9), .Y
       (n_14));
  NAND2XL g1546__8428(.A (Prescale[1]), .B (n_7), .Y (n_13));
  NAND2XL g1547__5526(.A (n_7), .B (edge_count[1]), .Y (n_11));
  AOI21XL g1548__6783(.A0 (Prescale[4]), .A1 (n_8), .B0 (n_10), .Y
       (n_12));
  NOR2XL g1549__3680(.A (Prescale[4]), .B (n_8), .Y (n_10));
  XNOR2X1 g1550__1617(.A (Prescale[2]), .B (edge_count[1]), .Y (n_9));
  OR3X1 g1551__2802(.A (Prescale[2]), .B (Prescale[3]), .C
       (Prescale[1]), .Y (n_8));
  AOI21XL g1552__1705(.A0 (Prescale[1]), .A1 (Prescale[2]), .B0 (n_0),
       .Y (n_7));
  INVX1 g1553(.A (n_5), .Y (n_6));
  XNOR2X1 g1554__5122(.A (Prescale[3]), .B (edge_count[2]), .Y (n_4));
  XNOR2X1 g1555__8246(.A (Prescale[5]), .B (edge_count[4]), .Y (n_3));
  XNOR2X1 g1556__7098(.A (Prescale[4]), .B (edge_count[3]), .Y (n_2));
  XNOR2X1 g1557__6131(.A (Prescale[1]), .B (edge_count[0]), .Y (n_5));
  INVXL g1558(.A (n_0), .Y (n_1));
  NOR2XL g1559__1881(.A (Prescale[1]), .B (Prescale[2]), .Y (n_0));
  NAND3BXL g2(.AN (edge_count[5]), .B (n_6), .C (n_31), .Y (n_57));
endmodule

module deserializer_DATA_WIDTH8(CLK, RST, sampled_bit, Enable,
     edge_count, Prescale, P_DATA);
  input CLK, RST, sampled_bit, Enable;
  input [5:0] edge_count, Prescale;
  output [7:0] P_DATA;
  wire CLK, RST, sampled_bit, Enable;
  wire [5:0] edge_count, Prescale;
  wire [7:0] P_DATA;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19;
  SDFFRHQX1 \P_DATA_reg[0] (.RN (RST), .CK (CLK), .D (P_DATA[1]), .SI
       (P_DATA[0]), .SE (n_19), .Q (P_DATA[0]));
  SDFFRHQX1 \P_DATA_reg[1] (.RN (RST), .CK (CLK), .D (P_DATA[2]), .SI
       (P_DATA[1]), .SE (n_19), .Q (P_DATA[1]));
  SDFFRHQX1 \P_DATA_reg[2] (.RN (RST), .CK (CLK), .D (P_DATA[3]), .SI
       (P_DATA[2]), .SE (n_19), .Q (P_DATA[2]));
  SDFFRHQX1 \P_DATA_reg[3] (.RN (RST), .CK (CLK), .D (P_DATA[4]), .SI
       (P_DATA[3]), .SE (n_19), .Q (P_DATA[3]));
  SDFFRHQX1 \P_DATA_reg[6] (.RN (RST), .CK (CLK), .D (P_DATA[7]), .SI
       (P_DATA[6]), .SE (n_19), .Q (P_DATA[6]));
  SDFFRHQX1 \P_DATA_reg[5] (.RN (RST), .CK (CLK), .D (P_DATA[6]), .SI
       (P_DATA[5]), .SE (n_19), .Q (P_DATA[5]));
  SDFFRHQX1 \P_DATA_reg[4] (.RN (RST), .CK (CLK), .D (P_DATA[5]), .SI
       (P_DATA[4]), .SE (n_19), .Q (P_DATA[4]));
  SDFFRHQX1 \P_DATA_reg[7] (.RN (RST), .CK (CLK), .D (sampled_bit), .SI
       (P_DATA[7]), .SE (n_19), .Q (P_DATA[7]));
  NAND4XL g588__5115(.A (n_12), .B (n_16), .C (n_18), .D (Enable), .Y
       (n_19));
  AOI211XL g589__7482(.A0 (n_9), .A1 (edge_count[5]), .B0 (n_17), .C0
       (n_13), .Y (n_18));
  OAI211X1 g590__4733(.A0 (n_3), .A1 (edge_count[1]), .B0 (n_8), .C0
       (n_15), .Y (n_17));
  XNOR2X1 g591__6161(.A (n_14), .B (edge_count[4]), .Y (n_16));
  AOI221X1 g592__9315(.A0 (n_10), .A1 (edge_count[2]), .B0
       (Prescale[0]), .B1 (edge_count[0]), .C0 (n_11), .Y (n_15));
  OAI2BB1X1 g593__9945(.A0N (Prescale[4]), .A1N (n_6), .B0 (n_5), .Y
       (n_14));
  OAI22XL g594__2883(.A0 (n_9), .A1 (edge_count[5]), .B0 (Prescale[0]),
       .B1 (edge_count[0]), .Y (n_13));
  XOR2XL g595__2346(.A (n_7), .B (edge_count[3]), .Y (n_12));
  NOR2XL g596__1666(.A (n_10), .B (edge_count[2]), .Y (n_11));
  AOI21XL g597__7410(.A0 (Prescale[2]), .A1 (n_2), .B0 (n_4), .Y
       (n_10));
  CLKXOR2X1 g598__6417(.A (Prescale[5]), .B (n_5), .Y (n_9));
  NAND2XL g599__5477(.A (n_3), .B (edge_count[1]), .Y (n_8));
  XNOR2X1 g600__2398(.A (Prescale[3]), .B (n_4), .Y (n_7));
  NAND2BXL g601__5107(.AN (Prescale[3]), .B (n_4), .Y (n_6));
  NAND2XL g602__6260(.A (n_0), .B (n_4), .Y (n_5));
  NOR3XL g603__4319(.A (Prescale[1]), .B (Prescale[2]), .C
       (Prescale[0]), .Y (n_4));
  AOI21XL g604__8428(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0 (n_1),
       .Y (n_3));
  INVXL g605(.A (n_1), .Y (n_2));
  NOR2XL g606__5526(.A (Prescale[0]), .B (Prescale[1]), .Y (n_1));
  NOR2XL g607__6783(.A (Prescale[3]), .B (Prescale[4]), .Y (n_0));
endmodule

module edge_bit_counter(CLK, RST, Enable, Prescale, bit_count,
     edge_count);
  input CLK, RST, Enable;
  input [5:0] Prescale;
  output [3:0] bit_count;
  output [5:0] edge_count;
  wire CLK, RST, Enable;
  wire [5:0] Prescale;
  wire [3:0] bit_count;
  wire [5:0] edge_count;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52;
  DFFRHQX1 \bit_count_reg[3] (.RN (RST), .CK (CLK), .D (n_52), .Q
       (bit_count[3]));
  OAI21XL g1237__3680(.A0 (n_39), .A1 (n_21), .B0 (n_49), .Y (n_52));
  OAI31X1 g1238__1617(.A0 (n_39), .A1 (bit_count[2]), .A2 (n_6), .B0
       (n_50), .Y (n_51));
  NAND2XL g1241__2802(.A (n_48), .B (bit_count[2]), .Y (n_50));
  NAND2XL g1242__1705(.A (n_48), .B (bit_count[3]), .Y (n_49));
  SDFFRHQX1 \bit_count_reg[0] (.RN (RST), .CK (CLK), .D (n_38), .SI
       (n_36), .SE (bit_count[0]), .Q (bit_count[0]));
  DFFRHQX1 \edge_count_reg[4] (.RN (RST), .CK (CLK), .D (n_42), .Q
       (edge_count[4]));
  DFFRHQX1 \edge_count_reg[2] (.RN (RST), .CK (CLK), .D (n_43), .Q
       (edge_count[2]));
  DFFRHQX1 \edge_count_reg[3] (.RN (RST), .CK (CLK), .D (n_44), .Q
       (edge_count[3]));
  AND2XL g1248__5122(.A (n_36), .B (n_40), .Y (n_47));
  OAI22XL g1249__8246(.A0 (n_39), .A1 (n_9), .B0 (n_37), .B1 (n_1), .Y
       (n_46));
  OAI2BB1X1 g1250__7098(.A0N (n_38), .A1N (n_6), .B0 (n_37), .Y (n_48));
  NOR2XL g1252__6131(.A (n_37), .B (edge_count[0]), .Y (n_45));
  NOR2XL g1253__1881(.A (n_37), .B (n_29), .Y (n_44));
  NOR2XL g1254__5115(.A (n_37), .B (n_20), .Y (n_43));
  NOR2XL g1255__7482(.A (n_37), .B (n_33), .Y (n_42));
  NOR2XL g1256__4733(.A (n_37), .B (n_11), .Y (n_41));
  XNOR2X1 g1257__6161(.A (edge_count[5]), .B (n_32), .Y (n_40));
  INVX1 g1258(.A (n_39), .Y (n_38));
  NAND2X1 g1259__9315(.A (Enable), .B (n_35), .Y (n_39));
  INVX1 g1260(.A (n_37), .Y (n_36));
  NAND2BX1 g1261__9945(.AN (n_35), .B (Enable), .Y (n_37));
  AOI221X1 g1262__2883(.A0 (n_23), .A1 (edge_count[3]), .B0 (n_14), .B1
       (edge_count[2]), .C0 (n_34), .Y (n_35));
  OAI221X1 g1263__2346(.A0 (n_26), .A1 (n_2), .B0 (n_23), .B1
       (edge_count[3]), .C0 (n_31), .Y (n_34));
  XNOR2X1 g1264__1666(.A (edge_count[4]), .B (n_28), .Y (n_33));
  NAND2XL g1265__7410(.A (edge_count[4]), .B (n_28), .Y (n_32));
  AOI221X1 g1266__6417(.A0 (n_26), .A1 (n_2), .B0 (n_8), .B1 (n_0), .C0
       (n_30), .Y (n_31));
  OAI211X1 g1267__5477(.A0 (n_17), .A1 (edge_count[4]), .B0 (n_27), .C0
       (n_24), .Y (n_30));
  XNOR2X1 g1268__2398(.A (edge_count[3]), .B (n_19), .Y (n_29));
  AND2XL g1269__5107(.A (edge_count[3]), .B (n_19), .Y (n_28));
  INVXL g1270(.A (n_25), .Y (n_27));
  OAI221X1 g1271__6260(.A0 (n_14), .A1 (edge_count[2]), .B0
       (Prescale[0]), .B1 (n_18), .C0 (n_22), .Y (n_25));
  XNOR2X1 g1272__4319(.A (Prescale[5]), .B (n_15), .Y (n_26));
  NAND2XL g1273__8428(.A (n_17), .B (edge_count[4]), .Y (n_24));
  AOI21XL g1274__5526(.A0 (Prescale[3]), .A1 (n_12), .B0 (n_13), .Y
       (n_23));
  OAI21X1 g1275__6783(.A0 (n_10), .A1 (edge_count[0]), .B0
       (Prescale[0]), .Y (n_22));
  AOI21XL g1276__3680(.A0 (bit_count[3]), .A1 (n_5), .B0 (n_16), .Y
       (n_21));
  XNOR2X1 g1277__1617(.A (edge_count[2]), .B (n_7), .Y (n_20));
  AOI21X1 g1278__2802(.A0 (Prescale[1]), .A1 (edge_count[1]), .B0
       (n_4), .Y (n_18));
  AND2XL g1279__1705(.A (edge_count[2]), .B (n_7), .Y (n_19));
  NOR3XL g1280__5122(.A (bit_count[3]), .B (n_5), .C (n_6), .Y (n_16));
  OA21X1 g1281__8246(.A0 (n_3), .A1 (n_13), .B0 (n_15), .Y (n_17));
  NAND2XL g1282__7098(.A (n_3), .B (n_13), .Y (n_15));
  XNOR2X1 g1283__6131(.A (Prescale[2]), .B (n_8), .Y (n_14));
  NAND2BXL g1284__1881(.AN (Prescale[2]), .B (n_8), .Y (n_12));
  NOR3BXL g1285__5115(.AN (n_8), .B (Prescale[2]), .C (Prescale[3]), .Y
       (n_13));
  AOI22XL g1286__7482(.A0 (edge_count[0]), .A1 (n_0), .B0
       (edge_count[1]), .B1 (n_4), .Y (n_11));
  MXI2XL g1287__4733(.A (n_0), .B (edge_count[1]), .S0 (Prescale[1]),
       .Y (n_10));
  MXI2XL g1288__6161(.A (bit_count[1]), .B (n_1), .S0 (bit_count[0]),
       .Y (n_9));
  NOR2XL g1289__9315(.A (Prescale[0]), .B (Prescale[1]), .Y (n_8));
  NOR2X1 g1290__9945(.A (n_0), .B (n_4), .Y (n_7));
  NAND2X1 g1291__2883(.A (bit_count[0]), .B (bit_count[1]), .Y (n_6));
  INVXL g1294(.A (Prescale[4]), .Y (n_3));
  DFFRX1 \bit_count_reg[2] (.RN (RST), .CK (CLK), .D (n_51), .Q
       (bit_count[2]), .QN (n_5));
  DFFRX1 \edge_count_reg[0] (.RN (RST), .CK (CLK), .D (n_45), .Q
       (edge_count[0]), .QN (n_4));
  DFFRX1 \edge_count_reg[5] (.RN (RST), .CK (CLK), .D (n_47), .Q
       (edge_count[5]), .QN (n_2));
  DFFRX1 \bit_count_reg[1] (.RN (RST), .CK (CLK), .D (n_46), .Q
       (bit_count[1]), .QN (n_1));
  DFFRX1 \edge_count_reg[1] (.RN (RST), .CK (CLK), .D (n_41), .Q
       (edge_count[1]), .QN (n_0));
endmodule

module par_chk_DATA_WIDTH8(CLK, RST, parity_type, sampled_bit, Enable,
     P_DATA, par_err);
  input CLK, RST, parity_type, sampled_bit, Enable;
  input [7:0] P_DATA;
  output par_err;
  wire CLK, RST, parity_type, sampled_bit, Enable;
  wire [7:0] P_DATA;
  wire par_err;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  SDFFRHQX1 par_err_reg(.RN (RST), .CK (CLK), .D (par_err), .SI (n_8),
       .SE (Enable), .Q (par_err));
  XOR2XL g183__2346(.A (n_5), .B (n_7), .Y (n_8));
  XNOR2X1 g184__1666(.A (n_0), .B (n_6), .Y (n_7));
  XNOR2X1 g185__7410(.A (n_4), .B (n_3), .Y (n_6));
  XNOR2X1 g186__6417(.A (n_1), .B (n_2), .Y (n_5));
  XNOR2X1 g187__5477(.A (P_DATA[7]), .B (P_DATA[0]), .Y (n_4));
  XNOR2X1 g188__2398(.A (P_DATA[4]), .B (P_DATA[2]), .Y (n_3));
  XNOR2X1 g189__5107(.A (P_DATA[6]), .B (P_DATA[1]), .Y (n_2));
  XNOR2X1 g190__6260(.A (parity_type), .B (sampled_bit), .Y (n_1));
  XNOR2X1 g191__4319(.A (P_DATA[5]), .B (P_DATA[3]), .Y (n_0));
endmodule

module stp_chk(CLK, RST, sampled_bit, Enable, stp_err);
  input CLK, RST, sampled_bit, Enable;
  output stp_err;
  wire CLK, RST, sampled_bit, Enable;
  wire stp_err;
  wire n_0;
  SDFFRHQX1 stp_err_reg(.RN (RST), .CK (CLK), .D (stp_err), .SI (n_0),
       .SE (Enable), .Q (stp_err));
  INVXL g9(.A (sampled_bit), .Y (n_0));
endmodule

module strt_chk(CLK, RST, sampled_bit, Enable, strt_glitch);
  input CLK, RST, sampled_bit, Enable;
  output strt_glitch;
  wire CLK, RST, sampled_bit, Enable;
  wire strt_glitch;
  SDFFRHQX1 strt_glitch_reg(.RN (RST), .CK (CLK), .D (strt_glitch), .SI
       (sampled_bit), .SE (Enable), .Q (strt_glitch));
endmodule

module uart_rx_fsm_DATA_WIDTH8(CLK, RST, S_DATA, Prescale,
     parity_enable, bit_count, edge_count, par_err, stp_err,
     strt_glitch, strt_chk_en, edge_bit_en, deser_en, par_chk_en,
     stp_chk_en, dat_samp_en, data_valid);
  input CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  input [5:0] Prescale, edge_count;
  input [3:0] bit_count;
  output strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  wire [5:0] Prescale, edge_count;
  wire [3:0] bit_count;
  wire strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_61, n_62, n_63, n_64, n_65;
  INVX1 g1187(.A (n_62), .Y (par_chk_en));
  INVXL g1188(.A (n_61), .Y (stp_chk_en));
  INVXL g1186(.A (n_63), .Y (deser_en));
  NAND3BXL g1300__8428(.AN (current_state[1]), .B (n_65), .C (n_57), .Y
       (dat_samp_en));
  OAI211X1 g1301__5526(.A0 (current_state[0]), .A1 (n_54), .B0 (n_65),
       .C0 (n_57), .Y (edge_bit_en));
  NAND2XL g1302__6783(.A (n_65), .B (n_64), .Y (strt_chk_en));
  AND4XL g1303__3680(.A (n_55), .B (current_state[2]), .C
       (current_state[1]), .D (current_state[0]), .Y (data_valid));
  NAND3BXL g1304__1617(.AN (S_DATA), .B (n_54), .C (n_56), .Y (n_65));
  NAND2X1 g1305__2802(.A (current_state[1]), .B (n_56), .Y (n_62));
  OR2XL g1306__1705(.A (current_state[1]), .B (n_57), .Y (n_64));
  OR2XL g1307__5122(.A (n_54), .B (n_57), .Y (n_63));
  NAND3BXL g1308__8246(.AN (current_state[0]), .B (current_state[2]),
       .C (current_state[1]), .Y (n_61));
  NAND2BX1 g1309__7098(.AN (current_state[2]), .B (current_state[0]),
       .Y (n_57));
  NOR2XL g1310__6131(.A (stp_err), .B (par_err), .Y (n_55));
  NOR2X1 g1311__1881(.A (current_state[0]), .B (current_state[2]), .Y
       (n_56));
  DFFRHQX1 \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_53), .Q
       (current_state[0]));
  OAI211X1 g2164__5115(.A0 (n_49), .A1 (n_64), .B0 (n_65), .C0 (n_51),
       .Y (n_53));
  NAND4XL g2165__7482(.A (n_50), .B (n_61), .C (n_62), .D (n_63), .Y
       (n_52));
  AOI31X1 g2166__4733(.A0 (n_48), .A1 (current_state[1]), .A2
       (current_state[0]), .B0 (n_42), .Y (n_51));
  OR3XL g2167__6161(.A (n_47), .B (strt_glitch), .C (n_64), .Y (n_50));
  NOR2BX1 g2169__9315(.AN (strt_glitch), .B (n_47), .Y (n_49));
  OAI22XL g2170__9945(.A0 (n_45), .A1 (n_63), .B0 (S_DATA), .B1 (n_0),
       .Y (n_48));
  NAND2XL g2171__2883(.A (n_44), .B (n_1), .Y (n_47));
  OAI2BB1X1 g2172__2346(.A0N (n_14), .A1N (n_43), .B0 (n_61), .Y
       (n_46));
  NOR2BX1 g2173__1666(.AN (n_43), .B (bit_count[0]), .Y (n_45));
  NOR4X1 g2174__7410(.A (n_41), .B (bit_count[3]), .C (bit_count[1]),
       .D (bit_count[2]), .Y (n_44));
  NOR2BX1 g2175__6417(.AN (n_13), .B (n_41), .Y (n_43));
  NOR2X1 g2176__5477(.A (n_40), .B (n_61), .Y (n_42));
  OAI211X1 g2177__2398(.A0 (n_24), .A1 (edge_count[2]), .B0 (n_10), .C0
       (n_39), .Y (n_41));
  OAI211X1 g2178__5107(.A0 (n_29), .A1 (edge_count[4]), .B0 (n_34), .C0
       (n_38), .Y (n_40));
  AOI211XL g2179__6260(.A0 (n_24), .A1 (edge_count[2]), .B0 (n_23), .C0
       (n_37), .Y (n_39));
  NOR4X1 g2180__4319(.A (n_21), .B (n_10), .C (n_31), .D (n_36), .Y
       (n_38));
  OAI211X1 g2181__8428(.A0 (n_20), .A1 (edge_count[3]), .B0 (n_28), .C0
       (n_35), .Y (n_37));
  XNOR2X1 g2182__5526(.A (n_32), .B (edge_count[5]), .Y (n_36));
  AOI221X1 g2183__6783(.A0 (n_27), .A1 (edge_count[5]), .B0 (n_30), .B1
       (edge_count[4]), .C0 (n_33), .Y (n_35));
  AOI22X1 g2184__3680(.A0 (n_29), .A1 (edge_count[4]), .B0
       (parity_enable), .B1 (n_15), .Y (n_34));
  OAI22XL g2185__1617(.A0 (n_27), .A1 (edge_count[5]), .B0 (n_30), .B1
       (edge_count[4]), .Y (n_33));
  XNOR2X1 g2186__2802(.A (Prescale[5]), .B (n_25), .Y (n_32));
  OAI211X1 g2187__1705(.A0 (n_16), .A1 (edge_count[3]), .B0 (n_19), .C0
       (n_26), .Y (n_31));
  AOI21XL g2188__5122(.A0 (Prescale[4]), .A1 (n_18), .B0 (n_22), .Y
       (n_30));
  NAND2XL g2189__8246(.A (n_20), .B (edge_count[3]), .Y (n_28));
  AOI21XL g2190__7098(.A0 (Prescale[4]), .A1 (n_12), .B0 (n_25), .Y
       (n_29));
  AOI22X1 g2191__6131(.A0 (n_16), .A1 (edge_count[3]), .B0 (n_3), .B1
       (n_17), .Y (n_26));
  XNOR2X1 g2192__1881(.A (Prescale[5]), .B (n_22), .Y (n_27));
  NOR2XL g2193__5115(.A (Prescale[4]), .B (n_12), .Y (n_25));
  XNOR2X1 g2194__7482(.A (n_8), .B (edge_count[1]), .Y (n_23));
  AOI21XL g2195__4733(.A0 (Prescale[2]), .A1 (n_7), .B0 (n_11), .Y
       (n_24));
  AOI21XL g2196__6161(.A0 (bit_count[0]), .A1 (n_13), .B0
       (parity_enable), .Y (n_21));
  NOR3BXL g2197__9315(.AN (n_11), .B (Prescale[4]), .C (Prescale[3]),
       .Y (n_22));
  OAI21X1 g2198__9945(.A0 (n_9), .A1 (edge_count[1]), .B0
       (Prescale[1]), .Y (n_19));
  OA21X1 g2199__2883(.A0 (n_2), .A1 (n_11), .B0 (n_18), .Y (n_20));
  NAND2XL g2200__2346(.A (n_9), .B (edge_count[1]), .Y (n_17));
  NAND2XL g2201__1666(.A (n_2), .B (n_11), .Y (n_18));
  NAND3X1 g2202__7410(.A (bit_count[1]), .B (n_1), .C (n_5), .Y (n_15));
  OAI32X1 g2203__6417(.A0 (parity_enable), .A1 (bit_count[0]), .A2
       (n_63), .B0 (n_1), .B1 (n_62), .Y (n_14));
  OA21X1 g2204__5477(.A0 (n_2), .A1 (n_4), .B0 (n_12), .Y (n_16));
  NOR2BX1 g2205__2398(.AN (n_5), .B (bit_count[1]), .Y (n_13));
  NAND2XL g2206__5107(.A (n_2), .B (n_4), .Y (n_12));
  NOR2BX1 g2207__6260(.AN (n_4), .B (Prescale[0]), .Y (n_11));
  AOI21XL g2208__4319(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0 (n_6),
       .Y (n_8));
  CLKXOR2X1 g2209__8428(.A (Prescale[0]), .B (edge_count[0]), .Y
       (n_10));
  XOR2XL g2210__5526(.A (Prescale[2]), .B (edge_count[2]), .Y (n_9));
  INVXL g2211(.A (n_6), .Y (n_7));
  NOR2XL g2212__6783(.A (Prescale[0]), .B (Prescale[1]), .Y (n_6));
  NOR2BX1 g2213__3680(.AN (bit_count[3]), .B (bit_count[2]), .Y (n_5));
  NOR2XL g2214__1617(.A (Prescale[1]), .B (Prescale[2]), .Y (n_4));
  INVXL g2215(.A (Prescale[1]), .Y (n_3));
  INVX1 g2216(.A (Prescale[3]), .Y (n_2));
  INVX1 g2217(.A (bit_count[0]), .Y (n_1));
  DFFRX1 \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_52), .Q
       (current_state[1]), .QN (n_54));
  DFFRX1 \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_46), .Q
       (current_state[2]), .QN (n_0));
endmodule

module UART_RX(CLK, RST, RX_IN, parity_enable, parity_type, Prescale,
     P_DATA, data_valid, parity_error, framing_error);
  input CLK, RST, RX_IN, parity_enable, parity_type;
  input [5:0] Prescale;
  output [7:0] P_DATA;
  output data_valid, parity_error, framing_error;
  wire CLK, RST, RX_IN, parity_enable, parity_type;
  wire [5:0] Prescale;
  wire [7:0] P_DATA;
  wire data_valid, parity_error, framing_error;
  wire [5:0] edge_count;
  wire [3:0] bit_count;
  wire UNCONNECTED_HIER_Z, dat_samp_en, deser_en, edge_bit_en,
       par_chk_en, sampled_bit, stp_chk_en, strt_chk_en;
  wire strt_glitch;
  data_sampling U0_data_sampling(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale ({Prescale[5:1], UNCONNECTED_HIER_Z}),
       .edge_count (edge_count), .Enable (dat_samp_en), .sampled_bit
       (sampled_bit));
  deserializer_DATA_WIDTH8 U0_deserializer(.CLK (CLK), .RST (RST),
       .sampled_bit (sampled_bit), .Enable (deser_en), .edge_count
       (edge_count), .Prescale (Prescale), .P_DATA (P_DATA));
  edge_bit_counter U0_edge_bit_counter(.CLK (CLK), .RST (RST), .Enable
       (edge_bit_en), .Prescale (Prescale), .bit_count (bit_count),
       .edge_count (edge_count));
  par_chk_DATA_WIDTH8 U0_par_chk(.CLK (CLK), .RST (RST), .parity_type
       (parity_type), .sampled_bit (sampled_bit), .Enable (par_chk_en),
       .P_DATA (P_DATA), .par_err (parity_error));
  stp_chk U0_stp_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (stp_chk_en), .stp_err (framing_error));
  strt_chk U0_strt_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (strt_chk_en), .strt_glitch
       (strt_glitch));
  uart_rx_fsm_DATA_WIDTH8 U0_uart_fsm(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale (Prescale), .parity_enable (parity_enable),
       .bit_count (bit_count), .edge_count (edge_count), .par_err
       (parity_error), .stp_err (framing_error), .strt_glitch
       (strt_glitch), .strt_chk_en (strt_chk_en), .edge_bit_en
       (edge_bit_en), .deser_en (deser_en), .par_chk_en (par_chk_en),
       .stp_chk_en (stp_chk_en), .dat_samp_en (dat_samp_en),
       .data_valid (data_valid));
endmodule

module Serializer_WIDTH8(CLK, RST, DATA, Enable, Busy, Data_Valid,
     ser_out, ser_done);
  input CLK, RST, Enable, Busy, Data_Valid;
  input [7:0] DATA;
  output ser_out, ser_done;
  wire CLK, RST, Enable, Busy, Data_Valid;
  wire [7:0] DATA;
  wire ser_out, ser_done;
  wire [2:0] ser_count;
  wire [7:0] DATA_V;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  AND3XL g398__2802(.A (ser_count[0]), .B (ser_count[2]), .C
       (ser_count[1]), .Y (ser_done));
  DFFRHQX1 \ser_count_reg[2] (.RN (RST), .CK (CLK), .D (n_23), .Q
       (ser_count[2]));
  DFFRHQX1 \DATA_V_reg[1] (.RN (RST), .CK (CLK), .D (n_19), .Q
       (DATA_V[1]));
  DFFRHQX1 \DATA_V_reg[6] (.RN (RST), .CK (CLK), .D (n_20), .Q
       (DATA_V[6]));
  DFFRHQX1 \DATA_V_reg[0] (.RN (RST), .CK (CLK), .D (n_17), .Q
       (ser_out));
  DFFRHQX1 \DATA_V_reg[2] (.RN (RST), .CK (CLK), .D (n_22), .Q
       (DATA_V[2]));
  AND2XL g656__1705(.A (n_15), .B (Enable), .Y (n_23));
  DFFRHQX1 \DATA_V_reg[4] (.RN (RST), .CK (CLK), .D (n_18), .Q
       (DATA_V[4]));
  DFFRHQX1 \DATA_V_reg[3] (.RN (RST), .CK (CLK), .D (n_21), .Q
       (DATA_V[3]));
  DFFRHQX1 \DATA_V_reg[5] (.RN (RST), .CK (CLK), .D (n_16), .Q
       (DATA_V[5]));
  OAI2BB1X1 g660__5122(.A0N (n_3), .A1N (DATA_V[2]), .B0 (n_11), .Y
       (n_22));
  OAI2BB1X1 g661__8246(.A0N (n_3), .A1N (DATA_V[3]), .B0 (n_7), .Y
       (n_21));
  OAI2BB1X1 g662__7098(.A0N (n_3), .A1N (DATA_V[6]), .B0 (n_12), .Y
       (n_20));
  DFFRHQX1 \DATA_V_reg[7] (.RN (RST), .CK (CLK), .D (n_13), .Q
       (DATA_V[7]));
  DFFRHQX1 \ser_count_reg[1] (.RN (RST), .CK (CLK), .D (n_10), .Q
       (ser_count[1]));
  OAI2BB1X1 g665__6131(.A0N (n_3), .A1N (DATA_V[1]), .B0 (n_6), .Y
       (n_19));
  OAI2BB1X1 g666__1881(.A0N (n_4), .A1N (DATA_V[5]), .B0 (n_8), .Y
       (n_18));
  OAI2BB1X1 g667__5115(.A0N (n_3), .A1N (ser_out), .B0 (n_14), .Y
       (n_17));
  OAI2BB1X1 g668__7482(.A0N (n_4), .A1N (DATA_V[6]), .B0 (n_9), .Y
       (n_16));
  XNOR2X1 g669__4733(.A (ser_count[2]), .B (n_2), .Y (n_15));
  AOI22XL g670__6161(.A0 (n_4), .A1 (DATA_V[1]), .B0 (DATA[0]), .B1
       (n_1), .Y (n_14));
  AO22XL g671__9315(.A0 (n_3), .A1 (DATA_V[7]), .B0 (DATA[7]), .B1
       (n_1), .Y (n_13));
  AOI22XL g672__9945(.A0 (n_4), .A1 (DATA_V[7]), .B0 (DATA[6]), .B1
       (n_1), .Y (n_12));
  AOI22XL g673__2883(.A0 (n_4), .A1 (DATA_V[3]), .B0 (DATA[2]), .B1
       (n_1), .Y (n_11));
  INVXL g674(.A (n_5), .Y (n_10));
  AOI22XL g675__2346(.A0 (n_3), .A1 (DATA_V[5]), .B0 (DATA[5]), .B1
       (n_1), .Y (n_9));
  AOI22XL g676__1666(.A0 (n_3), .A1 (DATA_V[4]), .B0 (DATA[4]), .B1
       (n_1), .Y (n_8));
  AOI22XL g677__7410(.A0 (n_4), .A1 (DATA_V[4]), .B0 (DATA[3]), .B1
       (n_1), .Y (n_7));
  AOI22XL g678__6417(.A0 (n_4), .A1 (DATA_V[2]), .B0 (DATA[1]), .B1
       (n_1), .Y (n_6));
  OAI211X1 g679__5477(.A0 (ser_count[1]), .A1 (ser_count[0]), .B0
       (n_2), .C0 (Enable), .Y (n_5));
  DFFRHQX1 \ser_count_reg[0] (.RN (RST), .CK (CLK), .D (n_0), .Q
       (ser_count[0]));
  NOR2BX1 g681__2398(.AN (Enable), .B (n_1), .Y (n_4));
  NOR2X1 g682__5107(.A (n_1), .B (Enable), .Y (n_3));
  NAND2X1 g683__6260(.A (ser_count[0]), .B (ser_count[1]), .Y (n_2));
  NOR2BX1 g684__4319(.AN (Enable), .B (ser_count[0]), .Y (n_0));
  NOR2BX1 g685__8428(.AN (Data_Valid), .B (Busy), .Y (n_1));
endmodule

module uart_tx_fsm(CLK, RST, Data_Valid, ser_done, parity_enable,
     Ser_enable, mux_sel, busy);
  input CLK, RST, Data_Valid, ser_done, parity_enable;
  output Ser_enable, busy;
  output [1:0] mux_sel;
  wire CLK, RST, Data_Valid, ser_done, parity_enable;
  wire Ser_enable, busy;
  wire [1:0] mux_sel;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_13, n_17;
  INVXL g329(.A (Data_Valid), .Y (n_9));
  OAI211X1 g398__5526(.A0 (n_6), .A1 (n_7), .B0 (n_13), .C0 (n_17), .Y
       (mux_sel[0]));
  DFFRHQX1 busy_reg(.RN (RST), .CK (CLK), .D (n_8), .Q (busy));
  NOR2X1 g400__6783(.A (ser_done), .B (n_17), .Y (Ser_enable));
  AOI2BB1X1 g401__3680(.A0N (current_state[1]), .A1N (n_6), .B0
       (current_state[0]), .Y (mux_sel[1]));
  NAND2BX1 g402__1617(.AN (n_10), .B (current_state[1]), .Y (n_17));
  NAND2XL g403__2802(.A (n_7), .B (n_10), .Y (n_8));
  OR3XL g404__1705(.A (current_state[0]), .B (current_state[1]), .C
       (current_state[2]), .Y (n_13));
  NAND2X1 g405__5122(.A (current_state[0]), .B (n_6), .Y (n_10));
  NAND2BX1 g406__8246(.AN (current_state[0]), .B (current_state[1]), .Y
       (n_7));
  DFFRHQX1 \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_3), .Q
       (current_state[0]));
  OAI31X1 g408__7098(.A0 (parity_enable), .A1 (n_0), .A2 (n_17), .B0
       (n_4), .Y (n_5));
  NAND3X1 g409__6131(.A (current_state[1]), .B (n_17), .C (n_2), .Y
       (n_4));
  OAI22X1 g410__1881(.A0 (n_10), .A1 (n_1), .B0 (n_9), .B1 (n_13), .Y
       (n_3));
  DFFRHQX1 \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_2), .Q
       (current_state[1]));
  NOR2BX1 g411__5115(.AN (n_13), .B (current_state[2]), .Y (n_2));
  NOR2XL g412__7482(.A (n_0), .B (n_17), .Y (n_1));
  INVX1 g413(.A (ser_done), .Y (n_0));
  DFFRX1 \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_5), .Q
       (current_state[2]), .QN (n_6));
endmodule

module mux(CLK, RST, IN_0, IN_1, IN_2, IN_3, SEL, OUT);
  input CLK, RST, IN_0, IN_1, IN_2, IN_3;
  input [1:0] SEL;
  output OUT;
  wire CLK, RST, IN_0, IN_1, IN_2, IN_3;
  wire [1:0] SEL;
  wire OUT;
  wire n_0, n_1;
  DFFRHQX1 OUT_reg(.RN (RST), .CK (CLK), .D (n_1), .Q (OUT));
  OAI2BB1X1 g40__4733(.A0N (IN_2), .A1N (SEL[1]), .B0 (n_0), .Y (n_1));
  OAI21X1 g41__6161(.A0 (IN_1), .A1 (SEL[1]), .B0 (SEL[0]), .Y (n_0));
endmodule

module parity_calc_WIDTH8(CLK, RST, parity_enable, parity_type, Busy,
     DATA, Data_Valid, parity);
  input CLK, RST, parity_enable, parity_type, Busy, Data_Valid;
  input [7:0] DATA;
  output parity;
  wire CLK, RST, parity_enable, parity_type, Busy, Data_Valid;
  wire [7:0] DATA;
  wire parity;
  wire [7:0] DATA_V;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  SDFFRHQX1 parity_reg(.RN (RST), .CK (CLK), .D (parity), .SI (n_8),
       .SE (parity_enable), .Q (parity));
  XNOR2X1 g365__9315(.A (n_7), .B (DATA_V[2]), .Y (n_8));
  XNOR2X1 g366__9945(.A (n_6), .B (DATA_V[4]), .Y (n_7));
  XNOR2X1 g367__2883(.A (n_5), .B (DATA_V[0]), .Y (n_6));
  XNOR2X1 g368__2346(.A (n_4), .B (DATA_V[7]), .Y (n_5));
  XNOR2X1 g369__1666(.A (n_3), .B (DATA_V[1]), .Y (n_4));
  XNOR2X1 g370__7410(.A (n_2), .B (DATA_V[6]), .Y (n_3));
  SDFFRHQX1 \DATA_V_reg[5] (.RN (RST), .CK (CLK), .D (DATA[5]), .SI
       (DATA_V[5]), .SE (n_0), .Q (DATA_V[5]));
  SDFFRHQX1 \DATA_V_reg[3] (.RN (RST), .CK (CLK), .D (DATA[3]), .SI
       (DATA_V[3]), .SE (n_0), .Q (DATA_V[3]));
  SDFFRHQX1 \DATA_V_reg[2] (.RN (RST), .CK (CLK), .D (DATA[2]), .SI
       (DATA_V[2]), .SE (n_0), .Q (DATA_V[2]));
  SDFFRHQX1 \DATA_V_reg[6] (.RN (RST), .CK (CLK), .D (DATA[6]), .SI
       (DATA_V[6]), .SE (n_0), .Q (DATA_V[6]));
  XNOR2X1 g375__6417(.A (n_1), .B (DATA_V[3]), .Y (n_2));
  SDFFRHQX1 \DATA_V_reg[4] (.RN (RST), .CK (CLK), .D (DATA[4]), .SI
       (DATA_V[4]), .SE (n_0), .Q (DATA_V[4]));
  SDFFRHQX1 \DATA_V_reg[7] (.RN (RST), .CK (CLK), .D (DATA[7]), .SI
       (DATA_V[7]), .SE (n_0), .Q (DATA_V[7]));
  SDFFRHQX1 \DATA_V_reg[0] (.RN (RST), .CK (CLK), .D (DATA[0]), .SI
       (DATA_V[0]), .SE (n_0), .Q (DATA_V[0]));
  SDFFRHQX1 \DATA_V_reg[1] (.RN (RST), .CK (CLK), .D (DATA[1]), .SI
       (DATA_V[1]), .SE (n_0), .Q (DATA_V[1]));
  XNOR2X1 g380__5477(.A (parity_type), .B (DATA_V[5]), .Y (n_1));
  NAND2BX1 g381__2398(.AN (Busy), .B (Data_Valid), .Y (n_0));
endmodule

module UART_TX_DATA_WIDTH8(CLK, RST, P_DATA, Data_Valid, parity_enable,
     parity_type, TX_OUT, busy);
  input CLK, RST, Data_Valid, parity_enable, parity_type;
  input [7:0] P_DATA;
  output TX_OUT, busy;
  wire CLK, RST, Data_Valid, parity_enable, parity_type;
  wire [7:0] P_DATA;
  wire TX_OUT, busy;
  wire [1:0] mux_sel;
  wire UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z1, parity, ser_data,
       seriz_done, seriz_en;
  Serializer_WIDTH8 U0_Serializer(.CLK (CLK), .RST (RST), .DATA
       (P_DATA), .Enable (seriz_en), .Busy (busy), .Data_Valid
       (Data_Valid), .ser_out (ser_data), .ser_done (seriz_done));
  uart_tx_fsm U0_fsm(.CLK (CLK), .RST (RST), .Data_Valid (Data_Valid),
       .ser_done (seriz_done), .parity_enable (parity_enable),
       .Ser_enable (seriz_en), .mux_sel (mux_sel), .busy (busy));
  mux U0_mux(.CLK (CLK), .RST (RST), .IN_0 (UNCONNECTED_HIER_Z0), .IN_1
       (ser_data), .IN_2 (parity), .IN_3 (UNCONNECTED_HIER_Z1), .SEL
       (mux_sel), .OUT (TX_OUT));
  parity_calc_WIDTH8 U0_parity_calc(.CLK (CLK), .RST (RST),
       .parity_enable (parity_enable), .parity_type (parity_type),
       .Busy (busy), .DATA (P_DATA), .Data_Valid (Data_Valid), .parity
       (parity));
endmodule

module UART(RST, TX_CLK, RX_CLK, RX_IN_S, RX_OUT_P, RX_OUT_V, TX_IN_P,
     TX_IN_V, TX_OUT_S, TX_OUT_V, Prescale, parity_enable, parity_type,
     parity_error, framing_error);
  input RST, TX_CLK, RX_CLK, RX_IN_S, TX_IN_V, parity_enable,
       parity_type;
  input [7:0] TX_IN_P;
  input [5:0] Prescale;
  output [7:0] RX_OUT_P;
  output RX_OUT_V, TX_OUT_S, TX_OUT_V, parity_error, framing_error;
  wire RST, TX_CLK, RX_CLK, RX_IN_S, TX_IN_V, parity_enable,
       parity_type;
  wire [7:0] TX_IN_P;
  wire [5:0] Prescale;
  wire [7:0] RX_OUT_P;
  wire RX_OUT_V, TX_OUT_S, TX_OUT_V, parity_error, framing_error;
  UART_RX U0_UART_RX(.CLK (RX_CLK), .RST (RST), .RX_IN (RX_IN_S),
       .parity_enable (parity_enable), .parity_type (parity_type),
       .Prescale (Prescale), .P_DATA (RX_OUT_P), .data_valid
       (RX_OUT_V), .parity_error (parity_error), .framing_error
       (framing_error));
  UART_TX_DATA_WIDTH8 U0_UART_TX(.CLK (TX_CLK), .RST (RST), .P_DATA
       (TX_IN_P), .Data_Valid (TX_IN_V), .parity_enable
       (parity_enable), .parity_type (parity_type), .TX_OUT (TX_OUT_S),
       .busy (TX_OUT_V));
endmodule

