initSidebarItems({"mod":[["daint","OTG_HS device all endpoints interrupt register"],["daintmsk","OTG_HS all endpoints interrupt mask register"],["dcfg","OTG_HS device configuration register"],["dctl","OTG_HS device control register"],["deachint","OTG_HS device each endpoint interrupt register"],["deachintmsk","OTG_HS device each endpoint interrupt register mask"],["diepctl","OTG device endpoint-1 control register"],["diepctl0","OTG device endpoint-0 control register"],["diepdma1","OTG_HS device endpoint-1 DMA address register"],["diepdma2","OTG_HS device endpoint-2 DMA address register"],["diepdma3","OTG_HS device endpoint-3 DMA address register"],["diepdma4","OTG_HS device endpoint-4 DMA address register"],["diepdma5","OTG_HS device endpoint-5 DMA address register"],["diepeachmsk1","OTG_HS device each in endpoint-1 interrupt register"],["diepempmsk","OTG_HS device IN endpoint FIFO empty interrupt mask register"],["diepint","OTG device endpoint-0 interrupt register"],["diepmsk","OTG_HS device IN endpoint common interrupt mask register"],["dieptsiz","OTG_HS device endpoint transfer size register"],["dieptsiz0","OTG_HS device IN endpoint 0 transfer size register"],["doepctl","OTG device endpoint-1 control register"],["doepctl0","OTG_HS device control OUT endpoint 0 control register"],["doepeachmsk1","OTG_HS device each OUT endpoint-1 interrupt register"],["doepint","OTG_HS device endpoint-0 interrupt register"],["doepmsk","OTG_HS device OUT endpoint common interrupt mask register"],["doeptsiz","OTG_HS device endpoint-2 transfer size register"],["doeptsiz0","OTG_HS device endpoint-1 transfer size register"],["dsts","OTG_HS device status register"],["dthrctl","OTG_HS Device threshold control register"],["dtxfsts","OTG_HS device IN endpoint transmit FIFO status register"],["dvbusdis","OTG_HS device VBUS discharge time register"],["dvbuspulse","OTG_HS device VBUS pulsing time register"]],"struct":[["RegisterBlock","Register block"]],"type":[["DAINT","OTG_HS device all endpoints interrupt register"],["DAINTMSK","OTG_HS all endpoints interrupt mask register"],["DCFG","OTG_HS device configuration register"],["DCTL","OTG_HS device control register"],["DEACHINT","OTG_HS device each endpoint interrupt register"],["DEACHINTMSK","OTG_HS device each endpoint interrupt register mask"],["DIEPCTL","OTG device endpoint-1 control register"],["DIEPCTL0","OTG device endpoint-0 control register"],["DIEPDMA1","OTG_HS device endpoint-1 DMA address register"],["DIEPDMA2","OTG_HS device endpoint-2 DMA address register"],["DIEPDMA3","OTG_HS device endpoint-3 DMA address register"],["DIEPDMA4","OTG_HS device endpoint-4 DMA address register"],["DIEPDMA5","OTG_HS device endpoint-5 DMA address register"],["DIEPEACHMSK1","OTG_HS device each in endpoint-1 interrupt register"],["DIEPEMPMSK","OTG_HS device IN endpoint FIFO empty interrupt mask register"],["DIEPINT","OTG device endpoint-0 interrupt register"],["DIEPMSK","OTG_HS device IN endpoint common interrupt mask register"],["DIEPTSIZ","OTG_HS device endpoint transfer size register"],["DIEPTSIZ0","OTG_HS device IN endpoint 0 transfer size register"],["DOEPCTL","OTG device endpoint-1 control register"],["DOEPCTL0","OTG_HS device control OUT endpoint 0 control register"],["DOEPEACHMSK1","OTG_HS device each OUT endpoint-1 interrupt register"],["DOEPINT","OTG_HS device endpoint-0 interrupt register"],["DOEPMSK","OTG_HS device OUT endpoint common interrupt mask register"],["DOEPTSIZ","OTG_HS device endpoint-2 transfer size register"],["DOEPTSIZ0","OTG_HS device endpoint-1 transfer size register"],["DSTS","OTG_HS device status register"],["DTHRCTL","OTG_HS Device threshold control register"],["DTXFSTS","OTG_HS device IN endpoint transmit FIFO status register"],["DVBUSDIS","OTG_HS device VBUS discharge time register"],["DVBUSPULSE","OTG_HS device VBUS pulsing time register"]]});