<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='175' type='bool llvm::ARMBaseInstrInfo::isLdstScaledRegNotPlusLsl2(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='174'>// Load, scaled register offset, not plus LSL2</doc>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='595' ll='606' type='bool llvm::ARMBaseInstrInfo::isLdstScaledRegNotPlusLsl2(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='594'>// Load, scaled register offset, not plus LSL2</doc>
