#ECE474A Assignment 4

A compiler from a C-like language to FSMs in Verilog

#Spec

http://www2.engr.arizona.edu/~ece474a/Main/Assignment4

#TODO

* Finish verilog code generation for an FSM (implementing generate_fsm)
* do loops
* while loops
* if statements
* force-directed scheduling
* LIST_L
* LIST_R




