$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module xnorgate_tb $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % c $end
  $scope module xnorg $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % c $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
#5
1#
0%
#10
0#
1$
#15
1#
1%
#20
