date of comment,main comment,comment,depth,PTR Sentiment (Comment),Flair Outlook,Flair Score
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Hi, you're on r/Stocks, please make sure your post is related to stocks or the stockmarket or it will most likely get removed as being off-topic/political; feel free to edit it now and be more specific.To everyone commenting: Please focus on how this affects the stock market or specific stocks or it will be removed as being off-topic/political.If you're interested in just politics, see our wiki on ""relevant subreddits"" and post to those Reddit communities instead without linking back here, thanks!I am a bot, and this action was performed automatically. Please contact the moderators of this subreddit if you have any questions or concerns.",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I would look to draw parallels to the gear wars, since we have a lot of data from them",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Everybody understands we want to avoid another gear war, but we have to stop these fears from holding us back indefinitely.",1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","The thing people donâ€™t understand about the gear wars, is it was never actually about the gears.",1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I love gears of war!,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Wasnâ€™t it about bugs?,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I say play the whole industry with an ETF. Itâ€™s pretty clear the semiconductors are only going to be more and more important as time goes on. They are the physical underpinning to the entire digital world so whether thatâ€™s CPUs, GPUs, ASICS, EPYC, something else, you can get all the exposure.You limit upside but you massively limit downside and IMO probably gonna be market beating over the next decade.",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I think this is a very reasonable strategy, in part because although internal competition will be fierce and will result in winners and losers I don't think it's likely new/external companies can compete with todays leaders or significantly impact predicted growth due monopoly-like conditions experienced by the leaders in the sector.",1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Can you recommend one of those ETF? Thanks in advance,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I like SMH personally. I think SOXX is another one that doesnâ€™t include any international.,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Another vote for SMH. I also have KLAC and INTC to put a bit more weight behind those.,3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I can recommend this one Vaneck semiconductor etf-https://www.vaneck.com/uk/en/smh/,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","For the EU folk around here, this would also be my recommendation",3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I own soxq,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",MSCI World Information Technology is a bit wider than only semis,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Check out UTZ if you want a good chip stock,0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",This is the modern Rick roll. Weâ€™ll done,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Thanks ðŸ‘Š,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","My picks are NVDA, INTC and ASML.ASML seems like the safest of them all to me. It's based on Europe so it has little geopolitical risk and is basically a monopoly. Doesn't matter who's making chips, ASML will be a beneficiary.I like INTC because it's reasonably priced unlike some of the other semiconductor names and I think their foundry expansion plan is the right move and will likely succeed given they now have a respected engineer leading the company and that it's success has become an issue of national security. I get why people a nervous about owning INTC, but I think the rewards with INTC far outweigh the risks.NVDA is extremely expensive and I hate owning it for that reason, but it's a great company and gives me exposure to a lot of stuff I like. AI, crpyto, gaming, data-centres, etc. They have a great CEO and loads of growth tailwinds. Even if it struggles because of its valuation short-term it's hard to see NVDA being a bad company to own long-term.",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Upvoted for being fair and explaining your reasoning. That being said I'll however counter every argument for the sake of argument:ASML is exposed to huge (geopolitical) risks: more than 50% of their revenue comes from China and Taiwan, monopoly isn't protected in China and their dependence on innovation and their suppliers is huge. Also expensive.INTC might seems reasonable priced but that that's only the case if they're able to successfully launch their foundry business, can maintain margins roughly at current levels, they successfully IPO Mobileye and in the longer term achieve process performance leadership. If any of these crucial parts fail the pressure on their margins will make the stock significantly less cheap.Long term growth isn't evident (but likely). Their high price is mainly driven by management execution and the expectation they will capture a large chunk of AI and server market. If they experience production problems maintaining current expectations of growth will prove unrealistic. In the longer term they might find it difficult to bring superior products to the market because competition will be fierce due to high margins in their markets.",1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I like these cautions. Everyone owning these stocks should keep these into account though ASML does itâ€™s big business in Taiwan, not really China, right? TSMC buys their machines and the US blocked sales of their machines to China. Still, there may be risk there. Additionally, the stock is expensive. Amazing company but Iâ€™m hoping for a pullback.INTC is interesting but theyâ€™re losing on the design side and far behind on the foundry side. They need to pull through in a big way that seems too much like a bet to me. US gvt should probably help them out if we want to lead again in chips.Nvidia is obviously amazing but I too have difficulty with such an expensive stock. Even say 40 times earnings would look more attractive",2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","ASML does itâ€™s big business in Taiwan, not really China, right?Exposure is still close to 20% from China and it brings serious growth. Also indirect effects are significant: if China targets ASML, which isn't unthinkable because they don't sell their top products to China, they can target products made using ASML technologies or stimulate ASML customers to switch to Chinese suppliers at a discounted rate. The main fear arises from ASMLs strong tech position and their 'support' of Taiwan, two reasons China might feel obliged to target them.Intel in fact isn't loosing on design. They were solely losing on lithography because they chose a strategy to avoid EUV and they've seem to overcome those problems at this point. Their foundry business is a risky strategy but made possible due to the geopolitical chip wars.",3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Ahh thanks for clarifying. I mostly follow the cap equipment plays (not ASML) so not quite up on designers. When everyone is saying intel is behind, getting crushed by AMD and Nvidia, is that not their design getting eclipsed?",4,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I have no idea, but I'm invested in NVDA and AMD",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I have AMD and NVDA. I really want to buy into AMAT.,0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Then buy it,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Doh!,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Honestly seems like there is room for everyone.Takes about 2-4 years just to build capacity. But the TAM just keeps growing.Even UMC, TXN, Global foundries making older nodes have max capacity and selling out.But if I had to pick 5.My picks are QCOM, NVDA, MRVL, AMD and INTC.TSMC should be higher liken$150+. But geopolitical risk just doesn't let it go up. So I don't have it.Samsung would work too. But can't really buy it stateside.",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Don't you think picking those overexposes you to consumer products? I'd maybe replace 1 or 2 of those with companies with a focus on foundry and/or equipment.,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Thoughts on AMAT?,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I think Intel is becoming a catalyst in the sector's advance because their intended expansion into the foundry business already is driving investments by TSMC and others in order to position themselves for competing with some of their advanced capabilities and this trend will only gain momentum going forward. I doubt how successful Intel will be in establishing themselves as a foundry but at the same time doubt how capable other companies are of advancing their abilities beyond a point where Intel doesn't have any technological advance over them.I think AMD and NVDA will need to invest more in their partnership with TSMC to stay relevant in the sense of deploying the latest technologies while Samsung is falling behind. So in other words the real battle will be between TSMC and Intel, where TSMC currently has a slight advantage but their execution needs to be perfect to expand it.",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","TSMC's advantage isn't just in the density of their nodes or advanced packaging etc, it's also miles ahead of Intel in volume production. It is meaningless if Intel ""catches up"" in terms of node performance if their yield is so low they can't produce in volume. TSMC's lead in this area is massive. If you just go by EUV machines owned TSMC dwarfs Intel, who has next to no EUV.Intel has to produce 4 node leaps in 4 years to pass TSMC on process superiority, which alone would be an unprecedented achievement. Add on to that the difficulty of actually building out the fabs, buying and implementing EUV and producing these new nodes in volume and you're looking at almost impossible task. If I were you I wouldn't bet against TSMC.",1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Lol, you donâ€™t have a clue what youâ€™re talking about. Die yield has got nothing to do with volume.",2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",But yeah from a purely technical pov you are right. However if you care about the cost competitiveness of your products and maintaining margins to keep shareholders happy then yield and volume have everything to do with each other. I can explain why if you need but it should be obvious to anyone with a basic understanding of how a business works,3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","So you're saying Intel's yield is low because it doesn't compare to a company whose sole purpose is being a foundry. It's comparing apples and oranges, at least until Intel itself opens their foundry business and actually benefits from increasing volume based on the increased demand. That never really was their business model, though that may change.",2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Intel designs and manufactures their own chips, being a foundry is core to their business. They actually tried becoming a foundry for others before and failed. Their 10nm (Intel 7) had yield problems for years and now it's looking like their Intel 4 will face similar problems hence the long delay. Also, they wouldn't be paying such a high premium for TSMC 3nm if everything was going fine for their own leading edge nodes.",3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","You're not even adressing the subject you brought up. You mentioned production volumes are incomparable, and that makes an argument in favor of TSMC. You're comparing 2 companies with 2 very different business models, it just doesn't make any sense.",4,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","My point is, if they are having production problems just being a foundry for themselves how are you going to expect them to scale to be a foundry for everyone.",5,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",A lot of governments are about to be heavily invested in Intel's success. I don't think that should be overlooked.,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","If money could solve their problems then they wouldn't be be in this situation, they already have plenty of it.",3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","It's not about money solving their problems, it's about governments flexing their influence to prop up the business because they are heavily invested.",4,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","They don't need to be propped up, not yet at least, they need to retake the lead in node process and chip design. Intel is not going anywhere there is so much demand for silicon they'll do fine, I just don't think they'll regain the leading edge ever again or at least not for 5-10 years.",5,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Right itâ€™s like intc has a QE behind it while the rest of the market is on its own. When that materializes = big gains,3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I don't think you've read the articles I've provided. The key takeaway is the technological advantage of neither TSMC or Intel is obvious atm. You're basically saying you think it is based on current production capacity and TSMC being ahead with the rollout of capabilities both currently have, while this post is solely about the next generation of technologies.",2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","TSMC's current advantage is obvious, I didn't see anything in any of those articles that question that. What I'm saying is, while you can't predict the future, I would go with the company with the more realistic roadmap that hasn't faced major recent delays.",3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","They're behind or at least not ahead in advanced packaging, interconnects, material science and their reliance on 3rd party products. I'm not saying Intel/TSMC is a relatively better investment. I'm saying technical superiority isn't evident of either in 2 to 3 years.",4,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I don't know how you could draw those conclusions from those articles. Until Intel can launch a 3d stacked chip with high volume like Milan X they are not ahead in packaging/interconnect. Lakefield came out in 2020 and nothing has come out with the tech since and, in the words of your article, ""wasnâ€™t especially high volume or breath taking"". It's like when IBM announced they had the first 2nm process, like sure on paper they might, but until you have a viable way of bringing that to market in volume nobody cares. Also, specialization isn't a bad thing in an industry as complex as this. Having 3rd parties that are experts in their respective areas is how AMD was able to leapfrog Intel in performance per watt.",5,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",How about BESI? Develop assembly processes and equipment for micochips,0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I find it extremely hard to evaluate the role of companies like this in next generation products. I do think it's a decent company but I expect them to lack the scale or momentum for accelerated growth.,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Why is apples M1 always left out of the chip stocks conversation? Iâ€™m no expert on the subject but seems like the M1 is the leader in most aspects.,0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Because their M1 is an ARM based chip (meaning they don't own the design) only available for use in their own products. It therefore is consumer electronics and not comparable to chip manufactures.,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Interesting, good to know. I thought they developed/designed the m1 themselves.",2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Well it's somewhere in between. You can't make semis without reling on 3rd party IP, so in that sense nobody fully owns their designs, and they did do remarkably good at making their own chip, but it's simply not a product or realistically can become a product in its current form. You could say it would be possible for them to enter the chip market but it wouldn't be operationally attractive for them because they'd need to design a chip the market wants instead one that (only) Apple wants.",3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","ARM has limitations massive ones, people never pseak about them, they don't work the same away as x86.x86 can edit information stored in memory, ARM has to rewrite it completely",1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",What are these limitations? From the reviews Iâ€™ve watched they seem to outperform without the heat and noise. Especially with the M1 ultra and soon the m2 will blow that out of the water.,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",Could future advancements in quantum computing have an effect on this discussion?,0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",No. Quantum computing has very limited applications compared to semiconductors.,1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",For now..,2,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","No there're fundamental reasons for this. Mainly the type of operations they're efficient at and the fact they operate at cryogenic temperatures. You simply can't make a quantum computer that can do the same type of things a CPU/GPU does, especially not for uncontrolled (=owned by consumers) environments.",3,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",What about ionq? Sounds like they donâ€™t have the temperature issue and thus scalable. Also have read out them work with traditional computers and also being accessible on the cloud. You probably know more than me but the potential future of qc fascinating.,4,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","I agree qc is fascinating but currently not in the context of the semiconductor sector. We've had quantum computers for years, but scaling the processes up and utilizing it's power are still on the cutting edge of of science. It'll take at least multiple decades before it becomes relevant to the semi sector. I don't know the details about their tech and I don't think they published enough info to assess it's potential.",5,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Due to geopolitical situations, we need to look into North American companies capable to move their factories from South Asia / Pacific to South and Central America, we know that water consumption and waste are big issues for manufacture in USA. There is also a big issue, everyone will sell raw material to who pay more or have more volume.I will be reading otherâ€™s comments, very interested and Iâ€™m one who suffers from this shortage in Aerospace, that itâ€™s strictly regulated and select a new supplier is very costly and complicated.",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Honest question, does $TXN do anything with chips? I have them in my Roth for dividend purposes but no one ever mentions them lmaoo",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","Yes, they produce custom dedicated chips, in contrary to multifunctional chips like CPU's and GPU's. This is the segment that's mainly causing the chip shortages",1,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I think they will lose some in the short term as consumers are taking a hit from macros. Long term solid play.,0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/","ASML is a safe bet, has a global monopoly. I also like Onsemi - huge room for growth.",0,nan,nan,nan
,"There's a new phase ahead in the semiconductor sector that will have major implications for the market dynamics in the semiconductor sector: the transition to next generation techniques involved in >5nm nodes. Lets discuss the implications and our strategies! What companies do you think will benefit from the adoption of next-gen techniques in the decade to come, and why? I'll provide my theories in the comments. Background info: Lithography: https://semiengineering.com/multi-patterning-euv-vs-high-na-euv/ High-NA challenges: https://semiengineering.com/gearing-up-for-high-na-euv/ Packaging: https://semianalysis.com/advanced-packaging-part-2-review-of-options-use-from-intel-tsmc-samsung-amd-ase-sony-micron-skhynix-ymtc-tesla-and-nvidia/",I'm long SMH and just figure long term it's gonna be a winner but I'm far from an expert ðŸ¤·ðŸ»â€â™‚ï¸,0,nan,nan,nan
