// Seed: 1533673604
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    output wand id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output supply0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor id_12,
    input supply0 id_13,
    output tri id_14,
    input tri id_15
);
  wire id_17;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    output wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    output tri0 id_14,
    input wire id_15,
    input wire id_16
);
  wire id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30;
  wire id_31 = id_29;
  wire id_32;
  module_0(
      id_4,
      id_4,
      id_10,
      id_9,
      id_2,
      id_9,
      id_4,
      id_1,
      id_14,
      id_0,
      id_10,
      id_10,
      id_0,
      id_5,
      id_8,
      id_6
  );
endmodule
