* * *
## About
<div id="container2">
<div class="box1">
<h6>&nbsp;&nbsp;&nbsp;<img src="docs/icon_1.jpg" height="240" width="320"/></h6>
</div>
<div class="box2">
<br>
Haonan is currently a Ph.D. candidate at the <a href="http://www.wm.edu/as/computerscience/?svr=web">Computer Science Department</a> of <a href="http://www.wm.edu/">College of William and Mary</a>. He received his BS degree of Computer Science at <a href="http://www.ecust.edu.cn/_t41/main.htm">East China University of Science and Technology</a>. He received his MS degree of Computer Science at <a href="http://www.wm.edu/">College of William and Mary</a>. His research direction is GPU Architecture. His Ph.D. advisor is <a href="http://adwaitjog.github.io">Adwait Jog</a>.
</div>
</div>
<br>

## Contact Info
<dl>
<dt>Email</dt>
<dd>hwang07@email.wm.edu</dd>
<dt>Phone</dt>
<dd>757-903-6719</dd>
<dt>Office Address</dt>
<dd>101B McGlothlin-Street Hall, Williamsburg, VA</dd>
</dl>

## Research Interest
- GPU Architecture
- GPGPU Computing
- Memory System Architecture
- Peformance Evaluation
- Approximate Computing
- Hardware Scheduling
- GPU Security
- Machine Learning

## Publications
<p><b><span style="color: forestgreen">(DSN 2019)</span></b> 
[<a href="http://adwaitjog.github.io/docs/pdf/lmc-dsn19.pdf" target=&ldquo;blank&rdquo;>PDF</a>] <br />
<strong>Haonan Wang</strong> and Adwait Jog <br />
<a href="http://adwaitjog.github.io/docs/pdf/lmc-dsn19.pdf" target=&ldquo;blank&rdquo;><i>Exploiting Latency and Error Tolerance of GPGPU Applications for an Energy-efficient DRAM</i></a>, <br />
In the Proceedings of 49th IEEE International Conference on Dependable Systems and Networks
(DSN), Portland, OR, June 2019 <br />
(Acceptance rate: 54/252 ≈ 21%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ICS 2019)</span></b> <br />
<strong>Haonan Wang</strong>, Mohamed Ibrahim, Sparsh Mittal, Adwait Jog <br />
<a href="http://adwaitjog.github.io/coming.html" target=&ldquo;blank&rdquo;><i>Address-Stride Assisted Approximate Value Prediction in GPUs</i></a>, <br />
In the Proceedings of 33rd ACM International Conference on Super Computing (ICS), 
Phoenix, Arizona, June 2019 <br />
(Acceptance rate: 45/193 ≈ 23%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(HPCA 2018)</span></b>
[<a href="http://adwaitjog.github.io/docs/pdf/pbs-hpca18.pdf" target=&ldquo;blank&rdquo;>PDF</a>]
[<a href="http://adwaitjog.github.io/docs/pptx/pbs-hpca18.pptx" target=&ldquo;blank&rdquo;>Talk (PPTX)</a>] 
[<a href="https://youtu.be/lz6jioFjD6k" target=&ldquo;blank&rdquo;>YouTube Trailer</a>] <br />
<strong>Haonan Wang</strong>, Fan Luo, Mohamed Ibrahim, Onur Kayiran, Adwait Jog <br />
<a href="http://adwaitjog.github.io/docs/pdf/pbs-hpca18.pdf" target=&ldquo;blank&rdquo;><i>Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management</i></a>, <br />
In the Proceedings of 24th IEEE Symposium on High Performance Computer Architecture (HPCA), Vienna, Austria, Feb 2018  <br /> 
(Acceptance rate: 54/260 ≈ 20%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ISVLSI 2017)</span></b>
[<a href="docs/pdf/sotram-isvlsi17.pdf" target=&ldquo;blank&rdquo;>PDF</a>] <br />
Sparsh Mittal, Rajendra Bishnoi, Fabian Oboril, <strong>Haonan Wang</strong>, Mehdi Tahoori, Adwait Jog, Jeffrey Vetter <br />
<a href="docs/pdf/sotram-isvlsi17.pdf" target=&ldquo;blank&rdquo;><i>Architecting SOT-RAM Based GPU Register File</i></a>, <br />
In the Proceedings of IEEE Annual Symposium on VLSI (ISVLSI), Bochum, Germany, July 2017 <br />
(Acceptance rate: 67/212 ≈ 32%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(VLSID 2017)</span></b>
[<a href="http://adwaitjog.github.io/docs/pdf/GPU-SE-VLSID-2017.pdf">PDF</a>]
[<a href="http://adwaitjog.github.io/docs/pptx/GPU-SE-VLSID-2017.pptx">Talk (PPTX)</a>] <br />
Sparsh Mittal, <strong>Haonan Wang</strong>, Adwait Jog, Jeffrey Vetter <br />
<a href="http://adwaitjog.github.io/docs/pdf/GPU-SE-VLSID-2017.pdf"><i>Design and Analysis of Soft-Error Resilience Mechanisms for GPU Register File</i></a>, <br />
In the Proceedings of 30th International Conference on VLSI design and 16th International Conference on Embedded Systems, 
Hyderabad, India, Jan 2017 <br />
(Acceptance rate: 71/292 ≈ 24%) <br /></p>
<h3></h3>
