Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  2 03:20:52 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.302     -185.825                    241                  778        0.052        0.000                      0                  778        4.500        0.000                       0                   470  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.302     -185.825                    241                  778        0.052        0.000                      0                  778        4.500        0.000                       0                   470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          241  Failing Endpoints,  Worst Slack       -4.302ns,  Total Violation     -185.825ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.302ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.193ns  (logic 4.087ns (28.795%)  route 10.106ns (71.205%))
  Logic Levels:           23  (CARRY4=2 LUT1=1 LUT3=1 LUT4=3 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.549     5.070    CLK_IBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  ball_x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  ball_x_pos_reg[1]/Q
                         net (fo=29, routed)          0.565     6.091    ball_x_pos_reg[1]
    SLICE_X32Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.215 r  brick_state[2][1]_i_35/O
                         net (fo=1, routed)           0.000     6.215    brick_state[2][1]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.747 r  brick_state_reg[2][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.747    brick_state_reg[2][1]_i_15_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.060 f  brick_state_reg[2][1]_i_25/O[3]
                         net (fo=3, routed)           0.693     7.753    current_state7[8]
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.306     8.059 f  brick_state[2][1]_i_24/O
                         net (fo=3, routed)           0.454     8.513    brick_state[2][1]_i_24_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.124     8.637 f  brick_state[2][1]_i_17/O
                         net (fo=8, routed)           0.704     9.341    brick_state[2][1]_i_17_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  brick_state[3][1]_i_6/O
                         net (fo=3, routed)           0.600    10.064    brick_state[3][1]_i_6_n_0
    SLICE_X33Y90         LUT4 (Prop_lut4_I2_O)        0.124    10.188 r  brick_state[6][1]_i_3/O
                         net (fo=6, routed)           0.519    10.708    brick_state[6][1]_i_3_n_0
    SLICE_X34Y85         LUT3 (Prop_lut3_I2_O)        0.124    10.832 r  FSM_sequential_current_state[2]_i_191/O
                         net (fo=3, routed)           1.003    11.835    FSM_sequential_current_state[2]_i_191_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I0_O)        0.124    11.959 r  FSM_sequential_current_state[2]_i_902/O
                         net (fo=2, routed)           0.311    12.270    FSM_sequential_current_state[2]_i_902_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.394 f  FSM_sequential_current_state[2]_i_882/O
                         net (fo=1, routed)           0.452    12.846    FSM_sequential_current_state[2]_i_882_n_0
    SLICE_X41Y82         LUT5 (Prop_lut5_I0_O)        0.124    12.970 f  FSM_sequential_current_state[2]_i_853/O
                         net (fo=2, routed)           0.419    13.389    FSM_sequential_current_state[2]_i_853_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.513 f  FSM_sequential_current_state[1]_i_275/O
                         net (fo=1, routed)           0.688    14.201    FSM_sequential_current_state[1]_i_275_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.325 f  FSM_sequential_current_state[1]_i_255/O
                         net (fo=1, routed)           0.305    14.630    FSM_sequential_current_state[1]_i_255_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.124    14.754 r  FSM_sequential_current_state[1]_i_226/O
                         net (fo=1, routed)           0.637    15.391    FSM_sequential_current_state[1]_i_226_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.124    15.515 f  FSM_sequential_current_state[1]_i_194/O
                         net (fo=1, routed)           0.161    15.676    FSM_sequential_current_state[1]_i_194_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.800 f  FSM_sequential_current_state[1]_i_152/O
                         net (fo=1, routed)           0.304    16.104    FSM_sequential_current_state[1]_i_152_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.124    16.228 f  FSM_sequential_current_state[1]_i_112/O
                         net (fo=1, routed)           0.304    16.532    FSM_sequential_current_state[1]_i_112_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    16.656 f  FSM_sequential_current_state[1]_i_76/O
                         net (fo=1, routed)           0.304    16.960    FSM_sequential_current_state[1]_i_76_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.084 f  FSM_sequential_current_state[1]_i_38/O
                         net (fo=2, routed)           0.830    17.914    FSM_sequential_current_state[1]_i_38_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.124    18.038 r  FSM_sequential_current_state[1]_i_18/O
                         net (fo=1, routed)           0.439    18.477    FSM_sequential_current_state[1]_i_18_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.601 r  FSM_sequential_current_state[1]_i_6/O
                         net (fo=1, routed)           0.263    18.864    FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I3_O)        0.124    18.988 r  FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.151    19.139    FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124    19.263 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    19.263    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.438    14.779    CLK_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.031    14.961    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -19.263    
  -------------------------------------------------------------------
                         slack                                 -4.302    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.252ns  (logic 3.730ns (26.172%)  route 10.522ns (73.828%))
  Logic Levels:           19  (CARRY4=1 LUT2=1 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X39Y86         FDSE                                         r  ball_y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDSE (Prop_fdse_C_Q)         0.456     5.525 r  ball_y_pos_reg[0]/Q
                         net (fo=33, routed)          0.710     6.235    ball_y_pos_reg[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     6.865 r  FSM_sequential_current_state_reg[2]_i_140/O[1]
                         net (fo=13, routed)          0.902     7.767    FSM_sequential_current_state_reg[2]_i_140_n_6
    SLICE_X41Y85         LUT4 (Prop_lut4_I2_O)        0.334     8.101 r  brick_state[11][1]_i_14/O
                         net (fo=1, routed)           0.680     8.782    brick_state[11][1]_i_14_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I4_O)        0.326     9.108 r  brick_state[11][1]_i_7/O
                         net (fo=62, routed)          0.800     9.908    brick_state[11][1]_i_7_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124    10.032 r  brick_state[31][1]_i_8/O
                         net (fo=48, routed)          0.768    10.800    brick_state[31][1]_i_8_n_0
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.124    10.924 f  brick_state[51][1]_i_8/O
                         net (fo=5, routed)           0.444    11.368    brick_state[51][1]_i_8_n_0
    SLICE_X46Y84         LUT5 (Prop_lut5_I4_O)        0.124    11.492 f  FSM_sequential_current_state[1]_i_237/O
                         net (fo=4, routed)           0.446    11.937    FSM_sequential_current_state[1]_i_237_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    12.061 f  FSM_sequential_current_state[2]_i_829/O
                         net (fo=2, routed)           0.570    12.631    FSM_sequential_current_state[2]_i_829_n_0
    SLICE_X46Y83         LUT5 (Prop_lut5_I4_O)        0.124    12.755 r  FSM_sequential_current_state[2]_i_790/O
                         net (fo=2, routed)           0.495    13.250    FSM_sequential_current_state[2]_i_790_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.374 r  FSM_sequential_current_state[2]_i_737/O
                         net (fo=2, routed)           0.646    14.020    FSM_sequential_current_state[2]_i_737_n_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I2_O)        0.124    14.144 r  FSM_sequential_current_state[2]_i_736/O
                         net (fo=2, routed)           0.439    14.582    FSM_sequential_current_state[2]_i_736_n_0
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.124    14.706 f  FSM_sequential_current_state[2]_i_689/O
                         net (fo=1, routed)           0.575    15.282    FSM_sequential_current_state[2]_i_689_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.406 r  FSM_sequential_current_state[2]_i_629/O
                         net (fo=2, routed)           0.590    15.996    FSM_sequential_current_state[2]_i_629_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.120 r  FSM_sequential_current_state[2]_i_515/O
                         net (fo=1, routed)           0.632    16.752    FSM_sequential_current_state[2]_i_515_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.124    16.876 r  FSM_sequential_current_state[2]_i_331/O
                         net (fo=1, routed)           0.435    17.311    FSM_sequential_current_state[2]_i_331_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I4_O)        0.124    17.435 f  FSM_sequential_current_state[2]_i_168/O
                         net (fo=1, routed)           0.154    17.589    FSM_sequential_current_state[2]_i_168_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  FSM_sequential_current_state[2]_i_79/O
                         net (fo=1, routed)           0.791    18.504    FSM_sequential_current_state[2]_i_79_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.124    18.628 r  FSM_sequential_current_state[2]_i_23/O
                         net (fo=1, routed)           0.149    18.777    FSM_sequential_current_state[2]_i_23_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I4_O)        0.124    18.901 r  FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.295    19.197    FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I4_O)        0.124    19.321 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    19.321    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.439    14.780    CLK_IBUF_BUFG
    SLICE_X47Y98         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.029    15.032    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -19.321    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -3.865ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.808ns  (logic 3.663ns (26.529%)  route 10.145ns (73.471%))
  Logic Levels:           18  (CARRY4=2 LUT1=1 LUT2=2 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.549     5.070    CLK_IBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  ball_x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  ball_x_pos_reg[1]/Q
                         net (fo=29, routed)          0.565     6.091    ball_x_pos_reg[1]
    SLICE_X32Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.215 r  brick_state[2][1]_i_35/O
                         net (fo=1, routed)           0.000     6.215    brick_state[2][1]_i_35_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.747 r  brick_state_reg[2][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.747    brick_state_reg[2][1]_i_15_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.060 r  brick_state_reg[2][1]_i_25/O[3]
                         net (fo=3, routed)           0.693     7.753    current_state7[8]
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.306     8.059 r  brick_state[2][1]_i_24/O
                         net (fo=3, routed)           0.454     8.513    brick_state[2][1]_i_24_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.124     8.637 r  brick_state[2][1]_i_17/O
                         net (fo=8, routed)           0.813     9.450    brick_state[2][1]_i_17_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.574 f  brick_state[121][1]_i_8/O
                         net (fo=11, routed)          0.834    10.408    brick_state[121][1]_i_8_n_0
    SLICE_X43Y96         LUT2 (Prop_lut2_I1_O)        0.124    10.532 f  brick_state[120][1]_i_10/O
                         net (fo=35, routed)          0.642    11.174    brick_state[120][1]_i_10_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I2_O)        0.124    11.298 r  brick_state[120][1]_i_5/O
                         net (fo=9, routed)           1.169    12.467    brick_state[120][1]_i_5_n_0
    SLICE_X48Y101        LUT2 (Prop_lut2_I0_O)        0.118    12.585 f  FSM_sequential_current_state[2]_i_656/O
                         net (fo=1, routed)           1.010    13.595    FSM_sequential_current_state[2]_i_656_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I3_O)        0.326    13.921 r  FSM_sequential_current_state[2]_i_554/O
                         net (fo=1, routed)           1.087    15.007    FSM_sequential_current_state[2]_i_554_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    15.131 r  FSM_sequential_current_state[2]_i_399/O
                         net (fo=1, routed)           0.151    15.283    FSM_sequential_current_state[2]_i_399_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.124    15.407 r  FSM_sequential_current_state[2]_i_230/O
                         net (fo=1, routed)           0.398    15.805    FSM_sequential_current_state[2]_i_230_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I0_O)        0.124    15.929 f  FSM_sequential_current_state[2]_i_105/O
                         net (fo=1, routed)           0.149    16.078    FSM_sequential_current_state[2]_i_105_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.202 r  FSM_sequential_current_state[2]_i_34/O
                         net (fo=1, routed)           0.864    17.066    FSM_sequential_current_state[2]_i_34_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I0_O)        0.124    17.190 r  FSM_sequential_current_state[2]_i_10/O
                         net (fo=2, routed)           0.308    17.498    FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I1_O)        0.124    17.622 r  FSM_sequential_current_state[2]_i_8/O
                         net (fo=1, routed)           0.573    18.195    FSM_sequential_current_state[2]_i_8_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.435    18.753    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124    18.877 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    18.877    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.077    15.012    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -18.877    
  -------------------------------------------------------------------
                         slack                                 -3.865    

Slack (VIOLATED) :        -2.716ns  (required time - arrival time)
  Source:                 brick_state_reg[82][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.653ns  (logic 2.814ns (22.239%)  route 9.839ns (77.761%))
  Logic Levels:           16  (LUT2=2 LUT6=14)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  brick_state_reg[82][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  brick_state_reg[82][1]/Q
                         net (fo=11, routed)          0.861     6.354    brick_state_reg_n_0_[82][1]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.328     6.682 r  pixel_data[15]_i_554/O
                         net (fo=1, routed)           0.306     6.988    oled/brick_state_reg[82][0]_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.331     7.319 r  oled/pixel_data[15]_i_552/O
                         net (fo=1, routed)           0.581     7.900    oled/pixel_data[15]_i_552_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.024 r  oled/pixel_data[15]_i_544/O
                         net (fo=1, routed)           0.263     8.287    oled/pixel_data[15]_i_544_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.411 r  oled/pixel_data[15]_i_518/O
                         net (fo=1, routed)           0.361     8.771    oled/pixel_data[15]_i_518_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  oled/pixel_data[15]_i_467/O
                         net (fo=1, routed)           0.485     9.380    oled/pixel_data[15]_i_467_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  oled/pixel_data[15]_i_416/O
                         net (fo=1, routed)           1.096    10.600    oled/pixel_data[15]_i_416_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  oled/pixel_data[15]_i_306/O
                         net (fo=1, routed)           0.429    11.154    oled/pixel_data[15]_i_306_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.278 r  oled/pixel_data[15]_i_173/O
                         net (fo=1, routed)           1.137    12.415    oled/pixel_data[15]_i_173_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.539 r  oled/pixel_data[15]_i_71/O
                         net (fo=1, routed)           0.618    13.157    oled/pixel_data[15]_i_71_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  oled/pixel_data[15]_i_25/O
                         net (fo=1, routed)           0.497    13.777    oled/pixel_data[15]_i_25_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.901 r  oled/pixel_data[15]_i_9/O
                         net (fo=2, routed)           0.921    14.822    oled/pixel_data[15]_i_9_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.946 f  oled/pixel_data[10]_i_27/O
                         net (fo=1, routed)           0.433    15.379    oled/pixel_data[10]_i_27_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I2_O)        0.124    15.503 r  oled/pixel_data[10]_i_11/O
                         net (fo=2, routed)           0.405    15.908    oled/pixel_data[10]_i_11_n_0
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    16.032 r  oled/pixel_data[9]_i_2/O
                         net (fo=6, routed)           1.161    17.193    oled/pixel_data[9]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124    17.317 r  oled/pixel_data[10]_i_2/O
                         net (fo=1, routed)           0.286    17.603    oled/pixel_data[10]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124    17.727 r  oled/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000    17.727    oled_n_109
    SLICE_X34Y46         FDRE                                         r  pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.444    14.785    CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.081    15.011    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -17.727    
  -------------------------------------------------------------------
                         slack                                 -2.716    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 brick_state_reg[82][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.006ns  (logic 2.814ns (23.438%)  route 9.192ns (76.562%))
  Logic Levels:           16  (LUT2=2 LUT6=14)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  brick_state_reg[82][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  brick_state_reg[82][1]/Q
                         net (fo=11, routed)          0.861     6.354    brick_state_reg_n_0_[82][1]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.328     6.682 r  pixel_data[15]_i_554/O
                         net (fo=1, routed)           0.306     6.988    oled/brick_state_reg[82][0]_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.331     7.319 r  oled/pixel_data[15]_i_552/O
                         net (fo=1, routed)           0.581     7.900    oled/pixel_data[15]_i_552_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.024 r  oled/pixel_data[15]_i_544/O
                         net (fo=1, routed)           0.263     8.287    oled/pixel_data[15]_i_544_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.411 r  oled/pixel_data[15]_i_518/O
                         net (fo=1, routed)           0.361     8.771    oled/pixel_data[15]_i_518_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  oled/pixel_data[15]_i_467/O
                         net (fo=1, routed)           0.485     9.380    oled/pixel_data[15]_i_467_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  oled/pixel_data[15]_i_416/O
                         net (fo=1, routed)           1.096    10.600    oled/pixel_data[15]_i_416_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  oled/pixel_data[15]_i_306/O
                         net (fo=1, routed)           0.429    11.154    oled/pixel_data[15]_i_306_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.278 r  oled/pixel_data[15]_i_173/O
                         net (fo=1, routed)           1.137    12.415    oled/pixel_data[15]_i_173_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.539 r  oled/pixel_data[15]_i_71/O
                         net (fo=1, routed)           0.618    13.157    oled/pixel_data[15]_i_71_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  oled/pixel_data[15]_i_25/O
                         net (fo=1, routed)           0.497    13.777    oled/pixel_data[15]_i_25_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.901 r  oled/pixel_data[15]_i_9/O
                         net (fo=2, routed)           0.921    14.822    oled/pixel_data[15]_i_9_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.946 f  oled/pixel_data[10]_i_27/O
                         net (fo=1, routed)           0.433    15.379    oled/pixel_data[10]_i_27_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I2_O)        0.124    15.503 r  oled/pixel_data[10]_i_11/O
                         net (fo=2, routed)           0.405    15.908    oled/pixel_data[10]_i_11_n_0
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    16.032 r  oled/pixel_data[9]_i_2/O
                         net (fo=6, routed)           0.514    16.546    oled/pixel_data[9]_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.670 r  oled/pixel_data[7]_i_2/O
                         net (fo=1, routed)           0.286    16.956    oled/pixel_data[7]_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124    17.080 r  oled/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000    17.080    oled_n_112
    SLICE_X42Y71         FDRE                                         r  pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.425    14.766    CLK_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  pixel_data_reg[7]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.081    14.998    pixel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -17.080    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 brick_state_reg[82][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 2.886ns (24.523%)  route 8.883ns (75.477%))
  Logic Levels:           15  (LUT2=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  brick_state_reg[82][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  brick_state_reg[82][1]/Q
                         net (fo=11, routed)          0.861     6.354    brick_state_reg_n_0_[82][1]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.328     6.682 r  pixel_data[15]_i_554/O
                         net (fo=1, routed)           0.306     6.988    oled/brick_state_reg[82][0]_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.331     7.319 r  oled/pixel_data[15]_i_552/O
                         net (fo=1, routed)           0.581     7.900    oled/pixel_data[15]_i_552_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.024 r  oled/pixel_data[15]_i_544/O
                         net (fo=1, routed)           0.263     8.287    oled/pixel_data[15]_i_544_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.411 r  oled/pixel_data[15]_i_518/O
                         net (fo=1, routed)           0.361     8.771    oled/pixel_data[15]_i_518_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  oled/pixel_data[15]_i_467/O
                         net (fo=1, routed)           0.485     9.380    oled/pixel_data[15]_i_467_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  oled/pixel_data[15]_i_416/O
                         net (fo=1, routed)           1.096    10.600    oled/pixel_data[15]_i_416_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  oled/pixel_data[15]_i_306/O
                         net (fo=1, routed)           0.429    11.154    oled/pixel_data[15]_i_306_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.278 r  oled/pixel_data[15]_i_173/O
                         net (fo=1, routed)           1.137    12.415    oled/pixel_data[15]_i_173_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.539 r  oled/pixel_data[15]_i_71/O
                         net (fo=1, routed)           0.618    13.157    oled/pixel_data[15]_i_71_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  oled/pixel_data[15]_i_25/O
                         net (fo=1, routed)           0.497    13.777    oled/pixel_data[15]_i_25_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.901 r  oled/pixel_data[15]_i_9/O
                         net (fo=2, routed)           0.921    14.822    oled/pixel_data[15]_i_9_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.946 f  oled/pixel_data[10]_i_27/O
                         net (fo=1, routed)           0.433    15.379    oled/pixel_data[10]_i_27_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I2_O)        0.124    15.503 r  oled/pixel_data[10]_i_11/O
                         net (fo=2, routed)           0.405    15.908    oled/pixel_data[10]_i_11_n_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.118    16.026 r  oled/pixel_data[10]_i_3/O
                         net (fo=6, routed)           0.491    16.516    oled/pixel_data[10]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I4_O)        0.326    16.842 r  oled/pixel_data[9]_i_1/O
                         net (fo=1, routed)           0.000    16.842    oled_n_110
    SLICE_X35Y70         FDRE                                         r  pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  pixel_data_reg[9]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)        0.032    15.019    pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -16.842    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.820ns  (required time - arrival time)
  Source:                 brick_state_reg[82][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 2.886ns (24.533%)  route 8.878ns (75.466%))
  Logic Levels:           15  (LUT2=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  brick_state_reg[82][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  brick_state_reg[82][1]/Q
                         net (fo=11, routed)          0.861     6.354    brick_state_reg_n_0_[82][1]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.328     6.682 r  pixel_data[15]_i_554/O
                         net (fo=1, routed)           0.306     6.988    oled/brick_state_reg[82][0]_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.331     7.319 r  oled/pixel_data[15]_i_552/O
                         net (fo=1, routed)           0.581     7.900    oled/pixel_data[15]_i_552_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.024 r  oled/pixel_data[15]_i_544/O
                         net (fo=1, routed)           0.263     8.287    oled/pixel_data[15]_i_544_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.411 r  oled/pixel_data[15]_i_518/O
                         net (fo=1, routed)           0.361     8.771    oled/pixel_data[15]_i_518_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  oled/pixel_data[15]_i_467/O
                         net (fo=1, routed)           0.485     9.380    oled/pixel_data[15]_i_467_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  oled/pixel_data[15]_i_416/O
                         net (fo=1, routed)           1.096    10.600    oled/pixel_data[15]_i_416_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  oled/pixel_data[15]_i_306/O
                         net (fo=1, routed)           0.429    11.154    oled/pixel_data[15]_i_306_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.278 r  oled/pixel_data[15]_i_173/O
                         net (fo=1, routed)           1.137    12.415    oled/pixel_data[15]_i_173_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.539 r  oled/pixel_data[15]_i_71/O
                         net (fo=1, routed)           0.618    13.157    oled/pixel_data[15]_i_71_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  oled/pixel_data[15]_i_25/O
                         net (fo=1, routed)           0.497    13.777    oled/pixel_data[15]_i_25_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.901 r  oled/pixel_data[15]_i_9/O
                         net (fo=2, routed)           0.921    14.822    oled/pixel_data[15]_i_9_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.946 f  oled/pixel_data[10]_i_27/O
                         net (fo=1, routed)           0.433    15.379    oled/pixel_data[10]_i_27_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I2_O)        0.124    15.503 r  oled/pixel_data[10]_i_11/O
                         net (fo=2, routed)           0.405    15.908    oled/pixel_data[10]_i_11_n_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.118    16.026 r  oled/pixel_data[10]_i_3/O
                         net (fo=6, routed)           0.486    16.511    oled/pixel_data[10]_i_3_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I3_O)        0.326    16.837 r  oled/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000    16.837    oled_n_111
    SLICE_X35Y70         FDRE                                         r  pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  pixel_data_reg[8]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)        0.031    15.018    pixel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                 -1.820    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 board_x_curr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[43][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.668ns  (logic 3.600ns (30.854%)  route 8.068ns (69.146%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.538     5.059    CLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  board_x_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     5.515 r  board_x_curr_reg[6]/Q
                         net (fo=12, routed)          0.850     6.365    board_x_curr_reg_n_0_[6]
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.891 r  pixel_data_reg[10]_i_234/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[10]_i_234_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.113 r  pixel_data_reg[10]_i_108/O[0]
                         net (fo=3, routed)           0.725     7.838    pixel_data_reg[10]_i_108_n_7
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.299     8.137 r  FSM_sequential_current_state[0]_i_39/O
                         net (fo=1, routed)           0.000     8.137    FSM_sequential_current_state[0]_i_39_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.687 r  FSM_sequential_current_state_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.687    FSM_sequential_current_state_reg[0]_i_27_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  FSM_sequential_current_state_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.801    FSM_sequential_current_state_reg[0]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 f  FSM_sequential_current_state_reg[0]_i_16/CO[3]
                         net (fo=2, routed)           0.742     9.657    paddle_collision22063_in
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.781 f  FSM_sequential_current_state[0]_i_10/O
                         net (fo=1, routed)           0.279    10.061    FSM_sequential_current_state[0]_i_10_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.185 f  FSM_sequential_current_state[0]_i_5/O
                         net (fo=10, routed)          1.523    11.707    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X55Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.831 r  brick_state[12][1]_i_10/O
                         net (fo=6, routed)           0.489    12.321    brick_state[12][1]_i_10_n_0
    SLICE_X57Y97         LUT4 (Prop_lut4_I2_O)        0.124    12.445 r  brick_state[0][1]_i_4/O
                         net (fo=3, routed)           0.314    12.759    brick_state[0][1]_i_4_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I0_O)        0.124    12.883 r  brick_state[4][1]_i_5/O
                         net (fo=122, routed)         1.291    14.173    brick_state[4][1]_i_5_n_0
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.119    14.292 r  brick_state[100][1]_i_5/O
                         net (fo=9, routed)           0.961    15.254    brick_state[100][1]_i_5_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.332    15.586 r  brick_state[43][1]_i_5/O
                         net (fo=1, routed)           0.490    16.076    brick_state[43][1]_i_5_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.200 r  brick_state[43][1]_i_2/O
                         net (fo=2, routed)           0.403    16.603    brick_state[43][1]_i_2_n_0
    SLICE_X53Y84         LUT3 (Prop_lut3_I2_O)        0.124    16.727 r  brick_state[43][0]_i_1/O
                         net (fo=1, routed)           0.000    16.727    brick_state[43][0]_i_1_n_0
    SLICE_X53Y84         FDRE                                         r  brick_state_reg[43][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  brick_state_reg[43][0]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)        0.029    14.957    brick_state_reg[43][0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -16.727    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 brick_state_reg[82][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.640ns  (logic 2.442ns (20.979%)  route 9.198ns (79.021%))
  Logic Levels:           13  (LUT2=1 LUT6=12)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  brick_state_reg[82][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.419     5.493 f  brick_state_reg[82][1]/Q
                         net (fo=11, routed)          0.861     6.354    brick_state_reg_n_0_[82][1]
    SLICE_X34Y95         LUT2 (Prop_lut2_I1_O)        0.328     6.682 r  pixel_data[15]_i_554/O
                         net (fo=1, routed)           0.306     6.988    oled/brick_state_reg[82][0]_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I4_O)        0.331     7.319 r  oled/pixel_data[15]_i_552/O
                         net (fo=1, routed)           0.581     7.900    oled/pixel_data[15]_i_552_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.024 r  oled/pixel_data[15]_i_544/O
                         net (fo=1, routed)           0.263     8.287    oled/pixel_data[15]_i_544_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.411 r  oled/pixel_data[15]_i_518/O
                         net (fo=1, routed)           0.361     8.771    oled/pixel_data[15]_i_518_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  oled/pixel_data[15]_i_467/O
                         net (fo=1, routed)           0.485     9.380    oled/pixel_data[15]_i_467_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  oled/pixel_data[15]_i_416/O
                         net (fo=1, routed)           1.096    10.600    oled/pixel_data[15]_i_416_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  oled/pixel_data[15]_i_306/O
                         net (fo=1, routed)           0.429    11.154    oled/pixel_data[15]_i_306_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.278 r  oled/pixel_data[15]_i_173/O
                         net (fo=1, routed)           1.137    12.415    oled/pixel_data[15]_i_173_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.539 r  oled/pixel_data[15]_i_71/O
                         net (fo=1, routed)           0.618    13.157    oled/pixel_data[15]_i_71_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  oled/pixel_data[15]_i_25/O
                         net (fo=1, routed)           0.497    13.777    oled/pixel_data[15]_i_25_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.901 r  oled/pixel_data[15]_i_9/O
                         net (fo=2, routed)           1.064    14.965    oled/pixel_data[15]_i_9_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.089 r  oled/pixel_data[15]_i_3/O
                         net (fo=5, routed)           1.501    16.590    oled/pixel_data[15]_i_3_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124    16.714 r  oled/pixel_data[12]_i_1/O
                         net (fo=1, routed)           0.000    16.714    oled_n_107
    SLICE_X41Y43         FDRE                                         r  pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.447    14.788    CLK_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  pixel_data_reg[12]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    14.962    pixel_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -16.714    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 board_x_curr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[43][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.662ns  (logic 3.594ns (30.819%)  route 8.068ns (69.181%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.538     5.059    CLK_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  board_x_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     5.515 r  board_x_curr_reg[6]/Q
                         net (fo=12, routed)          0.850     6.365    board_x_curr_reg_n_0_[6]
    SLICE_X35Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.891 r  pixel_data_reg[10]_i_234/CO[3]
                         net (fo=1, routed)           0.000     6.891    pixel_data_reg[10]_i_234_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.113 r  pixel_data_reg[10]_i_108/O[0]
                         net (fo=3, routed)           0.725     7.838    pixel_data_reg[10]_i_108_n_7
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.299     8.137 r  FSM_sequential_current_state[0]_i_39/O
                         net (fo=1, routed)           0.000     8.137    FSM_sequential_current_state[0]_i_39_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.687 r  FSM_sequential_current_state_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.687    FSM_sequential_current_state_reg[0]_i_27_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  FSM_sequential_current_state_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.801    FSM_sequential_current_state_reg[0]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 f  FSM_sequential_current_state_reg[0]_i_16/CO[3]
                         net (fo=2, routed)           0.742     9.657    paddle_collision22063_in
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.781 f  FSM_sequential_current_state[0]_i_10/O
                         net (fo=1, routed)           0.279    10.061    FSM_sequential_current_state[0]_i_10_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.185 f  FSM_sequential_current_state[0]_i_5/O
                         net (fo=10, routed)          1.523    11.707    FSM_sequential_current_state[0]_i_5_n_0
    SLICE_X55Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.831 r  brick_state[12][1]_i_10/O
                         net (fo=6, routed)           0.489    12.321    brick_state[12][1]_i_10_n_0
    SLICE_X57Y97         LUT4 (Prop_lut4_I2_O)        0.124    12.445 r  brick_state[0][1]_i_4/O
                         net (fo=3, routed)           0.314    12.759    brick_state[0][1]_i_4_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I0_O)        0.124    12.883 r  brick_state[4][1]_i_5/O
                         net (fo=122, routed)         1.291    14.173    brick_state[4][1]_i_5_n_0
    SLICE_X37Y90         LUT2 (Prop_lut2_I0_O)        0.119    14.292 r  brick_state[100][1]_i_5/O
                         net (fo=9, routed)           0.961    15.254    brick_state[100][1]_i_5_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.332    15.586 r  brick_state[43][1]_i_5/O
                         net (fo=1, routed)           0.490    16.076    brick_state[43][1]_i_5_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.124    16.200 r  brick_state[43][1]_i_2/O
                         net (fo=2, routed)           0.403    16.603    brick_state[43][1]_i_2_n_0
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.118    16.721 r  brick_state[43][1]_i_1/O
                         net (fo=1, routed)           0.000    16.721    brick_state[43][1]_i_1_n_0
    SLICE_X53Y84         FDRE                                         r  brick_state_reg[43][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  brick_state_reg[43][1]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)        0.075    15.003    brick_state_reg[43][1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 -1.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 board_x_curr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_prev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.205%)  route 0.238ns (62.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.548     1.431    CLK_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  board_x_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  board_x_curr_reg[7]/Q
                         net (fo=12, routed)          0.238     1.810    board_x_curr_reg_n_0_[7]
    SLICE_X35Y76         FDRE                                         r  board_x_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.813     1.941    CLK_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  board_x_prev_reg[7]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.066     1.758    board_x_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 board_x_curr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_prev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.907%)  route 0.320ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  board_x_curr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  board_x_curr_reg[9]/Q
                         net (fo=12, routed)          0.320     1.918    board_x_curr_reg_n_0_[9]
    SLICE_X35Y76         FDRE                                         r  board_x_prev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.813     1.941    CLK_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  board_x_prev_reg[9]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.072     1.764    board_x_prev_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 board_x_curr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_prev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.695%)  route 0.338ns (67.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  board_x_curr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  board_x_curr_reg[8]/Q
                         net (fo=12, routed)          0.338     1.936    board_x_curr_reg_n_0_[8]
    SLICE_X35Y76         FDRE                                         r  board_x_prev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.813     1.941    CLK_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  board_x_prev_reg[8]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.070     1.762    board_x_prev_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bounce_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  bounce_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  bounce_counter_reg[26]/Q
                         net (fo=3, routed)           0.067     1.642    bounce_counter_reg[26]
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.769 r  bounce_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.769    bounce_counter_reg[24]_i_1_n_4
    SLICE_X31Y78         FDRE                                         r  bounce_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.817     1.945    CLK_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  bounce_counter_reg[27]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.105     1.539    bounce_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 board_x_curr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_prev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.506%)  route 0.411ns (71.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  board_x_curr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  board_x_curr_reg[10]/Q
                         net (fo=12, routed)          0.411     2.010    board_x_curr_reg_n_0_[10]
    SLICE_X34Y76         FDRE                                         r  board_x_prev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.813     1.941    CLK_IBUF_BUFG
    SLICE_X34Y76         FDRE                                         r  board_x_prev_reg[10]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.087     1.779    board_x_prev_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.549     1.432    CLK_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  bounce_counter_reg[16]/Q
                         net (fo=3, routed)           0.078     1.651    bounce_counter_reg[16]
    SLICE_X31Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.775 r  bounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.775    bounce_counter_reg[16]_i_1_n_6
    SLICE_X31Y76         FDRE                                         r  bounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.814     1.942    CLK_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  bounce_counter_reg[17]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.105     1.537    bounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.549     1.432    CLK_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  bounce_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  bounce_counter_reg[4]/Q
                         net (fo=3, routed)           0.078     1.651    bounce_counter_reg[4]
    SLICE_X31Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.775 r  bounce_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.775    bounce_counter_reg[4]_i_1_n_6
    SLICE_X31Y73         FDRE                                         r  bounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.814     1.942    CLK_IBUF_BUFG
    SLICE_X31Y73         FDRE                                         r  bounce_counter_reg[5]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X31Y73         FDRE (Hold_fdre_C_D)         0.105     1.537    bounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.548     1.431    CLK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  bounce_counter_reg[12]/Q
                         net (fo=3, routed)           0.078     1.650    bounce_counter_reg[12]
    SLICE_X31Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.774 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.774    bounce_counter_reg[12]_i_1_n_6
    SLICE_X31Y75         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.813     1.941    CLK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.105     1.536    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  bounce_counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.653    bounce_counter_reg[0]
    SLICE_X31Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.777 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.777    bounce_counter_reg[0]_i_1_n_6
    SLICE_X31Y72         FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.816     1.944    CLK_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.105     1.539    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  bounce_counter_reg[20]/Q
                         net (fo=3, routed)           0.078     1.653    bounce_counter_reg[20]
    SLICE_X31Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.777 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.777    bounce_counter_reg[20]_i_1_n_6
    SLICE_X31Y77         FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=469, routed)         0.816     1.944    CLK_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.105     1.539    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y98   FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y75   board_x_curr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y71   board_x_curr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y75   board_x_curr_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y71   board_x_curr_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y72   board_x_curr_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y95   brick_state_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y95   brick_state_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y105  brick_state_reg[117][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y105  brick_state_reg[117][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y106  brick_state_reg[119][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y106  brick_state_reg[119][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   ball_move_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   ball_move_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y78   ball_move_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   bounce_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   bounce_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y80   brick_state_reg[15][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y75   board_x_curr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y75   board_x_curr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y72   board_x_curr_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y72   board_x_curr_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y95   brick_state_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y95   brick_state_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y97   brick_state_reg[100][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y97   brick_state_reg[100][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y101  brick_state_reg[103][0]/C



