a.out
*.mod
*.silo
*.o
ut
simulation/data_*
misc/output/
