/********************************************************
 *          Copyright(c) 2019   Semidrive               *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __DWC_DDRPHY_TOP_REG_H__
#define __DWC_DDRPHY_TOP_REG_H__

#define GRP_DWC_DDRPHYA_ACSM0_BASE (4 * 0x40000)
#define GRP_DWC_DDRPHYA_ANIB0_BASE (4 * 0x0)
#define GRP_DWC_DDRPHYA_ANIB1_BASE (4 * 0x1000)
#define GRP_DWC_DDRPHYA_ANIB2_BASE (4 * 0x2000)
#define GRP_DWC_DDRPHYA_ANIB3_BASE (4 * 0x3000)
#define GRP_DWC_DDRPHYA_ANIB4_BASE (4 * 0x4000)
#define GRP_DWC_DDRPHYA_ANIB5_BASE (4 * 0x5000)
#define GRP_DWC_DDRPHYA_ANIB6_BASE (4 * 0x6000)
#define GRP_DWC_DDRPHYA_ANIB7_BASE (4 * 0x7000)
#define GRP_DWC_DDRPHYA_ANIB8_BASE (4 * 0x8000)
#define GRP_DWC_DDRPHYA_ANIB9_BASE (4 * 0x9000)
#define GRP_DWC_DDRPHYA_APBONLY0_BASE (4 * 0xd0000)
#define GRP_DWC_DDRPHYA_DBYTE0_BASE (4 * 0x10000)
#define GRP_DWC_DDRPHYA_DBYTE1_BASE (4 * 0x11000)
#define GRP_DWC_DDRPHYA_DBYTE2_BASE (4 * 0x12000)
#define GRP_DWC_DDRPHYA_DBYTE3_BASE (4 * 0x13000)
#define GRP_DWC_DDRPHYA_DRTUB0_BASE (4 * 0xc0000)
#define GRP_DWC_DDRPHYA_INITENG0_BASE (4 * 0x90000)
#define GRP_DWC_DDRPHYA_MASTER0_BASE (4 * 0x20000)
#define GRP_DWC_DDRPHYA_PPGC0_BASE (4 * 0x70000)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x0U)

#define FM_ACSMSEQ0X0_RFU_ACSMSEQ0X0    (0xffffU << 0U)
#define FV_ACSMSEQ0X0_RFU_ACSMSEQ0X0(v) \
    (((v) << 0U) & FM_ACSMSEQ0X0_RFU_ACSMSEQ0X0)
#define GFV_ACSMSEQ0X0_RFU_ACSMSEQ0X0(v) \
    (((v) & FM_ACSMSEQ0X0_RFU_ACSMSEQ0X0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x4U)

#define FM_ACSMSEQ0X1_RFU_ACSMSEQ0X1    (0xffffU << 0U)
#define FV_ACSMSEQ0X1_RFU_ACSMSEQ0X1(v) \
    (((v) << 0U) & FM_ACSMSEQ0X1_RFU_ACSMSEQ0X1)
#define GFV_ACSMSEQ0X1_RFU_ACSMSEQ0X1(v) \
    (((v) & FM_ACSMSEQ0X1_RFU_ACSMSEQ0X1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x8U)

#define FM_ACSMSEQ0X2_RFU_ACSMSEQ0X2    (0xffffU << 0U)
#define FV_ACSMSEQ0X2_RFU_ACSMSEQ0X2(v) \
    (((v) << 0U) & FM_ACSMSEQ0X2_RFU_ACSMSEQ0X2)
#define GFV_ACSMSEQ0X2_RFU_ACSMSEQ0X2(v) \
    (((v) & FM_ACSMSEQ0X2_RFU_ACSMSEQ0X2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xcU)

#define FM_ACSMSEQ0X3_RFU_ACSMSEQ0X3    (0xffffU << 0U)
#define FV_ACSMSEQ0X3_RFU_ACSMSEQ0X3(v) \
    (((v) << 0U) & FM_ACSMSEQ0X3_RFU_ACSMSEQ0X3)
#define GFV_ACSMSEQ0X3_RFU_ACSMSEQ0X3(v) \
    (((v) & FM_ACSMSEQ0X3_RFU_ACSMSEQ0X3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X4_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x10U)

#define FM_ACSMSEQ0X4_RFU_ACSMSEQ0X4    (0xffffU << 0U)
#define FV_ACSMSEQ0X4_RFU_ACSMSEQ0X4(v) \
    (((v) << 0U) & FM_ACSMSEQ0X4_RFU_ACSMSEQ0X4)
#define GFV_ACSMSEQ0X4_RFU_ACSMSEQ0X4(v) \
    (((v) & FM_ACSMSEQ0X4_RFU_ACSMSEQ0X4) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X5_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x14U)

#define FM_ACSMSEQ0X5_RFU_ACSMSEQ0X5    (0xffffU << 0U)
#define FV_ACSMSEQ0X5_RFU_ACSMSEQ0X5(v) \
    (((v) << 0U) & FM_ACSMSEQ0X5_RFU_ACSMSEQ0X5)
#define GFV_ACSMSEQ0X5_RFU_ACSMSEQ0X5(v) \
    (((v) & FM_ACSMSEQ0X5_RFU_ACSMSEQ0X5) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X6_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x18U)

#define FM_ACSMSEQ0X6_RFU_ACSMSEQ0X6    (0xffffU << 0U)
#define FV_ACSMSEQ0X6_RFU_ACSMSEQ0X6(v) \
    (((v) << 0U) & FM_ACSMSEQ0X6_RFU_ACSMSEQ0X6)
#define GFV_ACSMSEQ0X6_RFU_ACSMSEQ0X6(v) \
    (((v) & FM_ACSMSEQ0X6_RFU_ACSMSEQ0X6) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X7_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1cU)

#define FM_ACSMSEQ0X7_RFU_ACSMSEQ0X7    (0xffffU << 0U)
#define FV_ACSMSEQ0X7_RFU_ACSMSEQ0X7(v) \
    (((v) << 0U) & FM_ACSMSEQ0X7_RFU_ACSMSEQ0X7)
#define GFV_ACSMSEQ0X7_RFU_ACSMSEQ0X7(v) \
    (((v) & FM_ACSMSEQ0X7_RFU_ACSMSEQ0X7) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X8_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x20U)

#define FM_ACSMSEQ0X8_RFU_ACSMSEQ0X8    (0xffffU << 0U)
#define FV_ACSMSEQ0X8_RFU_ACSMSEQ0X8(v) \
    (((v) << 0U) & FM_ACSMSEQ0X8_RFU_ACSMSEQ0X8)
#define GFV_ACSMSEQ0X8_RFU_ACSMSEQ0X8(v) \
    (((v) & FM_ACSMSEQ0X8_RFU_ACSMSEQ0X8) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X9_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x24U)

#define FM_ACSMSEQ0X9_RFU_ACSMSEQ0X9    (0xffffU << 0U)
#define FV_ACSMSEQ0X9_RFU_ACSMSEQ0X9(v) \
    (((v) << 0U) & FM_ACSMSEQ0X9_RFU_ACSMSEQ0X9)
#define GFV_ACSMSEQ0X9_RFU_ACSMSEQ0X9(v) \
    (((v) & FM_ACSMSEQ0X9_RFU_ACSMSEQ0X9) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X10_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x28U)

#define FM_ACSMSEQ0X10_RFU_ACSMSEQ0X10  (0xffffU << 0U)
#define FV_ACSMSEQ0X10_RFU_ACSMSEQ0X10(v) \
    (((v) << 0U) & FM_ACSMSEQ0X10_RFU_ACSMSEQ0X10)
#define GFV_ACSMSEQ0X10_RFU_ACSMSEQ0X10(v) \
    (((v) & FM_ACSMSEQ0X10_RFU_ACSMSEQ0X10) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X11_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x2cU)

#define FM_ACSMSEQ0X11_RFU_ACSMSEQ0X11  (0xffffU << 0U)
#define FV_ACSMSEQ0X11_RFU_ACSMSEQ0X11(v) \
    (((v) << 0U) & FM_ACSMSEQ0X11_RFU_ACSMSEQ0X11)
#define GFV_ACSMSEQ0X11_RFU_ACSMSEQ0X11(v) \
    (((v) & FM_ACSMSEQ0X11_RFU_ACSMSEQ0X11) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X12_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x30U)

#define FM_ACSMSEQ0X12_RFU_ACSMSEQ0X12  (0xffffU << 0U)
#define FV_ACSMSEQ0X12_RFU_ACSMSEQ0X12(v) \
    (((v) << 0U) & FM_ACSMSEQ0X12_RFU_ACSMSEQ0X12)
#define GFV_ACSMSEQ0X12_RFU_ACSMSEQ0X12(v) \
    (((v) & FM_ACSMSEQ0X12_RFU_ACSMSEQ0X12) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X13_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x34U)

#define FM_ACSMSEQ0X13_RFU_ACSMSEQ0X13  (0xffffU << 0U)
#define FV_ACSMSEQ0X13_RFU_ACSMSEQ0X13(v) \
    (((v) << 0U) & FM_ACSMSEQ0X13_RFU_ACSMSEQ0X13)
#define GFV_ACSMSEQ0X13_RFU_ACSMSEQ0X13(v) \
    (((v) & FM_ACSMSEQ0X13_RFU_ACSMSEQ0X13) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X14_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x38U)

#define FM_ACSMSEQ0X14_RFU_ACSMSEQ0X14  (0xffffU << 0U)
#define FV_ACSMSEQ0X14_RFU_ACSMSEQ0X14(v) \
    (((v) << 0U) & FM_ACSMSEQ0X14_RFU_ACSMSEQ0X14)
#define GFV_ACSMSEQ0X14_RFU_ACSMSEQ0X14(v) \
    (((v) & FM_ACSMSEQ0X14_RFU_ACSMSEQ0X14) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X15_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3cU)

#define FM_ACSMSEQ0X15_RFU_ACSMSEQ0X15  (0xffffU << 0U)
#define FV_ACSMSEQ0X15_RFU_ACSMSEQ0X15(v) \
    (((v) << 0U) & FM_ACSMSEQ0X15_RFU_ACSMSEQ0X15)
#define GFV_ACSMSEQ0X15_RFU_ACSMSEQ0X15(v) \
    (((v) & FM_ACSMSEQ0X15_RFU_ACSMSEQ0X15) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X16_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x40U)

#define FM_ACSMSEQ0X16_RFU_ACSMSEQ0X16  (0xffffU << 0U)
#define FV_ACSMSEQ0X16_RFU_ACSMSEQ0X16(v) \
    (((v) << 0U) & FM_ACSMSEQ0X16_RFU_ACSMSEQ0X16)
#define GFV_ACSMSEQ0X16_RFU_ACSMSEQ0X16(v) \
    (((v) & FM_ACSMSEQ0X16_RFU_ACSMSEQ0X16) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X17_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x44U)

#define FM_ACSMSEQ0X17_RFU_ACSMSEQ0X17  (0xffffU << 0U)
#define FV_ACSMSEQ0X17_RFU_ACSMSEQ0X17(v) \
    (((v) << 0U) & FM_ACSMSEQ0X17_RFU_ACSMSEQ0X17)
#define GFV_ACSMSEQ0X17_RFU_ACSMSEQ0X17(v) \
    (((v) & FM_ACSMSEQ0X17_RFU_ACSMSEQ0X17) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X18_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x48U)

#define FM_ACSMSEQ0X18_RFU_ACSMSEQ0X18  (0xffffU << 0U)
#define FV_ACSMSEQ0X18_RFU_ACSMSEQ0X18(v) \
    (((v) << 0U) & FM_ACSMSEQ0X18_RFU_ACSMSEQ0X18)
#define GFV_ACSMSEQ0X18_RFU_ACSMSEQ0X18(v) \
    (((v) & FM_ACSMSEQ0X18_RFU_ACSMSEQ0X18) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X19_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x4cU)

#define FM_ACSMSEQ0X19_RFU_ACSMSEQ0X19  (0xffffU << 0U)
#define FV_ACSMSEQ0X19_RFU_ACSMSEQ0X19(v) \
    (((v) << 0U) & FM_ACSMSEQ0X19_RFU_ACSMSEQ0X19)
#define GFV_ACSMSEQ0X19_RFU_ACSMSEQ0X19(v) \
    (((v) & FM_ACSMSEQ0X19_RFU_ACSMSEQ0X19) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X20_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x50U)

#define FM_ACSMSEQ0X20_RFU_ACSMSEQ0X20  (0xffffU << 0U)
#define FV_ACSMSEQ0X20_RFU_ACSMSEQ0X20(v) \
    (((v) << 0U) & FM_ACSMSEQ0X20_RFU_ACSMSEQ0X20)
#define GFV_ACSMSEQ0X20_RFU_ACSMSEQ0X20(v) \
    (((v) & FM_ACSMSEQ0X20_RFU_ACSMSEQ0X20) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X21_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x54U)

#define FM_ACSMSEQ0X21_RFU_ACSMSEQ0X21  (0xffffU << 0U)
#define FV_ACSMSEQ0X21_RFU_ACSMSEQ0X21(v) \
    (((v) << 0U) & FM_ACSMSEQ0X21_RFU_ACSMSEQ0X21)
#define GFV_ACSMSEQ0X21_RFU_ACSMSEQ0X21(v) \
    (((v) & FM_ACSMSEQ0X21_RFU_ACSMSEQ0X21) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X22_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x58U)

#define FM_ACSMSEQ0X22_RFU_ACSMSEQ0X22  (0xffffU << 0U)
#define FV_ACSMSEQ0X22_RFU_ACSMSEQ0X22(v) \
    (((v) << 0U) & FM_ACSMSEQ0X22_RFU_ACSMSEQ0X22)
#define GFV_ACSMSEQ0X22_RFU_ACSMSEQ0X22(v) \
    (((v) & FM_ACSMSEQ0X22_RFU_ACSMSEQ0X22) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X23_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x5cU)

#define FM_ACSMSEQ0X23_RFU_ACSMSEQ0X23  (0xffffU << 0U)
#define FV_ACSMSEQ0X23_RFU_ACSMSEQ0X23(v) \
    (((v) << 0U) & FM_ACSMSEQ0X23_RFU_ACSMSEQ0X23)
#define GFV_ACSMSEQ0X23_RFU_ACSMSEQ0X23(v) \
    (((v) & FM_ACSMSEQ0X23_RFU_ACSMSEQ0X23) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X24_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x60U)

#define FM_ACSMSEQ0X24_RFU_ACSMSEQ0X24  (0xffffU << 0U)
#define FV_ACSMSEQ0X24_RFU_ACSMSEQ0X24(v) \
    (((v) << 0U) & FM_ACSMSEQ0X24_RFU_ACSMSEQ0X24)
#define GFV_ACSMSEQ0X24_RFU_ACSMSEQ0X24(v) \
    (((v) & FM_ACSMSEQ0X24_RFU_ACSMSEQ0X24) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X25_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x64U)

#define FM_ACSMSEQ0X25_RFU_ACSMSEQ0X25  (0xffffU << 0U)
#define FV_ACSMSEQ0X25_RFU_ACSMSEQ0X25(v) \
    (((v) << 0U) & FM_ACSMSEQ0X25_RFU_ACSMSEQ0X25)
#define GFV_ACSMSEQ0X25_RFU_ACSMSEQ0X25(v) \
    (((v) & FM_ACSMSEQ0X25_RFU_ACSMSEQ0X25) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X26_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x68U)

#define FM_ACSMSEQ0X26_RFU_ACSMSEQ0X26  (0xffffU << 0U)
#define FV_ACSMSEQ0X26_RFU_ACSMSEQ0X26(v) \
    (((v) << 0U) & FM_ACSMSEQ0X26_RFU_ACSMSEQ0X26)
#define GFV_ACSMSEQ0X26_RFU_ACSMSEQ0X26(v) \
    (((v) & FM_ACSMSEQ0X26_RFU_ACSMSEQ0X26) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X27_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x6cU)

#define FM_ACSMSEQ0X27_RFU_ACSMSEQ0X27  (0xffffU << 0U)
#define FV_ACSMSEQ0X27_RFU_ACSMSEQ0X27(v) \
    (((v) << 0U) & FM_ACSMSEQ0X27_RFU_ACSMSEQ0X27)
#define GFV_ACSMSEQ0X27_RFU_ACSMSEQ0X27(v) \
    (((v) & FM_ACSMSEQ0X27_RFU_ACSMSEQ0X27) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X28_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x70U)

#define FM_ACSMSEQ0X28_RFU_ACSMSEQ0X28  (0xffffU << 0U)
#define FV_ACSMSEQ0X28_RFU_ACSMSEQ0X28(v) \
    (((v) << 0U) & FM_ACSMSEQ0X28_RFU_ACSMSEQ0X28)
#define GFV_ACSMSEQ0X28_RFU_ACSMSEQ0X28(v) \
    (((v) & FM_ACSMSEQ0X28_RFU_ACSMSEQ0X28) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X29_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x74U)

#define FM_ACSMSEQ0X29_RFU_ACSMSEQ0X29  (0xffffU << 0U)
#define FV_ACSMSEQ0X29_RFU_ACSMSEQ0X29(v) \
    (((v) << 0U) & FM_ACSMSEQ0X29_RFU_ACSMSEQ0X29)
#define GFV_ACSMSEQ0X29_RFU_ACSMSEQ0X29(v) \
    (((v) & FM_ACSMSEQ0X29_RFU_ACSMSEQ0X29) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X30_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x78U)

#define FM_ACSMSEQ0X30_RFU_ACSMSEQ0X30  (0xffffU << 0U)
#define FV_ACSMSEQ0X30_RFU_ACSMSEQ0X30(v) \
    (((v) << 0U) & FM_ACSMSEQ0X30_RFU_ACSMSEQ0X30)
#define GFV_ACSMSEQ0X30_RFU_ACSMSEQ0X30(v) \
    (((v) & FM_ACSMSEQ0X30_RFU_ACSMSEQ0X30) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ0X31_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x7cU)

#define FM_ACSMSEQ0X31_RFU_ACSMSEQ0X31  (0xffffU << 0U)
#define FV_ACSMSEQ0X31_RFU_ACSMSEQ0X31(v) \
    (((v) << 0U) & FM_ACSMSEQ0X31_RFU_ACSMSEQ0X31)
#define GFV_ACSMSEQ0X31_RFU_ACSMSEQ0X31(v) \
    (((v) & FM_ACSMSEQ0X31_RFU_ACSMSEQ0X31) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x80U)

#define FM_ACSMSEQ1X0_RFU_ACSMSEQ1X0    (0xffffU << 0U)
#define FV_ACSMSEQ1X0_RFU_ACSMSEQ1X0(v) \
    (((v) << 0U) & FM_ACSMSEQ1X0_RFU_ACSMSEQ1X0)
#define GFV_ACSMSEQ1X0_RFU_ACSMSEQ1X0(v) \
    (((v) & FM_ACSMSEQ1X0_RFU_ACSMSEQ1X0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x84U)

#define FM_ACSMSEQ1X1_RFU_ACSMSEQ1X1    (0xffffU << 0U)
#define FV_ACSMSEQ1X1_RFU_ACSMSEQ1X1(v) \
    (((v) << 0U) & FM_ACSMSEQ1X1_RFU_ACSMSEQ1X1)
#define GFV_ACSMSEQ1X1_RFU_ACSMSEQ1X1(v) \
    (((v) & FM_ACSMSEQ1X1_RFU_ACSMSEQ1X1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x88U)

#define FM_ACSMSEQ1X2_RFU_ACSMSEQ1X2    (0xffffU << 0U)
#define FV_ACSMSEQ1X2_RFU_ACSMSEQ1X2(v) \
    (((v) << 0U) & FM_ACSMSEQ1X2_RFU_ACSMSEQ1X2)
#define GFV_ACSMSEQ1X2_RFU_ACSMSEQ1X2(v) \
    (((v) & FM_ACSMSEQ1X2_RFU_ACSMSEQ1X2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x8cU)

#define FM_ACSMSEQ1X3_RFU_ACSMSEQ1X3    (0xffffU << 0U)
#define FV_ACSMSEQ1X3_RFU_ACSMSEQ1X3(v) \
    (((v) << 0U) & FM_ACSMSEQ1X3_RFU_ACSMSEQ1X3)
#define GFV_ACSMSEQ1X3_RFU_ACSMSEQ1X3(v) \
    (((v) & FM_ACSMSEQ1X3_RFU_ACSMSEQ1X3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X4_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x90U)

#define FM_ACSMSEQ1X4_RFU_ACSMSEQ1X4    (0xffffU << 0U)
#define FV_ACSMSEQ1X4_RFU_ACSMSEQ1X4(v) \
    (((v) << 0U) & FM_ACSMSEQ1X4_RFU_ACSMSEQ1X4)
#define GFV_ACSMSEQ1X4_RFU_ACSMSEQ1X4(v) \
    (((v) & FM_ACSMSEQ1X4_RFU_ACSMSEQ1X4) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X5_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x94U)

#define FM_ACSMSEQ1X5_RFU_ACSMSEQ1X5    (0xffffU << 0U)
#define FV_ACSMSEQ1X5_RFU_ACSMSEQ1X5(v) \
    (((v) << 0U) & FM_ACSMSEQ1X5_RFU_ACSMSEQ1X5)
#define GFV_ACSMSEQ1X5_RFU_ACSMSEQ1X5(v) \
    (((v) & FM_ACSMSEQ1X5_RFU_ACSMSEQ1X5) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X6_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x98U)

#define FM_ACSMSEQ1X6_RFU_ACSMSEQ1X6    (0xffffU << 0U)
#define FV_ACSMSEQ1X6_RFU_ACSMSEQ1X6(v) \
    (((v) << 0U) & FM_ACSMSEQ1X6_RFU_ACSMSEQ1X6)
#define GFV_ACSMSEQ1X6_RFU_ACSMSEQ1X6(v) \
    (((v) & FM_ACSMSEQ1X6_RFU_ACSMSEQ1X6) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X7_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x9cU)

#define FM_ACSMSEQ1X7_RFU_ACSMSEQ1X7    (0xffffU << 0U)
#define FV_ACSMSEQ1X7_RFU_ACSMSEQ1X7(v) \
    (((v) << 0U) & FM_ACSMSEQ1X7_RFU_ACSMSEQ1X7)
#define GFV_ACSMSEQ1X7_RFU_ACSMSEQ1X7(v) \
    (((v) & FM_ACSMSEQ1X7_RFU_ACSMSEQ1X7) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X8_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xa0U)

#define FM_ACSMSEQ1X8_RFU_ACSMSEQ1X8    (0xffffU << 0U)
#define FV_ACSMSEQ1X8_RFU_ACSMSEQ1X8(v) \
    (((v) << 0U) & FM_ACSMSEQ1X8_RFU_ACSMSEQ1X8)
#define GFV_ACSMSEQ1X8_RFU_ACSMSEQ1X8(v) \
    (((v) & FM_ACSMSEQ1X8_RFU_ACSMSEQ1X8) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X9_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xa4U)

#define FM_ACSMSEQ1X9_RFU_ACSMSEQ1X9    (0xffffU << 0U)
#define FV_ACSMSEQ1X9_RFU_ACSMSEQ1X9(v) \
    (((v) << 0U) & FM_ACSMSEQ1X9_RFU_ACSMSEQ1X9)
#define GFV_ACSMSEQ1X9_RFU_ACSMSEQ1X9(v) \
    (((v) & FM_ACSMSEQ1X9_RFU_ACSMSEQ1X9) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X10_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xa8U)

#define FM_ACSMSEQ1X10_RFU_ACSMSEQ1X10  (0xffffU << 0U)
#define FV_ACSMSEQ1X10_RFU_ACSMSEQ1X10(v) \
    (((v) << 0U) & FM_ACSMSEQ1X10_RFU_ACSMSEQ1X10)
#define GFV_ACSMSEQ1X10_RFU_ACSMSEQ1X10(v) \
    (((v) & FM_ACSMSEQ1X10_RFU_ACSMSEQ1X10) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X11_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xacU)

#define FM_ACSMSEQ1X11_RFU_ACSMSEQ1X11  (0xffffU << 0U)
#define FV_ACSMSEQ1X11_RFU_ACSMSEQ1X11(v) \
    (((v) << 0U) & FM_ACSMSEQ1X11_RFU_ACSMSEQ1X11)
#define GFV_ACSMSEQ1X11_RFU_ACSMSEQ1X11(v) \
    (((v) & FM_ACSMSEQ1X11_RFU_ACSMSEQ1X11) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X12_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xb0U)

#define FM_ACSMSEQ1X12_RFU_ACSMSEQ1X12  (0xffffU << 0U)
#define FV_ACSMSEQ1X12_RFU_ACSMSEQ1X12(v) \
    (((v) << 0U) & FM_ACSMSEQ1X12_RFU_ACSMSEQ1X12)
#define GFV_ACSMSEQ1X12_RFU_ACSMSEQ1X12(v) \
    (((v) & FM_ACSMSEQ1X12_RFU_ACSMSEQ1X12) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X13_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xb4U)

#define FM_ACSMSEQ1X13_RFU_ACSMSEQ1X13  (0xffffU << 0U)
#define FV_ACSMSEQ1X13_RFU_ACSMSEQ1X13(v) \
    (((v) << 0U) & FM_ACSMSEQ1X13_RFU_ACSMSEQ1X13)
#define GFV_ACSMSEQ1X13_RFU_ACSMSEQ1X13(v) \
    (((v) & FM_ACSMSEQ1X13_RFU_ACSMSEQ1X13) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X14_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xb8U)

#define FM_ACSMSEQ1X14_RFU_ACSMSEQ1X14  (0xffffU << 0U)
#define FV_ACSMSEQ1X14_RFU_ACSMSEQ1X14(v) \
    (((v) << 0U) & FM_ACSMSEQ1X14_RFU_ACSMSEQ1X14)
#define GFV_ACSMSEQ1X14_RFU_ACSMSEQ1X14(v) \
    (((v) & FM_ACSMSEQ1X14_RFU_ACSMSEQ1X14) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X15_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xbcU)

#define FM_ACSMSEQ1X15_RFU_ACSMSEQ1X15  (0xffffU << 0U)
#define FV_ACSMSEQ1X15_RFU_ACSMSEQ1X15(v) \
    (((v) << 0U) & FM_ACSMSEQ1X15_RFU_ACSMSEQ1X15)
#define GFV_ACSMSEQ1X15_RFU_ACSMSEQ1X15(v) \
    (((v) & FM_ACSMSEQ1X15_RFU_ACSMSEQ1X15) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X16_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc0U)

#define FM_ACSMSEQ1X16_RFU_ACSMSEQ1X16  (0xffffU << 0U)
#define FV_ACSMSEQ1X16_RFU_ACSMSEQ1X16(v) \
    (((v) << 0U) & FM_ACSMSEQ1X16_RFU_ACSMSEQ1X16)
#define GFV_ACSMSEQ1X16_RFU_ACSMSEQ1X16(v) \
    (((v) & FM_ACSMSEQ1X16_RFU_ACSMSEQ1X16) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X17_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc4U)

#define FM_ACSMSEQ1X17_RFU_ACSMSEQ1X17  (0xffffU << 0U)
#define FV_ACSMSEQ1X17_RFU_ACSMSEQ1X17(v) \
    (((v) << 0U) & FM_ACSMSEQ1X17_RFU_ACSMSEQ1X17)
#define GFV_ACSMSEQ1X17_RFU_ACSMSEQ1X17(v) \
    (((v) & FM_ACSMSEQ1X17_RFU_ACSMSEQ1X17) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X18_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc8U)

#define FM_ACSMSEQ1X18_RFU_ACSMSEQ1X18  (0xffffU << 0U)
#define FV_ACSMSEQ1X18_RFU_ACSMSEQ1X18(v) \
    (((v) << 0U) & FM_ACSMSEQ1X18_RFU_ACSMSEQ1X18)
#define GFV_ACSMSEQ1X18_RFU_ACSMSEQ1X18(v) \
    (((v) & FM_ACSMSEQ1X18_RFU_ACSMSEQ1X18) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X19_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xccU)

#define FM_ACSMSEQ1X19_RFU_ACSMSEQ1X19  (0xffffU << 0U)
#define FV_ACSMSEQ1X19_RFU_ACSMSEQ1X19(v) \
    (((v) << 0U) & FM_ACSMSEQ1X19_RFU_ACSMSEQ1X19)
#define GFV_ACSMSEQ1X19_RFU_ACSMSEQ1X19(v) \
    (((v) & FM_ACSMSEQ1X19_RFU_ACSMSEQ1X19) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X20_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xd0U)

#define FM_ACSMSEQ1X20_RFU_ACSMSEQ1X20  (0xffffU << 0U)
#define FV_ACSMSEQ1X20_RFU_ACSMSEQ1X20(v) \
    (((v) << 0U) & FM_ACSMSEQ1X20_RFU_ACSMSEQ1X20)
#define GFV_ACSMSEQ1X20_RFU_ACSMSEQ1X20(v) \
    (((v) & FM_ACSMSEQ1X20_RFU_ACSMSEQ1X20) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X21_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xd4U)

#define FM_ACSMSEQ1X21_RFU_ACSMSEQ1X21  (0xffffU << 0U)
#define FV_ACSMSEQ1X21_RFU_ACSMSEQ1X21(v) \
    (((v) << 0U) & FM_ACSMSEQ1X21_RFU_ACSMSEQ1X21)
#define GFV_ACSMSEQ1X21_RFU_ACSMSEQ1X21(v) \
    (((v) & FM_ACSMSEQ1X21_RFU_ACSMSEQ1X21) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X22_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xd8U)

#define FM_ACSMSEQ1X22_RFU_ACSMSEQ1X22  (0xffffU << 0U)
#define FV_ACSMSEQ1X22_RFU_ACSMSEQ1X22(v) \
    (((v) << 0U) & FM_ACSMSEQ1X22_RFU_ACSMSEQ1X22)
#define GFV_ACSMSEQ1X22_RFU_ACSMSEQ1X22(v) \
    (((v) & FM_ACSMSEQ1X22_RFU_ACSMSEQ1X22) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X23_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xdcU)

#define FM_ACSMSEQ1X23_RFU_ACSMSEQ1X23  (0xffffU << 0U)
#define FV_ACSMSEQ1X23_RFU_ACSMSEQ1X23(v) \
    (((v) << 0U) & FM_ACSMSEQ1X23_RFU_ACSMSEQ1X23)
#define GFV_ACSMSEQ1X23_RFU_ACSMSEQ1X23(v) \
    (((v) & FM_ACSMSEQ1X23_RFU_ACSMSEQ1X23) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X24_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xe0U)

#define FM_ACSMSEQ1X24_RFU_ACSMSEQ1X24  (0xffffU << 0U)
#define FV_ACSMSEQ1X24_RFU_ACSMSEQ1X24(v) \
    (((v) << 0U) & FM_ACSMSEQ1X24_RFU_ACSMSEQ1X24)
#define GFV_ACSMSEQ1X24_RFU_ACSMSEQ1X24(v) \
    (((v) & FM_ACSMSEQ1X24_RFU_ACSMSEQ1X24) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X25_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xe4U)

#define FM_ACSMSEQ1X25_RFU_ACSMSEQ1X25  (0xffffU << 0U)
#define FV_ACSMSEQ1X25_RFU_ACSMSEQ1X25(v) \
    (((v) << 0U) & FM_ACSMSEQ1X25_RFU_ACSMSEQ1X25)
#define GFV_ACSMSEQ1X25_RFU_ACSMSEQ1X25(v) \
    (((v) & FM_ACSMSEQ1X25_RFU_ACSMSEQ1X25) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X26_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xe8U)

#define FM_ACSMSEQ1X26_RFU_ACSMSEQ1X26  (0xffffU << 0U)
#define FV_ACSMSEQ1X26_RFU_ACSMSEQ1X26(v) \
    (((v) << 0U) & FM_ACSMSEQ1X26_RFU_ACSMSEQ1X26)
#define GFV_ACSMSEQ1X26_RFU_ACSMSEQ1X26(v) \
    (((v) & FM_ACSMSEQ1X26_RFU_ACSMSEQ1X26) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X27_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xecU)

#define FM_ACSMSEQ1X27_RFU_ACSMSEQ1X27  (0xffffU << 0U)
#define FV_ACSMSEQ1X27_RFU_ACSMSEQ1X27(v) \
    (((v) << 0U) & FM_ACSMSEQ1X27_RFU_ACSMSEQ1X27)
#define GFV_ACSMSEQ1X27_RFU_ACSMSEQ1X27(v) \
    (((v) & FM_ACSMSEQ1X27_RFU_ACSMSEQ1X27) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X28_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xf0U)

#define FM_ACSMSEQ1X28_RFU_ACSMSEQ1X28  (0xffffU << 0U)
#define FV_ACSMSEQ1X28_RFU_ACSMSEQ1X28(v) \
    (((v) << 0U) & FM_ACSMSEQ1X28_RFU_ACSMSEQ1X28)
#define GFV_ACSMSEQ1X28_RFU_ACSMSEQ1X28(v) \
    (((v) & FM_ACSMSEQ1X28_RFU_ACSMSEQ1X28) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X29_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xf4U)

#define FM_ACSMSEQ1X29_RFU_ACSMSEQ1X29  (0xffffU << 0U)
#define FV_ACSMSEQ1X29_RFU_ACSMSEQ1X29(v) \
    (((v) << 0U) & FM_ACSMSEQ1X29_RFU_ACSMSEQ1X29)
#define GFV_ACSMSEQ1X29_RFU_ACSMSEQ1X29(v) \
    (((v) & FM_ACSMSEQ1X29_RFU_ACSMSEQ1X29) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X30_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xf8U)

#define FM_ACSMSEQ1X30_RFU_ACSMSEQ1X30  (0xffffU << 0U)
#define FV_ACSMSEQ1X30_RFU_ACSMSEQ1X30(v) \
    (((v) << 0U) & FM_ACSMSEQ1X30_RFU_ACSMSEQ1X30)
#define GFV_ACSMSEQ1X30_RFU_ACSMSEQ1X30(v) \
    (((v) & FM_ACSMSEQ1X30_RFU_ACSMSEQ1X30) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ1X31_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xfcU)

#define FM_ACSMSEQ1X31_RFU_ACSMSEQ1X31  (0xffffU << 0U)
#define FV_ACSMSEQ1X31_RFU_ACSMSEQ1X31(v) \
    (((v) << 0U) & FM_ACSMSEQ1X31_RFU_ACSMSEQ1X31)
#define GFV_ACSMSEQ1X31_RFU_ACSMSEQ1X31(v) \
    (((v) & FM_ACSMSEQ1X31_RFU_ACSMSEQ1X31) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x100U)

#define FM_ACSMSEQ2X0_RFU_ACSMSEQ2X0    (0xffffU << 0U)
#define FV_ACSMSEQ2X0_RFU_ACSMSEQ2X0(v) \
    (((v) << 0U) & FM_ACSMSEQ2X0_RFU_ACSMSEQ2X0)
#define GFV_ACSMSEQ2X0_RFU_ACSMSEQ2X0(v) \
    (((v) & FM_ACSMSEQ2X0_RFU_ACSMSEQ2X0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x104U)

#define FM_ACSMSEQ2X1_RFU_ACSMSEQ2X1    (0xffffU << 0U)
#define FV_ACSMSEQ2X1_RFU_ACSMSEQ2X1(v) \
    (((v) << 0U) & FM_ACSMSEQ2X1_RFU_ACSMSEQ2X1)
#define GFV_ACSMSEQ2X1_RFU_ACSMSEQ2X1(v) \
    (((v) & FM_ACSMSEQ2X1_RFU_ACSMSEQ2X1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x108U)

#define FM_ACSMSEQ2X2_RFU_ACSMSEQ2X2    (0xffffU << 0U)
#define FV_ACSMSEQ2X2_RFU_ACSMSEQ2X2(v) \
    (((v) << 0U) & FM_ACSMSEQ2X2_RFU_ACSMSEQ2X2)
#define GFV_ACSMSEQ2X2_RFU_ACSMSEQ2X2(v) \
    (((v) & FM_ACSMSEQ2X2_RFU_ACSMSEQ2X2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x10cU)

#define FM_ACSMSEQ2X3_RFU_ACSMSEQ2X3    (0xffffU << 0U)
#define FV_ACSMSEQ2X3_RFU_ACSMSEQ2X3(v) \
    (((v) << 0U) & FM_ACSMSEQ2X3_RFU_ACSMSEQ2X3)
#define GFV_ACSMSEQ2X3_RFU_ACSMSEQ2X3(v) \
    (((v) & FM_ACSMSEQ2X3_RFU_ACSMSEQ2X3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X4_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x110U)

#define FM_ACSMSEQ2X4_RFU_ACSMSEQ2X4    (0xffffU << 0U)
#define FV_ACSMSEQ2X4_RFU_ACSMSEQ2X4(v) \
    (((v) << 0U) & FM_ACSMSEQ2X4_RFU_ACSMSEQ2X4)
#define GFV_ACSMSEQ2X4_RFU_ACSMSEQ2X4(v) \
    (((v) & FM_ACSMSEQ2X4_RFU_ACSMSEQ2X4) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X5_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x114U)

#define FM_ACSMSEQ2X5_RFU_ACSMSEQ2X5    (0xffffU << 0U)
#define FV_ACSMSEQ2X5_RFU_ACSMSEQ2X5(v) \
    (((v) << 0U) & FM_ACSMSEQ2X5_RFU_ACSMSEQ2X5)
#define GFV_ACSMSEQ2X5_RFU_ACSMSEQ2X5(v) \
    (((v) & FM_ACSMSEQ2X5_RFU_ACSMSEQ2X5) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X6_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x118U)

#define FM_ACSMSEQ2X6_RFU_ACSMSEQ2X6    (0xffffU << 0U)
#define FV_ACSMSEQ2X6_RFU_ACSMSEQ2X6(v) \
    (((v) << 0U) & FM_ACSMSEQ2X6_RFU_ACSMSEQ2X6)
#define GFV_ACSMSEQ2X6_RFU_ACSMSEQ2X6(v) \
    (((v) & FM_ACSMSEQ2X6_RFU_ACSMSEQ2X6) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X7_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x11cU)

#define FM_ACSMSEQ2X7_RFU_ACSMSEQ2X7    (0xffffU << 0U)
#define FV_ACSMSEQ2X7_RFU_ACSMSEQ2X7(v) \
    (((v) << 0U) & FM_ACSMSEQ2X7_RFU_ACSMSEQ2X7)
#define GFV_ACSMSEQ2X7_RFU_ACSMSEQ2X7(v) \
    (((v) & FM_ACSMSEQ2X7_RFU_ACSMSEQ2X7) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X8_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x120U)

#define FM_ACSMSEQ2X8_RFU_ACSMSEQ2X8    (0xffffU << 0U)
#define FV_ACSMSEQ2X8_RFU_ACSMSEQ2X8(v) \
    (((v) << 0U) & FM_ACSMSEQ2X8_RFU_ACSMSEQ2X8)
#define GFV_ACSMSEQ2X8_RFU_ACSMSEQ2X8(v) \
    (((v) & FM_ACSMSEQ2X8_RFU_ACSMSEQ2X8) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X9_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x124U)

#define FM_ACSMSEQ2X9_RFU_ACSMSEQ2X9    (0xffffU << 0U)
#define FV_ACSMSEQ2X9_RFU_ACSMSEQ2X9(v) \
    (((v) << 0U) & FM_ACSMSEQ2X9_RFU_ACSMSEQ2X9)
#define GFV_ACSMSEQ2X9_RFU_ACSMSEQ2X9(v) \
    (((v) & FM_ACSMSEQ2X9_RFU_ACSMSEQ2X9) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X10_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x128U)

#define FM_ACSMSEQ2X10_RFU_ACSMSEQ2X10  (0xffffU << 0U)
#define FV_ACSMSEQ2X10_RFU_ACSMSEQ2X10(v) \
    (((v) << 0U) & FM_ACSMSEQ2X10_RFU_ACSMSEQ2X10)
#define GFV_ACSMSEQ2X10_RFU_ACSMSEQ2X10(v) \
    (((v) & FM_ACSMSEQ2X10_RFU_ACSMSEQ2X10) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X11_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x12cU)

#define FM_ACSMSEQ2X11_RFU_ACSMSEQ2X11  (0xffffU << 0U)
#define FV_ACSMSEQ2X11_RFU_ACSMSEQ2X11(v) \
    (((v) << 0U) & FM_ACSMSEQ2X11_RFU_ACSMSEQ2X11)
#define GFV_ACSMSEQ2X11_RFU_ACSMSEQ2X11(v) \
    (((v) & FM_ACSMSEQ2X11_RFU_ACSMSEQ2X11) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X12_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x130U)

#define FM_ACSMSEQ2X12_RFU_ACSMSEQ2X12  (0xffffU << 0U)
#define FV_ACSMSEQ2X12_RFU_ACSMSEQ2X12(v) \
    (((v) << 0U) & FM_ACSMSEQ2X12_RFU_ACSMSEQ2X12)
#define GFV_ACSMSEQ2X12_RFU_ACSMSEQ2X12(v) \
    (((v) & FM_ACSMSEQ2X12_RFU_ACSMSEQ2X12) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X13_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x134U)

#define FM_ACSMSEQ2X13_RFU_ACSMSEQ2X13  (0xffffU << 0U)
#define FV_ACSMSEQ2X13_RFU_ACSMSEQ2X13(v) \
    (((v) << 0U) & FM_ACSMSEQ2X13_RFU_ACSMSEQ2X13)
#define GFV_ACSMSEQ2X13_RFU_ACSMSEQ2X13(v) \
    (((v) & FM_ACSMSEQ2X13_RFU_ACSMSEQ2X13) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X14_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x138U)

#define FM_ACSMSEQ2X14_RFU_ACSMSEQ2X14  (0xffffU << 0U)
#define FV_ACSMSEQ2X14_RFU_ACSMSEQ2X14(v) \
    (((v) << 0U) & FM_ACSMSEQ2X14_RFU_ACSMSEQ2X14)
#define GFV_ACSMSEQ2X14_RFU_ACSMSEQ2X14(v) \
    (((v) & FM_ACSMSEQ2X14_RFU_ACSMSEQ2X14) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X15_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x13cU)

#define FM_ACSMSEQ2X15_RFU_ACSMSEQ2X15  (0xffffU << 0U)
#define FV_ACSMSEQ2X15_RFU_ACSMSEQ2X15(v) \
    (((v) << 0U) & FM_ACSMSEQ2X15_RFU_ACSMSEQ2X15)
#define GFV_ACSMSEQ2X15_RFU_ACSMSEQ2X15(v) \
    (((v) & FM_ACSMSEQ2X15_RFU_ACSMSEQ2X15) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X16_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x140U)

#define FM_ACSMSEQ2X16_RFU_ACSMSEQ2X16  (0xffffU << 0U)
#define FV_ACSMSEQ2X16_RFU_ACSMSEQ2X16(v) \
    (((v) << 0U) & FM_ACSMSEQ2X16_RFU_ACSMSEQ2X16)
#define GFV_ACSMSEQ2X16_RFU_ACSMSEQ2X16(v) \
    (((v) & FM_ACSMSEQ2X16_RFU_ACSMSEQ2X16) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X17_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x144U)

#define FM_ACSMSEQ2X17_RFU_ACSMSEQ2X17  (0xffffU << 0U)
#define FV_ACSMSEQ2X17_RFU_ACSMSEQ2X17(v) \
    (((v) << 0U) & FM_ACSMSEQ2X17_RFU_ACSMSEQ2X17)
#define GFV_ACSMSEQ2X17_RFU_ACSMSEQ2X17(v) \
    (((v) & FM_ACSMSEQ2X17_RFU_ACSMSEQ2X17) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X18_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x148U)

#define FM_ACSMSEQ2X18_RFU_ACSMSEQ2X18  (0xffffU << 0U)
#define FV_ACSMSEQ2X18_RFU_ACSMSEQ2X18(v) \
    (((v) << 0U) & FM_ACSMSEQ2X18_RFU_ACSMSEQ2X18)
#define GFV_ACSMSEQ2X18_RFU_ACSMSEQ2X18(v) \
    (((v) & FM_ACSMSEQ2X18_RFU_ACSMSEQ2X18) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X19_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x14cU)

#define FM_ACSMSEQ2X19_RFU_ACSMSEQ2X19  (0xffffU << 0U)
#define FV_ACSMSEQ2X19_RFU_ACSMSEQ2X19(v) \
    (((v) << 0U) & FM_ACSMSEQ2X19_RFU_ACSMSEQ2X19)
#define GFV_ACSMSEQ2X19_RFU_ACSMSEQ2X19(v) \
    (((v) & FM_ACSMSEQ2X19_RFU_ACSMSEQ2X19) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X20_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x150U)

#define FM_ACSMSEQ2X20_RFU_ACSMSEQ2X20  (0xffffU << 0U)
#define FV_ACSMSEQ2X20_RFU_ACSMSEQ2X20(v) \
    (((v) << 0U) & FM_ACSMSEQ2X20_RFU_ACSMSEQ2X20)
#define GFV_ACSMSEQ2X20_RFU_ACSMSEQ2X20(v) \
    (((v) & FM_ACSMSEQ2X20_RFU_ACSMSEQ2X20) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X21_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x154U)

#define FM_ACSMSEQ2X21_RFU_ACSMSEQ2X21  (0xffffU << 0U)
#define FV_ACSMSEQ2X21_RFU_ACSMSEQ2X21(v) \
    (((v) << 0U) & FM_ACSMSEQ2X21_RFU_ACSMSEQ2X21)
#define GFV_ACSMSEQ2X21_RFU_ACSMSEQ2X21(v) \
    (((v) & FM_ACSMSEQ2X21_RFU_ACSMSEQ2X21) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X22_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x158U)

#define FM_ACSMSEQ2X22_RFU_ACSMSEQ2X22  (0xffffU << 0U)
#define FV_ACSMSEQ2X22_RFU_ACSMSEQ2X22(v) \
    (((v) << 0U) & FM_ACSMSEQ2X22_RFU_ACSMSEQ2X22)
#define GFV_ACSMSEQ2X22_RFU_ACSMSEQ2X22(v) \
    (((v) & FM_ACSMSEQ2X22_RFU_ACSMSEQ2X22) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X23_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x15cU)

#define FM_ACSMSEQ2X23_RFU_ACSMSEQ2X23  (0xffffU << 0U)
#define FV_ACSMSEQ2X23_RFU_ACSMSEQ2X23(v) \
    (((v) << 0U) & FM_ACSMSEQ2X23_RFU_ACSMSEQ2X23)
#define GFV_ACSMSEQ2X23_RFU_ACSMSEQ2X23(v) \
    (((v) & FM_ACSMSEQ2X23_RFU_ACSMSEQ2X23) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X24_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x160U)

#define FM_ACSMSEQ2X24_RFU_ACSMSEQ2X24  (0xffffU << 0U)
#define FV_ACSMSEQ2X24_RFU_ACSMSEQ2X24(v) \
    (((v) << 0U) & FM_ACSMSEQ2X24_RFU_ACSMSEQ2X24)
#define GFV_ACSMSEQ2X24_RFU_ACSMSEQ2X24(v) \
    (((v) & FM_ACSMSEQ2X24_RFU_ACSMSEQ2X24) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X25_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x164U)

#define FM_ACSMSEQ2X25_RFU_ACSMSEQ2X25  (0xffffU << 0U)
#define FV_ACSMSEQ2X25_RFU_ACSMSEQ2X25(v) \
    (((v) << 0U) & FM_ACSMSEQ2X25_RFU_ACSMSEQ2X25)
#define GFV_ACSMSEQ2X25_RFU_ACSMSEQ2X25(v) \
    (((v) & FM_ACSMSEQ2X25_RFU_ACSMSEQ2X25) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X26_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x168U)

#define FM_ACSMSEQ2X26_RFU_ACSMSEQ2X26  (0xffffU << 0U)
#define FV_ACSMSEQ2X26_RFU_ACSMSEQ2X26(v) \
    (((v) << 0U) & FM_ACSMSEQ2X26_RFU_ACSMSEQ2X26)
#define GFV_ACSMSEQ2X26_RFU_ACSMSEQ2X26(v) \
    (((v) & FM_ACSMSEQ2X26_RFU_ACSMSEQ2X26) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X27_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x16cU)

#define FM_ACSMSEQ2X27_RFU_ACSMSEQ2X27  (0xffffU << 0U)
#define FV_ACSMSEQ2X27_RFU_ACSMSEQ2X27(v) \
    (((v) << 0U) & FM_ACSMSEQ2X27_RFU_ACSMSEQ2X27)
#define GFV_ACSMSEQ2X27_RFU_ACSMSEQ2X27(v) \
    (((v) & FM_ACSMSEQ2X27_RFU_ACSMSEQ2X27) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X28_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x170U)

#define FM_ACSMSEQ2X28_RFU_ACSMSEQ2X28  (0xffffU << 0U)
#define FV_ACSMSEQ2X28_RFU_ACSMSEQ2X28(v) \
    (((v) << 0U) & FM_ACSMSEQ2X28_RFU_ACSMSEQ2X28)
#define GFV_ACSMSEQ2X28_RFU_ACSMSEQ2X28(v) \
    (((v) & FM_ACSMSEQ2X28_RFU_ACSMSEQ2X28) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X29_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x174U)

#define FM_ACSMSEQ2X29_RFU_ACSMSEQ2X29  (0xffffU << 0U)
#define FV_ACSMSEQ2X29_RFU_ACSMSEQ2X29(v) \
    (((v) << 0U) & FM_ACSMSEQ2X29_RFU_ACSMSEQ2X29)
#define GFV_ACSMSEQ2X29_RFU_ACSMSEQ2X29(v) \
    (((v) & FM_ACSMSEQ2X29_RFU_ACSMSEQ2X29) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X30_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x178U)

#define FM_ACSMSEQ2X30_RFU_ACSMSEQ2X30  (0xffffU << 0U)
#define FV_ACSMSEQ2X30_RFU_ACSMSEQ2X30(v) \
    (((v) << 0U) & FM_ACSMSEQ2X30_RFU_ACSMSEQ2X30)
#define GFV_ACSMSEQ2X30_RFU_ACSMSEQ2X30(v) \
    (((v) & FM_ACSMSEQ2X30_RFU_ACSMSEQ2X30) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ2X31_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x17cU)

#define FM_ACSMSEQ2X31_RFU_ACSMSEQ2X31  (0xffffU << 0U)
#define FV_ACSMSEQ2X31_RFU_ACSMSEQ2X31(v) \
    (((v) << 0U) & FM_ACSMSEQ2X31_RFU_ACSMSEQ2X31)
#define GFV_ACSMSEQ2X31_RFU_ACSMSEQ2X31(v) \
    (((v) & FM_ACSMSEQ2X31_RFU_ACSMSEQ2X31) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x180U)

#define FM_ACSMSEQ3X0_RFU_ACSMSEQ3X0    (0xffffU << 0U)
#define FV_ACSMSEQ3X0_RFU_ACSMSEQ3X0(v) \
    (((v) << 0U) & FM_ACSMSEQ3X0_RFU_ACSMSEQ3X0)
#define GFV_ACSMSEQ3X0_RFU_ACSMSEQ3X0(v) \
    (((v) & FM_ACSMSEQ3X0_RFU_ACSMSEQ3X0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x184U)

#define FM_ACSMSEQ3X1_RFU_ACSMSEQ3X1    (0xffffU << 0U)
#define FV_ACSMSEQ3X1_RFU_ACSMSEQ3X1(v) \
    (((v) << 0U) & FM_ACSMSEQ3X1_RFU_ACSMSEQ3X1)
#define GFV_ACSMSEQ3X1_RFU_ACSMSEQ3X1(v) \
    (((v) & FM_ACSMSEQ3X1_RFU_ACSMSEQ3X1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x188U)

#define FM_ACSMSEQ3X2_RFU_ACSMSEQ3X2    (0xffffU << 0U)
#define FV_ACSMSEQ3X2_RFU_ACSMSEQ3X2(v) \
    (((v) << 0U) & FM_ACSMSEQ3X2_RFU_ACSMSEQ3X2)
#define GFV_ACSMSEQ3X2_RFU_ACSMSEQ3X2(v) \
    (((v) & FM_ACSMSEQ3X2_RFU_ACSMSEQ3X2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x18cU)

#define FM_ACSMSEQ3X3_RFU_ACSMSEQ3X3    (0xffffU << 0U)
#define FV_ACSMSEQ3X3_RFU_ACSMSEQ3X3(v) \
    (((v) << 0U) & FM_ACSMSEQ3X3_RFU_ACSMSEQ3X3)
#define GFV_ACSMSEQ3X3_RFU_ACSMSEQ3X3(v) \
    (((v) & FM_ACSMSEQ3X3_RFU_ACSMSEQ3X3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X4_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x190U)

#define FM_ACSMSEQ3X4_RFU_ACSMSEQ3X4    (0xffffU << 0U)
#define FV_ACSMSEQ3X4_RFU_ACSMSEQ3X4(v) \
    (((v) << 0U) & FM_ACSMSEQ3X4_RFU_ACSMSEQ3X4)
#define GFV_ACSMSEQ3X4_RFU_ACSMSEQ3X4(v) \
    (((v) & FM_ACSMSEQ3X4_RFU_ACSMSEQ3X4) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X5_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x194U)

#define FM_ACSMSEQ3X5_RFU_ACSMSEQ3X5    (0xffffU << 0U)
#define FV_ACSMSEQ3X5_RFU_ACSMSEQ3X5(v) \
    (((v) << 0U) & FM_ACSMSEQ3X5_RFU_ACSMSEQ3X5)
#define GFV_ACSMSEQ3X5_RFU_ACSMSEQ3X5(v) \
    (((v) & FM_ACSMSEQ3X5_RFU_ACSMSEQ3X5) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X6_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x198U)

#define FM_ACSMSEQ3X6_RFU_ACSMSEQ3X6    (0xffffU << 0U)
#define FV_ACSMSEQ3X6_RFU_ACSMSEQ3X6(v) \
    (((v) << 0U) & FM_ACSMSEQ3X6_RFU_ACSMSEQ3X6)
#define GFV_ACSMSEQ3X6_RFU_ACSMSEQ3X6(v) \
    (((v) & FM_ACSMSEQ3X6_RFU_ACSMSEQ3X6) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X7_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x19cU)

#define FM_ACSMSEQ3X7_RFU_ACSMSEQ3X7    (0xffffU << 0U)
#define FV_ACSMSEQ3X7_RFU_ACSMSEQ3X7(v) \
    (((v) << 0U) & FM_ACSMSEQ3X7_RFU_ACSMSEQ3X7)
#define GFV_ACSMSEQ3X7_RFU_ACSMSEQ3X7(v) \
    (((v) & FM_ACSMSEQ3X7_RFU_ACSMSEQ3X7) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X8_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1a0U)

#define FM_ACSMSEQ3X8_RFU_ACSMSEQ3X8    (0xffffU << 0U)
#define FV_ACSMSEQ3X8_RFU_ACSMSEQ3X8(v) \
    (((v) << 0U) & FM_ACSMSEQ3X8_RFU_ACSMSEQ3X8)
#define GFV_ACSMSEQ3X8_RFU_ACSMSEQ3X8(v) \
    (((v) & FM_ACSMSEQ3X8_RFU_ACSMSEQ3X8) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X9_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1a4U)

#define FM_ACSMSEQ3X9_RFU_ACSMSEQ3X9    (0xffffU << 0U)
#define FV_ACSMSEQ3X9_RFU_ACSMSEQ3X9(v) \
    (((v) << 0U) & FM_ACSMSEQ3X9_RFU_ACSMSEQ3X9)
#define GFV_ACSMSEQ3X9_RFU_ACSMSEQ3X9(v) \
    (((v) & FM_ACSMSEQ3X9_RFU_ACSMSEQ3X9) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X10_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1a8U)

#define FM_ACSMSEQ3X10_RFU_ACSMSEQ3X10  (0xffffU << 0U)
#define FV_ACSMSEQ3X10_RFU_ACSMSEQ3X10(v) \
    (((v) << 0U) & FM_ACSMSEQ3X10_RFU_ACSMSEQ3X10)
#define GFV_ACSMSEQ3X10_RFU_ACSMSEQ3X10(v) \
    (((v) & FM_ACSMSEQ3X10_RFU_ACSMSEQ3X10) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X11_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1acU)

#define FM_ACSMSEQ3X11_RFU_ACSMSEQ3X11  (0xffffU << 0U)
#define FV_ACSMSEQ3X11_RFU_ACSMSEQ3X11(v) \
    (((v) << 0U) & FM_ACSMSEQ3X11_RFU_ACSMSEQ3X11)
#define GFV_ACSMSEQ3X11_RFU_ACSMSEQ3X11(v) \
    (((v) & FM_ACSMSEQ3X11_RFU_ACSMSEQ3X11) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X12_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1b0U)

#define FM_ACSMSEQ3X12_RFU_ACSMSEQ3X12  (0xffffU << 0U)
#define FV_ACSMSEQ3X12_RFU_ACSMSEQ3X12(v) \
    (((v) << 0U) & FM_ACSMSEQ3X12_RFU_ACSMSEQ3X12)
#define GFV_ACSMSEQ3X12_RFU_ACSMSEQ3X12(v) \
    (((v) & FM_ACSMSEQ3X12_RFU_ACSMSEQ3X12) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X13_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1b4U)

#define FM_ACSMSEQ3X13_RFU_ACSMSEQ3X13  (0xffffU << 0U)
#define FV_ACSMSEQ3X13_RFU_ACSMSEQ3X13(v) \
    (((v) << 0U) & FM_ACSMSEQ3X13_RFU_ACSMSEQ3X13)
#define GFV_ACSMSEQ3X13_RFU_ACSMSEQ3X13(v) \
    (((v) & FM_ACSMSEQ3X13_RFU_ACSMSEQ3X13) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X14_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1b8U)

#define FM_ACSMSEQ3X14_RFU_ACSMSEQ3X14  (0xffffU << 0U)
#define FV_ACSMSEQ3X14_RFU_ACSMSEQ3X14(v) \
    (((v) << 0U) & FM_ACSMSEQ3X14_RFU_ACSMSEQ3X14)
#define GFV_ACSMSEQ3X14_RFU_ACSMSEQ3X14(v) \
    (((v) & FM_ACSMSEQ3X14_RFU_ACSMSEQ3X14) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X15_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1bcU)

#define FM_ACSMSEQ3X15_RFU_ACSMSEQ3X15  (0xffffU << 0U)
#define FV_ACSMSEQ3X15_RFU_ACSMSEQ3X15(v) \
    (((v) << 0U) & FM_ACSMSEQ3X15_RFU_ACSMSEQ3X15)
#define GFV_ACSMSEQ3X15_RFU_ACSMSEQ3X15(v) \
    (((v) & FM_ACSMSEQ3X15_RFU_ACSMSEQ3X15) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X16_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1c0U)

#define FM_ACSMSEQ3X16_RFU_ACSMSEQ3X16  (0xffffU << 0U)
#define FV_ACSMSEQ3X16_RFU_ACSMSEQ3X16(v) \
    (((v) << 0U) & FM_ACSMSEQ3X16_RFU_ACSMSEQ3X16)
#define GFV_ACSMSEQ3X16_RFU_ACSMSEQ3X16(v) \
    (((v) & FM_ACSMSEQ3X16_RFU_ACSMSEQ3X16) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X17_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1c4U)

#define FM_ACSMSEQ3X17_RFU_ACSMSEQ3X17  (0xffffU << 0U)
#define FV_ACSMSEQ3X17_RFU_ACSMSEQ3X17(v) \
    (((v) << 0U) & FM_ACSMSEQ3X17_RFU_ACSMSEQ3X17)
#define GFV_ACSMSEQ3X17_RFU_ACSMSEQ3X17(v) \
    (((v) & FM_ACSMSEQ3X17_RFU_ACSMSEQ3X17) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X18_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1c8U)

#define FM_ACSMSEQ3X18_RFU_ACSMSEQ3X18  (0xffffU << 0U)
#define FV_ACSMSEQ3X18_RFU_ACSMSEQ3X18(v) \
    (((v) << 0U) & FM_ACSMSEQ3X18_RFU_ACSMSEQ3X18)
#define GFV_ACSMSEQ3X18_RFU_ACSMSEQ3X18(v) \
    (((v) & FM_ACSMSEQ3X18_RFU_ACSMSEQ3X18) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X19_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1ccU)

#define FM_ACSMSEQ3X19_RFU_ACSMSEQ3X19  (0xffffU << 0U)
#define FV_ACSMSEQ3X19_RFU_ACSMSEQ3X19(v) \
    (((v) << 0U) & FM_ACSMSEQ3X19_RFU_ACSMSEQ3X19)
#define GFV_ACSMSEQ3X19_RFU_ACSMSEQ3X19(v) \
    (((v) & FM_ACSMSEQ3X19_RFU_ACSMSEQ3X19) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X20_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1d0U)

#define FM_ACSMSEQ3X20_RFU_ACSMSEQ3X20  (0xffffU << 0U)
#define FV_ACSMSEQ3X20_RFU_ACSMSEQ3X20(v) \
    (((v) << 0U) & FM_ACSMSEQ3X20_RFU_ACSMSEQ3X20)
#define GFV_ACSMSEQ3X20_RFU_ACSMSEQ3X20(v) \
    (((v) & FM_ACSMSEQ3X20_RFU_ACSMSEQ3X20) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X21_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1d4U)

#define FM_ACSMSEQ3X21_RFU_ACSMSEQ3X21  (0xffffU << 0U)
#define FV_ACSMSEQ3X21_RFU_ACSMSEQ3X21(v) \
    (((v) << 0U) & FM_ACSMSEQ3X21_RFU_ACSMSEQ3X21)
#define GFV_ACSMSEQ3X21_RFU_ACSMSEQ3X21(v) \
    (((v) & FM_ACSMSEQ3X21_RFU_ACSMSEQ3X21) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X22_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1d8U)

#define FM_ACSMSEQ3X22_RFU_ACSMSEQ3X22  (0xffffU << 0U)
#define FV_ACSMSEQ3X22_RFU_ACSMSEQ3X22(v) \
    (((v) << 0U) & FM_ACSMSEQ3X22_RFU_ACSMSEQ3X22)
#define GFV_ACSMSEQ3X22_RFU_ACSMSEQ3X22(v) \
    (((v) & FM_ACSMSEQ3X22_RFU_ACSMSEQ3X22) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X23_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1dcU)

#define FM_ACSMSEQ3X23_RFU_ACSMSEQ3X23  (0xffffU << 0U)
#define FV_ACSMSEQ3X23_RFU_ACSMSEQ3X23(v) \
    (((v) << 0U) & FM_ACSMSEQ3X23_RFU_ACSMSEQ3X23)
#define GFV_ACSMSEQ3X23_RFU_ACSMSEQ3X23(v) \
    (((v) & FM_ACSMSEQ3X23_RFU_ACSMSEQ3X23) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X24_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1e0U)

#define FM_ACSMSEQ3X24_RFU_ACSMSEQ3X24  (0xffffU << 0U)
#define FV_ACSMSEQ3X24_RFU_ACSMSEQ3X24(v) \
    (((v) << 0U) & FM_ACSMSEQ3X24_RFU_ACSMSEQ3X24)
#define GFV_ACSMSEQ3X24_RFU_ACSMSEQ3X24(v) \
    (((v) & FM_ACSMSEQ3X24_RFU_ACSMSEQ3X24) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X25_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1e4U)

#define FM_ACSMSEQ3X25_RFU_ACSMSEQ3X25  (0xffffU << 0U)
#define FV_ACSMSEQ3X25_RFU_ACSMSEQ3X25(v) \
    (((v) << 0U) & FM_ACSMSEQ3X25_RFU_ACSMSEQ3X25)
#define GFV_ACSMSEQ3X25_RFU_ACSMSEQ3X25(v) \
    (((v) & FM_ACSMSEQ3X25_RFU_ACSMSEQ3X25) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X26_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1e8U)

#define FM_ACSMSEQ3X26_RFU_ACSMSEQ3X26  (0xffffU << 0U)
#define FV_ACSMSEQ3X26_RFU_ACSMSEQ3X26(v) \
    (((v) << 0U) & FM_ACSMSEQ3X26_RFU_ACSMSEQ3X26)
#define GFV_ACSMSEQ3X26_RFU_ACSMSEQ3X26(v) \
    (((v) & FM_ACSMSEQ3X26_RFU_ACSMSEQ3X26) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X27_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1ecU)

#define FM_ACSMSEQ3X27_RFU_ACSMSEQ3X27  (0xffffU << 0U)
#define FV_ACSMSEQ3X27_RFU_ACSMSEQ3X27(v) \
    (((v) << 0U) & FM_ACSMSEQ3X27_RFU_ACSMSEQ3X27)
#define GFV_ACSMSEQ3X27_RFU_ACSMSEQ3X27(v) \
    (((v) & FM_ACSMSEQ3X27_RFU_ACSMSEQ3X27) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X28_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1f0U)

#define FM_ACSMSEQ3X28_RFU_ACSMSEQ3X28  (0xffffU << 0U)
#define FV_ACSMSEQ3X28_RFU_ACSMSEQ3X28(v) \
    (((v) << 0U) & FM_ACSMSEQ3X28_RFU_ACSMSEQ3X28)
#define GFV_ACSMSEQ3X28_RFU_ACSMSEQ3X28(v) \
    (((v) & FM_ACSMSEQ3X28_RFU_ACSMSEQ3X28) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X29_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1f4U)

#define FM_ACSMSEQ3X29_RFU_ACSMSEQ3X29  (0xffffU << 0U)
#define FV_ACSMSEQ3X29_RFU_ACSMSEQ3X29(v) \
    (((v) << 0U) & FM_ACSMSEQ3X29_RFU_ACSMSEQ3X29)
#define GFV_ACSMSEQ3X29_RFU_ACSMSEQ3X29(v) \
    (((v) & FM_ACSMSEQ3X29_RFU_ACSMSEQ3X29) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X30_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1f8U)

#define FM_ACSMSEQ3X30_RFU_ACSMSEQ3X30  (0xffffU << 0U)
#define FV_ACSMSEQ3X30_RFU_ACSMSEQ3X30(v) \
    (((v) << 0U) & FM_ACSMSEQ3X30_RFU_ACSMSEQ3X30)
#define GFV_ACSMSEQ3X30_RFU_ACSMSEQ3X30(v) \
    (((v) & FM_ACSMSEQ3X30_RFU_ACSMSEQ3X30) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMSEQ3X31_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x1fcU)

#define FM_ACSMSEQ3X31_RFU_ACSMSEQ3X31  (0xffffU << 0U)
#define FV_ACSMSEQ3X31_RFU_ACSMSEQ3X31(v) \
    (((v) << 0U) & FM_ACSMSEQ3X31_RFU_ACSMSEQ3X31)
#define GFV_ACSMSEQ3X31_RFU_ACSMSEQ3X31(v) \
    (((v) & FM_ACSMSEQ3X31_RFU_ACSMSEQ3X31) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X0_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x200U)

#define FM_ACSMPLAYBACK0X0_P0_ACSMPLAYBACK0X0_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X0_P0_ACSMPLAYBACK0X0_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X0_P0_ACSMPLAYBACK0X0_P0)
#define GFV_ACSMPLAYBACK0X0_P0_ACSMPLAYBACK0X0_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X0_P0_ACSMPLAYBACK0X0_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X0_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x204U)

#define FM_ACSMPLAYBACK1X0_P0_ACSMPLAYBACK1X0_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X0_P0_ACSMPLAYBACK1X0_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X0_P0_ACSMPLAYBACK1X0_P0)
#define GFV_ACSMPLAYBACK1X0_P0_ACSMPLAYBACK1X0_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X0_P0_ACSMPLAYBACK1X0_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X1_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x208U)

#define FM_ACSMPLAYBACK0X1_P0_ACSMPLAYBACK0X1_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X1_P0_ACSMPLAYBACK0X1_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X1_P0_ACSMPLAYBACK0X1_P0)
#define GFV_ACSMPLAYBACK0X1_P0_ACSMPLAYBACK0X1_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X1_P0_ACSMPLAYBACK0X1_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X1_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x20cU)

#define FM_ACSMPLAYBACK1X1_P0_ACSMPLAYBACK1X1_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X1_P0_ACSMPLAYBACK1X1_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X1_P0_ACSMPLAYBACK1X1_P0)
#define GFV_ACSMPLAYBACK1X1_P0_ACSMPLAYBACK1X1_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X1_P0_ACSMPLAYBACK1X1_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X2_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x210U)

#define FM_ACSMPLAYBACK0X2_P0_ACSMPLAYBACK0X2_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X2_P0_ACSMPLAYBACK0X2_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X2_P0_ACSMPLAYBACK0X2_P0)
#define GFV_ACSMPLAYBACK0X2_P0_ACSMPLAYBACK0X2_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X2_P0_ACSMPLAYBACK0X2_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X2_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x214U)

#define FM_ACSMPLAYBACK1X2_P0_ACSMPLAYBACK1X2_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X2_P0_ACSMPLAYBACK1X2_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X2_P0_ACSMPLAYBACK1X2_P0)
#define GFV_ACSMPLAYBACK1X2_P0_ACSMPLAYBACK1X2_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X2_P0_ACSMPLAYBACK1X2_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X3_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x218U)

#define FM_ACSMPLAYBACK0X3_P0_ACSMPLAYBACK0X3_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X3_P0_ACSMPLAYBACK0X3_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X3_P0_ACSMPLAYBACK0X3_P0)
#define GFV_ACSMPLAYBACK0X3_P0_ACSMPLAYBACK0X3_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X3_P0_ACSMPLAYBACK0X3_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X3_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x21cU)

#define FM_ACSMPLAYBACK1X3_P0_ACSMPLAYBACK1X3_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X3_P0_ACSMPLAYBACK1X3_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X3_P0_ACSMPLAYBACK1X3_P0)
#define GFV_ACSMPLAYBACK1X3_P0_ACSMPLAYBACK1X3_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X3_P0_ACSMPLAYBACK1X3_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X4_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x220U)

#define FM_ACSMPLAYBACK0X4_P0_ACSMPLAYBACK0X4_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X4_P0_ACSMPLAYBACK0X4_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X4_P0_ACSMPLAYBACK0X4_P0)
#define GFV_ACSMPLAYBACK0X4_P0_ACSMPLAYBACK0X4_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X4_P0_ACSMPLAYBACK0X4_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X4_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x224U)

#define FM_ACSMPLAYBACK1X4_P0_ACSMPLAYBACK1X4_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X4_P0_ACSMPLAYBACK1X4_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X4_P0_ACSMPLAYBACK1X4_P0)
#define GFV_ACSMPLAYBACK1X4_P0_ACSMPLAYBACK1X4_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X4_P0_ACSMPLAYBACK1X4_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X5_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x228U)

#define FM_ACSMPLAYBACK0X5_P0_ACSMPLAYBACK0X5_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X5_P0_ACSMPLAYBACK0X5_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X5_P0_ACSMPLAYBACK0X5_P0)
#define GFV_ACSMPLAYBACK0X5_P0_ACSMPLAYBACK0X5_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X5_P0_ACSMPLAYBACK0X5_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X5_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x22cU)

#define FM_ACSMPLAYBACK1X5_P0_ACSMPLAYBACK1X5_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X5_P0_ACSMPLAYBACK1X5_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X5_P0_ACSMPLAYBACK1X5_P0)
#define GFV_ACSMPLAYBACK1X5_P0_ACSMPLAYBACK1X5_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X5_P0_ACSMPLAYBACK1X5_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X6_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x230U)

#define FM_ACSMPLAYBACK0X6_P0_ACSMPLAYBACK0X6_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X6_P0_ACSMPLAYBACK0X6_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X6_P0_ACSMPLAYBACK0X6_P0)
#define GFV_ACSMPLAYBACK0X6_P0_ACSMPLAYBACK0X6_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X6_P0_ACSMPLAYBACK0X6_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X6_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x234U)

#define FM_ACSMPLAYBACK1X6_P0_ACSMPLAYBACK1X6_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X6_P0_ACSMPLAYBACK1X6_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X6_P0_ACSMPLAYBACK1X6_P0)
#define GFV_ACSMPLAYBACK1X6_P0_ACSMPLAYBACK1X6_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X6_P0_ACSMPLAYBACK1X6_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X7_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x238U)

#define FM_ACSMPLAYBACK0X7_P0_ACSMPLAYBACK0X7_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X7_P0_ACSMPLAYBACK0X7_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X7_P0_ACSMPLAYBACK0X7_P0)
#define GFV_ACSMPLAYBACK0X7_P0_ACSMPLAYBACK0X7_P0(v) \
    (((v) & FM_ACSMPLAYBACK0X7_P0_ACSMPLAYBACK0X7_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X7_P0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x23cU)

#define FM_ACSMPLAYBACK1X7_P0_ACSMPLAYBACK1X7_P0    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X7_P0_ACSMPLAYBACK1X7_P0(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X7_P0_ACSMPLAYBACK1X7_P0)
#define GFV_ACSMPLAYBACK1X7_P0_ACSMPLAYBACK1X7_P0(v) \
    (((v) & FM_ACSMPLAYBACK1X7_P0_ACSMPLAYBACK1X7_P0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPSTATEOVREN_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x240U)

#define BM_ACSMPSTATEOVREN_ACSMPSTATEOVREN  (0x01U << 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPSTATEOVRVAL_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x244U)

#define FM_ACSMPSTATEOVRVAL_ACSMPSTATEOVRVAL    (0xfU << 0U)
#define FV_ACSMPSTATEOVRVAL_ACSMPSTATEOVRVAL(v) \
    (((v) << 0U) & FM_ACSMPSTATEOVRVAL_ACSMPSTATEOVRVAL)
#define GFV_ACSMPSTATEOVRVAL_ACSMPSTATEOVRVAL(v) \
    (((v) & FM_ACSMPSTATEOVRVAL_ACSMPSTATEOVRVAL) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL23_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x300U)

#define FM_ACSMCTRL23_RFU_ACSMCTRL23    (0x1fffU << 0U)
#define FV_ACSMCTRL23_RFU_ACSMCTRL23(v) \
    (((v) << 0U) & FM_ACSMCTRL23_RFU_ACSMCTRL23)
#define GFV_ACSMCTRL23_RFU_ACSMCTRL23(v) \
    (((v) & FM_ACSMCTRL23_RFU_ACSMCTRL23) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCKEVAL_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x308U)

#define FM_ACSMCKEVAL_ACSMCKEVAL    (0xfU << 0U)
#define FV_ACSMCKEVAL_ACSMCKEVAL(v) \
    (((v) << 0U) & FM_ACSMCKEVAL_ACSMCKEVAL)
#define GFV_ACSMCKEVAL_ACSMCKEVAL(v) \
    (((v) & FM_ACSMCKEVAL_ACSMCKEVAL) >> 0U)

#define DWC_DDRPHYA_ACSM0_LOWSPEEDCLOCKDIVIDER_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x320U)

#define FM_LOWSPEEDCLOCKDIVIDER_LOWSPEEDCLOCKDIVIDER    (0x3fU << 0U)
#define FV_LOWSPEEDCLOCKDIVIDER_LOWSPEEDCLOCKDIVIDER(v) \
    (((v) << 0U) & FM_LOWSPEEDCLOCKDIVIDER_LOWSPEEDCLOCKDIVIDER)
#define GFV_LOWSPEEDCLOCKDIVIDER_LOWSPEEDCLOCKDIVIDER(v) \
    (((v) & FM_LOWSPEEDCLOCKDIVIDER_LOWSPEEDCLOCKDIVIDER) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL0_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x340U)

#define FM_ACSMCSMAPCTRL0_RFU_ACSMCSMAPCTRL0    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL0_RFU_ACSMCSMAPCTRL0(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL0_RFU_ACSMCSMAPCTRL0)
#define GFV_ACSMCSMAPCTRL0_RFU_ACSMCSMAPCTRL0(v) \
    (((v) & FM_ACSMCSMAPCTRL0_RFU_ACSMCSMAPCTRL0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x344U)

#define FM_ACSMCSMAPCTRL1_RFU_ACSMCSMAPCTRL1    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL1_RFU_ACSMCSMAPCTRL1(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL1_RFU_ACSMCSMAPCTRL1)
#define GFV_ACSMCSMAPCTRL1_RFU_ACSMCSMAPCTRL1(v) \
    (((v) & FM_ACSMCSMAPCTRL1_RFU_ACSMCSMAPCTRL1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x348U)

#define FM_ACSMCSMAPCTRL2_RFU_ACSMCSMAPCTRL2    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL2_RFU_ACSMCSMAPCTRL2(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL2_RFU_ACSMCSMAPCTRL2)
#define GFV_ACSMCSMAPCTRL2_RFU_ACSMCSMAPCTRL2(v) \
    (((v) & FM_ACSMCSMAPCTRL2_RFU_ACSMCSMAPCTRL2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x34cU)

#define FM_ACSMCSMAPCTRL3_RFU_ACSMCSMAPCTRL3    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL3_RFU_ACSMCSMAPCTRL3(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL3_RFU_ACSMCSMAPCTRL3)
#define GFV_ACSMCSMAPCTRL3_RFU_ACSMCSMAPCTRL3(v) \
    (((v) & FM_ACSMCSMAPCTRL3_RFU_ACSMCSMAPCTRL3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL4_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x350U)

#define FM_ACSMCSMAPCTRL4_RFU_ACSMCSMAPCTRL4    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL4_RFU_ACSMCSMAPCTRL4(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL4_RFU_ACSMCSMAPCTRL4)
#define GFV_ACSMCSMAPCTRL4_RFU_ACSMCSMAPCTRL4(v) \
    (((v) & FM_ACSMCSMAPCTRL4_RFU_ACSMCSMAPCTRL4) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL5_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x354U)

#define FM_ACSMCSMAPCTRL5_RFU_ACSMCSMAPCTRL5    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL5_RFU_ACSMCSMAPCTRL5(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL5_RFU_ACSMCSMAPCTRL5)
#define GFV_ACSMCSMAPCTRL5_RFU_ACSMCSMAPCTRL5(v) \
    (((v) & FM_ACSMCSMAPCTRL5_RFU_ACSMCSMAPCTRL5) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL6_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x358U)

#define FM_ACSMCSMAPCTRL6_RFU_ACSMCSMAPCTRL6    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL6_RFU_ACSMCSMAPCTRL6(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL6_RFU_ACSMCSMAPCTRL6)
#define GFV_ACSMCSMAPCTRL6_RFU_ACSMCSMAPCTRL6(v) \
    (((v) & FM_ACSMCSMAPCTRL6_RFU_ACSMCSMAPCTRL6) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL7_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x35cU)

#define FM_ACSMCSMAPCTRL7_RFU_ACSMCSMAPCTRL7    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL7_RFU_ACSMCSMAPCTRL7(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL7_RFU_ACSMCSMAPCTRL7)
#define GFV_ACSMCSMAPCTRL7_RFU_ACSMCSMAPCTRL7(v) \
    (((v) & FM_ACSMCSMAPCTRL7_RFU_ACSMCSMAPCTRL7) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL8_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x360U)

#define FM_ACSMCSMAPCTRL8_RFU_ACSMCSMAPCTRL8    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL8_RFU_ACSMCSMAPCTRL8(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL8_RFU_ACSMCSMAPCTRL8)
#define GFV_ACSMCSMAPCTRL8_RFU_ACSMCSMAPCTRL8(v) \
    (((v) & FM_ACSMCSMAPCTRL8_RFU_ACSMCSMAPCTRL8) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL9_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x364U)

#define FM_ACSMCSMAPCTRL9_RFU_ACSMCSMAPCTRL9    (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL9_RFU_ACSMCSMAPCTRL9(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL9_RFU_ACSMCSMAPCTRL9)
#define GFV_ACSMCSMAPCTRL9_RFU_ACSMCSMAPCTRL9(v) \
    (((v) & FM_ACSMCSMAPCTRL9_RFU_ACSMCSMAPCTRL9) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL10_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x368U)

#define FM_ACSMCSMAPCTRL10_RFU_ACSMCSMAPCTRL10  (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL10_RFU_ACSMCSMAPCTRL10(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL10_RFU_ACSMCSMAPCTRL10)
#define GFV_ACSMCSMAPCTRL10_RFU_ACSMCSMAPCTRL10(v) \
    (((v) & FM_ACSMCSMAPCTRL10_RFU_ACSMCSMAPCTRL10) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL11_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x36cU)

#define FM_ACSMCSMAPCTRL11_RFU_ACSMCSMAPCTRL11  (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL11_RFU_ACSMCSMAPCTRL11(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL11_RFU_ACSMCSMAPCTRL11)
#define GFV_ACSMCSMAPCTRL11_RFU_ACSMCSMAPCTRL11(v) \
    (((v) & FM_ACSMCSMAPCTRL11_RFU_ACSMCSMAPCTRL11) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL12_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x370U)

#define FM_ACSMCSMAPCTRL12_RFU_ACSMCSMAPCTRL12  (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL12_RFU_ACSMCSMAPCTRL12(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL12_RFU_ACSMCSMAPCTRL12)
#define GFV_ACSMCSMAPCTRL12_RFU_ACSMCSMAPCTRL12(v) \
    (((v) & FM_ACSMCSMAPCTRL12_RFU_ACSMCSMAPCTRL12) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL13_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x374U)

#define FM_ACSMCSMAPCTRL13_RFU_ACSMCSMAPCTRL13  (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL13_RFU_ACSMCSMAPCTRL13(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL13_RFU_ACSMCSMAPCTRL13)
#define GFV_ACSMCSMAPCTRL13_RFU_ACSMCSMAPCTRL13(v) \
    (((v) & FM_ACSMCSMAPCTRL13_RFU_ACSMCSMAPCTRL13) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL14_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x378U)

#define FM_ACSMCSMAPCTRL14_RFU_ACSMCSMAPCTRL14  (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL14_RFU_ACSMCSMAPCTRL14(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL14_RFU_ACSMCSMAPCTRL14)
#define GFV_ACSMCSMAPCTRL14_RFU_ACSMCSMAPCTRL14(v) \
    (((v) & FM_ACSMCSMAPCTRL14_RFU_ACSMCSMAPCTRL14) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL15_OFF   (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x37cU)

#define FM_ACSMCSMAPCTRL15_RFU_ACSMCSMAPCTRL15  (0x7fffU << 0U)
#define FV_ACSMCSMAPCTRL15_RFU_ACSMCSMAPCTRL15(v) \
    (((v) << 0U) & FM_ACSMCSMAPCTRL15_RFU_ACSMCSMAPCTRL15)
#define GFV_ACSMCSMAPCTRL15_RFU_ACSMCSMAPCTRL15(v) \
    (((v) & FM_ACSMCSMAPCTRL15_RFU_ACSMCSMAPCTRL15) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL0_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x380U)

#define FM_ACSMODTCTRL0_RFU_ACSMODTCTRL0    (0xffU << 0U)
#define FV_ACSMODTCTRL0_RFU_ACSMODTCTRL0(v) \
    (((v) << 0U) & FM_ACSMODTCTRL0_RFU_ACSMODTCTRL0)
#define GFV_ACSMODTCTRL0_RFU_ACSMODTCTRL0(v) \
    (((v) & FM_ACSMODTCTRL0_RFU_ACSMODTCTRL0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL1_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x384U)

#define FM_ACSMODTCTRL1_RFU_ACSMODTCTRL1    (0xffU << 0U)
#define FV_ACSMODTCTRL1_RFU_ACSMODTCTRL1(v) \
    (((v) << 0U) & FM_ACSMODTCTRL1_RFU_ACSMODTCTRL1)
#define GFV_ACSMODTCTRL1_RFU_ACSMODTCTRL1(v) \
    (((v) & FM_ACSMODTCTRL1_RFU_ACSMODTCTRL1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL2_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x388U)

#define FM_ACSMODTCTRL2_RFU_ACSMODTCTRL2    (0xffU << 0U)
#define FV_ACSMODTCTRL2_RFU_ACSMODTCTRL2(v) \
    (((v) << 0U) & FM_ACSMODTCTRL2_RFU_ACSMODTCTRL2)
#define GFV_ACSMODTCTRL2_RFU_ACSMODTCTRL2(v) \
    (((v) & FM_ACSMODTCTRL2_RFU_ACSMODTCTRL2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL3_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x38cU)

#define FM_ACSMODTCTRL3_RFU_ACSMODTCTRL3    (0xffU << 0U)
#define FV_ACSMODTCTRL3_RFU_ACSMODTCTRL3(v) \
    (((v) << 0U) & FM_ACSMODTCTRL3_RFU_ACSMODTCTRL3)
#define GFV_ACSMODTCTRL3_RFU_ACSMODTCTRL3(v) \
    (((v) & FM_ACSMODTCTRL3_RFU_ACSMODTCTRL3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL4_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x390U)

#define FM_ACSMODTCTRL4_RFU_ACSMODTCTRL4    (0xffU << 0U)
#define FV_ACSMODTCTRL4_RFU_ACSMODTCTRL4(v) \
    (((v) << 0U) & FM_ACSMODTCTRL4_RFU_ACSMODTCTRL4)
#define GFV_ACSMODTCTRL4_RFU_ACSMODTCTRL4(v) \
    (((v) & FM_ACSMODTCTRL4_RFU_ACSMODTCTRL4) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL5_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x394U)

#define FM_ACSMODTCTRL5_RFU_ACSMODTCTRL5    (0xffU << 0U)
#define FV_ACSMODTCTRL5_RFU_ACSMODTCTRL5(v) \
    (((v) << 0U) & FM_ACSMODTCTRL5_RFU_ACSMODTCTRL5)
#define GFV_ACSMODTCTRL5_RFU_ACSMODTCTRL5(v) \
    (((v) & FM_ACSMODTCTRL5_RFU_ACSMODTCTRL5) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL6_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x398U)

#define FM_ACSMODTCTRL6_RFU_ACSMODTCTRL6    (0xffU << 0U)
#define FV_ACSMODTCTRL6_RFU_ACSMODTCTRL6(v) \
    (((v) << 0U) & FM_ACSMODTCTRL6_RFU_ACSMODTCTRL6)
#define GFV_ACSMODTCTRL6_RFU_ACSMODTCTRL6(v) \
    (((v) & FM_ACSMODTCTRL6_RFU_ACSMODTCTRL6) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL7_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x39cU)

#define FM_ACSMODTCTRL7_RFU_ACSMODTCTRL7    (0xffU << 0U)
#define FV_ACSMODTCTRL7_RFU_ACSMODTCTRL7(v) \
    (((v) << 0U) & FM_ACSMODTCTRL7_RFU_ACSMODTCTRL7)
#define GFV_ACSMODTCTRL7_RFU_ACSMODTCTRL7(v) \
    (((v) & FM_ACSMODTCTRL7_RFU_ACSMODTCTRL7) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMODTCTRL8_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3a0U)

#define FM_ACSMODTCTRL8_RFU_ACSMODTCTRL8    (0xffffU << 0U)
#define FV_ACSMODTCTRL8_RFU_ACSMODTCTRL8(v) \
    (((v) << 0U) & FM_ACSMODTCTRL8_RFU_ACSMODTCTRL8)
#define GFV_ACSMODTCTRL8_RFU_ACSMODTCTRL8(v) \
    (((v) & FM_ACSMODTCTRL8_RFU_ACSMODTCTRL8) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL16_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3a4U)

#define FM_ACSMCTRL16_RFU_ACSMCTRL16    (0xffffU << 0U)
#define FV_ACSMCTRL16_RFU_ACSMCTRL16(v) \
    (((v) << 0U) & FM_ACSMCTRL16_RFU_ACSMCTRL16)
#define GFV_ACSMCTRL16_RFU_ACSMCTRL16(v) \
    (((v) & FM_ACSMCTRL16_RFU_ACSMCTRL16) >> 0U)

#define DWC_DDRPHYA_ACSM0_LOWSPEEDCLOCKSTOPVAL_OFF  (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3a8U)

#define BM_LOWSPEEDCLOCKSTOPVAL_LOWSPEEDCLOCKSTOPVAL    (0x01U << 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL18_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3acU)

#define FM_ACSMCTRL18_RFU_ACSMCTRL18    (0x3U << 0U)
#define FV_ACSMCTRL18_RFU_ACSMCTRL18(v) \
    (((v) << 0U) & FM_ACSMCTRL18_RFU_ACSMCTRL18)
#define GFV_ACSMCTRL18_RFU_ACSMCTRL18(v) \
    (((v) & FM_ACSMCTRL18_RFU_ACSMCTRL18) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL19_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3b0U)

#define FM_ACSMCTRL19_RFU_ACSMCTRL19    (0x7U << 0U)
#define FV_ACSMCTRL19_RFU_ACSMCTRL19(v) \
    (((v) << 0U) & FM_ACSMCTRL19_RFU_ACSMCTRL19)
#define GFV_ACSMCTRL19_RFU_ACSMCTRL19(v) \
    (((v) & FM_ACSMCTRL19_RFU_ACSMCTRL19) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL20_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3b4U)

#define FM_ACSMCTRL20_RFU_ACSMCTRL20    (0xffffU << 0U)
#define FV_ACSMCTRL20_RFU_ACSMCTRL20(v) \
    (((v) << 0U) & FM_ACSMCTRL20_RFU_ACSMCTRL20)
#define GFV_ACSMCTRL20_RFU_ACSMCTRL20(v) \
    (((v) & FM_ACSMCTRL20_RFU_ACSMCTRL20) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL21_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3b8U)

#define FM_ACSMCTRL21_RFU_ACSMCTRL21    (0xfffU << 0U)
#define FV_ACSMCTRL21_RFU_ACSMCTRL21(v) \
    (((v) << 0U) & FM_ACSMCTRL21_RFU_ACSMCTRL21)
#define GFV_ACSMCTRL21_RFU_ACSMCTRL21(v) \
    (((v) & FM_ACSMCTRL21_RFU_ACSMCTRL21) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL22_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3bcU)

#define FM_ACSMCTRL22_RFU_ACSMCTRL22    (0xfffU << 0U)
#define FV_ACSMCTRL22_RFU_ACSMCTRL22(v) \
    (((v) << 0U) & FM_ACSMCTRL22_RFU_ACSMCTRL22)
#define GFV_ACSMCTRL22_RFU_ACSMCTRL22(v) \
    (((v) & FM_ACSMCTRL22_RFU_ACSMCTRL22) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL0_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3c0U)

#define FM_ACSMCTRL0_RFU_ACSMCTRL0  (0xffffU << 0U)
#define FV_ACSMCTRL0_RFU_ACSMCTRL0(v) \
    (((v) << 0U) & FM_ACSMCTRL0_RFU_ACSMCTRL0)
#define GFV_ACSMCTRL0_RFU_ACSMCTRL0(v) \
    (((v) & FM_ACSMCTRL0_RFU_ACSMCTRL0) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL1_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3c4U)

#define FM_ACSMCTRL1_RFU_ACSMCTRL1  (0xffffU << 0U)
#define FV_ACSMCTRL1_RFU_ACSMCTRL1(v) \
    (((v) << 0U) & FM_ACSMCTRL1_RFU_ACSMCTRL1)
#define GFV_ACSMCTRL1_RFU_ACSMCTRL1(v) \
    (((v) & FM_ACSMCTRL1_RFU_ACSMCTRL1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL2_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3c8U)

#define FM_ACSMCTRL2_RFU_ACSMCTRL2  (0x1fU << 0U)
#define FV_ACSMCTRL2_RFU_ACSMCTRL2(v) \
    (((v) << 0U) & FM_ACSMCTRL2_RFU_ACSMCTRL2)
#define GFV_ACSMCTRL2_RFU_ACSMCTRL2(v) \
    (((v) & FM_ACSMCTRL2_RFU_ACSMCTRL2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL3_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3ccU)

#define FM_ACSMCTRL3_RFU_ACSMCTRL3  (0x1fU << 0U)
#define FV_ACSMCTRL3_RFU_ACSMCTRL3(v) \
    (((v) << 0U) & FM_ACSMCTRL3_RFU_ACSMCTRL3)
#define GFV_ACSMCTRL3_RFU_ACSMCTRL3(v) \
    (((v) & FM_ACSMCTRL3_RFU_ACSMCTRL3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL4_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3d0U)

#define FM_ACSMCTRL4_RFU_ACSMCTRL4  (0x1fU << 0U)
#define FV_ACSMCTRL4_RFU_ACSMCTRL4(v) \
    (((v) << 0U) & FM_ACSMCTRL4_RFU_ACSMCTRL4)
#define GFV_ACSMCTRL4_RFU_ACSMCTRL4(v) \
    (((v) & FM_ACSMCTRL4_RFU_ACSMCTRL4) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL5_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3d4U)

#define FM_ACSMCTRL5_RFU_ACSMCTRL5  (0x3fffU << 0U)
#define FV_ACSMCTRL5_RFU_ACSMCTRL5(v) \
    (((v) << 0U) & FM_ACSMCTRL5_RFU_ACSMCTRL5)
#define GFV_ACSMCTRL5_RFU_ACSMCTRL5(v) \
    (((v) & FM_ACSMCTRL5_RFU_ACSMCTRL5) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL6_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3d8U)

#define FM_ACSMCTRL6_RFU_ACSMCTRL6  (0x7ffU << 0U)
#define FV_ACSMCTRL6_RFU_ACSMCTRL6(v) \
    (((v) << 0U) & FM_ACSMCTRL6_RFU_ACSMCTRL6)
#define GFV_ACSMCTRL6_RFU_ACSMCTRL6(v) \
    (((v) & FM_ACSMCTRL6_RFU_ACSMCTRL6) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL7_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3dcU)

#define FM_ACSMCTRL7_RFU_ACSMCTRL7  (0xffffU << 0U)
#define FV_ACSMCTRL7_RFU_ACSMCTRL7(v) \
    (((v) << 0U) & FM_ACSMCTRL7_RFU_ACSMCTRL7)
#define GFV_ACSMCTRL7_RFU_ACSMCTRL7(v) \
    (((v) & FM_ACSMCTRL7_RFU_ACSMCTRL7) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL8_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3e0U)

#define FM_ACSMCTRL8_RFU_ACSMCTRL8  (0xffffU << 0U)
#define FV_ACSMCTRL8_RFU_ACSMCTRL8(v) \
    (((v) << 0U) & FM_ACSMCTRL8_RFU_ACSMCTRL8)
#define GFV_ACSMCTRL8_RFU_ACSMCTRL8(v) \
    (((v) & FM_ACSMCTRL8_RFU_ACSMCTRL8) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL9_OFF (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3e4U)

#define FM_ACSMCTRL9_RFU_ACSMCTRL9  (0xffffU << 0U)
#define FV_ACSMCTRL9_RFU_ACSMCTRL9(v) \
    (((v) << 0U) & FM_ACSMCTRL9_RFU_ACSMCTRL9)
#define GFV_ACSMCTRL9_RFU_ACSMCTRL9(v) \
    (((v) & FM_ACSMCTRL9_RFU_ACSMCTRL9) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL10_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3e8U)

#define FM_ACSMCTRL10_RFU_ACSMCTRL10    (0xffffU << 0U)
#define FV_ACSMCTRL10_RFU_ACSMCTRL10(v) \
    (((v) << 0U) & FM_ACSMCTRL10_RFU_ACSMCTRL10)
#define GFV_ACSMCTRL10_RFU_ACSMCTRL10(v) \
    (((v) & FM_ACSMCTRL10_RFU_ACSMCTRL10) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL11_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3ecU)

#define FM_ACSMCTRL11_RFU_ACSMCTRL11    (0xffffU << 0U)
#define FV_ACSMCTRL11_RFU_ACSMCTRL11(v) \
    (((v) << 0U) & FM_ACSMCTRL11_RFU_ACSMCTRL11)
#define GFV_ACSMCTRL11_RFU_ACSMCTRL11(v) \
    (((v) & FM_ACSMCTRL11_RFU_ACSMCTRL11) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL12_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3f0U)

#define FM_ACSMCTRL12_RFU_ACSMCTRL12    (0xfffU << 0U)
#define FV_ACSMCTRL12_RFU_ACSMCTRL12(v) \
    (((v) << 0U) & FM_ACSMCTRL12_RFU_ACSMCTRL12)
#define GFV_ACSMCTRL12_RFU_ACSMCTRL12(v) \
    (((v) & FM_ACSMCTRL12_RFU_ACSMCTRL12) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL13_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3f4U)

#define FM_ACSMCTRL13_RFU_ACSMCTRL13    (0xfU << 0U)
#define FV_ACSMCTRL13_RFU_ACSMCTRL13(v) \
    (((v) << 0U) & FM_ACSMCTRL13_RFU_ACSMCTRL13)
#define GFV_ACSMCTRL13_RFU_ACSMCTRL13(v) \
    (((v) & FM_ACSMCTRL13_RFU_ACSMCTRL13) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL14_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3f8U)

#define FM_ACSMCTRL14_RFU_ACSMCTRL14    (0xfU << 0U)
#define FV_ACSMCTRL14_RFU_ACSMCTRL14(v) \
    (((v) << 0U) & FM_ACSMCTRL14_RFU_ACSMCTRL14)
#define GFV_ACSMCTRL14_RFU_ACSMCTRL14(v) \
    (((v) & FM_ACSMCTRL14_RFU_ACSMCTRL14) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMCTRL15_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x3fcU)

#define FM_ACSMCTRL15_RFU_ACSMCTRL15    (0xfU << 0U)
#define FV_ACSMCTRL15_RFU_ACSMCTRL15(v) \
    (((v) << 0U) & FM_ACSMCTRL15_RFU_ACSMCTRL15)
#define GFV_ACSMCTRL15_RFU_ACSMCTRL15(v) \
    (((v) & FM_ACSMCTRL15_RFU_ACSMCTRL15) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X0_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400200U)

#define FM_ACSMPLAYBACK0X0_P1_ACSMPLAYBACK0X0_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X0_P1_ACSMPLAYBACK0X0_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X0_P1_ACSMPLAYBACK0X0_P1)
#define GFV_ACSMPLAYBACK0X0_P1_ACSMPLAYBACK0X0_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X0_P1_ACSMPLAYBACK0X0_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X0_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400204U)

#define FM_ACSMPLAYBACK1X0_P1_ACSMPLAYBACK1X0_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X0_P1_ACSMPLAYBACK1X0_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X0_P1_ACSMPLAYBACK1X0_P1)
#define GFV_ACSMPLAYBACK1X0_P1_ACSMPLAYBACK1X0_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X0_P1_ACSMPLAYBACK1X0_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X1_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400208U)

#define FM_ACSMPLAYBACK0X1_P1_ACSMPLAYBACK0X1_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X1_P1_ACSMPLAYBACK0X1_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X1_P1_ACSMPLAYBACK0X1_P1)
#define GFV_ACSMPLAYBACK0X1_P1_ACSMPLAYBACK0X1_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X1_P1_ACSMPLAYBACK0X1_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X1_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x40020cU)

#define FM_ACSMPLAYBACK1X1_P1_ACSMPLAYBACK1X1_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X1_P1_ACSMPLAYBACK1X1_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X1_P1_ACSMPLAYBACK1X1_P1)
#define GFV_ACSMPLAYBACK1X1_P1_ACSMPLAYBACK1X1_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X1_P1_ACSMPLAYBACK1X1_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X2_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400210U)

#define FM_ACSMPLAYBACK0X2_P1_ACSMPLAYBACK0X2_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X2_P1_ACSMPLAYBACK0X2_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X2_P1_ACSMPLAYBACK0X2_P1)
#define GFV_ACSMPLAYBACK0X2_P1_ACSMPLAYBACK0X2_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X2_P1_ACSMPLAYBACK0X2_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X2_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400214U)

#define FM_ACSMPLAYBACK1X2_P1_ACSMPLAYBACK1X2_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X2_P1_ACSMPLAYBACK1X2_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X2_P1_ACSMPLAYBACK1X2_P1)
#define GFV_ACSMPLAYBACK1X2_P1_ACSMPLAYBACK1X2_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X2_P1_ACSMPLAYBACK1X2_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X3_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400218U)

#define FM_ACSMPLAYBACK0X3_P1_ACSMPLAYBACK0X3_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X3_P1_ACSMPLAYBACK0X3_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X3_P1_ACSMPLAYBACK0X3_P1)
#define GFV_ACSMPLAYBACK0X3_P1_ACSMPLAYBACK0X3_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X3_P1_ACSMPLAYBACK0X3_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X3_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x40021cU)

#define FM_ACSMPLAYBACK1X3_P1_ACSMPLAYBACK1X3_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X3_P1_ACSMPLAYBACK1X3_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X3_P1_ACSMPLAYBACK1X3_P1)
#define GFV_ACSMPLAYBACK1X3_P1_ACSMPLAYBACK1X3_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X3_P1_ACSMPLAYBACK1X3_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X4_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400220U)

#define FM_ACSMPLAYBACK0X4_P1_ACSMPLAYBACK0X4_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X4_P1_ACSMPLAYBACK0X4_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X4_P1_ACSMPLAYBACK0X4_P1)
#define GFV_ACSMPLAYBACK0X4_P1_ACSMPLAYBACK0X4_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X4_P1_ACSMPLAYBACK0X4_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X4_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400224U)

#define FM_ACSMPLAYBACK1X4_P1_ACSMPLAYBACK1X4_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X4_P1_ACSMPLAYBACK1X4_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X4_P1_ACSMPLAYBACK1X4_P1)
#define GFV_ACSMPLAYBACK1X4_P1_ACSMPLAYBACK1X4_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X4_P1_ACSMPLAYBACK1X4_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X5_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400228U)

#define FM_ACSMPLAYBACK0X5_P1_ACSMPLAYBACK0X5_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X5_P1_ACSMPLAYBACK0X5_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X5_P1_ACSMPLAYBACK0X5_P1)
#define GFV_ACSMPLAYBACK0X5_P1_ACSMPLAYBACK0X5_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X5_P1_ACSMPLAYBACK0X5_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X5_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x40022cU)

#define FM_ACSMPLAYBACK1X5_P1_ACSMPLAYBACK1X5_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X5_P1_ACSMPLAYBACK1X5_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X5_P1_ACSMPLAYBACK1X5_P1)
#define GFV_ACSMPLAYBACK1X5_P1_ACSMPLAYBACK1X5_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X5_P1_ACSMPLAYBACK1X5_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X6_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400230U)

#define FM_ACSMPLAYBACK0X6_P1_ACSMPLAYBACK0X6_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X6_P1_ACSMPLAYBACK0X6_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X6_P1_ACSMPLAYBACK0X6_P1)
#define GFV_ACSMPLAYBACK0X6_P1_ACSMPLAYBACK0X6_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X6_P1_ACSMPLAYBACK0X6_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X6_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400234U)

#define FM_ACSMPLAYBACK1X6_P1_ACSMPLAYBACK1X6_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X6_P1_ACSMPLAYBACK1X6_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X6_P1_ACSMPLAYBACK1X6_P1)
#define GFV_ACSMPLAYBACK1X6_P1_ACSMPLAYBACK1X6_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X6_P1_ACSMPLAYBACK1X6_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X7_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x400238U)

#define FM_ACSMPLAYBACK0X7_P1_ACSMPLAYBACK0X7_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X7_P1_ACSMPLAYBACK0X7_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X7_P1_ACSMPLAYBACK0X7_P1)
#define GFV_ACSMPLAYBACK0X7_P1_ACSMPLAYBACK0X7_P1(v) \
    (((v) & FM_ACSMPLAYBACK0X7_P1_ACSMPLAYBACK0X7_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X7_P1_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x40023cU)

#define FM_ACSMPLAYBACK1X7_P1_ACSMPLAYBACK1X7_P1    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X7_P1_ACSMPLAYBACK1X7_P1(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X7_P1_ACSMPLAYBACK1X7_P1)
#define GFV_ACSMPLAYBACK1X7_P1_ACSMPLAYBACK1X7_P1(v) \
    (((v) & FM_ACSMPLAYBACK1X7_P1_ACSMPLAYBACK1X7_P1) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X0_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800200U)

#define FM_ACSMPLAYBACK0X0_P2_ACSMPLAYBACK0X0_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X0_P2_ACSMPLAYBACK0X0_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X0_P2_ACSMPLAYBACK0X0_P2)
#define GFV_ACSMPLAYBACK0X0_P2_ACSMPLAYBACK0X0_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X0_P2_ACSMPLAYBACK0X0_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X0_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800204U)

#define FM_ACSMPLAYBACK1X0_P2_ACSMPLAYBACK1X0_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X0_P2_ACSMPLAYBACK1X0_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X0_P2_ACSMPLAYBACK1X0_P2)
#define GFV_ACSMPLAYBACK1X0_P2_ACSMPLAYBACK1X0_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X0_P2_ACSMPLAYBACK1X0_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X1_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800208U)

#define FM_ACSMPLAYBACK0X1_P2_ACSMPLAYBACK0X1_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X1_P2_ACSMPLAYBACK0X1_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X1_P2_ACSMPLAYBACK0X1_P2)
#define GFV_ACSMPLAYBACK0X1_P2_ACSMPLAYBACK0X1_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X1_P2_ACSMPLAYBACK0X1_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X1_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x80020cU)

#define FM_ACSMPLAYBACK1X1_P2_ACSMPLAYBACK1X1_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X1_P2_ACSMPLAYBACK1X1_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X1_P2_ACSMPLAYBACK1X1_P2)
#define GFV_ACSMPLAYBACK1X1_P2_ACSMPLAYBACK1X1_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X1_P2_ACSMPLAYBACK1X1_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X2_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800210U)

#define FM_ACSMPLAYBACK0X2_P2_ACSMPLAYBACK0X2_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X2_P2_ACSMPLAYBACK0X2_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X2_P2_ACSMPLAYBACK0X2_P2)
#define GFV_ACSMPLAYBACK0X2_P2_ACSMPLAYBACK0X2_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X2_P2_ACSMPLAYBACK0X2_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X2_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800214U)

#define FM_ACSMPLAYBACK1X2_P2_ACSMPLAYBACK1X2_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X2_P2_ACSMPLAYBACK1X2_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X2_P2_ACSMPLAYBACK1X2_P2)
#define GFV_ACSMPLAYBACK1X2_P2_ACSMPLAYBACK1X2_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X2_P2_ACSMPLAYBACK1X2_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X3_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800218U)

#define FM_ACSMPLAYBACK0X3_P2_ACSMPLAYBACK0X3_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X3_P2_ACSMPLAYBACK0X3_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X3_P2_ACSMPLAYBACK0X3_P2)
#define GFV_ACSMPLAYBACK0X3_P2_ACSMPLAYBACK0X3_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X3_P2_ACSMPLAYBACK0X3_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X3_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x80021cU)

#define FM_ACSMPLAYBACK1X3_P2_ACSMPLAYBACK1X3_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X3_P2_ACSMPLAYBACK1X3_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X3_P2_ACSMPLAYBACK1X3_P2)
#define GFV_ACSMPLAYBACK1X3_P2_ACSMPLAYBACK1X3_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X3_P2_ACSMPLAYBACK1X3_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X4_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800220U)

#define FM_ACSMPLAYBACK0X4_P2_ACSMPLAYBACK0X4_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X4_P2_ACSMPLAYBACK0X4_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X4_P2_ACSMPLAYBACK0X4_P2)
#define GFV_ACSMPLAYBACK0X4_P2_ACSMPLAYBACK0X4_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X4_P2_ACSMPLAYBACK0X4_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X4_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800224U)

#define FM_ACSMPLAYBACK1X4_P2_ACSMPLAYBACK1X4_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X4_P2_ACSMPLAYBACK1X4_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X4_P2_ACSMPLAYBACK1X4_P2)
#define GFV_ACSMPLAYBACK1X4_P2_ACSMPLAYBACK1X4_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X4_P2_ACSMPLAYBACK1X4_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X5_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800228U)

#define FM_ACSMPLAYBACK0X5_P2_ACSMPLAYBACK0X5_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X5_P2_ACSMPLAYBACK0X5_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X5_P2_ACSMPLAYBACK0X5_P2)
#define GFV_ACSMPLAYBACK0X5_P2_ACSMPLAYBACK0X5_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X5_P2_ACSMPLAYBACK0X5_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X5_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x80022cU)

#define FM_ACSMPLAYBACK1X5_P2_ACSMPLAYBACK1X5_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X5_P2_ACSMPLAYBACK1X5_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X5_P2_ACSMPLAYBACK1X5_P2)
#define GFV_ACSMPLAYBACK1X5_P2_ACSMPLAYBACK1X5_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X5_P2_ACSMPLAYBACK1X5_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X6_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800230U)

#define FM_ACSMPLAYBACK0X6_P2_ACSMPLAYBACK0X6_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X6_P2_ACSMPLAYBACK0X6_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X6_P2_ACSMPLAYBACK0X6_P2)
#define GFV_ACSMPLAYBACK0X6_P2_ACSMPLAYBACK0X6_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X6_P2_ACSMPLAYBACK0X6_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X6_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800234U)

#define FM_ACSMPLAYBACK1X6_P2_ACSMPLAYBACK1X6_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X6_P2_ACSMPLAYBACK1X6_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X6_P2_ACSMPLAYBACK1X6_P2)
#define GFV_ACSMPLAYBACK1X6_P2_ACSMPLAYBACK1X6_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X6_P2_ACSMPLAYBACK1X6_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X7_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x800238U)

#define FM_ACSMPLAYBACK0X7_P2_ACSMPLAYBACK0X7_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X7_P2_ACSMPLAYBACK0X7_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X7_P2_ACSMPLAYBACK0X7_P2)
#define GFV_ACSMPLAYBACK0X7_P2_ACSMPLAYBACK0X7_P2(v) \
    (((v) & FM_ACSMPLAYBACK0X7_P2_ACSMPLAYBACK0X7_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X7_P2_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0x80023cU)

#define FM_ACSMPLAYBACK1X7_P2_ACSMPLAYBACK1X7_P2    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X7_P2_ACSMPLAYBACK1X7_P2(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X7_P2_ACSMPLAYBACK1X7_P2)
#define GFV_ACSMPLAYBACK1X7_P2_ACSMPLAYBACK1X7_P2(v) \
    (((v) & FM_ACSMPLAYBACK1X7_P2_ACSMPLAYBACK1X7_P2) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X0_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00200U)

#define FM_ACSMPLAYBACK0X0_P3_ACSMPLAYBACK0X0_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X0_P3_ACSMPLAYBACK0X0_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X0_P3_ACSMPLAYBACK0X0_P3)
#define GFV_ACSMPLAYBACK0X0_P3_ACSMPLAYBACK0X0_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X0_P3_ACSMPLAYBACK0X0_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X0_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00204U)

#define FM_ACSMPLAYBACK1X0_P3_ACSMPLAYBACK1X0_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X0_P3_ACSMPLAYBACK1X0_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X0_P3_ACSMPLAYBACK1X0_P3)
#define GFV_ACSMPLAYBACK1X0_P3_ACSMPLAYBACK1X0_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X0_P3_ACSMPLAYBACK1X0_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X1_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00208U)

#define FM_ACSMPLAYBACK0X1_P3_ACSMPLAYBACK0X1_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X1_P3_ACSMPLAYBACK0X1_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X1_P3_ACSMPLAYBACK0X1_P3)
#define GFV_ACSMPLAYBACK0X1_P3_ACSMPLAYBACK0X1_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X1_P3_ACSMPLAYBACK0X1_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X1_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc0020cU)

#define FM_ACSMPLAYBACK1X1_P3_ACSMPLAYBACK1X1_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X1_P3_ACSMPLAYBACK1X1_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X1_P3_ACSMPLAYBACK1X1_P3)
#define GFV_ACSMPLAYBACK1X1_P3_ACSMPLAYBACK1X1_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X1_P3_ACSMPLAYBACK1X1_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X2_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00210U)

#define FM_ACSMPLAYBACK0X2_P3_ACSMPLAYBACK0X2_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X2_P3_ACSMPLAYBACK0X2_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X2_P3_ACSMPLAYBACK0X2_P3)
#define GFV_ACSMPLAYBACK0X2_P3_ACSMPLAYBACK0X2_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X2_P3_ACSMPLAYBACK0X2_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X2_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00214U)

#define FM_ACSMPLAYBACK1X2_P3_ACSMPLAYBACK1X2_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X2_P3_ACSMPLAYBACK1X2_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X2_P3_ACSMPLAYBACK1X2_P3)
#define GFV_ACSMPLAYBACK1X2_P3_ACSMPLAYBACK1X2_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X2_P3_ACSMPLAYBACK1X2_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X3_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00218U)

#define FM_ACSMPLAYBACK0X3_P3_ACSMPLAYBACK0X3_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X3_P3_ACSMPLAYBACK0X3_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X3_P3_ACSMPLAYBACK0X3_P3)
#define GFV_ACSMPLAYBACK0X3_P3_ACSMPLAYBACK0X3_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X3_P3_ACSMPLAYBACK0X3_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X3_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc0021cU)

#define FM_ACSMPLAYBACK1X3_P3_ACSMPLAYBACK1X3_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X3_P3_ACSMPLAYBACK1X3_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X3_P3_ACSMPLAYBACK1X3_P3)
#define GFV_ACSMPLAYBACK1X3_P3_ACSMPLAYBACK1X3_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X3_P3_ACSMPLAYBACK1X3_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X4_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00220U)

#define FM_ACSMPLAYBACK0X4_P3_ACSMPLAYBACK0X4_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X4_P3_ACSMPLAYBACK0X4_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X4_P3_ACSMPLAYBACK0X4_P3)
#define GFV_ACSMPLAYBACK0X4_P3_ACSMPLAYBACK0X4_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X4_P3_ACSMPLAYBACK0X4_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X4_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00224U)

#define FM_ACSMPLAYBACK1X4_P3_ACSMPLAYBACK1X4_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X4_P3_ACSMPLAYBACK1X4_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X4_P3_ACSMPLAYBACK1X4_P3)
#define GFV_ACSMPLAYBACK1X4_P3_ACSMPLAYBACK1X4_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X4_P3_ACSMPLAYBACK1X4_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X5_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00228U)

#define FM_ACSMPLAYBACK0X5_P3_ACSMPLAYBACK0X5_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X5_P3_ACSMPLAYBACK0X5_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X5_P3_ACSMPLAYBACK0X5_P3)
#define GFV_ACSMPLAYBACK0X5_P3_ACSMPLAYBACK0X5_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X5_P3_ACSMPLAYBACK0X5_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X5_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc0022cU)

#define FM_ACSMPLAYBACK1X5_P3_ACSMPLAYBACK1X5_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X5_P3_ACSMPLAYBACK1X5_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X5_P3_ACSMPLAYBACK1X5_P3)
#define GFV_ACSMPLAYBACK1X5_P3_ACSMPLAYBACK1X5_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X5_P3_ACSMPLAYBACK1X5_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X6_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00230U)

#define FM_ACSMPLAYBACK0X6_P3_ACSMPLAYBACK0X6_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X6_P3_ACSMPLAYBACK0X6_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X6_P3_ACSMPLAYBACK0X6_P3)
#define GFV_ACSMPLAYBACK0X6_P3_ACSMPLAYBACK0X6_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X6_P3_ACSMPLAYBACK0X6_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X6_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00234U)

#define FM_ACSMPLAYBACK1X6_P3_ACSMPLAYBACK1X6_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X6_P3_ACSMPLAYBACK1X6_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X6_P3_ACSMPLAYBACK1X6_P3)
#define GFV_ACSMPLAYBACK1X6_P3_ACSMPLAYBACK1X6_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X6_P3_ACSMPLAYBACK1X6_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X7_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc00238U)

#define FM_ACSMPLAYBACK0X7_P3_ACSMPLAYBACK0X7_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK0X7_P3_ACSMPLAYBACK0X7_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK0X7_P3_ACSMPLAYBACK0X7_P3)
#define GFV_ACSMPLAYBACK0X7_P3_ACSMPLAYBACK0X7_P3(v) \
    (((v) & FM_ACSMPLAYBACK0X7_P3_ACSMPLAYBACK0X7_P3) >> 0U)

#define DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X7_P3_OFF    (GRP_DWC_DDRPHYA_ACSM0_BASE + 0xc0023cU)

#define FM_ACSMPLAYBACK1X7_P3_ACSMPLAYBACK1X7_P3    (0xfffU << 0U)
#define FV_ACSMPLAYBACK1X7_P3_ACSMPLAYBACK1X7_P3(v) \
    (((v) << 0U) & FM_ACSMPLAYBACK1X7_P3_ACSMPLAYBACK1X7_P3)
#define GFV_ACSMPLAYBACK1X7_P3_ACSMPLAYBACK1X7_P3(v) \
    (((v) & FM_ACSMPLAYBACK1X7_P3_ACSMPLAYBACK1X7_P3) >> 0U)

#define DWC_DDRPHYA_ANIB0_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x68U)

#define FM_MTESTMUXSEL_MTESTMUXSEL  (0x3fU << 0U)
#define FV_MTESTMUXSEL_MTESTMUXSEL(v) \
    (((v) << 0U) & FM_MTESTMUXSEL_MTESTMUXSEL)
#define GFV_MTESTMUXSEL_MTESTMUXSEL(v) \
    (((v) & FM_MTESTMUXSEL_MTESTMUXSEL) >> 0U)

#define DWC_DDRPHYA_ANIB0_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x9cU)

#define FM_AFORCEDRVCONT_AFORCEDRVCONT  (0xfU << 0U)
#define FV_AFORCEDRVCONT_AFORCEDRVCONT(v) \
    (((v) << 0U) & FM_AFORCEDRVCONT_AFORCEDRVCONT)
#define GFV_AFORCEDRVCONT_AFORCEDRVCONT(v) \
    (((v) & FM_AFORCEDRVCONT_AFORCEDRVCONT) >> 0U)

#define DWC_DDRPHYA_ANIB0_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB0_BASE + 0xa0U)

#define FM_AFORCETRICONT_AFORCETRICONT  (0xfU << 0U)
#define FV_AFORCETRICONT_AFORCETRICONT(v) \
    (((v) << 0U) & FM_AFORCETRICONT_AFORCETRICONT)
#define GFV_AFORCETRICONT_AFORCETRICONT(v) \
    (((v) & FM_AFORCETRICONT_AFORCETRICONT) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x10cU)

#define FM_ATXIMPEDANCE_ADRVSTRENN  (0x1fU << 5U)
#define FV_ATXIMPEDANCE_ADRVSTRENN(v) \
    (((v) << 5U) & FM_ATXIMPEDANCE_ADRVSTRENN)
#define GFV_ATXIMPEDANCE_ADRVSTRENN(v) \
    (((v) & FM_ATXIMPEDANCE_ADRVSTRENN) >> 5U)

#define FM_ATXIMPEDANCE_ADRVSTRENP  (0x1fU << 0U)
#define FV_ATXIMPEDANCE_ADRVSTRENP(v) \
    (((v) << 0U) & FM_ATXIMPEDANCE_ADRVSTRENP)
#define GFV_ATXIMPEDANCE_ADRVSTRENP(v) \
    (((v) & FM_ATXIMPEDANCE_ADRVSTRENP) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x14cU)

#define FM_ATESTPRBSERR_ATESTPRBSERR    (0xfU << 0U)
#define FV_ATESTPRBSERR_ATESTPRBSERR(v) \
    (((v) << 0U) & FM_ATESTPRBSERR_ATESTPRBSERR)
#define GFV_ATESTPRBSERR_ATESTPRBSERR(v) \
    (((v) & FM_ATESTPRBSERR_ATESTPRBSERR) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x154U)

#define FM_ATXSLEWRATE_ATXPREDRVMODE    (0x7U << 8U)
#define FV_ATXSLEWRATE_ATXPREDRVMODE(v) \
    (((v) << 8U) & FM_ATXSLEWRATE_ATXPREDRVMODE)
#define GFV_ATXSLEWRATE_ATXPREDRVMODE(v) \
    (((v) & FM_ATXSLEWRATE_ATXPREDRVMODE) >> 8U)

#define FM_ATXSLEWRATE_ATXPREN  (0xfU << 4U)
#define FV_ATXSLEWRATE_ATXPREN(v) \
    (((v) << 4U) & FM_ATXSLEWRATE_ATXPREN)
#define GFV_ATXSLEWRATE_ATXPREN(v) \
    (((v) & FM_ATXSLEWRATE_ATXPREN) >> 4U)

#define FM_ATXSLEWRATE_ATXPREP  (0xfU << 0U)
#define FV_ATXSLEWRATE_ATXPREP(v) \
    (((v) << 0U) & FM_ATXSLEWRATE_ATXPREP)
#define GFV_ATXSLEWRATE_ATXPREP(v) \
    (((v) & FM_ATXSLEWRATE_ATXPREP) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x158U)

#define FM_ATESTPRBSERRCNT_ATESTPRBSERRCNT  (0xffffU << 0U)
#define FV_ATESTPRBSERRCNT_ATESTPRBSERRCNT(v) \
    (((v) << 0U) & FM_ATESTPRBSERRCNT_ATESTPRBSERRCNT)
#define GFV_ATESTPRBSERRCNT_ATESTPRBSERRCNT(v) \
    (((v) & FM_ATESTPRBSERRCNT_ATESTPRBSERRCNT) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x200U)

#define FM_ATXDLY_P0_ATXDLY_P0  (0x7fU << 0U)
#define FV_ATXDLY_P0_ATXDLY_P0(v) \
    (((v) << 0U) & FM_ATXDLY_P0_ATXDLY_P0)
#define GFV_ATXDLY_P0_ATXDLY_P0(v) \
    (((v) & FM_ATXDLY_P0_ATXDLY_P0) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x400200U)

#define FM_ATXDLY_P1_ATXDLY_P1  (0x7fU << 0U)
#define FV_ATXDLY_P1_ATXDLY_P1(v) \
    (((v) << 0U) & FM_ATXDLY_P1_ATXDLY_P1)
#define GFV_ATXDLY_P1_ATXDLY_P1(v) \
    (((v) & FM_ATXDLY_P1_ATXDLY_P1) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB0_BASE + 0x800200U)

#define FM_ATXDLY_P2_ATXDLY_P2  (0x7fU << 0U)
#define FV_ATXDLY_P2_ATXDLY_P2(v) \
    (((v) << 0U) & FM_ATXDLY_P2_ATXDLY_P2)
#define GFV_ATXDLY_P2_ATXDLY_P2(v) \
    (((v) & FM_ATXDLY_P2_ATXDLY_P2) >> 0U)

#define DWC_DDRPHYA_ANIB0_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB0_BASE + 0xc00200U)

#define FM_ATXDLY_P3_ATXDLY_P3  (0x7fU << 0U)
#define FV_ATXDLY_P3_ATXDLY_P3(v) \
    (((v) << 0U) & FM_ATXDLY_P3_ATXDLY_P3)
#define GFV_ATXDLY_P3_ATXDLY_P3(v) \
    (((v) & FM_ATXDLY_P3_ATXDLY_P3) >> 0U)

#define DWC_DDRPHYA_ANIB1_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB1_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB1_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB1_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB1_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB1_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB1_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB1_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB1_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB1_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB1_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB1_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB1_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB1_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB2_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB2_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB2_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB2_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB2_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB2_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB2_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB2_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB2_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB2_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB2_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB2_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB2_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB2_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB3_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB3_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB3_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB3_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB3_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB3_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB3_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB3_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB3_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB3_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB3_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB3_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB3_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB3_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB4_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB4_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB4_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB4_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB4_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB4_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB4_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB4_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB4_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB4_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB4_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB4_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB4_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB4_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB5_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB5_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB5_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB5_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB5_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB5_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB5_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB5_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB5_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB5_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB5_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB5_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB5_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB5_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB6_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB6_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB6_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB6_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB6_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB6_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB6_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB6_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB6_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB6_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB6_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB6_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB6_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB6_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB7_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB7_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB7_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB7_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB7_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB7_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB7_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB7_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB7_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB7_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB7_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB7_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB7_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB7_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB8_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB8_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB8_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB8_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB8_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB8_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB8_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB8_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB8_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB8_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB8_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB8_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB8_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB8_BASE + 0xc00200U)

#define DWC_DDRPHYA_ANIB9_MTESTMUXSEL_OFF   (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x68U)

#define DWC_DDRPHYA_ANIB9_AFORCEDRVCONT_OFF (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x9cU)

#define DWC_DDRPHYA_ANIB9_AFORCETRICONT_OFF (GRP_DWC_DDRPHYA_ANIB9_BASE + 0xa0U)

#define DWC_DDRPHYA_ANIB9_ATXIMPEDANCE_OFF  (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x10cU)

#define DWC_DDRPHYA_ANIB9_ATESTPRBSERR_OFF  (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x14cU)

#define DWC_DDRPHYA_ANIB9_ATXSLEWRATE_OFF   (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x154U)

#define DWC_DDRPHYA_ANIB9_ATESTPRBSERRCNT_OFF   (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x158U)

#define DWC_DDRPHYA_ANIB9_ATXDLY_P0_OFF (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x200U)

#define DWC_DDRPHYA_ANIB9_ATXDLY_P1_OFF (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x400200U)

#define DWC_DDRPHYA_ANIB9_ATXDLY_P2_OFF (GRP_DWC_DDRPHYA_ANIB9_BASE + 0x800200U)

#define DWC_DDRPHYA_ANIB9_ATXDLY_P3_OFF (GRP_DWC_DDRPHYA_ANIB9_BASE + 0xc00200U)

#define DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF    (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0x0U)

#define BM_MICROCONTMUXSEL_MICROCONTMUXSEL  (0x01U << 0U)

#define DWC_DDRPHYA_APBONLY0_UCTSHADOWREGS_OFF  (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0x10U)

#define BM_UCTSHADOWREGS_UCTDATWRITEPROTSHADOW  (0x01U << 1U)

#define BM_UCTSHADOWREGS_UCTWRITEPROTSHADOW (0x01U << 0U)

#define DWC_DDRPHYA_APBONLY0_DCTWRITEONLY_OFF   (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0xc0U)

#define FM_DCTWRITEONLY_DCTWRITEONLY    (0xffffU << 0U)
#define FV_DCTWRITEONLY_DCTWRITEONLY(v) \
    (((v) << 0U) & FM_DCTWRITEONLY_DCTWRITEONLY)
#define GFV_DCTWRITEONLY_DCTWRITEONLY(v) \
    (((v) & FM_DCTWRITEONLY_DCTWRITEONLY) >> 0U)

#define DWC_DDRPHYA_APBONLY0_DCTWRITEPROT_OFF   (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0xc4U)

#define BM_DCTWRITEPROT_DCTWRITEPROT    (0x01U << 0U)

#define DWC_DDRPHYA_APBONLY0_UCTWRITEONLYSHADOW_OFF (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0xc8U)

#define FM_UCTWRITEONLYSHADOW_UCTWRITEONLYSHADOW    (0xffffU << 0U)
#define FV_UCTWRITEONLYSHADOW_UCTWRITEONLYSHADOW(v) \
    (((v) << 0U) & FM_UCTWRITEONLYSHADOW_UCTWRITEONLYSHADOW)
#define GFV_UCTWRITEONLYSHADOW_UCTWRITEONLYSHADOW(v) \
    (((v) & FM_UCTWRITEONLYSHADOW_UCTWRITEONLYSHADOW) >> 0U)

#define DWC_DDRPHYA_APBONLY0_UCTDATWRITEONLYSHADOW_OFF  (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0xd0U)

#define FM_UCTDATWRITEONLYSHADOW_UCTDATWRITEONLYSHADOW  (0xffffU << 0U)
#define FV_UCTDATWRITEONLYSHADOW_UCTDATWRITEONLYSHADOW(v) \
    (((v) << 0U) & FM_UCTDATWRITEONLYSHADOW_UCTDATWRITEONLYSHADOW)
#define GFV_UCTDATWRITEONLYSHADOW_UCTDATWRITEONLYSHADOW(v) \
    (((v) & FM_UCTDATWRITEONLYSHADOW_UCTDATWRITEONLYSHADOW) >> 0U)

#define DWC_DDRPHYA_APBONLY0_NEVERGATECSRCLOCK_OFF  (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0xd4U)

#define BM_NEVERGATECSRCLOCK_NEVERGATECSRCLOCK  (0x01U << 0U)

#define DWC_DDRPHYA_APBONLY0_DFICFGRDDATAVALIDTICKS_OFF (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0xdcU)

#define FM_DFICFGRDDATAVALIDTICKS_DFICFGRDDATAVALIDTICKS    (0x3fU << 0U)
#define FV_DFICFGRDDATAVALIDTICKS_DFICFGRDDATAVALIDTICKS(v) \
    (((v) << 0U) & FM_DFICFGRDDATAVALIDTICKS_DFICFGRDDATAVALIDTICKS)
#define GFV_DFICFGRDDATAVALIDTICKS_DFICFGRDDATAVALIDTICKS(v) \
    (((v) & FM_DFICFGRDDATAVALIDTICKS_DFICFGRDDATAVALIDTICKS) >> 0U)

#define DWC_DDRPHYA_APBONLY0_MICRORESET_OFF (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0x264U)

#define BM_MICRORESET_RESETTOMICRO  (0x01U << 3U)

#define BM_MICRORESET_RSVDMICRO (0x01U << 2U)

#define BM_MICRORESET_TESTWAKEUP    (0x01U << 1U)

#define BM_MICRORESET_STALLTOMICRO  (0x01U << 0U)

#define DWC_DDRPHYA_APBONLY0_SEQUENCEROVERRIDE_OFF  (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0x39cU)

#define FM_SEQUENCEROVERRIDE_RFU_SEQUENCEROVERRIDE  (0x7ffU << 0U)
#define FV_SEQUENCEROVERRIDE_RFU_SEQUENCEROVERRIDE(v) \
    (((v) << 0U) & FM_SEQUENCEROVERRIDE_RFU_SEQUENCEROVERRIDE)
#define GFV_SEQUENCEROVERRIDE_RFU_SEQUENCEROVERRIDE(v) \
    (((v) & FM_SEQUENCEROVERRIDE_RFU_SEQUENCEROVERRIDE) >> 0U)

#define DWC_DDRPHYA_APBONLY0_DFIINITCOMPLETESHADOW_OFF  (GRP_DWC_DDRPHYA_APBONLY0_BASE + 0x3e8U)

#define BM_DFIINITCOMPLETESHADOW_DFIINITCOMPLETESHADOW  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_DBYTEMISCMODE_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x0U)

#define BM_DBYTEMISCMODE_DBYTEDISABLE   (0x01U << 2U)

#define DWC_DDRPHYA_DBYTE0_TSMBYTE0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x4U)

#define FM_TSMBYTE0_RFU_TSMBYTE0    (0xffffU << 0U)
#define FV_TSMBYTE0_RFU_TSMBYTE0(v) \
    (((v) << 0U) & FM_TSMBYTE0_RFU_TSMBYTE0)
#define GFV_TSMBYTE0_RFU_TSMBYTE0(v) \
    (((v) & FM_TSMBYTE0_RFU_TSMBYTE0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGPARAM_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x8U)

#define FM_TRAININGPARAM_RFU_TRAININGPARAM  (0xffffU << 0U)
#define FV_TRAININGPARAM_RFU_TRAININGPARAM(v) \
    (((v) << 0U) & FM_TRAININGPARAM_RFU_TRAININGPARAM)
#define GFV_TRAININGPARAM_RFU_TRAININGPARAM(v) \
    (((v) & FM_TRAININGPARAM_RFU_TRAININGPARAM) >> 0U)

#define DWC_DDRPHYA_DBYTE0_USEDQSENREPLICA_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xcU)

#define BM_USEDQSENREPLICA_P0_USEDQSENREPLICA_P0    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_RXTRAINPATTERNENABLE_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40U)

#define BM_RXTRAINPATTERNENABLE_RXTRAINPATTERNENABLE    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TSMBYTE1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x44U)

#define FM_TSMBYTE1_RFU_TSMBYTE1    (0xffffU << 0U)
#define FV_TSMBYTE1_RFU_TSMBYTE1(v) \
    (((v) << 0U) & FM_TSMBYTE1_RFU_TSMBYTE1)
#define GFV_TSMBYTE1_RFU_TSMBYTE1(v) \
    (((v) & FM_TSMBYTE1_RFU_TSMBYTE1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSMBYTE2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x48U)

#define FM_TSMBYTE2_RFU_TSMBYTE2    (0xffffU << 0U)
#define FV_TSMBYTE2_RFU_TSMBYTE2(v) \
    (((v) << 0U) & FM_TSMBYTE2_RFU_TSMBYTE2)
#define GFV_TSMBYTE2_RFU_TSMBYTE2(v) \
    (((v) & FM_TSMBYTE2_RFU_TSMBYTE2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSMBYTE3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x4cU)

#define FM_TSMBYTE3_RFU_TSMBYTE3    (0x1ffU << 0U)
#define FV_TSMBYTE3_RFU_TSMBYTE3(v) \
    (((v) << 0U) & FM_TSMBYTE3_RFU_TSMBYTE3)
#define GFV_TSMBYTE3_RFU_TSMBYTE3(v) \
    (((v) & FM_TSMBYTE3_RFU_TSMBYTE3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSMBYTE4_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x50U)

#define FM_TSMBYTE4_RFU_TSMBYTE4    (0xfU << 0U)
#define FV_TSMBYTE4_RFU_TSMBYTE4(v) \
    (((v) << 0U) & FM_TSMBYTE4_RFU_TSMBYTE4)
#define GFV_TSMBYTE4_RFU_TSMBYTE4(v) \
    (((v) & FM_TSMBYTE4_RFU_TSMBYTE4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TESTMODECONFIG_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x5cU)

#define FM_TESTMODECONFIG_RFU_TESTMODECONFIG    (0x3ffU << 0U)
#define FV_TESTMODECONFIG_RFU_TESTMODECONFIG(v) \
    (((v) << 0U) & FM_TESTMODECONFIG_RFU_TESTMODECONFIG)
#define GFV_TESTMODECONFIG_RFU_TESTMODECONFIG(v) \
    (((v) & FM_TESTMODECONFIG_RFU_TESTMODECONFIG) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSMBYTE5_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x60U)

#define FM_TSMBYTE5_RFU_TSMBYTE5    (0xffffU << 0U)
#define FV_TSMBYTE5_RFU_TSMBYTE5(v) \
    (((v) << 0U) & FM_TSMBYTE5_RFU_TSMBYTE5)
#define GFV_TSMBYTE5_RFU_TSMBYTE5(v) \
    (((v) & FM_TSMBYTE5_RFU_TSMBYTE5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_MTESTMUXSEL_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x68U)

#define DWC_DDRPHYA_DBYTE0_DTSMTRAINMODECTRL_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x7cU)

#define FM_DTSMTRAINMODECTRL_RFU_DTSMTRAINMODECTRL  (0xfU << 0U)
#define FV_DTSMTRAINMODECTRL_RFU_DTSMTRAINMODECTRL(v) \
    (((v) << 0U) & FM_DTSMTRAINMODECTRL_RFU_DTSMTRAINMODECTRL)
#define GFV_DTSMTRAINMODECTRL_RFU_DTSMTRAINMODECTRL(v) \
    (((v) & FM_DTSMTRAINMODECTRL_RFU_DTSMTRAINMODECTRL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DFIMRL_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80U)

#define FM_DFIMRL_P0_DFIMRL_P0  (0x1fU << 0U)
#define FV_DFIMRL_P0_DFIMRL_P0(v) \
    (((v) << 0U) & FM_DFIMRL_P0_DFIMRL_P0)
#define GFV_DFIMRL_P0_DFIMRL_P0(v) \
    (((v) & FM_DFIMRL_P0_DFIMRL_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_ASYNCDBYTEMODE_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x90U)

#define FM_ASYNCDBYTEMODE_ASYNCDBYTEMODE    (0x1ffU << 0U)
#define FV_ASYNCDBYTEMODE_ASYNCDBYTEMODE(v) \
    (((v) << 0U) & FM_ASYNCDBYTEMODE_ASYNCDBYTEMODE)
#define GFV_ASYNCDBYTEMODE_ASYNCDBYTEMODE(v) \
    (((v) & FM_ASYNCDBYTEMODE_ASYNCDBYTEMODE) >> 0U)

#define DWC_DDRPHYA_DBYTE0_ASYNCDBYTETXEN_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x98U)

#define FM_ASYNCDBYTETXEN_ASYNCDBYTETXEN    (0xfffU << 0U)
#define FV_ASYNCDBYTETXEN_ASYNCDBYTETXEN(v) \
    (((v) << 0U) & FM_ASYNCDBYTETXEN_ASYNCDBYTETXEN)
#define GFV_ASYNCDBYTETXEN_ASYNCDBYTETXEN(v) \
    (((v) & FM_ASYNCDBYTETXEN_ASYNCDBYTETXEN) >> 0U)

#define DWC_DDRPHYA_DBYTE0_ASYNCDBYTETXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xa0U)

#define FM_ASYNCDBYTETXDATA_ASYNCDBYTETXDATA    (0xfffU << 0U)
#define FV_ASYNCDBYTETXDATA_ASYNCDBYTETXDATA(v) \
    (((v) << 0U) & FM_ASYNCDBYTETXDATA_ASYNCDBYTETXDATA)
#define GFV_ASYNCDBYTETXDATA_ASYNCDBYTETXDATA(v) \
    (((v) & FM_ASYNCDBYTETXDATA_ASYNCDBYTETXDATA) >> 0U)

#define DWC_DDRPHYA_DBYTE0_ASYNCDBYTERXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xa8U)

#define FM_ASYNCDBYTERXDATA_ASYNCDBYTERXDATA    (0xfffU << 0U)
#define FV_ASYNCDBYTERXDATA_ASYNCDBYTERXDATA(v) \
    (((v) << 0U) & FM_ASYNCDBYTERXDATA_ASYNCDBYTERXDATA)
#define GFV_ASYNCDBYTERXDATA_ASYNCDBYTERXDATA(v) \
    (((v) & FM_ASYNCDBYTERXDATA_ASYNCDBYTERXDATA) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0U)

#define FM_VREFDAC1_R0_VREFDAC1_R0  (0x7fU << 0U)
#define FV_VREFDAC1_R0_VREFDAC1_R0(v) \
    (((v) << 0U) & FM_VREFDAC1_R0_VREFDAC1_R0)
#define GFV_VREFDAC1_R0_VREFDAC1_R0(v) \
    (((v) & FM_VREFDAC1_R0_VREFDAC1_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc8U)

#define FM_TRAININGCNTR_R0_RFU_TRAININGCNTR_R0  (0xffffU << 0U)
#define FV_TRAININGCNTR_R0_RFU_TRAININGCNTR_R0(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R0_RFU_TRAININGCNTR_R0)
#define GFV_TRAININGCNTR_R0_RFU_TRAININGCNTR_R0(v) \
    (((v) & FM_TRAININGCNTR_R0_RFU_TRAININGCNTR_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x100U)

#define FM_VREFDAC0_R0_VREFDAC0_R0  (0x7fU << 0U)
#define FV_VREFDAC0_R0_VREFDAC0_R0(v) \
    (((v) << 0U) & FM_VREFDAC0_R0_VREFDAC0_R0)
#define GFV_VREFDAC0_R0_VREFDAC0_R0(v) \
    (((v) & FM_VREFDAC0_R0_VREFDAC0_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x104U)

#define FM_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P0_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x10cU)

#define FM_DQDQSRCVCNTRL_B0_P0_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B0_P0_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B0_P0_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B0_P0_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P0_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B0_P0_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B0_P0_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B0_P0_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B0_P0_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P0_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B0_P0_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B0_P0_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B0_P0_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B0_P0_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P0_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B0_P0_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B0_P0_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXEQUALIZATIONMODE_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x120U)

#define FM_TXEQUALIZATIONMODE_P0_TXEQMODE   (0x3U << 0U)
#define FV_TXEQUALIZATIONMODE_P0_TXEQMODE(v) \
    (((v) << 0U) & FM_TXEQUALIZATIONMODE_P0_TXEQMODE)
#define GFV_TXEQUALIZATIONMODE_P0_TXEQMODE(v) \
    (((v) & FM_TXEQUALIZATIONMODE_P0_TXEQMODE) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x124U)

#define FM_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P0_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x128U)

#define BM_DQDQSRCVCNTRL1_ENLPREQPDR    (0x01U << 11U)

#define BM_DQDQSRCVCNTRL1_RXPADSTANDBYEN    (0x01U << 10U)

#define BM_DQDQSRCVCNTRL1_POWERDOWNRCVRDQS  (0x01U << 9U)

#define FM_DQDQSRCVCNTRL1_POWERDOWNRCVR (0x1ffU << 0U)
#define FV_DQDQSRCVCNTRL1_POWERDOWNRCVR(v) \
    (((v) << 0U) & FM_DQDQSRCVCNTRL1_POWERDOWNRCVR)
#define GFV_DQDQSRCVCNTRL1_POWERDOWNRCVR(v) \
    (((v) & FM_DQDQSRCVCNTRL1_POWERDOWNRCVR) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x12cU)

#define FM_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P0_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL2_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x130U)

#define BM_DQDQSRCVCNTRL2_P0_ENRXAGRESSIVEPDR   (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x134U)

#define FM_TXODTDRVSTREN_B0_P0_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B0_P0_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B0_P0_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B0_P0_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P0_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B0_P0_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B0_P0_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B0_P0_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B0_P0_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P0_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXFIFOCHECKSTATUS_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x158U)

#define BM_RXFIFOCHECKSTATUS_RXFIFOLOCUERR  (0x01U << 1U)

#define BM_RXFIFOCHECKSTATUS_RXFIFOLOCERR   (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_RXFIFOCHECKERRVALUES_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x15cU)

#define FM_RXFIFOCHECKERRVALUES_RXFIFOWRLOCUERRVALUE    (0xfU << 12U)
#define FV_RXFIFOCHECKERRVALUES_RXFIFOWRLOCUERRVALUE(v) \
    (((v) << 12U) & FM_RXFIFOCHECKERRVALUES_RXFIFOWRLOCUERRVALUE)
#define GFV_RXFIFOCHECKERRVALUES_RXFIFOWRLOCUERRVALUE(v) \
    (((v) & FM_RXFIFOCHECKERRVALUES_RXFIFOWRLOCUERRVALUE) >> 12U)

#define FM_RXFIFOCHECKERRVALUES_RXFIFORDLOCUERRVALUE    (0xfU << 8U)
#define FV_RXFIFOCHECKERRVALUES_RXFIFORDLOCUERRVALUE(v) \
    (((v) << 8U) & FM_RXFIFOCHECKERRVALUES_RXFIFORDLOCUERRVALUE)
#define GFV_RXFIFOCHECKERRVALUES_RXFIFORDLOCUERRVALUE(v) \
    (((v) & FM_RXFIFOCHECKERRVALUES_RXFIFORDLOCUERRVALUE) >> 8U)

#define FM_RXFIFOCHECKERRVALUES_RXFIFOWRLOCERRVALUE (0xfU << 4U)
#define FV_RXFIFOCHECKERRVALUES_RXFIFOWRLOCERRVALUE(v) \
    (((v) << 4U) & FM_RXFIFOCHECKERRVALUES_RXFIFOWRLOCERRVALUE)
#define GFV_RXFIFOCHECKERRVALUES_RXFIFOWRLOCERRVALUE(v) \
    (((v) & FM_RXFIFOCHECKERRVALUES_RXFIFOWRLOCERRVALUE) >> 4U)

#define FM_RXFIFOCHECKERRVALUES_RXFIFORDLOCERRVALUE (0xfU << 0U)
#define FV_RXFIFOCHECKERRVALUES_RXFIFORDLOCERRVALUE(v) \
    (((v) << 0U) & FM_RXFIFOCHECKERRVALUES_RXFIFORDLOCERRVALUE)
#define GFV_RXFIFOCHECKERRVALUES_RXFIFORDLOCERRVALUE(v) \
    (((v) & FM_RXFIFOCHECKERRVALUES_RXFIFORDLOCERRVALUE) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXFIFOINFO_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x160U)

#define FM_RXFIFOINFO_RXFIFOWRLOCU  (0xfU << 12U)
#define FV_RXFIFOINFO_RXFIFOWRLOCU(v) \
    (((v) << 12U) & FM_RXFIFOINFO_RXFIFOWRLOCU)
#define GFV_RXFIFOINFO_RXFIFOWRLOCU(v) \
    (((v) & FM_RXFIFOINFO_RXFIFOWRLOCU) >> 12U)

#define FM_RXFIFOINFO_RXFIFORDLOCU  (0xfU << 8U)
#define FV_RXFIFOINFO_RXFIFORDLOCU(v) \
    (((v) << 8U) & FM_RXFIFOINFO_RXFIFORDLOCU)
#define GFV_RXFIFOINFO_RXFIFORDLOCU(v) \
    (((v) & FM_RXFIFOINFO_RXFIFORDLOCU) >> 8U)

#define FM_RXFIFOINFO_RXFIFOWRLOC   (0xfU << 4U)
#define FV_RXFIFOINFO_RXFIFOWRLOC(v) \
    (((v) << 4U) & FM_RXFIFOINFO_RXFIFOWRLOC)
#define GFV_RXFIFOINFO_RXFIFOWRLOC(v) \
    (((v) & FM_RXFIFOINFO_RXFIFOWRLOC) >> 4U)

#define FM_RXFIFOINFO_RXFIFORDLOC   (0xfU << 0U)
#define FV_RXFIFOINFO_RXFIFORDLOC(v) \
    (((v) << 0U) & FM_RXFIFOINFO_RXFIFORDLOC)
#define GFV_RXFIFOINFO_RXFIFORDLOC(v) \
    (((v) & FM_RXFIFOINFO_RXFIFORDLOC) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXFIFOVISIBILITY_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x164U)

#define BM_RXFIFOVISIBILITY_RXFIFORDEN  (0x01U << 4U)

#define BM_RXFIFOVISIBILITY_RXFIFORDPTROVR  (0x01U << 3U)

#define FM_RXFIFOVISIBILITY_RXFIFORDPTR (0x7U << 0U)
#define FV_RXFIFOVISIBILITY_RXFIFORDPTR(v) \
    (((v) << 0U) & FM_RXFIFOVISIBILITY_RXFIFORDPTR)
#define GFV_RXFIFOVISIBILITY_RXFIFORDPTR(v) \
    (((v) & FM_RXFIFOVISIBILITY_RXFIFORDPTR) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXFIFOCONTENTSDQ3210_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x168U)

#define FM_RXFIFOCONTENTSDQ3210_RXFIFOCONTENTSDQ3210    (0xffffU << 0U)
#define FV_RXFIFOCONTENTSDQ3210_RXFIFOCONTENTSDQ3210(v) \
    (((v) << 0U) & FM_RXFIFOCONTENTSDQ3210_RXFIFOCONTENTSDQ3210)
#define GFV_RXFIFOCONTENTSDQ3210_RXFIFOCONTENTSDQ3210(v) \
    (((v) & FM_RXFIFOCONTENTSDQ3210_RXFIFOCONTENTSDQ3210) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXFIFOCONTENTSDQ7654_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x16cU)

#define FM_RXFIFOCONTENTSDQ7654_RXFIFOCONTENTSDQ7654    (0xffffU << 0U)
#define FV_RXFIFOCONTENTSDQ7654_RXFIFOCONTENTSDQ7654(v) \
    (((v) << 0U) & FM_RXFIFOCONTENTSDQ7654_RXFIFOCONTENTSDQ7654)
#define GFV_RXFIFOCONTENTSDQ7654_RXFIFOCONTENTSDQ7654(v) \
    (((v) & FM_RXFIFOCONTENTSDQ7654_RXFIFOCONTENTSDQ7654) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXFIFOCONTENTSDBI_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x170U)

#define FM_RXFIFOCONTENTSDBI_RXFIFOCONTENTSDBI  (0xfU << 0U)
#define FV_RXFIFOCONTENTSDBI_RXFIFOCONTENTSDBI(v) \
    (((v) << 0U) & FM_RXFIFOCONTENTSDBI_RXFIFOCONTENTSDBI)
#define GFV_RXFIFOCONTENTSDBI_RXFIFOCONTENTSDBI(v) \
    (((v) & FM_RXFIFOCONTENTSDBI_RXFIFOCONTENTSDBI) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x17cU)

#define FM_TXSLEWRATE_B0_P0_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B0_P0_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B0_P0_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B0_P0_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B0_P0_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B0_P0_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B0_P0_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B0_P0_TXPREN)
#define GFV_TXSLEWRATE_B0_P0_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B0_P0_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B0_P0_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B0_P0_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B0_P0_TXPREP)
#define GFV_TXSLEWRATE_B0_P0_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B0_P0_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x188U)

#define FM_TRAININGINCDECDTSMEN_R0_TRAININGINCDECDTSMEN_R0  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R0_TRAININGINCDECDTSMEN_R0(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R0_TRAININGINCDECDTSMEN_R0)
#define GFV_TRAININGINCDECDTSMEN_R0_TRAININGINCDECDTSMEN_R0(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R0_TRAININGINCDECDTSMEN_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1a0U)

#define FM_RXPBDLYTG0_R0_RXPBDLYTG0_R0  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R0_RXPBDLYTG0_R0(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R0_RXPBDLYTG0_R0)
#define GFV_RXPBDLYTG0_R0_RXPBDLYTG0_R0(v) \
    (((v) & FM_RXPBDLYTG0_R0_RXPBDLYTG0_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1a4U)

#define FM_RXPBDLYTG1_R0_RXPBDLYTG1_R0  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R0_RXPBDLYTG1_R0(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R0_RXPBDLYTG1_R0)
#define GFV_RXPBDLYTG1_R0_RXPBDLYTG1_R0(v) \
    (((v) & FM_RXPBDLYTG1_R0_RXPBDLYTG1_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1a8U)

#define FM_RXPBDLYTG2_R0_RXPBDLYTG2_R0  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R0_RXPBDLYTG2_R0(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R0_RXPBDLYTG2_R0)
#define GFV_RXPBDLYTG2_R0_RXPBDLYTG2_R0(v) \
    (((v) & FM_RXPBDLYTG2_R0_RXPBDLYTG2_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1acU)

#define FM_RXPBDLYTG3_R0_RXPBDLYTG3_R0  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R0_RXPBDLYTG3_R0(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R0_RXPBDLYTG3_R0)
#define GFV_RXPBDLYTG3_R0_RXPBDLYTG3_R0(v) \
    (((v) & FM_RXPBDLYTG3_R0_RXPBDLYTG3_R0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x200U)

#define FM_RXENDLYTG0_U0_P0_RXENDLYTG0_U0_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U0_P0_RXENDLYTG0_U0_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U0_P0_RXENDLYTG0_U0_P0)
#define GFV_RXENDLYTG0_U0_P0_RXENDLYTG0_U0_P0(v) \
    (((v) & FM_RXENDLYTG0_U0_P0_RXENDLYTG0_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x204U)

#define FM_RXENDLYTG1_U0_P0_RXENDLYTG1_U0_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U0_P0_RXENDLYTG1_U0_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U0_P0_RXENDLYTG1_U0_P0)
#define GFV_RXENDLYTG1_U0_P0_RXENDLYTG1_U0_P0(v) \
    (((v) & FM_RXENDLYTG1_U0_P0_RXENDLYTG1_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x208U)

#define FM_RXENDLYTG2_U0_P0_RXENDLYTG2_U0_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U0_P0_RXENDLYTG2_U0_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U0_P0_RXENDLYTG2_U0_P0)
#define GFV_RXENDLYTG2_U0_P0_RXENDLYTG2_U0_P0(v) \
    (((v) & FM_RXENDLYTG2_U0_P0_RXENDLYTG2_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x20cU)

#define FM_RXENDLYTG3_U0_P0_RXENDLYTG3_U0_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U0_P0_RXENDLYTG3_U0_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U0_P0_RXENDLYTG3_U0_P0)
#define GFV_RXENDLYTG3_U0_P0_RXENDLYTG3_U0_P0(v) \
    (((v) & FM_RXENDLYTG3_U0_P0_RXENDLYTG3_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x230U)

#define FM_RXCLKDLYTG0_U0_P0_RXCLKDLYTG0_U0_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U0_P0_RXCLKDLYTG0_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U0_P0_RXCLKDLYTG0_U0_P0)
#define GFV_RXCLKDLYTG0_U0_P0_RXCLKDLYTG0_U0_P0(v) \
    (((v) & FM_RXCLKDLYTG0_U0_P0_RXCLKDLYTG0_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x234U)

#define FM_RXCLKDLYTG1_U0_P0_RXCLKDLYTG1_U0_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U0_P0_RXCLKDLYTG1_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U0_P0_RXCLKDLYTG1_U0_P0)
#define GFV_RXCLKDLYTG1_U0_P0_RXCLKDLYTG1_U0_P0(v) \
    (((v) & FM_RXCLKDLYTG1_U0_P0_RXCLKDLYTG1_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x238U)

#define FM_RXCLKDLYTG2_U0_P0_RXCLKDLYTG2_U0_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U0_P0_RXCLKDLYTG2_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U0_P0_RXCLKDLYTG2_U0_P0)
#define GFV_RXCLKDLYTG2_U0_P0_RXCLKDLYTG2_U0_P0(v) \
    (((v) & FM_RXCLKDLYTG2_U0_P0_RXCLKDLYTG2_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x23cU)

#define FM_RXCLKDLYTG3_U0_P0_RXCLKDLYTG3_U0_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U0_P0_RXCLKDLYTG3_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U0_P0_RXCLKDLYTG3_U0_P0)
#define GFV_RXCLKDLYTG3_U0_P0_RXCLKDLYTG3_U0_P0(v) \
    (((v) & FM_RXCLKDLYTG3_U0_P0_RXCLKDLYTG3_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x240U)

#define FM_RXCLKCDLYTG0_U0_P0_RXCLKCDLYTG0_U0_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U0_P0_RXCLKCDLYTG0_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U0_P0_RXCLKCDLYTG0_U0_P0)
#define GFV_RXCLKCDLYTG0_U0_P0_RXCLKCDLYTG0_U0_P0(v) \
    (((v) & FM_RXCLKCDLYTG0_U0_P0_RXCLKCDLYTG0_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x244U)

#define FM_RXCLKCDLYTG1_U0_P0_RXCLKCDLYTG1_U0_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U0_P0_RXCLKCDLYTG1_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U0_P0_RXCLKCDLYTG1_U0_P0)
#define GFV_RXCLKCDLYTG1_U0_P0_RXCLKCDLYTG1_U0_P0(v) \
    (((v) & FM_RXCLKCDLYTG1_U0_P0_RXCLKCDLYTG1_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x248U)

#define FM_RXCLKCDLYTG2_U0_P0_RXCLKCDLYTG2_U0_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U0_P0_RXCLKCDLYTG2_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U0_P0_RXCLKCDLYTG2_U0_P0)
#define GFV_RXCLKCDLYTG2_U0_P0_RXCLKCDLYTG2_U0_P0(v) \
    (((v) & FM_RXCLKCDLYTG2_U0_P0_RXCLKCDLYTG2_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x24cU)

#define FM_RXCLKCDLYTG3_U0_P0_RXCLKCDLYTG3_U0_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U0_P0_RXCLKCDLYTG3_U0_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U0_P0_RXCLKCDLYTG3_U0_P0)
#define GFV_RXCLKCDLYTG3_U0_P0_RXCLKCDLYTG3_U0_P0(v) \
    (((v) & FM_RXCLKCDLYTG3_U0_P0_RXCLKCDLYTG3_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ0LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x280U)

#define FM_DQ0LNSEL_DQ0LNSEL    (0x7U << 0U)
#define FV_DQ0LNSEL_DQ0LNSEL(v) \
    (((v) << 0U) & FM_DQ0LNSEL_DQ0LNSEL)
#define GFV_DQ0LNSEL_DQ0LNSEL(v) \
    (((v) & FM_DQ0LNSEL_DQ0LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ1LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x284U)

#define FM_DQ1LNSEL_DQ1LNSEL    (0x7U << 0U)
#define FV_DQ1LNSEL_DQ1LNSEL(v) \
    (((v) << 0U) & FM_DQ1LNSEL_DQ1LNSEL)
#define GFV_DQ1LNSEL_DQ1LNSEL(v) \
    (((v) & FM_DQ1LNSEL_DQ1LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ2LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x288U)

#define FM_DQ2LNSEL_DQ2LNSEL    (0x7U << 0U)
#define FV_DQ2LNSEL_DQ2LNSEL(v) \
    (((v) << 0U) & FM_DQ2LNSEL_DQ2LNSEL)
#define GFV_DQ2LNSEL_DQ2LNSEL(v) \
    (((v) & FM_DQ2LNSEL_DQ2LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ3LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x28cU)

#define FM_DQ3LNSEL_DQ3LNSEL    (0x7U << 0U)
#define FV_DQ3LNSEL_DQ3LNSEL(v) \
    (((v) << 0U) & FM_DQ3LNSEL_DQ3LNSEL)
#define GFV_DQ3LNSEL_DQ3LNSEL(v) \
    (((v) & FM_DQ3LNSEL_DQ3LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ4LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x290U)

#define FM_DQ4LNSEL_DQ4LNSEL    (0x7U << 0U)
#define FV_DQ4LNSEL_DQ4LNSEL(v) \
    (((v) << 0U) & FM_DQ4LNSEL_DQ4LNSEL)
#define GFV_DQ4LNSEL_DQ4LNSEL(v) \
    (((v) & FM_DQ4LNSEL_DQ4LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ5LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x294U)

#define FM_DQ5LNSEL_DQ5LNSEL    (0x7U << 0U)
#define FV_DQ5LNSEL_DQ5LNSEL(v) \
    (((v) << 0U) & FM_DQ5LNSEL_DQ5LNSEL)
#define GFV_DQ5LNSEL_DQ5LNSEL(v) \
    (((v) & FM_DQ5LNSEL_DQ5LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ6LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x298U)

#define FM_DQ6LNSEL_DQ6LNSEL    (0x7U << 0U)
#define FV_DQ6LNSEL_DQ6LNSEL(v) \
    (((v) << 0U) & FM_DQ6LNSEL_DQ6LNSEL)
#define GFV_DQ6LNSEL_DQ6LNSEL(v) \
    (((v) & FM_DQ6LNSEL_DQ6LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQ7LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x29cU)

#define FM_DQ7LNSEL_DQ7LNSEL    (0x7U << 0U)
#define FV_DQ7LNSEL_DQ7LNSEL(v) \
    (((v) << 0U) & FM_DQ7LNSEL_DQ7LNSEL)
#define GFV_DQ7LNSEL_DQ7LNSEL(v) \
    (((v) & FM_DQ7LNSEL_DQ7LNSEL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTCTLSTATIC_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2a8U)

#define FM_PPTCTLSTATIC_RFU_PPTCTLSTATIC    (0xfffU << 0U)
#define FV_PPTCTLSTATIC_RFU_PPTCTLSTATIC(v) \
    (((v) << 0U) & FM_PPTCTLSTATIC_RFU_PPTCTLSTATIC)
#define GFV_PPTCTLSTATIC_RFU_PPTCTLSTATIC(v) \
    (((v) & FM_PPTCTLSTATIC_RFU_PPTCTLSTATIC) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTCTLDYN_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2acU)

#define FM_PPTCTLDYN_RFU_PPTCTLDYN  (0x3U << 0U)
#define FV_PPTCTLDYN_RFU_PPTCTLDYN(v) \
    (((v) << 0U) & FM_PPTCTLDYN_RFU_PPTCTLDYN)
#define GFV_PPTCTLDYN_RFU_PPTCTLDYN(v) \
    (((v) & FM_PPTCTLDYN_RFU_PPTCTLDYN) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTINFO_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2b0U)

#define FM_PPTINFO_PPTINFO  (0xffffU << 0U)
#define FV_PPTINFO_PPTINFO(v) \
    (((v) << 0U) & FM_PPTINFO_PPTINFO)
#define GFV_PPTINFO_PPTINFO(v) \
    (((v) & FM_PPTINFO_PPTINFO) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTRXENEVNT_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2b4U)

#define FM_PPTRXENEVNT_RFU_PPTRXENEVNT  (0x3U << 0U)
#define FV_PPTRXENEVNT_RFU_PPTRXENEVNT(v) \
    (((v) << 0U) & FM_PPTRXENEVNT_RFU_PPTRXENEVNT)
#define GFV_PPTRXENEVNT_RFU_PPTRXENEVNT(v) \
    (((v) & FM_PPTRXENEVNT_RFU_PPTRXENEVNT) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2b8U)

#define FM_PPTDQSCNTINVTRNTG0_P0_PPTDQSCNTINVTRNTG0_P0  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG0_P0_PPTDQSCNTINVTRNTG0_P0(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG0_P0_PPTDQSCNTINVTRNTG0_P0)
#define GFV_PPTDQSCNTINVTRNTG0_P0_PPTDQSCNTINVTRNTG0_P0(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG0_P0_PPTDQSCNTINVTRNTG0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2bcU)

#define FM_PPTDQSCNTINVTRNTG1_P0_PPTDQSCNTINVTRNTG1_P0  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG1_P0_PPTDQSCNTINVTRNTG1_P0(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG1_P0_PPTDQSCNTINVTRNTG1_P0)
#define GFV_PPTDQSCNTINVTRNTG1_P0_PPTDQSCNTINVTRNTG1_P0(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG1_P0_PPTDQSCNTINVTRNTG1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DTSMBLANKINGCTRL_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2c4U)

#define FM_DTSMBLANKINGCTRL_RFU_DTSMBLANKINGCTRL    (0x3ffU << 0U)
#define FV_DTSMBLANKINGCTRL_RFU_DTSMBLANKINGCTRL(v) \
    (((v) << 0U) & FM_DTSMBLANKINGCTRL_RFU_DTSMBLANKINGCTRL)
#define GFV_DTSMBLANKINGCTRL_RFU_DTSMBLANKINGCTRL(v) \
    (((v) & FM_DTSMBLANKINGCTRL_RFU_DTSMBLANKINGCTRL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2c8U)

#define FM_TSM0_I0_RFU_TSM0_I0  (0x3fffU << 0U)
#define FV_TSM0_I0_RFU_TSM0_I0(v) \
    (((v) << 0U) & FM_TSM0_I0_RFU_TSM0_I0)
#define GFV_TSM0_I0_RFU_TSM0_I0(v) \
    (((v) & FM_TSM0_I0_RFU_TSM0_I0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2ccU)

#define FM_TSM1_I0_RFU_TSM1_I0  (0xffffU << 0U)
#define FV_TSM1_I0_RFU_TSM1_I0(v) \
    (((v) << 0U) & FM_TSM1_I0_RFU_TSM1_I0)
#define GFV_TSM1_I0_RFU_TSM1_I0(v) \
    (((v) & FM_TSM1_I0_RFU_TSM1_I0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2d0U)

#define BM_TSM2_I0_RFU_TSM2_I0  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TSM3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2d4U)

#define FM_TSM3_RFU_TSM3    (0x3ffU << 0U)
#define FV_TSM3_RFU_TSM3(v) \
    (((v) << 0U) & FM_TSM3_RFU_TSM3)
#define GFV_TSM3_RFU_TSM3(v) \
    (((v) & FM_TSM3_RFU_TSM3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXCHKDATASELECTS_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2d8U)

#define FM_TXCHKDATASELECTS_RFU_TXCHKDATASELECTS    (0x3U << 0U)
#define FV_TXCHKDATASELECTS_RFU_TXCHKDATASELECTS(v) \
    (((v) << 0U) & FM_TXCHKDATASELECTS_RFU_TXCHKDATASELECTS)
#define GFV_TXCHKDATASELECTS_RFU_TXCHKDATASELECTS(v) \
    (((v) & FM_TXCHKDATASELECTS_RFU_TXCHKDATASELECTS) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DTSMUPTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2dcU)

#define FM_DTSMUPTHLDXINGIND_DTSMUPTHLDXINGIND  (0x1ffU << 0U)
#define FV_DTSMUPTHLDXINGIND_DTSMUPTHLDXINGIND(v) \
    (((v) << 0U) & FM_DTSMUPTHLDXINGIND_DTSMUPTHLDXINGIND)
#define GFV_DTSMUPTHLDXINGIND_DTSMUPTHLDXINGIND(v) \
    (((v) & FM_DTSMUPTHLDXINGIND_DTSMUPTHLDXINGIND) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DTSMLOTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2e0U)

#define FM_DTSMLOTHLDXINGIND_DTSMLOTHLDXINGIND  (0x1ffU << 0U)
#define FV_DTSMLOTHLDXINGIND_DTSMLOTHLDXINGIND(v) \
    (((v) << 0U) & FM_DTSMLOTHLDXINGIND_DTSMLOTHLDXINGIND)
#define GFV_DTSMLOTHLDXINGIND_DTSMLOTHLDXINGIND(v) \
    (((v) & FM_DTSMLOTHLDXINGIND_DTSMLOTHLDXINGIND) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DBYTEALLDTSMCTRL0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2e4U)

#define FM_DBYTEALLDTSMCTRL0_RFU_DBYTEALLDTSMCTRL0  (0x1ffU << 0U)
#define FV_DBYTEALLDTSMCTRL0_RFU_DBYTEALLDTSMCTRL0(v) \
    (((v) << 0U) & FM_DBYTEALLDTSMCTRL0_RFU_DBYTEALLDTSMCTRL0)
#define GFV_DBYTEALLDTSMCTRL0_RFU_DBYTEALLDTSMCTRL0(v) \
    (((v) & FM_DBYTEALLDTSMCTRL0_RFU_DBYTEALLDTSMCTRL0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DBYTEALLDTSMCTRL1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2e8U)

#define FM_DBYTEALLDTSMCTRL1_RFU_DBYTEALLDTSMCTRL1  (0x1ffU << 0U)
#define FV_DBYTEALLDTSMCTRL1_RFU_DBYTEALLDTSMCTRL1(v) \
    (((v) << 0U) & FM_DBYTEALLDTSMCTRL1_RFU_DBYTEALLDTSMCTRL1)
#define GFV_DBYTEALLDTSMCTRL1_RFU_DBYTEALLDTSMCTRL1(v) \
    (((v) & FM_DBYTEALLDTSMCTRL1_RFU_DBYTEALLDTSMCTRL1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DBYTEALLDTSMCTRL2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2ecU)

#define FM_DBYTEALLDTSMCTRL2_RFU_DBYTEALLDTSMCTRL2  (0x1ffU << 0U)
#define FV_DBYTEALLDTSMCTRL2_RFU_DBYTEALLDTSMCTRL2(v) \
    (((v) << 0U) & FM_DBYTEALLDTSMCTRL2_RFU_DBYTEALLDTSMCTRL2)
#define GFV_DBYTEALLDTSMCTRL2_RFU_DBYTEALLDTSMCTRL2(v) \
    (((v) & FM_DBYTEALLDTSMCTRL2_RFU_DBYTEALLDTSMCTRL2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x300U)

#define FM_TXDQDLYTG0_R0_P0_TXDQDLYTG0_R0_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R0_P0_TXDQDLYTG0_R0_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R0_P0_TXDQDLYTG0_R0_P0)
#define GFV_TXDQDLYTG0_R0_P0_TXDQDLYTG0_R0_P0(v) \
    (((v) & FM_TXDQDLYTG0_R0_P0_TXDQDLYTG0_R0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x304U)

#define FM_TXDQDLYTG1_R0_P0_TXDQDLYTG1_R0_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R0_P0_TXDQDLYTG1_R0_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R0_P0_TXDQDLYTG1_R0_P0)
#define GFV_TXDQDLYTG1_R0_P0_TXDQDLYTG1_R0_P0(v) \
    (((v) & FM_TXDQDLYTG1_R0_P0_TXDQDLYTG1_R0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x308U)

#define FM_TXDQDLYTG2_R0_P0_TXDQDLYTG2_R0_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R0_P0_TXDQDLYTG2_R0_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R0_P0_TXDQDLYTG2_R0_P0)
#define GFV_TXDQDLYTG2_R0_P0_TXDQDLYTG2_R0_P0(v) \
    (((v) & FM_TXDQDLYTG2_R0_P0_TXDQDLYTG2_R0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x30cU)

#define FM_TXDQDLYTG3_R0_P0_TXDQDLYTG3_R0_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R0_P0_TXDQDLYTG3_R0_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R0_P0_TXDQDLYTG3_R0_P0)
#define GFV_TXDQDLYTG3_R0_P0_TXDQDLYTG3_R0_P0(v) \
    (((v) & FM_TXDQDLYTG3_R0_P0_TXDQDLYTG3_R0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x340U)

#define FM_TXDQSDLYTG0_U0_P0_TXDQSDLYTG0_U0_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U0_P0_TXDQSDLYTG0_U0_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U0_P0_TXDQSDLYTG0_U0_P0)
#define GFV_TXDQSDLYTG0_U0_P0_TXDQSDLYTG0_U0_P0(v) \
    (((v) & FM_TXDQSDLYTG0_U0_P0_TXDQSDLYTG0_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x344U)

#define FM_TXDQSDLYTG1_U0_P0_TXDQSDLYTG1_U0_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U0_P0_TXDQSDLYTG1_U0_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U0_P0_TXDQSDLYTG1_U0_P0)
#define GFV_TXDQSDLYTG1_U0_P0_TXDQSDLYTG1_U0_P0(v) \
    (((v) & FM_TXDQSDLYTG1_U0_P0_TXDQSDLYTG1_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x348U)

#define FM_TXDQSDLYTG2_U0_P0_TXDQSDLYTG2_U0_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U0_P0_TXDQSDLYTG2_U0_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U0_P0_TXDQSDLYTG2_U0_P0)
#define GFV_TXDQSDLYTG2_U0_P0_TXDQSDLYTG2_U0_P0(v) \
    (((v) & FM_TXDQSDLYTG2_U0_P0_TXDQSDLYTG2_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x34cU)

#define FM_TXDQSDLYTG3_U0_P0_TXDQSDLYTG3_U0_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U0_P0_TXDQSDLYTG3_U0_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U0_P0_TXDQSDLYTG3_U0_P0)
#define GFV_TXDQSDLYTG3_U0_P0_TXDQSDLYTG3_U0_P0(v) \
    (((v) & FM_TXDQSDLYTG3_U0_P0_TXDQSDLYTG3_U0_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DXLCDLSTATUS_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x390U)

#define BM_DXLCDLSTATUS_DXLCDLLIVELOCK  (0x01U << 13U)

#define BM_DXLCDLSTATUS_DXLCDLSTICKYUNLOCK  (0x01U << 12U)

#define BM_DXLCDLSTATUS_DXLCDLSTICKYLOCK    (0x01U << 11U)

#define BM_DXLCDLSTATUS_DXLCDLPHDSNAPVAL    (0x01U << 10U)

#define FM_DXLCDLSTATUS_DXLCDLFINESNAPVAL   (0x3ffU << 0U)
#define FV_DXLCDLSTATUS_DXLCDLFINESNAPVAL(v) \
    (((v) << 0U) & FM_DXLCDLSTATUS_DXLCDLFINESNAPVAL)
#define GFV_DXLCDLSTATUS_DXLCDLFINESNAPVAL(v) \
    (((v) & FM_DXLCDLSTATUS_DXLCDLFINESNAPVAL) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x4c0U)

#define FM_VREFDAC1_R1_VREFDAC1_R1  (0x7fU << 0U)
#define FV_VREFDAC1_R1_VREFDAC1_R1(v) \
    (((v) << 0U) & FM_VREFDAC1_R1_VREFDAC1_R1)
#define GFV_VREFDAC1_R1_VREFDAC1_R1(v) \
    (((v) & FM_VREFDAC1_R1_VREFDAC1_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x4c8U)

#define FM_TRAININGCNTR_R1_RFU_TRAININGCNTR_R1  (0xffffU << 0U)
#define FV_TRAININGCNTR_R1_RFU_TRAININGCNTR_R1(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R1_RFU_TRAININGCNTR_R1)
#define GFV_TRAININGCNTR_R1_RFU_TRAININGCNTR_R1(v) \
    (((v) & FM_TRAININGCNTR_R1_RFU_TRAININGCNTR_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x500U)

#define FM_VREFDAC0_R1_VREFDAC0_R1  (0x7fU << 0U)
#define FV_VREFDAC0_R1_VREFDAC0_R1(v) \
    (((v) << 0U) & FM_VREFDAC0_R1_VREFDAC0_R1)
#define GFV_VREFDAC0_R1_VREFDAC0_R1(v) \
    (((v) & FM_VREFDAC0_R1_VREFDAC0_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x504U)

#define FM_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P0_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x50cU)

#define FM_DQDQSRCVCNTRL_B1_P0_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B1_P0_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B1_P0_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B1_P0_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P0_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B1_P0_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B1_P0_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B1_P0_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B1_P0_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P0_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B1_P0_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B1_P0_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B1_P0_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B1_P0_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P0_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B1_P0_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B1_P0_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x524U)

#define FM_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P0_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x52cU)

#define FM_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P0_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x534U)

#define FM_TXODTDRVSTREN_B1_P0_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B1_P0_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B1_P0_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B1_P0_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P0_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B1_P0_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B1_P0_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B1_P0_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B1_P0_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P0_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x57cU)

#define FM_TXSLEWRATE_B1_P0_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B1_P0_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B1_P0_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B1_P0_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B1_P0_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B1_P0_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B1_P0_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B1_P0_TXPREN)
#define GFV_TXSLEWRATE_B1_P0_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B1_P0_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B1_P0_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B1_P0_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B1_P0_TXPREP)
#define GFV_TXSLEWRATE_B1_P0_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B1_P0_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x588U)

#define FM_TRAININGINCDECDTSMEN_R1_TRAININGINCDECDTSMEN_R1  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R1_TRAININGINCDECDTSMEN_R1(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R1_TRAININGINCDECDTSMEN_R1)
#define GFV_TRAININGINCDECDTSMEN_R1_TRAININGINCDECDTSMEN_R1(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R1_TRAININGINCDECDTSMEN_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x5a0U)

#define FM_RXPBDLYTG0_R1_RXPBDLYTG0_R1  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R1_RXPBDLYTG0_R1(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R1_RXPBDLYTG0_R1)
#define GFV_RXPBDLYTG0_R1_RXPBDLYTG0_R1(v) \
    (((v) & FM_RXPBDLYTG0_R1_RXPBDLYTG0_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x5a4U)

#define FM_RXPBDLYTG1_R1_RXPBDLYTG1_R1  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R1_RXPBDLYTG1_R1(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R1_RXPBDLYTG1_R1)
#define GFV_RXPBDLYTG1_R1_RXPBDLYTG1_R1(v) \
    (((v) & FM_RXPBDLYTG1_R1_RXPBDLYTG1_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x5a8U)

#define FM_RXPBDLYTG2_R1_RXPBDLYTG2_R1  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R1_RXPBDLYTG2_R1(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R1_RXPBDLYTG2_R1)
#define GFV_RXPBDLYTG2_R1_RXPBDLYTG2_R1(v) \
    (((v) & FM_RXPBDLYTG2_R1_RXPBDLYTG2_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x5acU)

#define FM_RXPBDLYTG3_R1_RXPBDLYTG3_R1  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R1_RXPBDLYTG3_R1(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R1_RXPBDLYTG3_R1)
#define GFV_RXPBDLYTG3_R1_RXPBDLYTG3_R1(v) \
    (((v) & FM_RXPBDLYTG3_R1_RXPBDLYTG3_R1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x600U)

#define FM_RXENDLYTG0_U1_P0_RXENDLYTG0_U1_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U1_P0_RXENDLYTG0_U1_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U1_P0_RXENDLYTG0_U1_P0)
#define GFV_RXENDLYTG0_U1_P0_RXENDLYTG0_U1_P0(v) \
    (((v) & FM_RXENDLYTG0_U1_P0_RXENDLYTG0_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x604U)

#define FM_RXENDLYTG1_U1_P0_RXENDLYTG1_U1_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U1_P0_RXENDLYTG1_U1_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U1_P0_RXENDLYTG1_U1_P0)
#define GFV_RXENDLYTG1_U1_P0_RXENDLYTG1_U1_P0(v) \
    (((v) & FM_RXENDLYTG1_U1_P0_RXENDLYTG1_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x608U)

#define FM_RXENDLYTG2_U1_P0_RXENDLYTG2_U1_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U1_P0_RXENDLYTG2_U1_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U1_P0_RXENDLYTG2_U1_P0)
#define GFV_RXENDLYTG2_U1_P0_RXENDLYTG2_U1_P0(v) \
    (((v) & FM_RXENDLYTG2_U1_P0_RXENDLYTG2_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x60cU)

#define FM_RXENDLYTG3_U1_P0_RXENDLYTG3_U1_P0    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U1_P0_RXENDLYTG3_U1_P0(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U1_P0_RXENDLYTG3_U1_P0)
#define GFV_RXENDLYTG3_U1_P0_RXENDLYTG3_U1_P0(v) \
    (((v) & FM_RXENDLYTG3_U1_P0_RXENDLYTG3_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x630U)

#define FM_RXCLKDLYTG0_U1_P0_RXCLKDLYTG0_U1_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U1_P0_RXCLKDLYTG0_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U1_P0_RXCLKDLYTG0_U1_P0)
#define GFV_RXCLKDLYTG0_U1_P0_RXCLKDLYTG0_U1_P0(v) \
    (((v) & FM_RXCLKDLYTG0_U1_P0_RXCLKDLYTG0_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x634U)

#define FM_RXCLKDLYTG1_U1_P0_RXCLKDLYTG1_U1_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U1_P0_RXCLKDLYTG1_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U1_P0_RXCLKDLYTG1_U1_P0)
#define GFV_RXCLKDLYTG1_U1_P0_RXCLKDLYTG1_U1_P0(v) \
    (((v) & FM_RXCLKDLYTG1_U1_P0_RXCLKDLYTG1_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x638U)

#define FM_RXCLKDLYTG2_U1_P0_RXCLKDLYTG2_U1_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U1_P0_RXCLKDLYTG2_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U1_P0_RXCLKDLYTG2_U1_P0)
#define GFV_RXCLKDLYTG2_U1_P0_RXCLKDLYTG2_U1_P0(v) \
    (((v) & FM_RXCLKDLYTG2_U1_P0_RXCLKDLYTG2_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x63cU)

#define FM_RXCLKDLYTG3_U1_P0_RXCLKDLYTG3_U1_P0  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U1_P0_RXCLKDLYTG3_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U1_P0_RXCLKDLYTG3_U1_P0)
#define GFV_RXCLKDLYTG3_U1_P0_RXCLKDLYTG3_U1_P0(v) \
    (((v) & FM_RXCLKDLYTG3_U1_P0_RXCLKDLYTG3_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x640U)

#define FM_RXCLKCDLYTG0_U1_P0_RXCLKCDLYTG0_U1_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U1_P0_RXCLKCDLYTG0_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U1_P0_RXCLKCDLYTG0_U1_P0)
#define GFV_RXCLKCDLYTG0_U1_P0_RXCLKCDLYTG0_U1_P0(v) \
    (((v) & FM_RXCLKCDLYTG0_U1_P0_RXCLKCDLYTG0_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x644U)

#define FM_RXCLKCDLYTG1_U1_P0_RXCLKCDLYTG1_U1_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U1_P0_RXCLKCDLYTG1_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U1_P0_RXCLKCDLYTG1_U1_P0)
#define GFV_RXCLKCDLYTG1_U1_P0_RXCLKCDLYTG1_U1_P0(v) \
    (((v) & FM_RXCLKCDLYTG1_U1_P0_RXCLKCDLYTG1_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x648U)

#define FM_RXCLKCDLYTG2_U1_P0_RXCLKCDLYTG2_U1_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U1_P0_RXCLKCDLYTG2_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U1_P0_RXCLKCDLYTG2_U1_P0)
#define GFV_RXCLKCDLYTG2_U1_P0_RXCLKCDLYTG2_U1_P0(v) \
    (((v) & FM_RXCLKCDLYTG2_U1_P0_RXCLKCDLYTG2_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x64cU)

#define FM_RXCLKCDLYTG3_U1_P0_RXCLKCDLYTG3_U1_P0    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U1_P0_RXCLKCDLYTG3_U1_P0(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U1_P0_RXCLKCDLYTG3_U1_P0)
#define GFV_RXCLKCDLYTG3_U1_P0_RXCLKCDLYTG3_U1_P0(v) \
    (((v) & FM_RXCLKCDLYTG3_U1_P0_RXCLKCDLYTG3_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x6c8U)

#define FM_TSM0_I1_RFU_TSM0_I1  (0x3fffU << 0U)
#define FV_TSM0_I1_RFU_TSM0_I1(v) \
    (((v) << 0U) & FM_TSM0_I1_RFU_TSM0_I1)
#define GFV_TSM0_I1_RFU_TSM0_I1(v) \
    (((v) & FM_TSM0_I1_RFU_TSM0_I1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x6ccU)

#define FM_TSM1_I1_RFU_TSM1_I1  (0xffffU << 0U)
#define FV_TSM1_I1_RFU_TSM1_I1(v) \
    (((v) << 0U) & FM_TSM1_I1_RFU_TSM1_I1)
#define GFV_TSM1_I1_RFU_TSM1_I1(v) \
    (((v) & FM_TSM1_I1_RFU_TSM1_I1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x6d0U)

#define BM_TSM2_I1_RFU_TSM2_I1  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x700U)

#define FM_TXDQDLYTG0_R1_P0_TXDQDLYTG0_R1_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R1_P0_TXDQDLYTG0_R1_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R1_P0_TXDQDLYTG0_R1_P0)
#define GFV_TXDQDLYTG0_R1_P0_TXDQDLYTG0_R1_P0(v) \
    (((v) & FM_TXDQDLYTG0_R1_P0_TXDQDLYTG0_R1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x704U)

#define FM_TXDQDLYTG1_R1_P0_TXDQDLYTG1_R1_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R1_P0_TXDQDLYTG1_R1_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R1_P0_TXDQDLYTG1_R1_P0)
#define GFV_TXDQDLYTG1_R1_P0_TXDQDLYTG1_R1_P0(v) \
    (((v) & FM_TXDQDLYTG1_R1_P0_TXDQDLYTG1_R1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x708U)

#define FM_TXDQDLYTG2_R1_P0_TXDQDLYTG2_R1_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R1_P0_TXDQDLYTG2_R1_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R1_P0_TXDQDLYTG2_R1_P0)
#define GFV_TXDQDLYTG2_R1_P0_TXDQDLYTG2_R1_P0(v) \
    (((v) & FM_TXDQDLYTG2_R1_P0_TXDQDLYTG2_R1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x70cU)

#define FM_TXDQDLYTG3_R1_P0_TXDQDLYTG3_R1_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R1_P0_TXDQDLYTG3_R1_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R1_P0_TXDQDLYTG3_R1_P0)
#define GFV_TXDQDLYTG3_R1_P0_TXDQDLYTG3_R1_P0(v) \
    (((v) & FM_TXDQDLYTG3_R1_P0_TXDQDLYTG3_R1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x740U)

#define FM_TXDQSDLYTG0_U1_P0_TXDQSDLYTG0_U1_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U1_P0_TXDQSDLYTG0_U1_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U1_P0_TXDQSDLYTG0_U1_P0)
#define GFV_TXDQSDLYTG0_U1_P0_TXDQSDLYTG0_U1_P0(v) \
    (((v) & FM_TXDQSDLYTG0_U1_P0_TXDQSDLYTG0_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x744U)

#define FM_TXDQSDLYTG1_U1_P0_TXDQSDLYTG1_U1_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U1_P0_TXDQSDLYTG1_U1_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U1_P0_TXDQSDLYTG1_U1_P0)
#define GFV_TXDQSDLYTG1_U1_P0_TXDQSDLYTG1_U1_P0(v) \
    (((v) & FM_TXDQSDLYTG1_U1_P0_TXDQSDLYTG1_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x748U)

#define FM_TXDQSDLYTG2_U1_P0_TXDQSDLYTG2_U1_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U1_P0_TXDQSDLYTG2_U1_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U1_P0_TXDQSDLYTG2_U1_P0)
#define GFV_TXDQSDLYTG2_U1_P0_TXDQSDLYTG2_U1_P0(v) \
    (((v) & FM_TXDQSDLYTG2_U1_P0_TXDQSDLYTG2_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x74cU)

#define FM_TXDQSDLYTG3_U1_P0_TXDQSDLYTG3_U1_P0  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U1_P0_TXDQSDLYTG3_U1_P0(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U1_P0_TXDQSDLYTG3_U1_P0)
#define GFV_TXDQSDLYTG3_U1_P0_TXDQSDLYTG3_U1_P0(v) \
    (((v) & FM_TXDQSDLYTG3_U1_P0_TXDQSDLYTG3_U1_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x8c0U)

#define FM_VREFDAC1_R2_VREFDAC1_R2  (0x7fU << 0U)
#define FV_VREFDAC1_R2_VREFDAC1_R2(v) \
    (((v) << 0U) & FM_VREFDAC1_R2_VREFDAC1_R2)
#define GFV_VREFDAC1_R2_VREFDAC1_R2(v) \
    (((v) & FM_VREFDAC1_R2_VREFDAC1_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x8c8U)

#define FM_TRAININGCNTR_R2_RFU_TRAININGCNTR_R2  (0xffffU << 0U)
#define FV_TRAININGCNTR_R2_RFU_TRAININGCNTR_R2(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R2_RFU_TRAININGCNTR_R2)
#define GFV_TRAININGCNTR_R2_RFU_TRAININGCNTR_R2(v) \
    (((v) & FM_TRAININGCNTR_R2_RFU_TRAININGCNTR_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x900U)

#define FM_VREFDAC0_R2_VREFDAC0_R2  (0x7fU << 0U)
#define FV_VREFDAC0_R2_VREFDAC0_R2(v) \
    (((v) << 0U) & FM_VREFDAC0_R2_VREFDAC0_R2)
#define GFV_VREFDAC0_R2_VREFDAC0_R2(v) \
    (((v) & FM_VREFDAC0_R2_VREFDAC0_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x988U)

#define FM_TRAININGINCDECDTSMEN_R2_TRAININGINCDECDTSMEN_R2  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R2_TRAININGINCDECDTSMEN_R2(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R2_TRAININGINCDECDTSMEN_R2)
#define GFV_TRAININGINCDECDTSMEN_R2_TRAININGINCDECDTSMEN_R2(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R2_TRAININGINCDECDTSMEN_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x9a0U)

#define FM_RXPBDLYTG0_R2_RXPBDLYTG0_R2  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R2_RXPBDLYTG0_R2(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R2_RXPBDLYTG0_R2)
#define GFV_RXPBDLYTG0_R2_RXPBDLYTG0_R2(v) \
    (((v) & FM_RXPBDLYTG0_R2_RXPBDLYTG0_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x9a4U)

#define FM_RXPBDLYTG1_R2_RXPBDLYTG1_R2  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R2_RXPBDLYTG1_R2(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R2_RXPBDLYTG1_R2)
#define GFV_RXPBDLYTG1_R2_RXPBDLYTG1_R2(v) \
    (((v) & FM_RXPBDLYTG1_R2_RXPBDLYTG1_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x9a8U)

#define FM_RXPBDLYTG2_R2_RXPBDLYTG2_R2  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R2_RXPBDLYTG2_R2(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R2_RXPBDLYTG2_R2)
#define GFV_RXPBDLYTG2_R2_RXPBDLYTG2_R2(v) \
    (((v) & FM_RXPBDLYTG2_R2_RXPBDLYTG2_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x9acU)

#define FM_RXPBDLYTG3_R2_RXPBDLYTG3_R2  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R2_RXPBDLYTG3_R2(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R2_RXPBDLYTG3_R2)
#define GFV_RXPBDLYTG3_R2_RXPBDLYTG3_R2(v) \
    (((v) & FM_RXPBDLYTG3_R2_RXPBDLYTG3_R2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xac8U)

#define FM_TSM0_I2_RFU_TSM0_I2  (0x3fffU << 0U)
#define FV_TSM0_I2_RFU_TSM0_I2(v) \
    (((v) << 0U) & FM_TSM0_I2_RFU_TSM0_I2)
#define GFV_TSM0_I2_RFU_TSM0_I2(v) \
    (((v) & FM_TSM0_I2_RFU_TSM0_I2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xaccU)

#define FM_TSM1_I2_RFU_TSM1_I2  (0xffffU << 0U)
#define FV_TSM1_I2_RFU_TSM1_I2(v) \
    (((v) << 0U) & FM_TSM1_I2_RFU_TSM1_I2)
#define GFV_TSM1_I2_RFU_TSM1_I2(v) \
    (((v) & FM_TSM1_I2_RFU_TSM1_I2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xad0U)

#define BM_TSM2_I2_RFU_TSM2_I2  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xb00U)

#define FM_TXDQDLYTG0_R2_P0_TXDQDLYTG0_R2_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R2_P0_TXDQDLYTG0_R2_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R2_P0_TXDQDLYTG0_R2_P0)
#define GFV_TXDQDLYTG0_R2_P0_TXDQDLYTG0_R2_P0(v) \
    (((v) & FM_TXDQDLYTG0_R2_P0_TXDQDLYTG0_R2_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xb04U)

#define FM_TXDQDLYTG1_R2_P0_TXDQDLYTG1_R2_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R2_P0_TXDQDLYTG1_R2_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R2_P0_TXDQDLYTG1_R2_P0)
#define GFV_TXDQDLYTG1_R2_P0_TXDQDLYTG1_R2_P0(v) \
    (((v) & FM_TXDQDLYTG1_R2_P0_TXDQDLYTG1_R2_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xb08U)

#define FM_TXDQDLYTG2_R2_P0_TXDQDLYTG2_R2_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R2_P0_TXDQDLYTG2_R2_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R2_P0_TXDQDLYTG2_R2_P0)
#define GFV_TXDQDLYTG2_R2_P0_TXDQDLYTG2_R2_P0(v) \
    (((v) & FM_TXDQDLYTG2_R2_P0_TXDQDLYTG2_R2_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xb0cU)

#define FM_TXDQDLYTG3_R2_P0_TXDQDLYTG3_R2_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R2_P0_TXDQDLYTG3_R2_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R2_P0_TXDQDLYTG3_R2_P0)
#define GFV_TXDQDLYTG3_R2_P0_TXDQDLYTG3_R2_P0(v) \
    (((v) & FM_TXDQDLYTG3_R2_P0_TXDQDLYTG3_R2_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xcc0U)

#define FM_VREFDAC1_R3_VREFDAC1_R3  (0x7fU << 0U)
#define FV_VREFDAC1_R3_VREFDAC1_R3(v) \
    (((v) << 0U) & FM_VREFDAC1_R3_VREFDAC1_R3)
#define GFV_VREFDAC1_R3_VREFDAC1_R3(v) \
    (((v) & FM_VREFDAC1_R3_VREFDAC1_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xcc8U)

#define FM_TRAININGCNTR_R3_RFU_TRAININGCNTR_R3  (0xffffU << 0U)
#define FV_TRAININGCNTR_R3_RFU_TRAININGCNTR_R3(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R3_RFU_TRAININGCNTR_R3)
#define GFV_TRAININGCNTR_R3_RFU_TRAININGCNTR_R3(v) \
    (((v) & FM_TRAININGCNTR_R3_RFU_TRAININGCNTR_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xd00U)

#define FM_VREFDAC0_R3_VREFDAC0_R3  (0x7fU << 0U)
#define FV_VREFDAC0_R3_VREFDAC0_R3(v) \
    (((v) << 0U) & FM_VREFDAC0_R3_VREFDAC0_R3)
#define GFV_VREFDAC0_R3_VREFDAC0_R3(v) \
    (((v) & FM_VREFDAC0_R3_VREFDAC0_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xd88U)

#define FM_TRAININGINCDECDTSMEN_R3_TRAININGINCDECDTSMEN_R3  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R3_TRAININGINCDECDTSMEN_R3(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R3_TRAININGINCDECDTSMEN_R3)
#define GFV_TRAININGINCDECDTSMEN_R3_TRAININGINCDECDTSMEN_R3(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R3_TRAININGINCDECDTSMEN_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xda0U)

#define FM_RXPBDLYTG0_R3_RXPBDLYTG0_R3  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R3_RXPBDLYTG0_R3(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R3_RXPBDLYTG0_R3)
#define GFV_RXPBDLYTG0_R3_RXPBDLYTG0_R3(v) \
    (((v) & FM_RXPBDLYTG0_R3_RXPBDLYTG0_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xda4U)

#define FM_RXPBDLYTG1_R3_RXPBDLYTG1_R3  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R3_RXPBDLYTG1_R3(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R3_RXPBDLYTG1_R3)
#define GFV_RXPBDLYTG1_R3_RXPBDLYTG1_R3(v) \
    (((v) & FM_RXPBDLYTG1_R3_RXPBDLYTG1_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xda8U)

#define FM_RXPBDLYTG2_R3_RXPBDLYTG2_R3  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R3_RXPBDLYTG2_R3(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R3_RXPBDLYTG2_R3)
#define GFV_RXPBDLYTG2_R3_RXPBDLYTG2_R3(v) \
    (((v) & FM_RXPBDLYTG2_R3_RXPBDLYTG2_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xdacU)

#define FM_RXPBDLYTG3_R3_RXPBDLYTG3_R3  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R3_RXPBDLYTG3_R3(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R3_RXPBDLYTG3_R3)
#define GFV_RXPBDLYTG3_R3_RXPBDLYTG3_R3(v) \
    (((v) & FM_RXPBDLYTG3_R3_RXPBDLYTG3_R3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xec8U)

#define FM_TSM0_I3_RFU_TSM0_I3  (0x3fffU << 0U)
#define FV_TSM0_I3_RFU_TSM0_I3(v) \
    (((v) << 0U) & FM_TSM0_I3_RFU_TSM0_I3)
#define GFV_TSM0_I3_RFU_TSM0_I3(v) \
    (((v) & FM_TSM0_I3_RFU_TSM0_I3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xeccU)

#define FM_TSM1_I3_RFU_TSM1_I3  (0xffffU << 0U)
#define FV_TSM1_I3_RFU_TSM1_I3(v) \
    (((v) << 0U) & FM_TSM1_I3_RFU_TSM1_I3)
#define GFV_TSM1_I3_RFU_TSM1_I3(v) \
    (((v) & FM_TSM1_I3_RFU_TSM1_I3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xed0U)

#define BM_TSM2_I3_RFU_TSM2_I3  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xf00U)

#define FM_TXDQDLYTG0_R3_P0_TXDQDLYTG0_R3_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R3_P0_TXDQDLYTG0_R3_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R3_P0_TXDQDLYTG0_R3_P0)
#define GFV_TXDQDLYTG0_R3_P0_TXDQDLYTG0_R3_P0(v) \
    (((v) & FM_TXDQDLYTG0_R3_P0_TXDQDLYTG0_R3_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xf04U)

#define FM_TXDQDLYTG1_R3_P0_TXDQDLYTG1_R3_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R3_P0_TXDQDLYTG1_R3_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R3_P0_TXDQDLYTG1_R3_P0)
#define GFV_TXDQDLYTG1_R3_P0_TXDQDLYTG1_R3_P0(v) \
    (((v) & FM_TXDQDLYTG1_R3_P0_TXDQDLYTG1_R3_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xf08U)

#define FM_TXDQDLYTG2_R3_P0_TXDQDLYTG2_R3_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R3_P0_TXDQDLYTG2_R3_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R3_P0_TXDQDLYTG2_R3_P0)
#define GFV_TXDQDLYTG2_R3_P0_TXDQDLYTG2_R3_P0(v) \
    (((v) & FM_TXDQDLYTG2_R3_P0_TXDQDLYTG2_R3_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xf0cU)

#define FM_TXDQDLYTG3_R3_P0_TXDQDLYTG3_R3_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R3_P0_TXDQDLYTG3_R3_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R3_P0_TXDQDLYTG3_R3_P0)
#define GFV_TXDQDLYTG3_R3_P0_TXDQDLYTG3_R3_P0(v) \
    (((v) & FM_TXDQDLYTG3_R3_P0_TXDQDLYTG3_R3_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x10c0U)

#define FM_VREFDAC1_R4_VREFDAC1_R4  (0x7fU << 0U)
#define FV_VREFDAC1_R4_VREFDAC1_R4(v) \
    (((v) << 0U) & FM_VREFDAC1_R4_VREFDAC1_R4)
#define GFV_VREFDAC1_R4_VREFDAC1_R4(v) \
    (((v) & FM_VREFDAC1_R4_VREFDAC1_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x10c8U)

#define FM_TRAININGCNTR_R4_RFU_TRAININGCNTR_R4  (0xffffU << 0U)
#define FV_TRAININGCNTR_R4_RFU_TRAININGCNTR_R4(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R4_RFU_TRAININGCNTR_R4)
#define GFV_TRAININGCNTR_R4_RFU_TRAININGCNTR_R4(v) \
    (((v) & FM_TRAININGCNTR_R4_RFU_TRAININGCNTR_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1100U)

#define FM_VREFDAC0_R4_VREFDAC0_R4  (0x7fU << 0U)
#define FV_VREFDAC0_R4_VREFDAC0_R4(v) \
    (((v) << 0U) & FM_VREFDAC0_R4_VREFDAC0_R4)
#define GFV_VREFDAC0_R4_VREFDAC0_R4(v) \
    (((v) & FM_VREFDAC0_R4_VREFDAC0_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1188U)

#define FM_TRAININGINCDECDTSMEN_R4_TRAININGINCDECDTSMEN_R4  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R4_TRAININGINCDECDTSMEN_R4(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R4_TRAININGINCDECDTSMEN_R4)
#define GFV_TRAININGINCDECDTSMEN_R4_TRAININGINCDECDTSMEN_R4(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R4_TRAININGINCDECDTSMEN_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x11a0U)

#define FM_RXPBDLYTG0_R4_RXPBDLYTG0_R4  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R4_RXPBDLYTG0_R4(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R4_RXPBDLYTG0_R4)
#define GFV_RXPBDLYTG0_R4_RXPBDLYTG0_R4(v) \
    (((v) & FM_RXPBDLYTG0_R4_RXPBDLYTG0_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x11a4U)

#define FM_RXPBDLYTG1_R4_RXPBDLYTG1_R4  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R4_RXPBDLYTG1_R4(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R4_RXPBDLYTG1_R4)
#define GFV_RXPBDLYTG1_R4_RXPBDLYTG1_R4(v) \
    (((v) & FM_RXPBDLYTG1_R4_RXPBDLYTG1_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x11a8U)

#define FM_RXPBDLYTG2_R4_RXPBDLYTG2_R4  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R4_RXPBDLYTG2_R4(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R4_RXPBDLYTG2_R4)
#define GFV_RXPBDLYTG2_R4_RXPBDLYTG2_R4(v) \
    (((v) & FM_RXPBDLYTG2_R4_RXPBDLYTG2_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x11acU)

#define FM_RXPBDLYTG3_R4_RXPBDLYTG3_R4  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R4_RXPBDLYTG3_R4(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R4_RXPBDLYTG3_R4)
#define GFV_RXPBDLYTG3_R4_RXPBDLYTG3_R4(v) \
    (((v) & FM_RXPBDLYTG3_R4_RXPBDLYTG3_R4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x12c8U)

#define FM_TSM0_I4_RFU_TSM0_I4  (0x3fffU << 0U)
#define FV_TSM0_I4_RFU_TSM0_I4(v) \
    (((v) << 0U) & FM_TSM0_I4_RFU_TSM0_I4)
#define GFV_TSM0_I4_RFU_TSM0_I4(v) \
    (((v) & FM_TSM0_I4_RFU_TSM0_I4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x12ccU)

#define FM_TSM1_I4_RFU_TSM1_I4  (0xffffU << 0U)
#define FV_TSM1_I4_RFU_TSM1_I4(v) \
    (((v) << 0U) & FM_TSM1_I4_RFU_TSM1_I4)
#define GFV_TSM1_I4_RFU_TSM1_I4(v) \
    (((v) & FM_TSM1_I4_RFU_TSM1_I4) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x12d0U)

#define BM_TSM2_I4_RFU_TSM2_I4  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1300U)

#define FM_TXDQDLYTG0_R4_P0_TXDQDLYTG0_R4_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R4_P0_TXDQDLYTG0_R4_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R4_P0_TXDQDLYTG0_R4_P0)
#define GFV_TXDQDLYTG0_R4_P0_TXDQDLYTG0_R4_P0(v) \
    (((v) & FM_TXDQDLYTG0_R4_P0_TXDQDLYTG0_R4_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1304U)

#define FM_TXDQDLYTG1_R4_P0_TXDQDLYTG1_R4_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R4_P0_TXDQDLYTG1_R4_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R4_P0_TXDQDLYTG1_R4_P0)
#define GFV_TXDQDLYTG1_R4_P0_TXDQDLYTG1_R4_P0(v) \
    (((v) & FM_TXDQDLYTG1_R4_P0_TXDQDLYTG1_R4_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1308U)

#define FM_TXDQDLYTG2_R4_P0_TXDQDLYTG2_R4_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R4_P0_TXDQDLYTG2_R4_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R4_P0_TXDQDLYTG2_R4_P0)
#define GFV_TXDQDLYTG2_R4_P0_TXDQDLYTG2_R4_P0(v) \
    (((v) & FM_TXDQDLYTG2_R4_P0_TXDQDLYTG2_R4_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x130cU)

#define FM_TXDQDLYTG3_R4_P0_TXDQDLYTG3_R4_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R4_P0_TXDQDLYTG3_R4_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R4_P0_TXDQDLYTG3_R4_P0)
#define GFV_TXDQDLYTG3_R4_P0_TXDQDLYTG3_R4_P0(v) \
    (((v) & FM_TXDQDLYTG3_R4_P0_TXDQDLYTG3_R4_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x14c0U)

#define FM_VREFDAC1_R5_VREFDAC1_R5  (0x7fU << 0U)
#define FV_VREFDAC1_R5_VREFDAC1_R5(v) \
    (((v) << 0U) & FM_VREFDAC1_R5_VREFDAC1_R5)
#define GFV_VREFDAC1_R5_VREFDAC1_R5(v) \
    (((v) & FM_VREFDAC1_R5_VREFDAC1_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x14c8U)

#define FM_TRAININGCNTR_R5_RFU_TRAININGCNTR_R5  (0xffffU << 0U)
#define FV_TRAININGCNTR_R5_RFU_TRAININGCNTR_R5(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R5_RFU_TRAININGCNTR_R5)
#define GFV_TRAININGCNTR_R5_RFU_TRAININGCNTR_R5(v) \
    (((v) & FM_TRAININGCNTR_R5_RFU_TRAININGCNTR_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1500U)

#define FM_VREFDAC0_R5_VREFDAC0_R5  (0x7fU << 0U)
#define FV_VREFDAC0_R5_VREFDAC0_R5(v) \
    (((v) << 0U) & FM_VREFDAC0_R5_VREFDAC0_R5)
#define GFV_VREFDAC0_R5_VREFDAC0_R5(v) \
    (((v) & FM_VREFDAC0_R5_VREFDAC0_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1588U)

#define FM_TRAININGINCDECDTSMEN_R5_TRAININGINCDECDTSMEN_R5  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R5_TRAININGINCDECDTSMEN_R5(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R5_TRAININGINCDECDTSMEN_R5)
#define GFV_TRAININGINCDECDTSMEN_R5_TRAININGINCDECDTSMEN_R5(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R5_TRAININGINCDECDTSMEN_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x15a0U)

#define FM_RXPBDLYTG0_R5_RXPBDLYTG0_R5  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R5_RXPBDLYTG0_R5(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R5_RXPBDLYTG0_R5)
#define GFV_RXPBDLYTG0_R5_RXPBDLYTG0_R5(v) \
    (((v) & FM_RXPBDLYTG0_R5_RXPBDLYTG0_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x15a4U)

#define FM_RXPBDLYTG1_R5_RXPBDLYTG1_R5  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R5_RXPBDLYTG1_R5(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R5_RXPBDLYTG1_R5)
#define GFV_RXPBDLYTG1_R5_RXPBDLYTG1_R5(v) \
    (((v) & FM_RXPBDLYTG1_R5_RXPBDLYTG1_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x15a8U)

#define FM_RXPBDLYTG2_R5_RXPBDLYTG2_R5  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R5_RXPBDLYTG2_R5(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R5_RXPBDLYTG2_R5)
#define GFV_RXPBDLYTG2_R5_RXPBDLYTG2_R5(v) \
    (((v) & FM_RXPBDLYTG2_R5_RXPBDLYTG2_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x15acU)

#define FM_RXPBDLYTG3_R5_RXPBDLYTG3_R5  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R5_RXPBDLYTG3_R5(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R5_RXPBDLYTG3_R5)
#define GFV_RXPBDLYTG3_R5_RXPBDLYTG3_R5(v) \
    (((v) & FM_RXPBDLYTG3_R5_RXPBDLYTG3_R5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x16c8U)

#define FM_TSM0_I5_RFU_TSM0_I5  (0x3fffU << 0U)
#define FV_TSM0_I5_RFU_TSM0_I5(v) \
    (((v) << 0U) & FM_TSM0_I5_RFU_TSM0_I5)
#define GFV_TSM0_I5_RFU_TSM0_I5(v) \
    (((v) & FM_TSM0_I5_RFU_TSM0_I5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x16ccU)

#define FM_TSM1_I5_RFU_TSM1_I5  (0xffffU << 0U)
#define FV_TSM1_I5_RFU_TSM1_I5(v) \
    (((v) << 0U) & FM_TSM1_I5_RFU_TSM1_I5)
#define GFV_TSM1_I5_RFU_TSM1_I5(v) \
    (((v) & FM_TSM1_I5_RFU_TSM1_I5) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x16d0U)

#define BM_TSM2_I5_RFU_TSM2_I5  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1700U)

#define FM_TXDQDLYTG0_R5_P0_TXDQDLYTG0_R5_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R5_P0_TXDQDLYTG0_R5_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R5_P0_TXDQDLYTG0_R5_P0)
#define GFV_TXDQDLYTG0_R5_P0_TXDQDLYTG0_R5_P0(v) \
    (((v) & FM_TXDQDLYTG0_R5_P0_TXDQDLYTG0_R5_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1704U)

#define FM_TXDQDLYTG1_R5_P0_TXDQDLYTG1_R5_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R5_P0_TXDQDLYTG1_R5_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R5_P0_TXDQDLYTG1_R5_P0)
#define GFV_TXDQDLYTG1_R5_P0_TXDQDLYTG1_R5_P0(v) \
    (((v) & FM_TXDQDLYTG1_R5_P0_TXDQDLYTG1_R5_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1708U)

#define FM_TXDQDLYTG2_R5_P0_TXDQDLYTG2_R5_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R5_P0_TXDQDLYTG2_R5_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R5_P0_TXDQDLYTG2_R5_P0)
#define GFV_TXDQDLYTG2_R5_P0_TXDQDLYTG2_R5_P0(v) \
    (((v) & FM_TXDQDLYTG2_R5_P0_TXDQDLYTG2_R5_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x170cU)

#define FM_TXDQDLYTG3_R5_P0_TXDQDLYTG3_R5_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R5_P0_TXDQDLYTG3_R5_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R5_P0_TXDQDLYTG3_R5_P0)
#define GFV_TXDQDLYTG3_R5_P0_TXDQDLYTG3_R5_P0(v) \
    (((v) & FM_TXDQDLYTG3_R5_P0_TXDQDLYTG3_R5_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x18c0U)

#define FM_VREFDAC1_R6_VREFDAC1_R6  (0x7fU << 0U)
#define FV_VREFDAC1_R6_VREFDAC1_R6(v) \
    (((v) << 0U) & FM_VREFDAC1_R6_VREFDAC1_R6)
#define GFV_VREFDAC1_R6_VREFDAC1_R6(v) \
    (((v) & FM_VREFDAC1_R6_VREFDAC1_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x18c8U)

#define FM_TRAININGCNTR_R6_RFU_TRAININGCNTR_R6  (0xffffU << 0U)
#define FV_TRAININGCNTR_R6_RFU_TRAININGCNTR_R6(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R6_RFU_TRAININGCNTR_R6)
#define GFV_TRAININGCNTR_R6_RFU_TRAININGCNTR_R6(v) \
    (((v) & FM_TRAININGCNTR_R6_RFU_TRAININGCNTR_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1900U)

#define FM_VREFDAC0_R6_VREFDAC0_R6  (0x7fU << 0U)
#define FV_VREFDAC0_R6_VREFDAC0_R6(v) \
    (((v) << 0U) & FM_VREFDAC0_R6_VREFDAC0_R6)
#define GFV_VREFDAC0_R6_VREFDAC0_R6(v) \
    (((v) & FM_VREFDAC0_R6_VREFDAC0_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1988U)

#define FM_TRAININGINCDECDTSMEN_R6_TRAININGINCDECDTSMEN_R6  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R6_TRAININGINCDECDTSMEN_R6(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R6_TRAININGINCDECDTSMEN_R6)
#define GFV_TRAININGINCDECDTSMEN_R6_TRAININGINCDECDTSMEN_R6(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R6_TRAININGINCDECDTSMEN_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x19a0U)

#define FM_RXPBDLYTG0_R6_RXPBDLYTG0_R6  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R6_RXPBDLYTG0_R6(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R6_RXPBDLYTG0_R6)
#define GFV_RXPBDLYTG0_R6_RXPBDLYTG0_R6(v) \
    (((v) & FM_RXPBDLYTG0_R6_RXPBDLYTG0_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x19a4U)

#define FM_RXPBDLYTG1_R6_RXPBDLYTG1_R6  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R6_RXPBDLYTG1_R6(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R6_RXPBDLYTG1_R6)
#define GFV_RXPBDLYTG1_R6_RXPBDLYTG1_R6(v) \
    (((v) & FM_RXPBDLYTG1_R6_RXPBDLYTG1_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x19a8U)

#define FM_RXPBDLYTG2_R6_RXPBDLYTG2_R6  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R6_RXPBDLYTG2_R6(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R6_RXPBDLYTG2_R6)
#define GFV_RXPBDLYTG2_R6_RXPBDLYTG2_R6(v) \
    (((v) & FM_RXPBDLYTG2_R6_RXPBDLYTG2_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x19acU)

#define FM_RXPBDLYTG3_R6_RXPBDLYTG3_R6  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R6_RXPBDLYTG3_R6(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R6_RXPBDLYTG3_R6)
#define GFV_RXPBDLYTG3_R6_RXPBDLYTG3_R6(v) \
    (((v) & FM_RXPBDLYTG3_R6_RXPBDLYTG3_R6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1ac8U)

#define FM_TSM0_I6_RFU_TSM0_I6  (0x3fffU << 0U)
#define FV_TSM0_I6_RFU_TSM0_I6(v) \
    (((v) << 0U) & FM_TSM0_I6_RFU_TSM0_I6)
#define GFV_TSM0_I6_RFU_TSM0_I6(v) \
    (((v) & FM_TSM0_I6_RFU_TSM0_I6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1accU)

#define FM_TSM1_I6_RFU_TSM1_I6  (0xffffU << 0U)
#define FV_TSM1_I6_RFU_TSM1_I6(v) \
    (((v) << 0U) & FM_TSM1_I6_RFU_TSM1_I6)
#define GFV_TSM1_I6_RFU_TSM1_I6(v) \
    (((v) & FM_TSM1_I6_RFU_TSM1_I6) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1ad0U)

#define BM_TSM2_I6_RFU_TSM2_I6  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1b00U)

#define FM_TXDQDLYTG0_R6_P0_TXDQDLYTG0_R6_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R6_P0_TXDQDLYTG0_R6_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R6_P0_TXDQDLYTG0_R6_P0)
#define GFV_TXDQDLYTG0_R6_P0_TXDQDLYTG0_R6_P0(v) \
    (((v) & FM_TXDQDLYTG0_R6_P0_TXDQDLYTG0_R6_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1b04U)

#define FM_TXDQDLYTG1_R6_P0_TXDQDLYTG1_R6_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R6_P0_TXDQDLYTG1_R6_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R6_P0_TXDQDLYTG1_R6_P0)
#define GFV_TXDQDLYTG1_R6_P0_TXDQDLYTG1_R6_P0(v) \
    (((v) & FM_TXDQDLYTG1_R6_P0_TXDQDLYTG1_R6_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1b08U)

#define FM_TXDQDLYTG2_R6_P0_TXDQDLYTG2_R6_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R6_P0_TXDQDLYTG2_R6_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R6_P0_TXDQDLYTG2_R6_P0)
#define GFV_TXDQDLYTG2_R6_P0_TXDQDLYTG2_R6_P0(v) \
    (((v) & FM_TXDQDLYTG2_R6_P0_TXDQDLYTG2_R6_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1b0cU)

#define FM_TXDQDLYTG3_R6_P0_TXDQDLYTG3_R6_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R6_P0_TXDQDLYTG3_R6_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R6_P0_TXDQDLYTG3_R6_P0)
#define GFV_TXDQDLYTG3_R6_P0_TXDQDLYTG3_R6_P0(v) \
    (((v) & FM_TXDQDLYTG3_R6_P0_TXDQDLYTG3_R6_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1cc0U)

#define FM_VREFDAC1_R7_VREFDAC1_R7  (0x7fU << 0U)
#define FV_VREFDAC1_R7_VREFDAC1_R7(v) \
    (((v) << 0U) & FM_VREFDAC1_R7_VREFDAC1_R7)
#define GFV_VREFDAC1_R7_VREFDAC1_R7(v) \
    (((v) & FM_VREFDAC1_R7_VREFDAC1_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1cc8U)

#define FM_TRAININGCNTR_R7_RFU_TRAININGCNTR_R7  (0xffffU << 0U)
#define FV_TRAININGCNTR_R7_RFU_TRAININGCNTR_R7(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R7_RFU_TRAININGCNTR_R7)
#define GFV_TRAININGCNTR_R7_RFU_TRAININGCNTR_R7(v) \
    (((v) & FM_TRAININGCNTR_R7_RFU_TRAININGCNTR_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1d00U)

#define FM_VREFDAC0_R7_VREFDAC0_R7  (0x7fU << 0U)
#define FV_VREFDAC0_R7_VREFDAC0_R7(v) \
    (((v) << 0U) & FM_VREFDAC0_R7_VREFDAC0_R7)
#define GFV_VREFDAC0_R7_VREFDAC0_R7(v) \
    (((v) & FM_VREFDAC0_R7_VREFDAC0_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1d88U)

#define FM_TRAININGINCDECDTSMEN_R7_TRAININGINCDECDTSMEN_R7  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R7_TRAININGINCDECDTSMEN_R7(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R7_TRAININGINCDECDTSMEN_R7)
#define GFV_TRAININGINCDECDTSMEN_R7_TRAININGINCDECDTSMEN_R7(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R7_TRAININGINCDECDTSMEN_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1da0U)

#define FM_RXPBDLYTG0_R7_RXPBDLYTG0_R7  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R7_RXPBDLYTG0_R7(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R7_RXPBDLYTG0_R7)
#define GFV_RXPBDLYTG0_R7_RXPBDLYTG0_R7(v) \
    (((v) & FM_RXPBDLYTG0_R7_RXPBDLYTG0_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1da4U)

#define FM_RXPBDLYTG1_R7_RXPBDLYTG1_R7  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R7_RXPBDLYTG1_R7(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R7_RXPBDLYTG1_R7)
#define GFV_RXPBDLYTG1_R7_RXPBDLYTG1_R7(v) \
    (((v) & FM_RXPBDLYTG1_R7_RXPBDLYTG1_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1da8U)

#define FM_RXPBDLYTG2_R7_RXPBDLYTG2_R7  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R7_RXPBDLYTG2_R7(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R7_RXPBDLYTG2_R7)
#define GFV_RXPBDLYTG2_R7_RXPBDLYTG2_R7(v) \
    (((v) & FM_RXPBDLYTG2_R7_RXPBDLYTG2_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1dacU)

#define FM_RXPBDLYTG3_R7_RXPBDLYTG3_R7  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R7_RXPBDLYTG3_R7(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R7_RXPBDLYTG3_R7)
#define GFV_RXPBDLYTG3_R7_RXPBDLYTG3_R7(v) \
    (((v) & FM_RXPBDLYTG3_R7_RXPBDLYTG3_R7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1ec8U)

#define FM_TSM0_I7_RFU_TSM0_I7  (0x3fffU << 0U)
#define FV_TSM0_I7_RFU_TSM0_I7(v) \
    (((v) << 0U) & FM_TSM0_I7_RFU_TSM0_I7)
#define GFV_TSM0_I7_RFU_TSM0_I7(v) \
    (((v) & FM_TSM0_I7_RFU_TSM0_I7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1eccU)

#define FM_TSM1_I7_RFU_TSM1_I7  (0xffffU << 0U)
#define FV_TSM1_I7_RFU_TSM1_I7(v) \
    (((v) << 0U) & FM_TSM1_I7_RFU_TSM1_I7)
#define GFV_TSM1_I7_RFU_TSM1_I7(v) \
    (((v) & FM_TSM1_I7_RFU_TSM1_I7) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1ed0U)

#define BM_TSM2_I7_RFU_TSM2_I7  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1f00U)

#define FM_TXDQDLYTG0_R7_P0_TXDQDLYTG0_R7_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R7_P0_TXDQDLYTG0_R7_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R7_P0_TXDQDLYTG0_R7_P0)
#define GFV_TXDQDLYTG0_R7_P0_TXDQDLYTG0_R7_P0(v) \
    (((v) & FM_TXDQDLYTG0_R7_P0_TXDQDLYTG0_R7_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1f04U)

#define FM_TXDQDLYTG1_R7_P0_TXDQDLYTG1_R7_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R7_P0_TXDQDLYTG1_R7_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R7_P0_TXDQDLYTG1_R7_P0)
#define GFV_TXDQDLYTG1_R7_P0_TXDQDLYTG1_R7_P0(v) \
    (((v) & FM_TXDQDLYTG1_R7_P0_TXDQDLYTG1_R7_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1f08U)

#define FM_TXDQDLYTG2_R7_P0_TXDQDLYTG2_R7_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R7_P0_TXDQDLYTG2_R7_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R7_P0_TXDQDLYTG2_R7_P0)
#define GFV_TXDQDLYTG2_R7_P0_TXDQDLYTG2_R7_P0(v) \
    (((v) & FM_TXDQDLYTG2_R7_P0_TXDQDLYTG2_R7_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x1f0cU)

#define FM_TXDQDLYTG3_R7_P0_TXDQDLYTG3_R7_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R7_P0_TXDQDLYTG3_R7_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R7_P0_TXDQDLYTG3_R7_P0)
#define GFV_TXDQDLYTG3_R7_P0_TXDQDLYTG3_R7_P0(v) \
    (((v) & FM_TXDQDLYTG3_R7_P0_TXDQDLYTG3_R7_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC1_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x20c0U)

#define FM_VREFDAC1_R8_VREFDAC1_R8  (0x7fU << 0U)
#define FV_VREFDAC1_R8_VREFDAC1_R8(v) \
    (((v) << 0U) & FM_VREFDAC1_R8_VREFDAC1_R8)
#define GFV_VREFDAC1_R8_VREFDAC1_R8(v) \
    (((v) & FM_VREFDAC1_R8_VREFDAC1_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGCNTR_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x20c8U)

#define FM_TRAININGCNTR_R8_RFU_TRAININGCNTR_R8  (0xffffU << 0U)
#define FV_TRAININGCNTR_R8_RFU_TRAININGCNTR_R8(v) \
    (((v) << 0U) & FM_TRAININGCNTR_R8_RFU_TRAININGCNTR_R8)
#define GFV_TRAININGCNTR_R8_RFU_TRAININGCNTR_R8(v) \
    (((v) & FM_TRAININGCNTR_R8_RFU_TRAININGCNTR_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_VREFDAC0_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2100U)

#define FM_VREFDAC0_R8_VREFDAC0_R8  (0x7fU << 0U)
#define FV_VREFDAC0_R8_VREFDAC0_R8(v) \
    (((v) << 0U) & FM_VREFDAC0_R8_VREFDAC0_R8)
#define GFV_VREFDAC0_R8_VREFDAC0_R8(v) \
    (((v) & FM_VREFDAC0_R8_VREFDAC0_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TRAININGINCDECDTSMEN_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2188U)

#define FM_TRAININGINCDECDTSMEN_R8_TRAININGINCDECDTSMEN_R8  (0x1ffU << 0U)
#define FV_TRAININGINCDECDTSMEN_R8_TRAININGINCDECDTSMEN_R8(v) \
    (((v) << 0U) & FM_TRAININGINCDECDTSMEN_R8_TRAININGINCDECDTSMEN_R8)
#define GFV_TRAININGINCDECDTSMEN_R8_TRAININGINCDECDTSMEN_R8(v) \
    (((v) & FM_TRAININGINCDECDTSMEN_R8_TRAININGINCDECDTSMEN_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG0_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x21a0U)

#define FM_RXPBDLYTG0_R8_RXPBDLYTG0_R8  (0x7fU << 0U)
#define FV_RXPBDLYTG0_R8_RXPBDLYTG0_R8(v) \
    (((v) << 0U) & FM_RXPBDLYTG0_R8_RXPBDLYTG0_R8)
#define GFV_RXPBDLYTG0_R8_RXPBDLYTG0_R8(v) \
    (((v) & FM_RXPBDLYTG0_R8_RXPBDLYTG0_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG1_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x21a4U)

#define FM_RXPBDLYTG1_R8_RXPBDLYTG1_R8  (0x7fU << 0U)
#define FV_RXPBDLYTG1_R8_RXPBDLYTG1_R8(v) \
    (((v) << 0U) & FM_RXPBDLYTG1_R8_RXPBDLYTG1_R8)
#define GFV_RXPBDLYTG1_R8_RXPBDLYTG1_R8(v) \
    (((v) & FM_RXPBDLYTG1_R8_RXPBDLYTG1_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG2_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x21a8U)

#define FM_RXPBDLYTG2_R8_RXPBDLYTG2_R8  (0x7fU << 0U)
#define FV_RXPBDLYTG2_R8_RXPBDLYTG2_R8(v) \
    (((v) << 0U) & FM_RXPBDLYTG2_R8_RXPBDLYTG2_R8)
#define GFV_RXPBDLYTG2_R8_RXPBDLYTG2_R8(v) \
    (((v) & FM_RXPBDLYTG2_R8_RXPBDLYTG2_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXPBDLYTG3_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x21acU)

#define FM_RXPBDLYTG3_R8_RXPBDLYTG3_R8  (0x7fU << 0U)
#define FV_RXPBDLYTG3_R8_RXPBDLYTG3_R8(v) \
    (((v) << 0U) & FM_RXPBDLYTG3_R8_RXPBDLYTG3_R8)
#define GFV_RXPBDLYTG3_R8_RXPBDLYTG3_R8(v) \
    (((v) & FM_RXPBDLYTG3_R8_RXPBDLYTG3_R8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM0_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x22c8U)

#define FM_TSM0_I8_RFU_TSM0_I8  (0x3fffU << 0U)
#define FV_TSM0_I8_RFU_TSM0_I8(v) \
    (((v) << 0U) & FM_TSM0_I8_RFU_TSM0_I8)
#define GFV_TSM0_I8_RFU_TSM0_I8(v) \
    (((v) & FM_TSM0_I8_RFU_TSM0_I8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM1_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x22ccU)

#define FM_TSM1_I8_RFU_TSM1_I8  (0xffffU << 0U)
#define FV_TSM1_I8_RFU_TSM1_I8(v) \
    (((v) << 0U) & FM_TSM1_I8_RFU_TSM1_I8)
#define GFV_TSM1_I8_RFU_TSM1_I8(v) \
    (((v) & FM_TSM1_I8_RFU_TSM1_I8) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TSM2_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x22d0U)

#define BM_TSM2_I8_RFU_TSM2_I8  (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2300U)

#define FM_TXDQDLYTG0_R8_P0_TXDQDLYTG0_R8_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R8_P0_TXDQDLYTG0_R8_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R8_P0_TXDQDLYTG0_R8_P0)
#define GFV_TXDQDLYTG0_R8_P0_TXDQDLYTG0_R8_P0(v) \
    (((v) & FM_TXDQDLYTG0_R8_P0_TXDQDLYTG0_R8_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2304U)

#define FM_TXDQDLYTG1_R8_P0_TXDQDLYTG1_R8_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R8_P0_TXDQDLYTG1_R8_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R8_P0_TXDQDLYTG1_R8_P0)
#define GFV_TXDQDLYTG1_R8_P0_TXDQDLYTG1_R8_P0(v) \
    (((v) & FM_TXDQDLYTG1_R8_P0_TXDQDLYTG1_R8_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x2308U)

#define FM_TXDQDLYTG2_R8_P0_TXDQDLYTG2_R8_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R8_P0_TXDQDLYTG2_R8_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R8_P0_TXDQDLYTG2_R8_P0)
#define GFV_TXDQDLYTG2_R8_P0_TXDQDLYTG2_R8_P0(v) \
    (((v) & FM_TXDQDLYTG2_R8_P0_TXDQDLYTG2_R8_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x230cU)

#define FM_TXDQDLYTG3_R8_P0_TXDQDLYTG3_R8_P0    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R8_P0_TXDQDLYTG3_R8_P0(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R8_P0_TXDQDLYTG3_R8_P0)
#define GFV_TXDQDLYTG3_R8_P0_TXDQDLYTG3_R8_P0(v) \
    (((v) & FM_TXDQDLYTG3_R8_P0_TXDQDLYTG3_R8_P0) >> 0U)

#define DWC_DDRPHYA_DBYTE0_USEDQSENREPLICA_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40000cU)

#define BM_USEDQSENREPLICA_P1_USEDQSENREPLICA_P1    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_DFIMRL_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400080U)

#define FM_DFIMRL_P1_DFIMRL_P1  (0x1fU << 0U)
#define FV_DFIMRL_P1_DFIMRL_P1(v) \
    (((v) << 0U) & FM_DFIMRL_P1_DFIMRL_P1)
#define GFV_DFIMRL_P1_DFIMRL_P1(v) \
    (((v) & FM_DFIMRL_P1_DFIMRL_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400104U)

#define FM_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P1_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40010cU)

#define FM_DQDQSRCVCNTRL_B0_P1_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B0_P1_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B0_P1_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B0_P1_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P1_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B0_P1_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B0_P1_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B0_P1_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B0_P1_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P1_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B0_P1_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B0_P1_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B0_P1_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B0_P1_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P1_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B0_P1_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B0_P1_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXEQUALIZATIONMODE_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400120U)

#define FM_TXEQUALIZATIONMODE_P1_TXEQMODE   (0x3U << 0U)
#define FV_TXEQUALIZATIONMODE_P1_TXEQMODE(v) \
    (((v) << 0U) & FM_TXEQUALIZATIONMODE_P1_TXEQMODE)
#define GFV_TXEQUALIZATIONMODE_P1_TXEQMODE(v) \
    (((v) & FM_TXEQUALIZATIONMODE_P1_TXEQMODE) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400124U)

#define FM_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P1_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40012cU)

#define FM_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P1_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL2_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400130U)

#define BM_DQDQSRCVCNTRL2_P1_ENRXAGRESSIVEPDR   (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400134U)

#define FM_TXODTDRVSTREN_B0_P1_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B0_P1_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B0_P1_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B0_P1_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P1_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B0_P1_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B0_P1_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B0_P1_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B0_P1_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P1_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40017cU)

#define FM_TXSLEWRATE_B0_P1_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B0_P1_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B0_P1_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B0_P1_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B0_P1_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B0_P1_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B0_P1_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B0_P1_TXPREN)
#define GFV_TXSLEWRATE_B0_P1_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B0_P1_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B0_P1_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B0_P1_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B0_P1_TXPREP)
#define GFV_TXSLEWRATE_B0_P1_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B0_P1_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400200U)

#define FM_RXENDLYTG0_U0_P1_RXENDLYTG0_U0_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U0_P1_RXENDLYTG0_U0_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U0_P1_RXENDLYTG0_U0_P1)
#define GFV_RXENDLYTG0_U0_P1_RXENDLYTG0_U0_P1(v) \
    (((v) & FM_RXENDLYTG0_U0_P1_RXENDLYTG0_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400204U)

#define FM_RXENDLYTG1_U0_P1_RXENDLYTG1_U0_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U0_P1_RXENDLYTG1_U0_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U0_P1_RXENDLYTG1_U0_P1)
#define GFV_RXENDLYTG1_U0_P1_RXENDLYTG1_U0_P1(v) \
    (((v) & FM_RXENDLYTG1_U0_P1_RXENDLYTG1_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400208U)

#define FM_RXENDLYTG2_U0_P1_RXENDLYTG2_U0_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U0_P1_RXENDLYTG2_U0_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U0_P1_RXENDLYTG2_U0_P1)
#define GFV_RXENDLYTG2_U0_P1_RXENDLYTG2_U0_P1(v) \
    (((v) & FM_RXENDLYTG2_U0_P1_RXENDLYTG2_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40020cU)

#define FM_RXENDLYTG3_U0_P1_RXENDLYTG3_U0_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U0_P1_RXENDLYTG3_U0_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U0_P1_RXENDLYTG3_U0_P1)
#define GFV_RXENDLYTG3_U0_P1_RXENDLYTG3_U0_P1(v) \
    (((v) & FM_RXENDLYTG3_U0_P1_RXENDLYTG3_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400230U)

#define FM_RXCLKDLYTG0_U0_P1_RXCLKDLYTG0_U0_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U0_P1_RXCLKDLYTG0_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U0_P1_RXCLKDLYTG0_U0_P1)
#define GFV_RXCLKDLYTG0_U0_P1_RXCLKDLYTG0_U0_P1(v) \
    (((v) & FM_RXCLKDLYTG0_U0_P1_RXCLKDLYTG0_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400234U)

#define FM_RXCLKDLYTG1_U0_P1_RXCLKDLYTG1_U0_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U0_P1_RXCLKDLYTG1_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U0_P1_RXCLKDLYTG1_U0_P1)
#define GFV_RXCLKDLYTG1_U0_P1_RXCLKDLYTG1_U0_P1(v) \
    (((v) & FM_RXCLKDLYTG1_U0_P1_RXCLKDLYTG1_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400238U)

#define FM_RXCLKDLYTG2_U0_P1_RXCLKDLYTG2_U0_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U0_P1_RXCLKDLYTG2_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U0_P1_RXCLKDLYTG2_U0_P1)
#define GFV_RXCLKDLYTG2_U0_P1_RXCLKDLYTG2_U0_P1(v) \
    (((v) & FM_RXCLKDLYTG2_U0_P1_RXCLKDLYTG2_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40023cU)

#define FM_RXCLKDLYTG3_U0_P1_RXCLKDLYTG3_U0_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U0_P1_RXCLKDLYTG3_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U0_P1_RXCLKDLYTG3_U0_P1)
#define GFV_RXCLKDLYTG3_U0_P1_RXCLKDLYTG3_U0_P1(v) \
    (((v) & FM_RXCLKDLYTG3_U0_P1_RXCLKDLYTG3_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400240U)

#define FM_RXCLKCDLYTG0_U0_P1_RXCLKCDLYTG0_U0_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U0_P1_RXCLKCDLYTG0_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U0_P1_RXCLKCDLYTG0_U0_P1)
#define GFV_RXCLKCDLYTG0_U0_P1_RXCLKCDLYTG0_U0_P1(v) \
    (((v) & FM_RXCLKCDLYTG0_U0_P1_RXCLKCDLYTG0_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400244U)

#define FM_RXCLKCDLYTG1_U0_P1_RXCLKCDLYTG1_U0_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U0_P1_RXCLKCDLYTG1_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U0_P1_RXCLKCDLYTG1_U0_P1)
#define GFV_RXCLKCDLYTG1_U0_P1_RXCLKCDLYTG1_U0_P1(v) \
    (((v) & FM_RXCLKCDLYTG1_U0_P1_RXCLKCDLYTG1_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400248U)

#define FM_RXCLKCDLYTG2_U0_P1_RXCLKCDLYTG2_U0_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U0_P1_RXCLKCDLYTG2_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U0_P1_RXCLKCDLYTG2_U0_P1)
#define GFV_RXCLKCDLYTG2_U0_P1_RXCLKCDLYTG2_U0_P1(v) \
    (((v) & FM_RXCLKCDLYTG2_U0_P1_RXCLKCDLYTG2_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40024cU)

#define FM_RXCLKCDLYTG3_U0_P1_RXCLKCDLYTG3_U0_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U0_P1_RXCLKCDLYTG3_U0_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U0_P1_RXCLKCDLYTG3_U0_P1)
#define GFV_RXCLKCDLYTG3_U0_P1_RXCLKCDLYTG3_U0_P1(v) \
    (((v) & FM_RXCLKCDLYTG3_U0_P1_RXCLKCDLYTG3_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x4002b8U)

#define FM_PPTDQSCNTINVTRNTG0_P1_PPTDQSCNTINVTRNTG0_P1  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG0_P1_PPTDQSCNTINVTRNTG0_P1(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG0_P1_PPTDQSCNTINVTRNTG0_P1)
#define GFV_PPTDQSCNTINVTRNTG0_P1_PPTDQSCNTINVTRNTG0_P1(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG0_P1_PPTDQSCNTINVTRNTG0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x4002bcU)

#define FM_PPTDQSCNTINVTRNTG1_P1_PPTDQSCNTINVTRNTG1_P1  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG1_P1_PPTDQSCNTINVTRNTG1_P1(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG1_P1_PPTDQSCNTINVTRNTG1_P1)
#define GFV_PPTDQSCNTINVTRNTG1_P1_PPTDQSCNTINVTRNTG1_P1(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG1_P1_PPTDQSCNTINVTRNTG1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400300U)

#define FM_TXDQDLYTG0_R0_P1_TXDQDLYTG0_R0_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R0_P1_TXDQDLYTG0_R0_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R0_P1_TXDQDLYTG0_R0_P1)
#define GFV_TXDQDLYTG0_R0_P1_TXDQDLYTG0_R0_P1(v) \
    (((v) & FM_TXDQDLYTG0_R0_P1_TXDQDLYTG0_R0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400304U)

#define FM_TXDQDLYTG1_R0_P1_TXDQDLYTG1_R0_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R0_P1_TXDQDLYTG1_R0_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R0_P1_TXDQDLYTG1_R0_P1)
#define GFV_TXDQDLYTG1_R0_P1_TXDQDLYTG1_R0_P1(v) \
    (((v) & FM_TXDQDLYTG1_R0_P1_TXDQDLYTG1_R0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400308U)

#define FM_TXDQDLYTG2_R0_P1_TXDQDLYTG2_R0_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R0_P1_TXDQDLYTG2_R0_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R0_P1_TXDQDLYTG2_R0_P1)
#define GFV_TXDQDLYTG2_R0_P1_TXDQDLYTG2_R0_P1(v) \
    (((v) & FM_TXDQDLYTG2_R0_P1_TXDQDLYTG2_R0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40030cU)

#define FM_TXDQDLYTG3_R0_P1_TXDQDLYTG3_R0_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R0_P1_TXDQDLYTG3_R0_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R0_P1_TXDQDLYTG3_R0_P1)
#define GFV_TXDQDLYTG3_R0_P1_TXDQDLYTG3_R0_P1(v) \
    (((v) & FM_TXDQDLYTG3_R0_P1_TXDQDLYTG3_R0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400340U)

#define FM_TXDQSDLYTG0_U0_P1_TXDQSDLYTG0_U0_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U0_P1_TXDQSDLYTG0_U0_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U0_P1_TXDQSDLYTG0_U0_P1)
#define GFV_TXDQSDLYTG0_U0_P1_TXDQSDLYTG0_U0_P1(v) \
    (((v) & FM_TXDQSDLYTG0_U0_P1_TXDQSDLYTG0_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400344U)

#define FM_TXDQSDLYTG1_U0_P1_TXDQSDLYTG1_U0_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U0_P1_TXDQSDLYTG1_U0_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U0_P1_TXDQSDLYTG1_U0_P1)
#define GFV_TXDQSDLYTG1_U0_P1_TXDQSDLYTG1_U0_P1(v) \
    (((v) & FM_TXDQSDLYTG1_U0_P1_TXDQSDLYTG1_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400348U)

#define FM_TXDQSDLYTG2_U0_P1_TXDQSDLYTG2_U0_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U0_P1_TXDQSDLYTG2_U0_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U0_P1_TXDQSDLYTG2_U0_P1)
#define GFV_TXDQSDLYTG2_U0_P1_TXDQSDLYTG2_U0_P1(v) \
    (((v) & FM_TXDQSDLYTG2_U0_P1_TXDQSDLYTG2_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40034cU)

#define FM_TXDQSDLYTG3_U0_P1_TXDQSDLYTG3_U0_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U0_P1_TXDQSDLYTG3_U0_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U0_P1_TXDQSDLYTG3_U0_P1)
#define GFV_TXDQSDLYTG3_U0_P1_TXDQSDLYTG3_U0_P1(v) \
    (((v) & FM_TXDQSDLYTG3_U0_P1_TXDQSDLYTG3_U0_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400504U)

#define FM_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P1_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40050cU)

#define FM_DQDQSRCVCNTRL_B1_P1_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B1_P1_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B1_P1_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B1_P1_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P1_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B1_P1_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B1_P1_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B1_P1_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B1_P1_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P1_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B1_P1_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B1_P1_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B1_P1_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B1_P1_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P1_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B1_P1_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B1_P1_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400524U)

#define FM_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P1_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40052cU)

#define FM_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P1_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400534U)

#define FM_TXODTDRVSTREN_B1_P1_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B1_P1_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B1_P1_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B1_P1_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P1_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B1_P1_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B1_P1_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B1_P1_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B1_P1_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P1_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40057cU)

#define FM_TXSLEWRATE_B1_P1_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B1_P1_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B1_P1_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B1_P1_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B1_P1_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B1_P1_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B1_P1_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B1_P1_TXPREN)
#define GFV_TXSLEWRATE_B1_P1_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B1_P1_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B1_P1_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B1_P1_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B1_P1_TXPREP)
#define GFV_TXSLEWRATE_B1_P1_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B1_P1_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400600U)

#define FM_RXENDLYTG0_U1_P1_RXENDLYTG0_U1_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U1_P1_RXENDLYTG0_U1_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U1_P1_RXENDLYTG0_U1_P1)
#define GFV_RXENDLYTG0_U1_P1_RXENDLYTG0_U1_P1(v) \
    (((v) & FM_RXENDLYTG0_U1_P1_RXENDLYTG0_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400604U)

#define FM_RXENDLYTG1_U1_P1_RXENDLYTG1_U1_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U1_P1_RXENDLYTG1_U1_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U1_P1_RXENDLYTG1_U1_P1)
#define GFV_RXENDLYTG1_U1_P1_RXENDLYTG1_U1_P1(v) \
    (((v) & FM_RXENDLYTG1_U1_P1_RXENDLYTG1_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400608U)

#define FM_RXENDLYTG2_U1_P1_RXENDLYTG2_U1_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U1_P1_RXENDLYTG2_U1_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U1_P1_RXENDLYTG2_U1_P1)
#define GFV_RXENDLYTG2_U1_P1_RXENDLYTG2_U1_P1(v) \
    (((v) & FM_RXENDLYTG2_U1_P1_RXENDLYTG2_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40060cU)

#define FM_RXENDLYTG3_U1_P1_RXENDLYTG3_U1_P1    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U1_P1_RXENDLYTG3_U1_P1(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U1_P1_RXENDLYTG3_U1_P1)
#define GFV_RXENDLYTG3_U1_P1_RXENDLYTG3_U1_P1(v) \
    (((v) & FM_RXENDLYTG3_U1_P1_RXENDLYTG3_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400630U)

#define FM_RXCLKDLYTG0_U1_P1_RXCLKDLYTG0_U1_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U1_P1_RXCLKDLYTG0_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U1_P1_RXCLKDLYTG0_U1_P1)
#define GFV_RXCLKDLYTG0_U1_P1_RXCLKDLYTG0_U1_P1(v) \
    (((v) & FM_RXCLKDLYTG0_U1_P1_RXCLKDLYTG0_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400634U)

#define FM_RXCLKDLYTG1_U1_P1_RXCLKDLYTG1_U1_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U1_P1_RXCLKDLYTG1_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U1_P1_RXCLKDLYTG1_U1_P1)
#define GFV_RXCLKDLYTG1_U1_P1_RXCLKDLYTG1_U1_P1(v) \
    (((v) & FM_RXCLKDLYTG1_U1_P1_RXCLKDLYTG1_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400638U)

#define FM_RXCLKDLYTG2_U1_P1_RXCLKDLYTG2_U1_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U1_P1_RXCLKDLYTG2_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U1_P1_RXCLKDLYTG2_U1_P1)
#define GFV_RXCLKDLYTG2_U1_P1_RXCLKDLYTG2_U1_P1(v) \
    (((v) & FM_RXCLKDLYTG2_U1_P1_RXCLKDLYTG2_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40063cU)

#define FM_RXCLKDLYTG3_U1_P1_RXCLKDLYTG3_U1_P1  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U1_P1_RXCLKDLYTG3_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U1_P1_RXCLKDLYTG3_U1_P1)
#define GFV_RXCLKDLYTG3_U1_P1_RXCLKDLYTG3_U1_P1(v) \
    (((v) & FM_RXCLKDLYTG3_U1_P1_RXCLKDLYTG3_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400640U)

#define FM_RXCLKCDLYTG0_U1_P1_RXCLKCDLYTG0_U1_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U1_P1_RXCLKCDLYTG0_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U1_P1_RXCLKCDLYTG0_U1_P1)
#define GFV_RXCLKCDLYTG0_U1_P1_RXCLKCDLYTG0_U1_P1(v) \
    (((v) & FM_RXCLKCDLYTG0_U1_P1_RXCLKCDLYTG0_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400644U)

#define FM_RXCLKCDLYTG1_U1_P1_RXCLKCDLYTG1_U1_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U1_P1_RXCLKCDLYTG1_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U1_P1_RXCLKCDLYTG1_U1_P1)
#define GFV_RXCLKCDLYTG1_U1_P1_RXCLKCDLYTG1_U1_P1(v) \
    (((v) & FM_RXCLKCDLYTG1_U1_P1_RXCLKCDLYTG1_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400648U)

#define FM_RXCLKCDLYTG2_U1_P1_RXCLKCDLYTG2_U1_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U1_P1_RXCLKCDLYTG2_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U1_P1_RXCLKCDLYTG2_U1_P1)
#define GFV_RXCLKCDLYTG2_U1_P1_RXCLKCDLYTG2_U1_P1(v) \
    (((v) & FM_RXCLKCDLYTG2_U1_P1_RXCLKCDLYTG2_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40064cU)

#define FM_RXCLKCDLYTG3_U1_P1_RXCLKCDLYTG3_U1_P1    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U1_P1_RXCLKCDLYTG3_U1_P1(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U1_P1_RXCLKCDLYTG3_U1_P1)
#define GFV_RXCLKCDLYTG3_U1_P1_RXCLKCDLYTG3_U1_P1(v) \
    (((v) & FM_RXCLKCDLYTG3_U1_P1_RXCLKCDLYTG3_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400700U)

#define FM_TXDQDLYTG0_R1_P1_TXDQDLYTG0_R1_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R1_P1_TXDQDLYTG0_R1_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R1_P1_TXDQDLYTG0_R1_P1)
#define GFV_TXDQDLYTG0_R1_P1_TXDQDLYTG0_R1_P1(v) \
    (((v) & FM_TXDQDLYTG0_R1_P1_TXDQDLYTG0_R1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400704U)

#define FM_TXDQDLYTG1_R1_P1_TXDQDLYTG1_R1_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R1_P1_TXDQDLYTG1_R1_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R1_P1_TXDQDLYTG1_R1_P1)
#define GFV_TXDQDLYTG1_R1_P1_TXDQDLYTG1_R1_P1(v) \
    (((v) & FM_TXDQDLYTG1_R1_P1_TXDQDLYTG1_R1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400708U)

#define FM_TXDQDLYTG2_R1_P1_TXDQDLYTG2_R1_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R1_P1_TXDQDLYTG2_R1_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R1_P1_TXDQDLYTG2_R1_P1)
#define GFV_TXDQDLYTG2_R1_P1_TXDQDLYTG2_R1_P1(v) \
    (((v) & FM_TXDQDLYTG2_R1_P1_TXDQDLYTG2_R1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40070cU)

#define FM_TXDQDLYTG3_R1_P1_TXDQDLYTG3_R1_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R1_P1_TXDQDLYTG3_R1_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R1_P1_TXDQDLYTG3_R1_P1)
#define GFV_TXDQDLYTG3_R1_P1_TXDQDLYTG3_R1_P1(v) \
    (((v) & FM_TXDQDLYTG3_R1_P1_TXDQDLYTG3_R1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400740U)

#define FM_TXDQSDLYTG0_U1_P1_TXDQSDLYTG0_U1_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U1_P1_TXDQSDLYTG0_U1_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U1_P1_TXDQSDLYTG0_U1_P1)
#define GFV_TXDQSDLYTG0_U1_P1_TXDQSDLYTG0_U1_P1(v) \
    (((v) & FM_TXDQSDLYTG0_U1_P1_TXDQSDLYTG0_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400744U)

#define FM_TXDQSDLYTG1_U1_P1_TXDQSDLYTG1_U1_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U1_P1_TXDQSDLYTG1_U1_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U1_P1_TXDQSDLYTG1_U1_P1)
#define GFV_TXDQSDLYTG1_U1_P1_TXDQSDLYTG1_U1_P1(v) \
    (((v) & FM_TXDQSDLYTG1_U1_P1_TXDQSDLYTG1_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400748U)

#define FM_TXDQSDLYTG2_U1_P1_TXDQSDLYTG2_U1_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U1_P1_TXDQSDLYTG2_U1_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U1_P1_TXDQSDLYTG2_U1_P1)
#define GFV_TXDQSDLYTG2_U1_P1_TXDQSDLYTG2_U1_P1(v) \
    (((v) & FM_TXDQSDLYTG2_U1_P1_TXDQSDLYTG2_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40074cU)

#define FM_TXDQSDLYTG3_U1_P1_TXDQSDLYTG3_U1_P1  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U1_P1_TXDQSDLYTG3_U1_P1(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U1_P1_TXDQSDLYTG3_U1_P1)
#define GFV_TXDQSDLYTG3_U1_P1_TXDQSDLYTG3_U1_P1(v) \
    (((v) & FM_TXDQSDLYTG3_U1_P1_TXDQSDLYTG3_U1_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400b00U)

#define FM_TXDQDLYTG0_R2_P1_TXDQDLYTG0_R2_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R2_P1_TXDQDLYTG0_R2_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R2_P1_TXDQDLYTG0_R2_P1)
#define GFV_TXDQDLYTG0_R2_P1_TXDQDLYTG0_R2_P1(v) \
    (((v) & FM_TXDQDLYTG0_R2_P1_TXDQDLYTG0_R2_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400b04U)

#define FM_TXDQDLYTG1_R2_P1_TXDQDLYTG1_R2_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R2_P1_TXDQDLYTG1_R2_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R2_P1_TXDQDLYTG1_R2_P1)
#define GFV_TXDQDLYTG1_R2_P1_TXDQDLYTG1_R2_P1(v) \
    (((v) & FM_TXDQDLYTG1_R2_P1_TXDQDLYTG1_R2_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400b08U)

#define FM_TXDQDLYTG2_R2_P1_TXDQDLYTG2_R2_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R2_P1_TXDQDLYTG2_R2_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R2_P1_TXDQDLYTG2_R2_P1)
#define GFV_TXDQDLYTG2_R2_P1_TXDQDLYTG2_R2_P1(v) \
    (((v) & FM_TXDQDLYTG2_R2_P1_TXDQDLYTG2_R2_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400b0cU)

#define FM_TXDQDLYTG3_R2_P1_TXDQDLYTG3_R2_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R2_P1_TXDQDLYTG3_R2_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R2_P1_TXDQDLYTG3_R2_P1)
#define GFV_TXDQDLYTG3_R2_P1_TXDQDLYTG3_R2_P1(v) \
    (((v) & FM_TXDQDLYTG3_R2_P1_TXDQDLYTG3_R2_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400f00U)

#define FM_TXDQDLYTG0_R3_P1_TXDQDLYTG0_R3_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R3_P1_TXDQDLYTG0_R3_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R3_P1_TXDQDLYTG0_R3_P1)
#define GFV_TXDQDLYTG0_R3_P1_TXDQDLYTG0_R3_P1(v) \
    (((v) & FM_TXDQDLYTG0_R3_P1_TXDQDLYTG0_R3_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400f04U)

#define FM_TXDQDLYTG1_R3_P1_TXDQDLYTG1_R3_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R3_P1_TXDQDLYTG1_R3_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R3_P1_TXDQDLYTG1_R3_P1)
#define GFV_TXDQDLYTG1_R3_P1_TXDQDLYTG1_R3_P1(v) \
    (((v) & FM_TXDQDLYTG1_R3_P1_TXDQDLYTG1_R3_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400f08U)

#define FM_TXDQDLYTG2_R3_P1_TXDQDLYTG2_R3_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R3_P1_TXDQDLYTG2_R3_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R3_P1_TXDQDLYTG2_R3_P1)
#define GFV_TXDQDLYTG2_R3_P1_TXDQDLYTG2_R3_P1(v) \
    (((v) & FM_TXDQDLYTG2_R3_P1_TXDQDLYTG2_R3_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x400f0cU)

#define FM_TXDQDLYTG3_R3_P1_TXDQDLYTG3_R3_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R3_P1_TXDQDLYTG3_R3_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R3_P1_TXDQDLYTG3_R3_P1)
#define GFV_TXDQDLYTG3_R3_P1_TXDQDLYTG3_R3_P1(v) \
    (((v) & FM_TXDQDLYTG3_R3_P1_TXDQDLYTG3_R3_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401300U)

#define FM_TXDQDLYTG0_R4_P1_TXDQDLYTG0_R4_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R4_P1_TXDQDLYTG0_R4_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R4_P1_TXDQDLYTG0_R4_P1)
#define GFV_TXDQDLYTG0_R4_P1_TXDQDLYTG0_R4_P1(v) \
    (((v) & FM_TXDQDLYTG0_R4_P1_TXDQDLYTG0_R4_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401304U)

#define FM_TXDQDLYTG1_R4_P1_TXDQDLYTG1_R4_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R4_P1_TXDQDLYTG1_R4_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R4_P1_TXDQDLYTG1_R4_P1)
#define GFV_TXDQDLYTG1_R4_P1_TXDQDLYTG1_R4_P1(v) \
    (((v) & FM_TXDQDLYTG1_R4_P1_TXDQDLYTG1_R4_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401308U)

#define FM_TXDQDLYTG2_R4_P1_TXDQDLYTG2_R4_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R4_P1_TXDQDLYTG2_R4_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R4_P1_TXDQDLYTG2_R4_P1)
#define GFV_TXDQDLYTG2_R4_P1_TXDQDLYTG2_R4_P1(v) \
    (((v) & FM_TXDQDLYTG2_R4_P1_TXDQDLYTG2_R4_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40130cU)

#define FM_TXDQDLYTG3_R4_P1_TXDQDLYTG3_R4_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R4_P1_TXDQDLYTG3_R4_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R4_P1_TXDQDLYTG3_R4_P1)
#define GFV_TXDQDLYTG3_R4_P1_TXDQDLYTG3_R4_P1(v) \
    (((v) & FM_TXDQDLYTG3_R4_P1_TXDQDLYTG3_R4_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401700U)

#define FM_TXDQDLYTG0_R5_P1_TXDQDLYTG0_R5_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R5_P1_TXDQDLYTG0_R5_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R5_P1_TXDQDLYTG0_R5_P1)
#define GFV_TXDQDLYTG0_R5_P1_TXDQDLYTG0_R5_P1(v) \
    (((v) & FM_TXDQDLYTG0_R5_P1_TXDQDLYTG0_R5_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401704U)

#define FM_TXDQDLYTG1_R5_P1_TXDQDLYTG1_R5_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R5_P1_TXDQDLYTG1_R5_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R5_P1_TXDQDLYTG1_R5_P1)
#define GFV_TXDQDLYTG1_R5_P1_TXDQDLYTG1_R5_P1(v) \
    (((v) & FM_TXDQDLYTG1_R5_P1_TXDQDLYTG1_R5_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401708U)

#define FM_TXDQDLYTG2_R5_P1_TXDQDLYTG2_R5_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R5_P1_TXDQDLYTG2_R5_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R5_P1_TXDQDLYTG2_R5_P1)
#define GFV_TXDQDLYTG2_R5_P1_TXDQDLYTG2_R5_P1(v) \
    (((v) & FM_TXDQDLYTG2_R5_P1_TXDQDLYTG2_R5_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40170cU)

#define FM_TXDQDLYTG3_R5_P1_TXDQDLYTG3_R5_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R5_P1_TXDQDLYTG3_R5_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R5_P1_TXDQDLYTG3_R5_P1)
#define GFV_TXDQDLYTG3_R5_P1_TXDQDLYTG3_R5_P1(v) \
    (((v) & FM_TXDQDLYTG3_R5_P1_TXDQDLYTG3_R5_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401b00U)

#define FM_TXDQDLYTG0_R6_P1_TXDQDLYTG0_R6_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R6_P1_TXDQDLYTG0_R6_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R6_P1_TXDQDLYTG0_R6_P1)
#define GFV_TXDQDLYTG0_R6_P1_TXDQDLYTG0_R6_P1(v) \
    (((v) & FM_TXDQDLYTG0_R6_P1_TXDQDLYTG0_R6_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401b04U)

#define FM_TXDQDLYTG1_R6_P1_TXDQDLYTG1_R6_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R6_P1_TXDQDLYTG1_R6_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R6_P1_TXDQDLYTG1_R6_P1)
#define GFV_TXDQDLYTG1_R6_P1_TXDQDLYTG1_R6_P1(v) \
    (((v) & FM_TXDQDLYTG1_R6_P1_TXDQDLYTG1_R6_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401b08U)

#define FM_TXDQDLYTG2_R6_P1_TXDQDLYTG2_R6_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R6_P1_TXDQDLYTG2_R6_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R6_P1_TXDQDLYTG2_R6_P1)
#define GFV_TXDQDLYTG2_R6_P1_TXDQDLYTG2_R6_P1(v) \
    (((v) & FM_TXDQDLYTG2_R6_P1_TXDQDLYTG2_R6_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401b0cU)

#define FM_TXDQDLYTG3_R6_P1_TXDQDLYTG3_R6_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R6_P1_TXDQDLYTG3_R6_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R6_P1_TXDQDLYTG3_R6_P1)
#define GFV_TXDQDLYTG3_R6_P1_TXDQDLYTG3_R6_P1(v) \
    (((v) & FM_TXDQDLYTG3_R6_P1_TXDQDLYTG3_R6_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401f00U)

#define FM_TXDQDLYTG0_R7_P1_TXDQDLYTG0_R7_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R7_P1_TXDQDLYTG0_R7_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R7_P1_TXDQDLYTG0_R7_P1)
#define GFV_TXDQDLYTG0_R7_P1_TXDQDLYTG0_R7_P1(v) \
    (((v) & FM_TXDQDLYTG0_R7_P1_TXDQDLYTG0_R7_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401f04U)

#define FM_TXDQDLYTG1_R7_P1_TXDQDLYTG1_R7_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R7_P1_TXDQDLYTG1_R7_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R7_P1_TXDQDLYTG1_R7_P1)
#define GFV_TXDQDLYTG1_R7_P1_TXDQDLYTG1_R7_P1(v) \
    (((v) & FM_TXDQDLYTG1_R7_P1_TXDQDLYTG1_R7_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401f08U)

#define FM_TXDQDLYTG2_R7_P1_TXDQDLYTG2_R7_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R7_P1_TXDQDLYTG2_R7_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R7_P1_TXDQDLYTG2_R7_P1)
#define GFV_TXDQDLYTG2_R7_P1_TXDQDLYTG2_R7_P1(v) \
    (((v) & FM_TXDQDLYTG2_R7_P1_TXDQDLYTG2_R7_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x401f0cU)

#define FM_TXDQDLYTG3_R7_P1_TXDQDLYTG3_R7_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R7_P1_TXDQDLYTG3_R7_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R7_P1_TXDQDLYTG3_R7_P1)
#define GFV_TXDQDLYTG3_R7_P1_TXDQDLYTG3_R7_P1(v) \
    (((v) & FM_TXDQDLYTG3_R7_P1_TXDQDLYTG3_R7_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x402300U)

#define FM_TXDQDLYTG0_R8_P1_TXDQDLYTG0_R8_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R8_P1_TXDQDLYTG0_R8_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R8_P1_TXDQDLYTG0_R8_P1)
#define GFV_TXDQDLYTG0_R8_P1_TXDQDLYTG0_R8_P1(v) \
    (((v) & FM_TXDQDLYTG0_R8_P1_TXDQDLYTG0_R8_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x402304U)

#define FM_TXDQDLYTG1_R8_P1_TXDQDLYTG1_R8_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R8_P1_TXDQDLYTG1_R8_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R8_P1_TXDQDLYTG1_R8_P1)
#define GFV_TXDQDLYTG1_R8_P1_TXDQDLYTG1_R8_P1(v) \
    (((v) & FM_TXDQDLYTG1_R8_P1_TXDQDLYTG1_R8_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x402308U)

#define FM_TXDQDLYTG2_R8_P1_TXDQDLYTG2_R8_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R8_P1_TXDQDLYTG2_R8_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R8_P1_TXDQDLYTG2_R8_P1)
#define GFV_TXDQDLYTG2_R8_P1_TXDQDLYTG2_R8_P1(v) \
    (((v) & FM_TXDQDLYTG2_R8_P1_TXDQDLYTG2_R8_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x40230cU)

#define FM_TXDQDLYTG3_R8_P1_TXDQDLYTG3_R8_P1    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R8_P1_TXDQDLYTG3_R8_P1(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R8_P1_TXDQDLYTG3_R8_P1)
#define GFV_TXDQDLYTG3_R8_P1_TXDQDLYTG3_R8_P1(v) \
    (((v) & FM_TXDQDLYTG3_R8_P1_TXDQDLYTG3_R8_P1) >> 0U)

#define DWC_DDRPHYA_DBYTE0_USEDQSENREPLICA_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80000cU)

#define BM_USEDQSENREPLICA_P2_USEDQSENREPLICA_P2    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_DFIMRL_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800080U)

#define FM_DFIMRL_P2_DFIMRL_P2  (0x1fU << 0U)
#define FV_DFIMRL_P2_DFIMRL_P2(v) \
    (((v) << 0U) & FM_DFIMRL_P2_DFIMRL_P2)
#define GFV_DFIMRL_P2_DFIMRL_P2(v) \
    (((v) & FM_DFIMRL_P2_DFIMRL_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800104U)

#define FM_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P2_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80010cU)

#define FM_DQDQSRCVCNTRL_B0_P2_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B0_P2_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B0_P2_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B0_P2_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P2_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B0_P2_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B0_P2_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B0_P2_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B0_P2_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P2_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B0_P2_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B0_P2_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B0_P2_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B0_P2_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P2_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B0_P2_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B0_P2_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXEQUALIZATIONMODE_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800120U)

#define FM_TXEQUALIZATIONMODE_P2_TXEQMODE   (0x3U << 0U)
#define FV_TXEQUALIZATIONMODE_P2_TXEQMODE(v) \
    (((v) << 0U) & FM_TXEQUALIZATIONMODE_P2_TXEQMODE)
#define GFV_TXEQUALIZATIONMODE_P2_TXEQMODE(v) \
    (((v) & FM_TXEQUALIZATIONMODE_P2_TXEQMODE) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800124U)

#define FM_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P2_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80012cU)

#define FM_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P2_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL2_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800130U)

#define BM_DQDQSRCVCNTRL2_P2_ENRXAGRESSIVEPDR   (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800134U)

#define FM_TXODTDRVSTREN_B0_P2_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B0_P2_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B0_P2_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B0_P2_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P2_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B0_P2_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B0_P2_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B0_P2_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B0_P2_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P2_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80017cU)

#define FM_TXSLEWRATE_B0_P2_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B0_P2_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B0_P2_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B0_P2_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B0_P2_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B0_P2_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B0_P2_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B0_P2_TXPREN)
#define GFV_TXSLEWRATE_B0_P2_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B0_P2_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B0_P2_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B0_P2_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B0_P2_TXPREP)
#define GFV_TXSLEWRATE_B0_P2_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B0_P2_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800200U)

#define FM_RXENDLYTG0_U0_P2_RXENDLYTG0_U0_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U0_P2_RXENDLYTG0_U0_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U0_P2_RXENDLYTG0_U0_P2)
#define GFV_RXENDLYTG0_U0_P2_RXENDLYTG0_U0_P2(v) \
    (((v) & FM_RXENDLYTG0_U0_P2_RXENDLYTG0_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800204U)

#define FM_RXENDLYTG1_U0_P2_RXENDLYTG1_U0_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U0_P2_RXENDLYTG1_U0_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U0_P2_RXENDLYTG1_U0_P2)
#define GFV_RXENDLYTG1_U0_P2_RXENDLYTG1_U0_P2(v) \
    (((v) & FM_RXENDLYTG1_U0_P2_RXENDLYTG1_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800208U)

#define FM_RXENDLYTG2_U0_P2_RXENDLYTG2_U0_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U0_P2_RXENDLYTG2_U0_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U0_P2_RXENDLYTG2_U0_P2)
#define GFV_RXENDLYTG2_U0_P2_RXENDLYTG2_U0_P2(v) \
    (((v) & FM_RXENDLYTG2_U0_P2_RXENDLYTG2_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80020cU)

#define FM_RXENDLYTG3_U0_P2_RXENDLYTG3_U0_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U0_P2_RXENDLYTG3_U0_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U0_P2_RXENDLYTG3_U0_P2)
#define GFV_RXENDLYTG3_U0_P2_RXENDLYTG3_U0_P2(v) \
    (((v) & FM_RXENDLYTG3_U0_P2_RXENDLYTG3_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800230U)

#define FM_RXCLKDLYTG0_U0_P2_RXCLKDLYTG0_U0_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U0_P2_RXCLKDLYTG0_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U0_P2_RXCLKDLYTG0_U0_P2)
#define GFV_RXCLKDLYTG0_U0_P2_RXCLKDLYTG0_U0_P2(v) \
    (((v) & FM_RXCLKDLYTG0_U0_P2_RXCLKDLYTG0_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800234U)

#define FM_RXCLKDLYTG1_U0_P2_RXCLKDLYTG1_U0_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U0_P2_RXCLKDLYTG1_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U0_P2_RXCLKDLYTG1_U0_P2)
#define GFV_RXCLKDLYTG1_U0_P2_RXCLKDLYTG1_U0_P2(v) \
    (((v) & FM_RXCLKDLYTG1_U0_P2_RXCLKDLYTG1_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800238U)

#define FM_RXCLKDLYTG2_U0_P2_RXCLKDLYTG2_U0_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U0_P2_RXCLKDLYTG2_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U0_P2_RXCLKDLYTG2_U0_P2)
#define GFV_RXCLKDLYTG2_U0_P2_RXCLKDLYTG2_U0_P2(v) \
    (((v) & FM_RXCLKDLYTG2_U0_P2_RXCLKDLYTG2_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80023cU)

#define FM_RXCLKDLYTG3_U0_P2_RXCLKDLYTG3_U0_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U0_P2_RXCLKDLYTG3_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U0_P2_RXCLKDLYTG3_U0_P2)
#define GFV_RXCLKDLYTG3_U0_P2_RXCLKDLYTG3_U0_P2(v) \
    (((v) & FM_RXCLKDLYTG3_U0_P2_RXCLKDLYTG3_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800240U)

#define FM_RXCLKCDLYTG0_U0_P2_RXCLKCDLYTG0_U0_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U0_P2_RXCLKCDLYTG0_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U0_P2_RXCLKCDLYTG0_U0_P2)
#define GFV_RXCLKCDLYTG0_U0_P2_RXCLKCDLYTG0_U0_P2(v) \
    (((v) & FM_RXCLKCDLYTG0_U0_P2_RXCLKCDLYTG0_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800244U)

#define FM_RXCLKCDLYTG1_U0_P2_RXCLKCDLYTG1_U0_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U0_P2_RXCLKCDLYTG1_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U0_P2_RXCLKCDLYTG1_U0_P2)
#define GFV_RXCLKCDLYTG1_U0_P2_RXCLKCDLYTG1_U0_P2(v) \
    (((v) & FM_RXCLKCDLYTG1_U0_P2_RXCLKCDLYTG1_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800248U)

#define FM_RXCLKCDLYTG2_U0_P2_RXCLKCDLYTG2_U0_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U0_P2_RXCLKCDLYTG2_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U0_P2_RXCLKCDLYTG2_U0_P2)
#define GFV_RXCLKCDLYTG2_U0_P2_RXCLKCDLYTG2_U0_P2(v) \
    (((v) & FM_RXCLKCDLYTG2_U0_P2_RXCLKCDLYTG2_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80024cU)

#define FM_RXCLKCDLYTG3_U0_P2_RXCLKCDLYTG3_U0_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U0_P2_RXCLKCDLYTG3_U0_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U0_P2_RXCLKCDLYTG3_U0_P2)
#define GFV_RXCLKCDLYTG3_U0_P2_RXCLKCDLYTG3_U0_P2(v) \
    (((v) & FM_RXCLKCDLYTG3_U0_P2_RXCLKCDLYTG3_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x8002b8U)

#define FM_PPTDQSCNTINVTRNTG0_P2_PPTDQSCNTINVTRNTG0_P2  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG0_P2_PPTDQSCNTINVTRNTG0_P2(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG0_P2_PPTDQSCNTINVTRNTG0_P2)
#define GFV_PPTDQSCNTINVTRNTG0_P2_PPTDQSCNTINVTRNTG0_P2(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG0_P2_PPTDQSCNTINVTRNTG0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x8002bcU)

#define FM_PPTDQSCNTINVTRNTG1_P2_PPTDQSCNTINVTRNTG1_P2  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG1_P2_PPTDQSCNTINVTRNTG1_P2(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG1_P2_PPTDQSCNTINVTRNTG1_P2)
#define GFV_PPTDQSCNTINVTRNTG1_P2_PPTDQSCNTINVTRNTG1_P2(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG1_P2_PPTDQSCNTINVTRNTG1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800300U)

#define FM_TXDQDLYTG0_R0_P2_TXDQDLYTG0_R0_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R0_P2_TXDQDLYTG0_R0_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R0_P2_TXDQDLYTG0_R0_P2)
#define GFV_TXDQDLYTG0_R0_P2_TXDQDLYTG0_R0_P2(v) \
    (((v) & FM_TXDQDLYTG0_R0_P2_TXDQDLYTG0_R0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800304U)

#define FM_TXDQDLYTG1_R0_P2_TXDQDLYTG1_R0_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R0_P2_TXDQDLYTG1_R0_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R0_P2_TXDQDLYTG1_R0_P2)
#define GFV_TXDQDLYTG1_R0_P2_TXDQDLYTG1_R0_P2(v) \
    (((v) & FM_TXDQDLYTG1_R0_P2_TXDQDLYTG1_R0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800308U)

#define FM_TXDQDLYTG2_R0_P2_TXDQDLYTG2_R0_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R0_P2_TXDQDLYTG2_R0_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R0_P2_TXDQDLYTG2_R0_P2)
#define GFV_TXDQDLYTG2_R0_P2_TXDQDLYTG2_R0_P2(v) \
    (((v) & FM_TXDQDLYTG2_R0_P2_TXDQDLYTG2_R0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80030cU)

#define FM_TXDQDLYTG3_R0_P2_TXDQDLYTG3_R0_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R0_P2_TXDQDLYTG3_R0_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R0_P2_TXDQDLYTG3_R0_P2)
#define GFV_TXDQDLYTG3_R0_P2_TXDQDLYTG3_R0_P2(v) \
    (((v) & FM_TXDQDLYTG3_R0_P2_TXDQDLYTG3_R0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800340U)

#define FM_TXDQSDLYTG0_U0_P2_TXDQSDLYTG0_U0_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U0_P2_TXDQSDLYTG0_U0_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U0_P2_TXDQSDLYTG0_U0_P2)
#define GFV_TXDQSDLYTG0_U0_P2_TXDQSDLYTG0_U0_P2(v) \
    (((v) & FM_TXDQSDLYTG0_U0_P2_TXDQSDLYTG0_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800344U)

#define FM_TXDQSDLYTG1_U0_P2_TXDQSDLYTG1_U0_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U0_P2_TXDQSDLYTG1_U0_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U0_P2_TXDQSDLYTG1_U0_P2)
#define GFV_TXDQSDLYTG1_U0_P2_TXDQSDLYTG1_U0_P2(v) \
    (((v) & FM_TXDQSDLYTG1_U0_P2_TXDQSDLYTG1_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800348U)

#define FM_TXDQSDLYTG2_U0_P2_TXDQSDLYTG2_U0_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U0_P2_TXDQSDLYTG2_U0_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U0_P2_TXDQSDLYTG2_U0_P2)
#define GFV_TXDQSDLYTG2_U0_P2_TXDQSDLYTG2_U0_P2(v) \
    (((v) & FM_TXDQSDLYTG2_U0_P2_TXDQSDLYTG2_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80034cU)

#define FM_TXDQSDLYTG3_U0_P2_TXDQSDLYTG3_U0_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U0_P2_TXDQSDLYTG3_U0_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U0_P2_TXDQSDLYTG3_U0_P2)
#define GFV_TXDQSDLYTG3_U0_P2_TXDQSDLYTG3_U0_P2(v) \
    (((v) & FM_TXDQSDLYTG3_U0_P2_TXDQSDLYTG3_U0_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800504U)

#define FM_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P2_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80050cU)

#define FM_DQDQSRCVCNTRL_B1_P2_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B1_P2_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B1_P2_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B1_P2_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P2_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B1_P2_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B1_P2_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B1_P2_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B1_P2_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P2_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B1_P2_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B1_P2_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B1_P2_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B1_P2_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P2_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B1_P2_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B1_P2_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800524U)

#define FM_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P2_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80052cU)

#define FM_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P2_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800534U)

#define FM_TXODTDRVSTREN_B1_P2_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B1_P2_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B1_P2_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B1_P2_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P2_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B1_P2_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B1_P2_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B1_P2_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B1_P2_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P2_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80057cU)

#define FM_TXSLEWRATE_B1_P2_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B1_P2_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B1_P2_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B1_P2_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B1_P2_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B1_P2_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B1_P2_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B1_P2_TXPREN)
#define GFV_TXSLEWRATE_B1_P2_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B1_P2_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B1_P2_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B1_P2_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B1_P2_TXPREP)
#define GFV_TXSLEWRATE_B1_P2_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B1_P2_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800600U)

#define FM_RXENDLYTG0_U1_P2_RXENDLYTG0_U1_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U1_P2_RXENDLYTG0_U1_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U1_P2_RXENDLYTG0_U1_P2)
#define GFV_RXENDLYTG0_U1_P2_RXENDLYTG0_U1_P2(v) \
    (((v) & FM_RXENDLYTG0_U1_P2_RXENDLYTG0_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800604U)

#define FM_RXENDLYTG1_U1_P2_RXENDLYTG1_U1_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U1_P2_RXENDLYTG1_U1_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U1_P2_RXENDLYTG1_U1_P2)
#define GFV_RXENDLYTG1_U1_P2_RXENDLYTG1_U1_P2(v) \
    (((v) & FM_RXENDLYTG1_U1_P2_RXENDLYTG1_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800608U)

#define FM_RXENDLYTG2_U1_P2_RXENDLYTG2_U1_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U1_P2_RXENDLYTG2_U1_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U1_P2_RXENDLYTG2_U1_P2)
#define GFV_RXENDLYTG2_U1_P2_RXENDLYTG2_U1_P2(v) \
    (((v) & FM_RXENDLYTG2_U1_P2_RXENDLYTG2_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80060cU)

#define FM_RXENDLYTG3_U1_P2_RXENDLYTG3_U1_P2    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U1_P2_RXENDLYTG3_U1_P2(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U1_P2_RXENDLYTG3_U1_P2)
#define GFV_RXENDLYTG3_U1_P2_RXENDLYTG3_U1_P2(v) \
    (((v) & FM_RXENDLYTG3_U1_P2_RXENDLYTG3_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800630U)

#define FM_RXCLKDLYTG0_U1_P2_RXCLKDLYTG0_U1_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U1_P2_RXCLKDLYTG0_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U1_P2_RXCLKDLYTG0_U1_P2)
#define GFV_RXCLKDLYTG0_U1_P2_RXCLKDLYTG0_U1_P2(v) \
    (((v) & FM_RXCLKDLYTG0_U1_P2_RXCLKDLYTG0_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800634U)

#define FM_RXCLKDLYTG1_U1_P2_RXCLKDLYTG1_U1_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U1_P2_RXCLKDLYTG1_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U1_P2_RXCLKDLYTG1_U1_P2)
#define GFV_RXCLKDLYTG1_U1_P2_RXCLKDLYTG1_U1_P2(v) \
    (((v) & FM_RXCLKDLYTG1_U1_P2_RXCLKDLYTG1_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800638U)

#define FM_RXCLKDLYTG2_U1_P2_RXCLKDLYTG2_U1_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U1_P2_RXCLKDLYTG2_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U1_P2_RXCLKDLYTG2_U1_P2)
#define GFV_RXCLKDLYTG2_U1_P2_RXCLKDLYTG2_U1_P2(v) \
    (((v) & FM_RXCLKDLYTG2_U1_P2_RXCLKDLYTG2_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80063cU)

#define FM_RXCLKDLYTG3_U1_P2_RXCLKDLYTG3_U1_P2  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U1_P2_RXCLKDLYTG3_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U1_P2_RXCLKDLYTG3_U1_P2)
#define GFV_RXCLKDLYTG3_U1_P2_RXCLKDLYTG3_U1_P2(v) \
    (((v) & FM_RXCLKDLYTG3_U1_P2_RXCLKDLYTG3_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800640U)

#define FM_RXCLKCDLYTG0_U1_P2_RXCLKCDLYTG0_U1_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U1_P2_RXCLKCDLYTG0_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U1_P2_RXCLKCDLYTG0_U1_P2)
#define GFV_RXCLKCDLYTG0_U1_P2_RXCLKCDLYTG0_U1_P2(v) \
    (((v) & FM_RXCLKCDLYTG0_U1_P2_RXCLKCDLYTG0_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800644U)

#define FM_RXCLKCDLYTG1_U1_P2_RXCLKCDLYTG1_U1_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U1_P2_RXCLKCDLYTG1_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U1_P2_RXCLKCDLYTG1_U1_P2)
#define GFV_RXCLKCDLYTG1_U1_P2_RXCLKCDLYTG1_U1_P2(v) \
    (((v) & FM_RXCLKCDLYTG1_U1_P2_RXCLKCDLYTG1_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800648U)

#define FM_RXCLKCDLYTG2_U1_P2_RXCLKCDLYTG2_U1_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U1_P2_RXCLKCDLYTG2_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U1_P2_RXCLKCDLYTG2_U1_P2)
#define GFV_RXCLKCDLYTG2_U1_P2_RXCLKCDLYTG2_U1_P2(v) \
    (((v) & FM_RXCLKCDLYTG2_U1_P2_RXCLKCDLYTG2_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80064cU)

#define FM_RXCLKCDLYTG3_U1_P2_RXCLKCDLYTG3_U1_P2    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U1_P2_RXCLKCDLYTG3_U1_P2(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U1_P2_RXCLKCDLYTG3_U1_P2)
#define GFV_RXCLKCDLYTG3_U1_P2_RXCLKCDLYTG3_U1_P2(v) \
    (((v) & FM_RXCLKCDLYTG3_U1_P2_RXCLKCDLYTG3_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800700U)

#define FM_TXDQDLYTG0_R1_P2_TXDQDLYTG0_R1_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R1_P2_TXDQDLYTG0_R1_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R1_P2_TXDQDLYTG0_R1_P2)
#define GFV_TXDQDLYTG0_R1_P2_TXDQDLYTG0_R1_P2(v) \
    (((v) & FM_TXDQDLYTG0_R1_P2_TXDQDLYTG0_R1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800704U)

#define FM_TXDQDLYTG1_R1_P2_TXDQDLYTG1_R1_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R1_P2_TXDQDLYTG1_R1_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R1_P2_TXDQDLYTG1_R1_P2)
#define GFV_TXDQDLYTG1_R1_P2_TXDQDLYTG1_R1_P2(v) \
    (((v) & FM_TXDQDLYTG1_R1_P2_TXDQDLYTG1_R1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800708U)

#define FM_TXDQDLYTG2_R1_P2_TXDQDLYTG2_R1_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R1_P2_TXDQDLYTG2_R1_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R1_P2_TXDQDLYTG2_R1_P2)
#define GFV_TXDQDLYTG2_R1_P2_TXDQDLYTG2_R1_P2(v) \
    (((v) & FM_TXDQDLYTG2_R1_P2_TXDQDLYTG2_R1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80070cU)

#define FM_TXDQDLYTG3_R1_P2_TXDQDLYTG3_R1_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R1_P2_TXDQDLYTG3_R1_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R1_P2_TXDQDLYTG3_R1_P2)
#define GFV_TXDQDLYTG3_R1_P2_TXDQDLYTG3_R1_P2(v) \
    (((v) & FM_TXDQDLYTG3_R1_P2_TXDQDLYTG3_R1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800740U)

#define FM_TXDQSDLYTG0_U1_P2_TXDQSDLYTG0_U1_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U1_P2_TXDQSDLYTG0_U1_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U1_P2_TXDQSDLYTG0_U1_P2)
#define GFV_TXDQSDLYTG0_U1_P2_TXDQSDLYTG0_U1_P2(v) \
    (((v) & FM_TXDQSDLYTG0_U1_P2_TXDQSDLYTG0_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800744U)

#define FM_TXDQSDLYTG1_U1_P2_TXDQSDLYTG1_U1_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U1_P2_TXDQSDLYTG1_U1_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U1_P2_TXDQSDLYTG1_U1_P2)
#define GFV_TXDQSDLYTG1_U1_P2_TXDQSDLYTG1_U1_P2(v) \
    (((v) & FM_TXDQSDLYTG1_U1_P2_TXDQSDLYTG1_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800748U)

#define FM_TXDQSDLYTG2_U1_P2_TXDQSDLYTG2_U1_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U1_P2_TXDQSDLYTG2_U1_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U1_P2_TXDQSDLYTG2_U1_P2)
#define GFV_TXDQSDLYTG2_U1_P2_TXDQSDLYTG2_U1_P2(v) \
    (((v) & FM_TXDQSDLYTG2_U1_P2_TXDQSDLYTG2_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80074cU)

#define FM_TXDQSDLYTG3_U1_P2_TXDQSDLYTG3_U1_P2  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U1_P2_TXDQSDLYTG3_U1_P2(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U1_P2_TXDQSDLYTG3_U1_P2)
#define GFV_TXDQSDLYTG3_U1_P2_TXDQSDLYTG3_U1_P2(v) \
    (((v) & FM_TXDQSDLYTG3_U1_P2_TXDQSDLYTG3_U1_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800b00U)

#define FM_TXDQDLYTG0_R2_P2_TXDQDLYTG0_R2_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R2_P2_TXDQDLYTG0_R2_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R2_P2_TXDQDLYTG0_R2_P2)
#define GFV_TXDQDLYTG0_R2_P2_TXDQDLYTG0_R2_P2(v) \
    (((v) & FM_TXDQDLYTG0_R2_P2_TXDQDLYTG0_R2_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800b04U)

#define FM_TXDQDLYTG1_R2_P2_TXDQDLYTG1_R2_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R2_P2_TXDQDLYTG1_R2_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R2_P2_TXDQDLYTG1_R2_P2)
#define GFV_TXDQDLYTG1_R2_P2_TXDQDLYTG1_R2_P2(v) \
    (((v) & FM_TXDQDLYTG1_R2_P2_TXDQDLYTG1_R2_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800b08U)

#define FM_TXDQDLYTG2_R2_P2_TXDQDLYTG2_R2_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R2_P2_TXDQDLYTG2_R2_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R2_P2_TXDQDLYTG2_R2_P2)
#define GFV_TXDQDLYTG2_R2_P2_TXDQDLYTG2_R2_P2(v) \
    (((v) & FM_TXDQDLYTG2_R2_P2_TXDQDLYTG2_R2_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800b0cU)

#define FM_TXDQDLYTG3_R2_P2_TXDQDLYTG3_R2_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R2_P2_TXDQDLYTG3_R2_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R2_P2_TXDQDLYTG3_R2_P2)
#define GFV_TXDQDLYTG3_R2_P2_TXDQDLYTG3_R2_P2(v) \
    (((v) & FM_TXDQDLYTG3_R2_P2_TXDQDLYTG3_R2_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800f00U)

#define FM_TXDQDLYTG0_R3_P2_TXDQDLYTG0_R3_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R3_P2_TXDQDLYTG0_R3_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R3_P2_TXDQDLYTG0_R3_P2)
#define GFV_TXDQDLYTG0_R3_P2_TXDQDLYTG0_R3_P2(v) \
    (((v) & FM_TXDQDLYTG0_R3_P2_TXDQDLYTG0_R3_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800f04U)

#define FM_TXDQDLYTG1_R3_P2_TXDQDLYTG1_R3_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R3_P2_TXDQDLYTG1_R3_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R3_P2_TXDQDLYTG1_R3_P2)
#define GFV_TXDQDLYTG1_R3_P2_TXDQDLYTG1_R3_P2(v) \
    (((v) & FM_TXDQDLYTG1_R3_P2_TXDQDLYTG1_R3_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800f08U)

#define FM_TXDQDLYTG2_R3_P2_TXDQDLYTG2_R3_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R3_P2_TXDQDLYTG2_R3_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R3_P2_TXDQDLYTG2_R3_P2)
#define GFV_TXDQDLYTG2_R3_P2_TXDQDLYTG2_R3_P2(v) \
    (((v) & FM_TXDQDLYTG2_R3_P2_TXDQDLYTG2_R3_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x800f0cU)

#define FM_TXDQDLYTG3_R3_P2_TXDQDLYTG3_R3_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R3_P2_TXDQDLYTG3_R3_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R3_P2_TXDQDLYTG3_R3_P2)
#define GFV_TXDQDLYTG3_R3_P2_TXDQDLYTG3_R3_P2(v) \
    (((v) & FM_TXDQDLYTG3_R3_P2_TXDQDLYTG3_R3_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801300U)

#define FM_TXDQDLYTG0_R4_P2_TXDQDLYTG0_R4_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R4_P2_TXDQDLYTG0_R4_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R4_P2_TXDQDLYTG0_R4_P2)
#define GFV_TXDQDLYTG0_R4_P2_TXDQDLYTG0_R4_P2(v) \
    (((v) & FM_TXDQDLYTG0_R4_P2_TXDQDLYTG0_R4_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801304U)

#define FM_TXDQDLYTG1_R4_P2_TXDQDLYTG1_R4_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R4_P2_TXDQDLYTG1_R4_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R4_P2_TXDQDLYTG1_R4_P2)
#define GFV_TXDQDLYTG1_R4_P2_TXDQDLYTG1_R4_P2(v) \
    (((v) & FM_TXDQDLYTG1_R4_P2_TXDQDLYTG1_R4_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801308U)

#define FM_TXDQDLYTG2_R4_P2_TXDQDLYTG2_R4_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R4_P2_TXDQDLYTG2_R4_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R4_P2_TXDQDLYTG2_R4_P2)
#define GFV_TXDQDLYTG2_R4_P2_TXDQDLYTG2_R4_P2(v) \
    (((v) & FM_TXDQDLYTG2_R4_P2_TXDQDLYTG2_R4_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80130cU)

#define FM_TXDQDLYTG3_R4_P2_TXDQDLYTG3_R4_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R4_P2_TXDQDLYTG3_R4_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R4_P2_TXDQDLYTG3_R4_P2)
#define GFV_TXDQDLYTG3_R4_P2_TXDQDLYTG3_R4_P2(v) \
    (((v) & FM_TXDQDLYTG3_R4_P2_TXDQDLYTG3_R4_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801700U)

#define FM_TXDQDLYTG0_R5_P2_TXDQDLYTG0_R5_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R5_P2_TXDQDLYTG0_R5_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R5_P2_TXDQDLYTG0_R5_P2)
#define GFV_TXDQDLYTG0_R5_P2_TXDQDLYTG0_R5_P2(v) \
    (((v) & FM_TXDQDLYTG0_R5_P2_TXDQDLYTG0_R5_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801704U)

#define FM_TXDQDLYTG1_R5_P2_TXDQDLYTG1_R5_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R5_P2_TXDQDLYTG1_R5_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R5_P2_TXDQDLYTG1_R5_P2)
#define GFV_TXDQDLYTG1_R5_P2_TXDQDLYTG1_R5_P2(v) \
    (((v) & FM_TXDQDLYTG1_R5_P2_TXDQDLYTG1_R5_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801708U)

#define FM_TXDQDLYTG2_R5_P2_TXDQDLYTG2_R5_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R5_P2_TXDQDLYTG2_R5_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R5_P2_TXDQDLYTG2_R5_P2)
#define GFV_TXDQDLYTG2_R5_P2_TXDQDLYTG2_R5_P2(v) \
    (((v) & FM_TXDQDLYTG2_R5_P2_TXDQDLYTG2_R5_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80170cU)

#define FM_TXDQDLYTG3_R5_P2_TXDQDLYTG3_R5_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R5_P2_TXDQDLYTG3_R5_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R5_P2_TXDQDLYTG3_R5_P2)
#define GFV_TXDQDLYTG3_R5_P2_TXDQDLYTG3_R5_P2(v) \
    (((v) & FM_TXDQDLYTG3_R5_P2_TXDQDLYTG3_R5_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801b00U)

#define FM_TXDQDLYTG0_R6_P2_TXDQDLYTG0_R6_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R6_P2_TXDQDLYTG0_R6_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R6_P2_TXDQDLYTG0_R6_P2)
#define GFV_TXDQDLYTG0_R6_P2_TXDQDLYTG0_R6_P2(v) \
    (((v) & FM_TXDQDLYTG0_R6_P2_TXDQDLYTG0_R6_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801b04U)

#define FM_TXDQDLYTG1_R6_P2_TXDQDLYTG1_R6_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R6_P2_TXDQDLYTG1_R6_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R6_P2_TXDQDLYTG1_R6_P2)
#define GFV_TXDQDLYTG1_R6_P2_TXDQDLYTG1_R6_P2(v) \
    (((v) & FM_TXDQDLYTG1_R6_P2_TXDQDLYTG1_R6_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801b08U)

#define FM_TXDQDLYTG2_R6_P2_TXDQDLYTG2_R6_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R6_P2_TXDQDLYTG2_R6_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R6_P2_TXDQDLYTG2_R6_P2)
#define GFV_TXDQDLYTG2_R6_P2_TXDQDLYTG2_R6_P2(v) \
    (((v) & FM_TXDQDLYTG2_R6_P2_TXDQDLYTG2_R6_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801b0cU)

#define FM_TXDQDLYTG3_R6_P2_TXDQDLYTG3_R6_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R6_P2_TXDQDLYTG3_R6_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R6_P2_TXDQDLYTG3_R6_P2)
#define GFV_TXDQDLYTG3_R6_P2_TXDQDLYTG3_R6_P2(v) \
    (((v) & FM_TXDQDLYTG3_R6_P2_TXDQDLYTG3_R6_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801f00U)

#define FM_TXDQDLYTG0_R7_P2_TXDQDLYTG0_R7_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R7_P2_TXDQDLYTG0_R7_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R7_P2_TXDQDLYTG0_R7_P2)
#define GFV_TXDQDLYTG0_R7_P2_TXDQDLYTG0_R7_P2(v) \
    (((v) & FM_TXDQDLYTG0_R7_P2_TXDQDLYTG0_R7_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801f04U)

#define FM_TXDQDLYTG1_R7_P2_TXDQDLYTG1_R7_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R7_P2_TXDQDLYTG1_R7_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R7_P2_TXDQDLYTG1_R7_P2)
#define GFV_TXDQDLYTG1_R7_P2_TXDQDLYTG1_R7_P2(v) \
    (((v) & FM_TXDQDLYTG1_R7_P2_TXDQDLYTG1_R7_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801f08U)

#define FM_TXDQDLYTG2_R7_P2_TXDQDLYTG2_R7_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R7_P2_TXDQDLYTG2_R7_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R7_P2_TXDQDLYTG2_R7_P2)
#define GFV_TXDQDLYTG2_R7_P2_TXDQDLYTG2_R7_P2(v) \
    (((v) & FM_TXDQDLYTG2_R7_P2_TXDQDLYTG2_R7_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x801f0cU)

#define FM_TXDQDLYTG3_R7_P2_TXDQDLYTG3_R7_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R7_P2_TXDQDLYTG3_R7_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R7_P2_TXDQDLYTG3_R7_P2)
#define GFV_TXDQDLYTG3_R7_P2_TXDQDLYTG3_R7_P2(v) \
    (((v) & FM_TXDQDLYTG3_R7_P2_TXDQDLYTG3_R7_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x802300U)

#define FM_TXDQDLYTG0_R8_P2_TXDQDLYTG0_R8_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R8_P2_TXDQDLYTG0_R8_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R8_P2_TXDQDLYTG0_R8_P2)
#define GFV_TXDQDLYTG0_R8_P2_TXDQDLYTG0_R8_P2(v) \
    (((v) & FM_TXDQDLYTG0_R8_P2_TXDQDLYTG0_R8_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x802304U)

#define FM_TXDQDLYTG1_R8_P2_TXDQDLYTG1_R8_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R8_P2_TXDQDLYTG1_R8_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R8_P2_TXDQDLYTG1_R8_P2)
#define GFV_TXDQDLYTG1_R8_P2_TXDQDLYTG1_R8_P2(v) \
    (((v) & FM_TXDQDLYTG1_R8_P2_TXDQDLYTG1_R8_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x802308U)

#define FM_TXDQDLYTG2_R8_P2_TXDQDLYTG2_R8_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R8_P2_TXDQDLYTG2_R8_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R8_P2_TXDQDLYTG2_R8_P2)
#define GFV_TXDQDLYTG2_R8_P2_TXDQDLYTG2_R8_P2(v) \
    (((v) & FM_TXDQDLYTG2_R8_P2_TXDQDLYTG2_R8_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0x80230cU)

#define FM_TXDQDLYTG3_R8_P2_TXDQDLYTG3_R8_P2    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R8_P2_TXDQDLYTG3_R8_P2(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R8_P2_TXDQDLYTG3_R8_P2)
#define GFV_TXDQDLYTG3_R8_P2_TXDQDLYTG3_R8_P2(v) \
    (((v) & FM_TXDQDLYTG3_R8_P2_TXDQDLYTG3_R8_P2) >> 0U)

#define DWC_DDRPHYA_DBYTE0_USEDQSENREPLICA_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0000cU)

#define BM_USEDQSENREPLICA_P3_USEDQSENREPLICA_P3    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_DFIMRL_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00080U)

#define FM_DFIMRL_P3_DFIMRL_P3  (0x1fU << 0U)
#define FV_DFIMRL_P3_DFIMRL_P3(v) \
    (((v) << 0U) & FM_DFIMRL_P3_DFIMRL_P3)
#define GFV_DFIMRL_P3_DFIMRL_P3(v) \
    (((v) & FM_DFIMRL_P3_DFIMRL_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00104U)

#define FM_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B0_P3_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0010cU)

#define FM_DQDQSRCVCNTRL_B0_P3_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B0_P3_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B0_P3_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B0_P3_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P3_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B0_P3_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B0_P3_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B0_P3_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B0_P3_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P3_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B0_P3_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B0_P3_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B0_P3_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B0_P3_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B0_P3_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B0_P3_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B0_P3_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXEQUALIZATIONMODE_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00120U)

#define FM_TXEQUALIZATIONMODE_P3_TXEQMODE   (0x3U << 0U)
#define FV_TXEQUALIZATIONMODE_P3_TXEQMODE(v) \
    (((v) << 0U) & FM_TXEQUALIZATIONMODE_P3_TXEQMODE)
#define GFV_TXEQUALIZATIONMODE_P3_TXEQMODE(v) \
    (((v) & FM_TXEQUALIZATIONMODE_P3_TXEQMODE) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00124U)

#define FM_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B0_P3_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0012cU)

#define FM_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B0_P3_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL2_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00130U)

#define BM_DQDQSRCVCNTRL2_P3_ENRXAGRESSIVEPDR   (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00134U)

#define FM_TXODTDRVSTREN_B0_P3_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B0_P3_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B0_P3_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B0_P3_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P3_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B0_P3_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B0_P3_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B0_P3_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B0_P3_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B0_P3_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0017cU)

#define FM_TXSLEWRATE_B0_P3_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B0_P3_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B0_P3_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B0_P3_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B0_P3_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B0_P3_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B0_P3_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B0_P3_TXPREN)
#define GFV_TXSLEWRATE_B0_P3_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B0_P3_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B0_P3_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B0_P3_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B0_P3_TXPREP)
#define GFV_TXSLEWRATE_B0_P3_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B0_P3_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00200U)

#define FM_RXENDLYTG0_U0_P3_RXENDLYTG0_U0_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U0_P3_RXENDLYTG0_U0_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U0_P3_RXENDLYTG0_U0_P3)
#define GFV_RXENDLYTG0_U0_P3_RXENDLYTG0_U0_P3(v) \
    (((v) & FM_RXENDLYTG0_U0_P3_RXENDLYTG0_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00204U)

#define FM_RXENDLYTG1_U0_P3_RXENDLYTG1_U0_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U0_P3_RXENDLYTG1_U0_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U0_P3_RXENDLYTG1_U0_P3)
#define GFV_RXENDLYTG1_U0_P3_RXENDLYTG1_U0_P3(v) \
    (((v) & FM_RXENDLYTG1_U0_P3_RXENDLYTG1_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00208U)

#define FM_RXENDLYTG2_U0_P3_RXENDLYTG2_U0_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U0_P3_RXENDLYTG2_U0_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U0_P3_RXENDLYTG2_U0_P3)
#define GFV_RXENDLYTG2_U0_P3_RXENDLYTG2_U0_P3(v) \
    (((v) & FM_RXENDLYTG2_U0_P3_RXENDLYTG2_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0020cU)

#define FM_RXENDLYTG3_U0_P3_RXENDLYTG3_U0_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U0_P3_RXENDLYTG3_U0_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U0_P3_RXENDLYTG3_U0_P3)
#define GFV_RXENDLYTG3_U0_P3_RXENDLYTG3_U0_P3(v) \
    (((v) & FM_RXENDLYTG3_U0_P3_RXENDLYTG3_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00230U)

#define FM_RXCLKDLYTG0_U0_P3_RXCLKDLYTG0_U0_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U0_P3_RXCLKDLYTG0_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U0_P3_RXCLKDLYTG0_U0_P3)
#define GFV_RXCLKDLYTG0_U0_P3_RXCLKDLYTG0_U0_P3(v) \
    (((v) & FM_RXCLKDLYTG0_U0_P3_RXCLKDLYTG0_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00234U)

#define FM_RXCLKDLYTG1_U0_P3_RXCLKDLYTG1_U0_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U0_P3_RXCLKDLYTG1_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U0_P3_RXCLKDLYTG1_U0_P3)
#define GFV_RXCLKDLYTG1_U0_P3_RXCLKDLYTG1_U0_P3(v) \
    (((v) & FM_RXCLKDLYTG1_U0_P3_RXCLKDLYTG1_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00238U)

#define FM_RXCLKDLYTG2_U0_P3_RXCLKDLYTG2_U0_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U0_P3_RXCLKDLYTG2_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U0_P3_RXCLKDLYTG2_U0_P3)
#define GFV_RXCLKDLYTG2_U0_P3_RXCLKDLYTG2_U0_P3(v) \
    (((v) & FM_RXCLKDLYTG2_U0_P3_RXCLKDLYTG2_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0023cU)

#define FM_RXCLKDLYTG3_U0_P3_RXCLKDLYTG3_U0_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U0_P3_RXCLKDLYTG3_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U0_P3_RXCLKDLYTG3_U0_P3)
#define GFV_RXCLKDLYTG3_U0_P3_RXCLKDLYTG3_U0_P3(v) \
    (((v) & FM_RXCLKDLYTG3_U0_P3_RXCLKDLYTG3_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00240U)

#define FM_RXCLKCDLYTG0_U0_P3_RXCLKCDLYTG0_U0_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U0_P3_RXCLKCDLYTG0_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U0_P3_RXCLKCDLYTG0_U0_P3)
#define GFV_RXCLKCDLYTG0_U0_P3_RXCLKCDLYTG0_U0_P3(v) \
    (((v) & FM_RXCLKCDLYTG0_U0_P3_RXCLKCDLYTG0_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00244U)

#define FM_RXCLKCDLYTG1_U0_P3_RXCLKCDLYTG1_U0_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U0_P3_RXCLKCDLYTG1_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U0_P3_RXCLKCDLYTG1_U0_P3)
#define GFV_RXCLKCDLYTG1_U0_P3_RXCLKCDLYTG1_U0_P3(v) \
    (((v) & FM_RXCLKCDLYTG1_U0_P3_RXCLKCDLYTG1_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00248U)

#define FM_RXCLKCDLYTG2_U0_P3_RXCLKCDLYTG2_U0_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U0_P3_RXCLKCDLYTG2_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U0_P3_RXCLKCDLYTG2_U0_P3)
#define GFV_RXCLKCDLYTG2_U0_P3_RXCLKCDLYTG2_U0_P3(v) \
    (((v) & FM_RXCLKCDLYTG2_U0_P3_RXCLKCDLYTG2_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0024cU)

#define FM_RXCLKCDLYTG3_U0_P3_RXCLKCDLYTG3_U0_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U0_P3_RXCLKCDLYTG3_U0_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U0_P3_RXCLKCDLYTG3_U0_P3)
#define GFV_RXCLKCDLYTG3_U0_P3_RXCLKCDLYTG3_U0_P3(v) \
    (((v) & FM_RXCLKCDLYTG3_U0_P3_RXCLKCDLYTG3_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc002b8U)

#define FM_PPTDQSCNTINVTRNTG0_P3_PPTDQSCNTINVTRNTG0_P3  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG0_P3_PPTDQSCNTINVTRNTG0_P3(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG0_P3_PPTDQSCNTINVTRNTG0_P3)
#define GFV_PPTDQSCNTINVTRNTG0_P3_PPTDQSCNTINVTRNTG0_P3(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG0_P3_PPTDQSCNTINVTRNTG0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_PPTDQSCNTINVTRNTG1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc002bcU)

#define FM_PPTDQSCNTINVTRNTG1_P3_PPTDQSCNTINVTRNTG1_P3  (0xffffU << 0U)
#define FV_PPTDQSCNTINVTRNTG1_P3_PPTDQSCNTINVTRNTG1_P3(v) \
    (((v) << 0U) & FM_PPTDQSCNTINVTRNTG1_P3_PPTDQSCNTINVTRNTG1_P3)
#define GFV_PPTDQSCNTINVTRNTG1_P3_PPTDQSCNTINVTRNTG1_P3(v) \
    (((v) & FM_PPTDQSCNTINVTRNTG1_P3_PPTDQSCNTINVTRNTG1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00300U)

#define FM_TXDQDLYTG0_R0_P3_TXDQDLYTG0_R0_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R0_P3_TXDQDLYTG0_R0_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R0_P3_TXDQDLYTG0_R0_P3)
#define GFV_TXDQDLYTG0_R0_P3_TXDQDLYTG0_R0_P3(v) \
    (((v) & FM_TXDQDLYTG0_R0_P3_TXDQDLYTG0_R0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00304U)

#define FM_TXDQDLYTG1_R0_P3_TXDQDLYTG1_R0_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R0_P3_TXDQDLYTG1_R0_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R0_P3_TXDQDLYTG1_R0_P3)
#define GFV_TXDQDLYTG1_R0_P3_TXDQDLYTG1_R0_P3(v) \
    (((v) & FM_TXDQDLYTG1_R0_P3_TXDQDLYTG1_R0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00308U)

#define FM_TXDQDLYTG2_R0_P3_TXDQDLYTG2_R0_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R0_P3_TXDQDLYTG2_R0_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R0_P3_TXDQDLYTG2_R0_P3)
#define GFV_TXDQDLYTG2_R0_P3_TXDQDLYTG2_R0_P3(v) \
    (((v) & FM_TXDQDLYTG2_R0_P3_TXDQDLYTG2_R0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0030cU)

#define FM_TXDQDLYTG3_R0_P3_TXDQDLYTG3_R0_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R0_P3_TXDQDLYTG3_R0_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R0_P3_TXDQDLYTG3_R0_P3)
#define GFV_TXDQDLYTG3_R0_P3_TXDQDLYTG3_R0_P3(v) \
    (((v) & FM_TXDQDLYTG3_R0_P3_TXDQDLYTG3_R0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00340U)

#define FM_TXDQSDLYTG0_U0_P3_TXDQSDLYTG0_U0_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U0_P3_TXDQSDLYTG0_U0_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U0_P3_TXDQSDLYTG0_U0_P3)
#define GFV_TXDQSDLYTG0_U0_P3_TXDQSDLYTG0_U0_P3(v) \
    (((v) & FM_TXDQSDLYTG0_U0_P3_TXDQSDLYTG0_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00344U)

#define FM_TXDQSDLYTG1_U0_P3_TXDQSDLYTG1_U0_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U0_P3_TXDQSDLYTG1_U0_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U0_P3_TXDQSDLYTG1_U0_P3)
#define GFV_TXDQSDLYTG1_U0_P3_TXDQSDLYTG1_U0_P3(v) \
    (((v) & FM_TXDQSDLYTG1_U0_P3_TXDQSDLYTG1_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00348U)

#define FM_TXDQSDLYTG2_U0_P3_TXDQSDLYTG2_U0_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U0_P3_TXDQSDLYTG2_U0_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U0_P3_TXDQSDLYTG2_U0_P3)
#define GFV_TXDQSDLYTG2_U0_P3_TXDQSDLYTG2_U0_P3(v) \
    (((v) & FM_TXDQSDLYTG2_U0_P3_TXDQSDLYTG2_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0034cU)

#define FM_TXDQSDLYTG3_U0_P3_TXDQSDLYTG3_U0_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U0_P3_TXDQSDLYTG3_U0_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U0_P3_TXDQSDLYTG3_U0_P3)
#define GFV_TXDQSDLYTG3_U0_P3_TXDQSDLYTG3_U0_P3(v) \
    (((v) & FM_TXDQSDLYTG3_U0_P3_TXDQSDLYTG3_U0_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL0_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00504U)

#define FM_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQN)
#define GFV_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQN) >> 6U)

#define FM_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQP)
#define GFV_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL0_B1_P3_DRVSTRENDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0050cU)

#define FM_DQDQSRCVCNTRL_B1_P3_GAINCURRADJ  (0x1fU << 7U)
#define FV_DQDQSRCVCNTRL_B1_P3_GAINCURRADJ(v) \
    (((v) << 7U) & FM_DQDQSRCVCNTRL_B1_P3_GAINCURRADJ)
#define GFV_DQDQSRCVCNTRL_B1_P3_GAINCURRADJ(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P3_GAINCURRADJ) >> 7U)

#define FM_DQDQSRCVCNTRL_B1_P3_MAJORMODEDBYTE   (0x7U << 4U)
#define FV_DQDQSRCVCNTRL_B1_P3_MAJORMODEDBYTE(v) \
    (((v) << 4U) & FM_DQDQSRCVCNTRL_B1_P3_MAJORMODEDBYTE)
#define GFV_DQDQSRCVCNTRL_B1_P3_MAJORMODEDBYTE(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P3_MAJORMODEDBYTE) >> 4U)

#define FM_DQDQSRCVCNTRL_B1_P3_DFECTRL  (0x3U << 2U)
#define FV_DQDQSRCVCNTRL_B1_P3_DFECTRL(v) \
    (((v) << 2U) & FM_DQDQSRCVCNTRL_B1_P3_DFECTRL)
#define GFV_DQDQSRCVCNTRL_B1_P3_DFECTRL(v) \
    (((v) & FM_DQDQSRCVCNTRL_B1_P3_DFECTRL) >> 2U)

#define BM_DQDQSRCVCNTRL_B1_P3_EXTVREFRANGE (0x01U << 1U)

#define BM_DQDQSRCVCNTRL_B1_P3_SELANALOGVREF    (0x01U << 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00524U)

#define FM_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQN (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQN)
#define GFV_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQN(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQN) >> 6U)

#define FM_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQP (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQP)
#define GFV_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL1_B1_P3_DRVSTRENFSDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL2_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0052cU)

#define FM_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQLODQN   (0x3fU << 6U)
#define FV_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQLODQN(v) \
    (((v) << 6U) & FM_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQLODQN)
#define GFV_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQLODQN(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQLODQN) >> 6U)

#define FM_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQHIDQP   (0x3fU << 0U)
#define FV_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQHIDQP(v) \
    (((v) << 0U) & FM_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQHIDQP)
#define GFV_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQHIDQP(v) \
    (((v) & FM_TXIMPEDANCECTRL2_B1_P3_DRVSTRENEQHIDQP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00534U)

#define FM_TXODTDRVSTREN_B1_P3_ODTSTRENN    (0x3fU << 6U)
#define FV_TXODTDRVSTREN_B1_P3_ODTSTRENN(v) \
    (((v) << 6U) & FM_TXODTDRVSTREN_B1_P3_ODTSTRENN)
#define GFV_TXODTDRVSTREN_B1_P3_ODTSTRENN(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P3_ODTSTRENN) >> 6U)

#define FM_TXODTDRVSTREN_B1_P3_ODTSTRENP    (0x3fU << 0U)
#define FV_TXODTDRVSTREN_B1_P3_ODTSTRENP(v) \
    (((v) << 0U) & FM_TXODTDRVSTREN_B1_P3_ODTSTRENP)
#define GFV_TXODTDRVSTREN_B1_P3_ODTSTRENP(v) \
    (((v) & FM_TXODTDRVSTREN_B1_P3_ODTSTRENP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0057cU)

#define FM_TXSLEWRATE_B1_P3_TXPREDRVMODE    (0x7U << 8U)
#define FV_TXSLEWRATE_B1_P3_TXPREDRVMODE(v) \
    (((v) << 8U) & FM_TXSLEWRATE_B1_P3_TXPREDRVMODE)
#define GFV_TXSLEWRATE_B1_P3_TXPREDRVMODE(v) \
    (((v) & FM_TXSLEWRATE_B1_P3_TXPREDRVMODE) >> 8U)

#define FM_TXSLEWRATE_B1_P3_TXPREN  (0xfU << 4U)
#define FV_TXSLEWRATE_B1_P3_TXPREN(v) \
    (((v) << 4U) & FM_TXSLEWRATE_B1_P3_TXPREN)
#define GFV_TXSLEWRATE_B1_P3_TXPREN(v) \
    (((v) & FM_TXSLEWRATE_B1_P3_TXPREN) >> 4U)

#define FM_TXSLEWRATE_B1_P3_TXPREP  (0xfU << 0U)
#define FV_TXSLEWRATE_B1_P3_TXPREP(v) \
    (((v) << 0U) & FM_TXSLEWRATE_B1_P3_TXPREP)
#define GFV_TXSLEWRATE_B1_P3_TXPREP(v) \
    (((v) & FM_TXSLEWRATE_B1_P3_TXPREP) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG0_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00600U)

#define FM_RXENDLYTG0_U1_P3_RXENDLYTG0_U1_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG0_U1_P3_RXENDLYTG0_U1_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG0_U1_P3_RXENDLYTG0_U1_P3)
#define GFV_RXENDLYTG0_U1_P3_RXENDLYTG0_U1_P3(v) \
    (((v) & FM_RXENDLYTG0_U1_P3_RXENDLYTG0_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG1_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00604U)

#define FM_RXENDLYTG1_U1_P3_RXENDLYTG1_U1_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG1_U1_P3_RXENDLYTG1_U1_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG1_U1_P3_RXENDLYTG1_U1_P3)
#define GFV_RXENDLYTG1_U1_P3_RXENDLYTG1_U1_P3(v) \
    (((v) & FM_RXENDLYTG1_U1_P3_RXENDLYTG1_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG2_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00608U)

#define FM_RXENDLYTG2_U1_P3_RXENDLYTG2_U1_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG2_U1_P3_RXENDLYTG2_U1_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG2_U1_P3_RXENDLYTG2_U1_P3)
#define GFV_RXENDLYTG2_U1_P3_RXENDLYTG2_U1_P3(v) \
    (((v) & FM_RXENDLYTG2_U1_P3_RXENDLYTG2_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXENDLYTG3_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0060cU)

#define FM_RXENDLYTG3_U1_P3_RXENDLYTG3_U1_P3    (0x7ffU << 0U)
#define FV_RXENDLYTG3_U1_P3_RXENDLYTG3_U1_P3(v) \
    (((v) << 0U) & FM_RXENDLYTG3_U1_P3_RXENDLYTG3_U1_P3)
#define GFV_RXENDLYTG3_U1_P3_RXENDLYTG3_U1_P3(v) \
    (((v) & FM_RXENDLYTG3_U1_P3_RXENDLYTG3_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00630U)

#define FM_RXCLKDLYTG0_U1_P3_RXCLKDLYTG0_U1_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG0_U1_P3_RXCLKDLYTG0_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG0_U1_P3_RXCLKDLYTG0_U1_P3)
#define GFV_RXCLKDLYTG0_U1_P3_RXCLKDLYTG0_U1_P3(v) \
    (((v) & FM_RXCLKDLYTG0_U1_P3_RXCLKDLYTG0_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00634U)

#define FM_RXCLKDLYTG1_U1_P3_RXCLKDLYTG1_U1_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG1_U1_P3_RXCLKDLYTG1_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG1_U1_P3_RXCLKDLYTG1_U1_P3)
#define GFV_RXCLKDLYTG1_U1_P3_RXCLKDLYTG1_U1_P3(v) \
    (((v) & FM_RXCLKDLYTG1_U1_P3_RXCLKDLYTG1_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00638U)

#define FM_RXCLKDLYTG2_U1_P3_RXCLKDLYTG2_U1_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG2_U1_P3_RXCLKDLYTG2_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG2_U1_P3_RXCLKDLYTG2_U1_P3)
#define GFV_RXCLKDLYTG2_U1_P3_RXCLKDLYTG2_U1_P3(v) \
    (((v) & FM_RXCLKDLYTG2_U1_P3_RXCLKDLYTG2_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0063cU)

#define FM_RXCLKDLYTG3_U1_P3_RXCLKDLYTG3_U1_P3  (0x3fU << 0U)
#define FV_RXCLKDLYTG3_U1_P3_RXCLKDLYTG3_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKDLYTG3_U1_P3_RXCLKDLYTG3_U1_P3)
#define GFV_RXCLKDLYTG3_U1_P3_RXCLKDLYTG3_U1_P3(v) \
    (((v) & FM_RXCLKDLYTG3_U1_P3_RXCLKDLYTG3_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG0_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00640U)

#define FM_RXCLKCDLYTG0_U1_P3_RXCLKCDLYTG0_U1_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG0_U1_P3_RXCLKCDLYTG0_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG0_U1_P3_RXCLKCDLYTG0_U1_P3)
#define GFV_RXCLKCDLYTG0_U1_P3_RXCLKCDLYTG0_U1_P3(v) \
    (((v) & FM_RXCLKCDLYTG0_U1_P3_RXCLKCDLYTG0_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG1_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00644U)

#define FM_RXCLKCDLYTG1_U1_P3_RXCLKCDLYTG1_U1_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG1_U1_P3_RXCLKCDLYTG1_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG1_U1_P3_RXCLKCDLYTG1_U1_P3)
#define GFV_RXCLKCDLYTG1_U1_P3_RXCLKCDLYTG1_U1_P3(v) \
    (((v) & FM_RXCLKCDLYTG1_U1_P3_RXCLKCDLYTG1_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG2_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00648U)

#define FM_RXCLKCDLYTG2_U1_P3_RXCLKCDLYTG2_U1_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG2_U1_P3_RXCLKCDLYTG2_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG2_U1_P3_RXCLKCDLYTG2_U1_P3)
#define GFV_RXCLKCDLYTG2_U1_P3_RXCLKCDLYTG2_U1_P3(v) \
    (((v) & FM_RXCLKCDLYTG2_U1_P3_RXCLKCDLYTG2_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_RXCLKCDLYTG3_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0064cU)

#define FM_RXCLKCDLYTG3_U1_P3_RXCLKCDLYTG3_U1_P3    (0x3fU << 0U)
#define FV_RXCLKCDLYTG3_U1_P3_RXCLKCDLYTG3_U1_P3(v) \
    (((v) << 0U) & FM_RXCLKCDLYTG3_U1_P3_RXCLKCDLYTG3_U1_P3)
#define GFV_RXCLKCDLYTG3_U1_P3_RXCLKCDLYTG3_U1_P3(v) \
    (((v) & FM_RXCLKCDLYTG3_U1_P3_RXCLKCDLYTG3_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00700U)

#define FM_TXDQDLYTG0_R1_P3_TXDQDLYTG0_R1_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R1_P3_TXDQDLYTG0_R1_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R1_P3_TXDQDLYTG0_R1_P3)
#define GFV_TXDQDLYTG0_R1_P3_TXDQDLYTG0_R1_P3(v) \
    (((v) & FM_TXDQDLYTG0_R1_P3_TXDQDLYTG0_R1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00704U)

#define FM_TXDQDLYTG1_R1_P3_TXDQDLYTG1_R1_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R1_P3_TXDQDLYTG1_R1_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R1_P3_TXDQDLYTG1_R1_P3)
#define GFV_TXDQDLYTG1_R1_P3_TXDQDLYTG1_R1_P3(v) \
    (((v) & FM_TXDQDLYTG1_R1_P3_TXDQDLYTG1_R1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00708U)

#define FM_TXDQDLYTG2_R1_P3_TXDQDLYTG2_R1_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R1_P3_TXDQDLYTG2_R1_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R1_P3_TXDQDLYTG2_R1_P3)
#define GFV_TXDQDLYTG2_R1_P3_TXDQDLYTG2_R1_P3(v) \
    (((v) & FM_TXDQDLYTG2_R1_P3_TXDQDLYTG2_R1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0070cU)

#define FM_TXDQDLYTG3_R1_P3_TXDQDLYTG3_R1_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R1_P3_TXDQDLYTG3_R1_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R1_P3_TXDQDLYTG3_R1_P3)
#define GFV_TXDQDLYTG3_R1_P3_TXDQDLYTG3_R1_P3(v) \
    (((v) & FM_TXDQDLYTG3_R1_P3_TXDQDLYTG3_R1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00740U)

#define FM_TXDQSDLYTG0_U1_P3_TXDQSDLYTG0_U1_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG0_U1_P3_TXDQSDLYTG0_U1_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG0_U1_P3_TXDQSDLYTG0_U1_P3)
#define GFV_TXDQSDLYTG0_U1_P3_TXDQSDLYTG0_U1_P3(v) \
    (((v) & FM_TXDQSDLYTG0_U1_P3_TXDQSDLYTG0_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00744U)

#define FM_TXDQSDLYTG1_U1_P3_TXDQSDLYTG1_U1_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG1_U1_P3_TXDQSDLYTG1_U1_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG1_U1_P3_TXDQSDLYTG1_U1_P3)
#define GFV_TXDQSDLYTG1_U1_P3_TXDQSDLYTG1_U1_P3(v) \
    (((v) & FM_TXDQSDLYTG1_U1_P3_TXDQSDLYTG1_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00748U)

#define FM_TXDQSDLYTG2_U1_P3_TXDQSDLYTG2_U1_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG2_U1_P3_TXDQSDLYTG2_U1_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG2_U1_P3_TXDQSDLYTG2_U1_P3)
#define GFV_TXDQSDLYTG2_U1_P3_TXDQSDLYTG2_U1_P3(v) \
    (((v) & FM_TXDQSDLYTG2_U1_P3_TXDQSDLYTG2_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQSDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0074cU)

#define FM_TXDQSDLYTG3_U1_P3_TXDQSDLYTG3_U1_P3  (0x3ffU << 0U)
#define FV_TXDQSDLYTG3_U1_P3_TXDQSDLYTG3_U1_P3(v) \
    (((v) << 0U) & FM_TXDQSDLYTG3_U1_P3_TXDQSDLYTG3_U1_P3)
#define GFV_TXDQSDLYTG3_U1_P3_TXDQSDLYTG3_U1_P3(v) \
    (((v) & FM_TXDQSDLYTG3_U1_P3_TXDQSDLYTG3_U1_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00b00U)

#define FM_TXDQDLYTG0_R2_P3_TXDQDLYTG0_R2_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R2_P3_TXDQDLYTG0_R2_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R2_P3_TXDQDLYTG0_R2_P3)
#define GFV_TXDQDLYTG0_R2_P3_TXDQDLYTG0_R2_P3(v) \
    (((v) & FM_TXDQDLYTG0_R2_P3_TXDQDLYTG0_R2_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00b04U)

#define FM_TXDQDLYTG1_R2_P3_TXDQDLYTG1_R2_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R2_P3_TXDQDLYTG1_R2_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R2_P3_TXDQDLYTG1_R2_P3)
#define GFV_TXDQDLYTG1_R2_P3_TXDQDLYTG1_R2_P3(v) \
    (((v) & FM_TXDQDLYTG1_R2_P3_TXDQDLYTG1_R2_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00b08U)

#define FM_TXDQDLYTG2_R2_P3_TXDQDLYTG2_R2_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R2_P3_TXDQDLYTG2_R2_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R2_P3_TXDQDLYTG2_R2_P3)
#define GFV_TXDQDLYTG2_R2_P3_TXDQDLYTG2_R2_P3(v) \
    (((v) & FM_TXDQDLYTG2_R2_P3_TXDQDLYTG2_R2_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00b0cU)

#define FM_TXDQDLYTG3_R2_P3_TXDQDLYTG3_R2_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R2_P3_TXDQDLYTG3_R2_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R2_P3_TXDQDLYTG3_R2_P3)
#define GFV_TXDQDLYTG3_R2_P3_TXDQDLYTG3_R2_P3(v) \
    (((v) & FM_TXDQDLYTG3_R2_P3_TXDQDLYTG3_R2_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00f00U)

#define FM_TXDQDLYTG0_R3_P3_TXDQDLYTG0_R3_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R3_P3_TXDQDLYTG0_R3_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R3_P3_TXDQDLYTG0_R3_P3)
#define GFV_TXDQDLYTG0_R3_P3_TXDQDLYTG0_R3_P3(v) \
    (((v) & FM_TXDQDLYTG0_R3_P3_TXDQDLYTG0_R3_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00f04U)

#define FM_TXDQDLYTG1_R3_P3_TXDQDLYTG1_R3_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R3_P3_TXDQDLYTG1_R3_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R3_P3_TXDQDLYTG1_R3_P3)
#define GFV_TXDQDLYTG1_R3_P3_TXDQDLYTG1_R3_P3(v) \
    (((v) & FM_TXDQDLYTG1_R3_P3_TXDQDLYTG1_R3_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00f08U)

#define FM_TXDQDLYTG2_R3_P3_TXDQDLYTG2_R3_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R3_P3_TXDQDLYTG2_R3_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R3_P3_TXDQDLYTG2_R3_P3)
#define GFV_TXDQDLYTG2_R3_P3_TXDQDLYTG2_R3_P3(v) \
    (((v) & FM_TXDQDLYTG2_R3_P3_TXDQDLYTG2_R3_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc00f0cU)

#define FM_TXDQDLYTG3_R3_P3_TXDQDLYTG3_R3_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R3_P3_TXDQDLYTG3_R3_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R3_P3_TXDQDLYTG3_R3_P3)
#define GFV_TXDQDLYTG3_R3_P3_TXDQDLYTG3_R3_P3(v) \
    (((v) & FM_TXDQDLYTG3_R3_P3_TXDQDLYTG3_R3_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01300U)

#define FM_TXDQDLYTG0_R4_P3_TXDQDLYTG0_R4_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R4_P3_TXDQDLYTG0_R4_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R4_P3_TXDQDLYTG0_R4_P3)
#define GFV_TXDQDLYTG0_R4_P3_TXDQDLYTG0_R4_P3(v) \
    (((v) & FM_TXDQDLYTG0_R4_P3_TXDQDLYTG0_R4_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01304U)

#define FM_TXDQDLYTG1_R4_P3_TXDQDLYTG1_R4_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R4_P3_TXDQDLYTG1_R4_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R4_P3_TXDQDLYTG1_R4_P3)
#define GFV_TXDQDLYTG1_R4_P3_TXDQDLYTG1_R4_P3(v) \
    (((v) & FM_TXDQDLYTG1_R4_P3_TXDQDLYTG1_R4_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01308U)

#define FM_TXDQDLYTG2_R4_P3_TXDQDLYTG2_R4_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R4_P3_TXDQDLYTG2_R4_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R4_P3_TXDQDLYTG2_R4_P3)
#define GFV_TXDQDLYTG2_R4_P3_TXDQDLYTG2_R4_P3(v) \
    (((v) & FM_TXDQDLYTG2_R4_P3_TXDQDLYTG2_R4_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0130cU)

#define FM_TXDQDLYTG3_R4_P3_TXDQDLYTG3_R4_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R4_P3_TXDQDLYTG3_R4_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R4_P3_TXDQDLYTG3_R4_P3)
#define GFV_TXDQDLYTG3_R4_P3_TXDQDLYTG3_R4_P3(v) \
    (((v) & FM_TXDQDLYTG3_R4_P3_TXDQDLYTG3_R4_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01700U)

#define FM_TXDQDLYTG0_R5_P3_TXDQDLYTG0_R5_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R5_P3_TXDQDLYTG0_R5_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R5_P3_TXDQDLYTG0_R5_P3)
#define GFV_TXDQDLYTG0_R5_P3_TXDQDLYTG0_R5_P3(v) \
    (((v) & FM_TXDQDLYTG0_R5_P3_TXDQDLYTG0_R5_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01704U)

#define FM_TXDQDLYTG1_R5_P3_TXDQDLYTG1_R5_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R5_P3_TXDQDLYTG1_R5_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R5_P3_TXDQDLYTG1_R5_P3)
#define GFV_TXDQDLYTG1_R5_P3_TXDQDLYTG1_R5_P3(v) \
    (((v) & FM_TXDQDLYTG1_R5_P3_TXDQDLYTG1_R5_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01708U)

#define FM_TXDQDLYTG2_R5_P3_TXDQDLYTG2_R5_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R5_P3_TXDQDLYTG2_R5_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R5_P3_TXDQDLYTG2_R5_P3)
#define GFV_TXDQDLYTG2_R5_P3_TXDQDLYTG2_R5_P3(v) \
    (((v) & FM_TXDQDLYTG2_R5_P3_TXDQDLYTG2_R5_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0170cU)

#define FM_TXDQDLYTG3_R5_P3_TXDQDLYTG3_R5_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R5_P3_TXDQDLYTG3_R5_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R5_P3_TXDQDLYTG3_R5_P3)
#define GFV_TXDQDLYTG3_R5_P3_TXDQDLYTG3_R5_P3(v) \
    (((v) & FM_TXDQDLYTG3_R5_P3_TXDQDLYTG3_R5_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01b00U)

#define FM_TXDQDLYTG0_R6_P3_TXDQDLYTG0_R6_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R6_P3_TXDQDLYTG0_R6_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R6_P3_TXDQDLYTG0_R6_P3)
#define GFV_TXDQDLYTG0_R6_P3_TXDQDLYTG0_R6_P3(v) \
    (((v) & FM_TXDQDLYTG0_R6_P3_TXDQDLYTG0_R6_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01b04U)

#define FM_TXDQDLYTG1_R6_P3_TXDQDLYTG1_R6_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R6_P3_TXDQDLYTG1_R6_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R6_P3_TXDQDLYTG1_R6_P3)
#define GFV_TXDQDLYTG1_R6_P3_TXDQDLYTG1_R6_P3(v) \
    (((v) & FM_TXDQDLYTG1_R6_P3_TXDQDLYTG1_R6_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01b08U)

#define FM_TXDQDLYTG2_R6_P3_TXDQDLYTG2_R6_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R6_P3_TXDQDLYTG2_R6_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R6_P3_TXDQDLYTG2_R6_P3)
#define GFV_TXDQDLYTG2_R6_P3_TXDQDLYTG2_R6_P3(v) \
    (((v) & FM_TXDQDLYTG2_R6_P3_TXDQDLYTG2_R6_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01b0cU)

#define FM_TXDQDLYTG3_R6_P3_TXDQDLYTG3_R6_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R6_P3_TXDQDLYTG3_R6_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R6_P3_TXDQDLYTG3_R6_P3)
#define GFV_TXDQDLYTG3_R6_P3_TXDQDLYTG3_R6_P3(v) \
    (((v) & FM_TXDQDLYTG3_R6_P3_TXDQDLYTG3_R6_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01f00U)

#define FM_TXDQDLYTG0_R7_P3_TXDQDLYTG0_R7_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R7_P3_TXDQDLYTG0_R7_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R7_P3_TXDQDLYTG0_R7_P3)
#define GFV_TXDQDLYTG0_R7_P3_TXDQDLYTG0_R7_P3(v) \
    (((v) & FM_TXDQDLYTG0_R7_P3_TXDQDLYTG0_R7_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01f04U)

#define FM_TXDQDLYTG1_R7_P3_TXDQDLYTG1_R7_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R7_P3_TXDQDLYTG1_R7_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R7_P3_TXDQDLYTG1_R7_P3)
#define GFV_TXDQDLYTG1_R7_P3_TXDQDLYTG1_R7_P3(v) \
    (((v) & FM_TXDQDLYTG1_R7_P3_TXDQDLYTG1_R7_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01f08U)

#define FM_TXDQDLYTG2_R7_P3_TXDQDLYTG2_R7_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R7_P3_TXDQDLYTG2_R7_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R7_P3_TXDQDLYTG2_R7_P3)
#define GFV_TXDQDLYTG2_R7_P3_TXDQDLYTG2_R7_P3(v) \
    (((v) & FM_TXDQDLYTG2_R7_P3_TXDQDLYTG2_R7_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc01f0cU)

#define FM_TXDQDLYTG3_R7_P3_TXDQDLYTG3_R7_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R7_P3_TXDQDLYTG3_R7_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R7_P3_TXDQDLYTG3_R7_P3)
#define GFV_TXDQDLYTG3_R7_P3_TXDQDLYTG3_R7_P3(v) \
    (((v) & FM_TXDQDLYTG3_R7_P3_TXDQDLYTG3_R7_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG0_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc02300U)

#define FM_TXDQDLYTG0_R8_P3_TXDQDLYTG0_R8_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG0_R8_P3_TXDQDLYTG0_R8_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG0_R8_P3_TXDQDLYTG0_R8_P3)
#define GFV_TXDQDLYTG0_R8_P3_TXDQDLYTG0_R8_P3(v) \
    (((v) & FM_TXDQDLYTG0_R8_P3_TXDQDLYTG0_R8_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG1_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc02304U)

#define FM_TXDQDLYTG1_R8_P3_TXDQDLYTG1_R8_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG1_R8_P3_TXDQDLYTG1_R8_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG1_R8_P3_TXDQDLYTG1_R8_P3)
#define GFV_TXDQDLYTG1_R8_P3_TXDQDLYTG1_R8_P3(v) \
    (((v) & FM_TXDQDLYTG1_R8_P3_TXDQDLYTG1_R8_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG2_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc02308U)

#define FM_TXDQDLYTG2_R8_P3_TXDQDLYTG2_R8_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG2_R8_P3_TXDQDLYTG2_R8_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG2_R8_P3_TXDQDLYTG2_R8_P3)
#define GFV_TXDQDLYTG2_R8_P3_TXDQDLYTG2_R8_P3(v) \
    (((v) & FM_TXDQDLYTG2_R8_P3_TXDQDLYTG2_R8_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE0_TXDQDLYTG3_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE0_BASE + 0xc0230cU)

#define FM_TXDQDLYTG3_R8_P3_TXDQDLYTG3_R8_P3    (0x1ffU << 0U)
#define FV_TXDQDLYTG3_R8_P3_TXDQDLYTG3_R8_P3(v) \
    (((v) << 0U) & FM_TXDQDLYTG3_R8_P3_TXDQDLYTG3_R8_P3)
#define GFV_TXDQDLYTG3_R8_P3_TXDQDLYTG3_R8_P3(v) \
    (((v) & FM_TXDQDLYTG3_R8_P3_TXDQDLYTG3_R8_P3) >> 0U)

#define DWC_DDRPHYA_DBYTE1_DBYTEMISCMODE_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x0U)

#define DWC_DDRPHYA_DBYTE1_TSMBYTE0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x4U)

#define DWC_DDRPHYA_DBYTE1_TRAININGPARAM_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x8U)

#define DWC_DDRPHYA_DBYTE1_USEDQSENREPLICA_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xcU)

#define DWC_DDRPHYA_DBYTE1_RXTRAINPATTERNENABLE_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40U)

#define DWC_DDRPHYA_DBYTE1_TSMBYTE1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x44U)

#define DWC_DDRPHYA_DBYTE1_TSMBYTE2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x48U)

#define DWC_DDRPHYA_DBYTE1_TSMBYTE3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x4cU)

#define DWC_DDRPHYA_DBYTE1_TSMBYTE4_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x50U)

#define DWC_DDRPHYA_DBYTE1_TESTMODECONFIG_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x5cU)

#define DWC_DDRPHYA_DBYTE1_TSMBYTE5_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x60U)

#define DWC_DDRPHYA_DBYTE1_MTESTMUXSEL_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x68U)

#define DWC_DDRPHYA_DBYTE1_DTSMTRAINMODECTRL_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x7cU)

#define DWC_DDRPHYA_DBYTE1_DFIMRL_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80U)

#define DWC_DDRPHYA_DBYTE1_ASYNCDBYTEMODE_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x90U)

#define DWC_DDRPHYA_DBYTE1_ASYNCDBYTETXEN_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x98U)

#define DWC_DDRPHYA_DBYTE1_ASYNCDBYTETXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xa0U)

#define DWC_DDRPHYA_DBYTE1_ASYNCDBYTERXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xa8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x100U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x104U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x10cU)

#define DWC_DDRPHYA_DBYTE1_TXEQUALIZATIONMODE_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x120U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x124U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x128U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x12cU)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL2_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x130U)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x134U)

#define DWC_DDRPHYA_DBYTE1_RXFIFOCHECKSTATUS_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x158U)

#define DWC_DDRPHYA_DBYTE1_RXFIFOCHECKERRVALUES_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x15cU)

#define DWC_DDRPHYA_DBYTE1_RXFIFOINFO_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x160U)

#define DWC_DDRPHYA_DBYTE1_RXFIFOVISIBILITY_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x164U)

#define DWC_DDRPHYA_DBYTE1_RXFIFOCONTENTSDQ3210_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x168U)

#define DWC_DDRPHYA_DBYTE1_RXFIFOCONTENTSDQ7654_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x16cU)

#define DWC_DDRPHYA_DBYTE1_RXFIFOCONTENTSDBI_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x170U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x17cU)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x188U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1a0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1a4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1a8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1acU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x200U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x204U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x208U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x20cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x230U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x234U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x238U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x23cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x240U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x244U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x248U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x24cU)

#define DWC_DDRPHYA_DBYTE1_DQ0LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x280U)

#define DWC_DDRPHYA_DBYTE1_DQ1LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x284U)

#define DWC_DDRPHYA_DBYTE1_DQ2LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x288U)

#define DWC_DDRPHYA_DBYTE1_DQ3LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x28cU)

#define DWC_DDRPHYA_DBYTE1_DQ4LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x290U)

#define DWC_DDRPHYA_DBYTE1_DQ5LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x294U)

#define DWC_DDRPHYA_DBYTE1_DQ6LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x298U)

#define DWC_DDRPHYA_DBYTE1_DQ7LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x29cU)

#define DWC_DDRPHYA_DBYTE1_PPTCTLSTATIC_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2a8U)

#define DWC_DDRPHYA_DBYTE1_PPTCTLDYN_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2acU)

#define DWC_DDRPHYA_DBYTE1_PPTINFO_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2b0U)

#define DWC_DDRPHYA_DBYTE1_PPTRXENEVNT_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2b4U)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2b8U)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2bcU)

#define DWC_DDRPHYA_DBYTE1_DTSMBLANKINGCTRL_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2c4U)

#define DWC_DDRPHYA_DBYTE1_TSM0_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2c8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2ccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2d0U)

#define DWC_DDRPHYA_DBYTE1_TSM3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2d4U)

#define DWC_DDRPHYA_DBYTE1_TXCHKDATASELECTS_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2d8U)

#define DWC_DDRPHYA_DBYTE1_DTSMUPTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2dcU)

#define DWC_DDRPHYA_DBYTE1_DTSMLOTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2e0U)

#define DWC_DDRPHYA_DBYTE1_DBYTEALLDTSMCTRL0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2e4U)

#define DWC_DDRPHYA_DBYTE1_DBYTEALLDTSMCTRL1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2e8U)

#define DWC_DDRPHYA_DBYTE1_DBYTEALLDTSMCTRL2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2ecU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x30cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x340U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x344U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x348U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x34cU)

#define DWC_DDRPHYA_DBYTE1_DXLCDLSTATUS_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x390U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x4c0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x4c8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x500U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x504U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x50cU)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x524U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x52cU)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x534U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x57cU)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x588U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x5a0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x5a4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x5a8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x5acU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x600U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x604U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x608U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x60cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x630U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x634U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x638U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x63cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x640U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x644U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x648U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x64cU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x6c8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x6ccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x6d0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x70cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x740U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x744U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x748U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x74cU)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x8c0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x8c8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x900U)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x988U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x9a0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x9a4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x9a8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x9acU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xac8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xaccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xad0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xb00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xb04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xb08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xb0cU)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xcc0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xcc8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xd00U)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xd88U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xda0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xda4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xda8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xdacU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xec8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xeccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xed0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xf00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xf04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xf08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xf0cU)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x10c0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x10c8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1100U)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1188U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x11a0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x11a4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x11a8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x11acU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x12c8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x12ccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x12d0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x130cU)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x14c0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x14c8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1500U)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1588U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x15a0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x15a4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x15a8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x15acU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x16c8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x16ccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x16d0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x170cU)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x18c0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x18c8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1900U)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1988U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x19a0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x19a4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x19a8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x19acU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1ac8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1accU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1ad0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1b00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1b04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1b08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1b0cU)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1cc0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1cc8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1d00U)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1d88U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1da0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1da4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1da8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1dacU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1ec8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1eccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1ed0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1f00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1f04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1f08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x1f0cU)

#define DWC_DDRPHYA_DBYTE1_VREFDAC1_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x20c0U)

#define DWC_DDRPHYA_DBYTE1_TRAININGCNTR_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x20c8U)

#define DWC_DDRPHYA_DBYTE1_VREFDAC0_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2100U)

#define DWC_DDRPHYA_DBYTE1_TRAININGINCDECDTSMEN_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2188U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG0_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x21a0U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG1_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x21a4U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG2_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x21a8U)

#define DWC_DDRPHYA_DBYTE1_RXPBDLYTG3_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x21acU)

#define DWC_DDRPHYA_DBYTE1_TSM0_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x22c8U)

#define DWC_DDRPHYA_DBYTE1_TSM1_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x22ccU)

#define DWC_DDRPHYA_DBYTE1_TSM2_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x22d0U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x2308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x230cU)

#define DWC_DDRPHYA_DBYTE1_USEDQSENREPLICA_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40000cU)

#define DWC_DDRPHYA_DBYTE1_DFIMRL_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400080U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400104U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40010cU)

#define DWC_DDRPHYA_DBYTE1_TXEQUALIZATIONMODE_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400120U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400124U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40012cU)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL2_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400130U)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400134U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40017cU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400200U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400204U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400208U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40020cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400230U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400234U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400238U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40023cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400240U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400244U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400248U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40024cU)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x4002b8U)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x4002bcU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40030cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400340U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400344U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400348U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40034cU)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400504U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40050cU)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400524U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40052cU)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400534U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40057cU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400600U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400604U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400608U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40060cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400630U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400634U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400638U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40063cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400640U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400644U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400648U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40064cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40070cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400740U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400744U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400748U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40074cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400b00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400b04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400b08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400b0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400f00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400f04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400f08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x400f0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40130cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40170cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401b00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401b04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401b08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401b0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401f00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401f04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401f08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x401f0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x402300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x402304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x402308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x40230cU)

#define DWC_DDRPHYA_DBYTE1_USEDQSENREPLICA_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80000cU)

#define DWC_DDRPHYA_DBYTE1_DFIMRL_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800080U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800104U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80010cU)

#define DWC_DDRPHYA_DBYTE1_TXEQUALIZATIONMODE_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800120U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800124U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80012cU)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL2_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800130U)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800134U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80017cU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800200U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800204U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800208U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80020cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800230U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800234U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800238U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80023cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800240U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800244U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800248U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80024cU)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x8002b8U)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x8002bcU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80030cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800340U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800344U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800348U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80034cU)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800504U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80050cU)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800524U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80052cU)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800534U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80057cU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800600U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800604U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800608U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80060cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800630U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800634U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800638U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80063cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800640U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800644U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800648U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80064cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80070cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800740U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800744U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800748U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80074cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800b00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800b04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800b08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800b0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800f00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800f04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800f08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x800f0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80130cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80170cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801b00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801b04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801b08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801b0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801f00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801f04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801f08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x801f0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x802300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x802304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x802308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0x80230cU)

#define DWC_DDRPHYA_DBYTE1_USEDQSENREPLICA_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0000cU)

#define DWC_DDRPHYA_DBYTE1_DFIMRL_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00080U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00104U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0010cU)

#define DWC_DDRPHYA_DBYTE1_TXEQUALIZATIONMODE_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00120U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00124U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0012cU)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL2_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00130U)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00134U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0017cU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00200U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00204U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00208U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0020cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00230U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00234U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00238U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0023cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00240U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00244U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00248U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0024cU)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc002b8U)

#define DWC_DDRPHYA_DBYTE1_PPTDQSCNTINVTRNTG1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc002bcU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0030cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00340U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00344U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00348U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0034cU)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL0_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00504U)

#define DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0050cU)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00524U)

#define DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL2_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0052cU)

#define DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00534U)

#define DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0057cU)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG0_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00600U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG1_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00604U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG2_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00608U)

#define DWC_DDRPHYA_DBYTE1_RXENDLYTG3_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0060cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00630U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00634U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00638U)

#define DWC_DDRPHYA_DBYTE1_RXCLKDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0063cU)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG0_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00640U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG1_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00644U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG2_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00648U)

#define DWC_DDRPHYA_DBYTE1_RXCLKCDLYTG3_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0064cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0070cU)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00740U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00744U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00748U)

#define DWC_DDRPHYA_DBYTE1_TXDQSDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0074cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00b00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00b04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00b08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00b0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00f00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00f04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00f08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc00f0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0130cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01700U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01704U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01708U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0170cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01b00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01b04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01b08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01b0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01f00U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01f04U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01f08U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc01f0cU)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG0_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc02300U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG1_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc02304U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG2_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc02308U)

#define DWC_DDRPHYA_DBYTE1_TXDQDLYTG3_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE1_BASE + 0xc0230cU)

#define DWC_DDRPHYA_DBYTE2_DBYTEMISCMODE_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x0U)

#define DWC_DDRPHYA_DBYTE2_TSMBYTE0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x4U)

#define DWC_DDRPHYA_DBYTE2_TRAININGPARAM_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x8U)

#define DWC_DDRPHYA_DBYTE2_USEDQSENREPLICA_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xcU)

#define DWC_DDRPHYA_DBYTE2_RXTRAINPATTERNENABLE_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40U)

#define DWC_DDRPHYA_DBYTE2_TSMBYTE1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x44U)

#define DWC_DDRPHYA_DBYTE2_TSMBYTE2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x48U)

#define DWC_DDRPHYA_DBYTE2_TSMBYTE3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x4cU)

#define DWC_DDRPHYA_DBYTE2_TSMBYTE4_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x50U)

#define DWC_DDRPHYA_DBYTE2_TESTMODECONFIG_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x5cU)

#define DWC_DDRPHYA_DBYTE2_TSMBYTE5_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x60U)

#define DWC_DDRPHYA_DBYTE2_MTESTMUXSEL_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x68U)

#define DWC_DDRPHYA_DBYTE2_DTSMTRAINMODECTRL_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x7cU)

#define DWC_DDRPHYA_DBYTE2_DFIMRL_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80U)

#define DWC_DDRPHYA_DBYTE2_ASYNCDBYTEMODE_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x90U)

#define DWC_DDRPHYA_DBYTE2_ASYNCDBYTETXEN_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x98U)

#define DWC_DDRPHYA_DBYTE2_ASYNCDBYTETXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xa0U)

#define DWC_DDRPHYA_DBYTE2_ASYNCDBYTERXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xa8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x100U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x104U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x10cU)

#define DWC_DDRPHYA_DBYTE2_TXEQUALIZATIONMODE_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x120U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x124U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x128U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x12cU)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL2_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x130U)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x134U)

#define DWC_DDRPHYA_DBYTE2_RXFIFOCHECKSTATUS_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x158U)

#define DWC_DDRPHYA_DBYTE2_RXFIFOCHECKERRVALUES_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x15cU)

#define DWC_DDRPHYA_DBYTE2_RXFIFOINFO_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x160U)

#define DWC_DDRPHYA_DBYTE2_RXFIFOVISIBILITY_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x164U)

#define DWC_DDRPHYA_DBYTE2_RXFIFOCONTENTSDQ3210_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x168U)

#define DWC_DDRPHYA_DBYTE2_RXFIFOCONTENTSDQ7654_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x16cU)

#define DWC_DDRPHYA_DBYTE2_RXFIFOCONTENTSDBI_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x170U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x17cU)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x188U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1a0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1a4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1a8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1acU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x200U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x204U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x208U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x20cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x230U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x234U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x238U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x23cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x240U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x244U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x248U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x24cU)

#define DWC_DDRPHYA_DBYTE2_DQ0LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x280U)

#define DWC_DDRPHYA_DBYTE2_DQ1LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x284U)

#define DWC_DDRPHYA_DBYTE2_DQ2LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x288U)

#define DWC_DDRPHYA_DBYTE2_DQ3LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x28cU)

#define DWC_DDRPHYA_DBYTE2_DQ4LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x290U)

#define DWC_DDRPHYA_DBYTE2_DQ5LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x294U)

#define DWC_DDRPHYA_DBYTE2_DQ6LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x298U)

#define DWC_DDRPHYA_DBYTE2_DQ7LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x29cU)

#define DWC_DDRPHYA_DBYTE2_PPTCTLSTATIC_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2a8U)

#define DWC_DDRPHYA_DBYTE2_PPTCTLDYN_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2acU)

#define DWC_DDRPHYA_DBYTE2_PPTINFO_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2b0U)

#define DWC_DDRPHYA_DBYTE2_PPTRXENEVNT_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2b4U)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2b8U)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2bcU)

#define DWC_DDRPHYA_DBYTE2_DTSMBLANKINGCTRL_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2c4U)

#define DWC_DDRPHYA_DBYTE2_TSM0_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2c8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2ccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2d0U)

#define DWC_DDRPHYA_DBYTE2_TSM3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2d4U)

#define DWC_DDRPHYA_DBYTE2_TXCHKDATASELECTS_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2d8U)

#define DWC_DDRPHYA_DBYTE2_DTSMUPTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2dcU)

#define DWC_DDRPHYA_DBYTE2_DTSMLOTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2e0U)

#define DWC_DDRPHYA_DBYTE2_DBYTEALLDTSMCTRL0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2e4U)

#define DWC_DDRPHYA_DBYTE2_DBYTEALLDTSMCTRL1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2e8U)

#define DWC_DDRPHYA_DBYTE2_DBYTEALLDTSMCTRL2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2ecU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x30cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x340U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x344U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x348U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x34cU)

#define DWC_DDRPHYA_DBYTE2_DXLCDLSTATUS_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x390U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x4c0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x4c8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x500U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x504U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x50cU)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x524U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x52cU)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x534U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x57cU)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x588U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x5a0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x5a4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x5a8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x5acU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x600U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x604U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x608U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x60cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x630U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x634U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x638U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x63cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x640U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x644U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x648U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x64cU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x6c8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x6ccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x6d0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x70cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x740U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x744U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x748U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x74cU)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x8c0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x8c8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x900U)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x988U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x9a0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x9a4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x9a8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x9acU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xac8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xaccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xad0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xb00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xb04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xb08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xb0cU)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xcc0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xcc8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xd00U)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xd88U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xda0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xda4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xda8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xdacU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xec8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xeccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xed0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xf00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xf04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xf08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xf0cU)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x10c0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x10c8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1100U)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1188U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x11a0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x11a4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x11a8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x11acU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x12c8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x12ccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x12d0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x130cU)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x14c0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x14c8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1500U)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1588U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x15a0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x15a4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x15a8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x15acU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x16c8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x16ccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x16d0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x170cU)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x18c0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x18c8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1900U)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1988U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x19a0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x19a4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x19a8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x19acU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1ac8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1accU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1ad0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1b00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1b04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1b08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1b0cU)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1cc0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1cc8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1d00U)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1d88U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1da0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1da4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1da8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1dacU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1ec8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1eccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1ed0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1f00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1f04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1f08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x1f0cU)

#define DWC_DDRPHYA_DBYTE2_VREFDAC1_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x20c0U)

#define DWC_DDRPHYA_DBYTE2_TRAININGCNTR_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x20c8U)

#define DWC_DDRPHYA_DBYTE2_VREFDAC0_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2100U)

#define DWC_DDRPHYA_DBYTE2_TRAININGINCDECDTSMEN_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2188U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG0_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x21a0U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG1_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x21a4U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG2_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x21a8U)

#define DWC_DDRPHYA_DBYTE2_RXPBDLYTG3_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x21acU)

#define DWC_DDRPHYA_DBYTE2_TSM0_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x22c8U)

#define DWC_DDRPHYA_DBYTE2_TSM1_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x22ccU)

#define DWC_DDRPHYA_DBYTE2_TSM2_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x22d0U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x2308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x230cU)

#define DWC_DDRPHYA_DBYTE2_USEDQSENREPLICA_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40000cU)

#define DWC_DDRPHYA_DBYTE2_DFIMRL_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400080U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400104U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40010cU)

#define DWC_DDRPHYA_DBYTE2_TXEQUALIZATIONMODE_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400120U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400124U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40012cU)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL2_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400130U)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400134U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40017cU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400200U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400204U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400208U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40020cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400230U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400234U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400238U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40023cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400240U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400244U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400248U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40024cU)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x4002b8U)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x4002bcU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40030cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400340U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400344U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400348U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40034cU)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400504U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40050cU)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400524U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40052cU)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400534U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40057cU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400600U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400604U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400608U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40060cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400630U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400634U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400638U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40063cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400640U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400644U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400648U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40064cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40070cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400740U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400744U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400748U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40074cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400b00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400b04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400b08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400b0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400f00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400f04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400f08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x400f0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40130cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40170cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401b00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401b04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401b08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401b0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401f00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401f04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401f08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x401f0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x402300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x402304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x402308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x40230cU)

#define DWC_DDRPHYA_DBYTE2_USEDQSENREPLICA_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80000cU)

#define DWC_DDRPHYA_DBYTE2_DFIMRL_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800080U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800104U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80010cU)

#define DWC_DDRPHYA_DBYTE2_TXEQUALIZATIONMODE_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800120U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800124U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80012cU)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL2_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800130U)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800134U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80017cU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800200U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800204U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800208U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80020cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800230U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800234U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800238U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80023cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800240U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800244U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800248U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80024cU)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x8002b8U)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x8002bcU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80030cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800340U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800344U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800348U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80034cU)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800504U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80050cU)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800524U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80052cU)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800534U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80057cU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800600U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800604U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800608U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80060cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800630U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800634U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800638U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80063cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800640U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800644U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800648U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80064cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80070cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800740U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800744U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800748U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80074cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800b00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800b04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800b08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800b0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800f00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800f04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800f08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x800f0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80130cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80170cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801b00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801b04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801b08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801b0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801f00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801f04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801f08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x801f0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x802300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x802304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x802308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0x80230cU)

#define DWC_DDRPHYA_DBYTE2_USEDQSENREPLICA_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0000cU)

#define DWC_DDRPHYA_DBYTE2_DFIMRL_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00080U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00104U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0010cU)

#define DWC_DDRPHYA_DBYTE2_TXEQUALIZATIONMODE_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00120U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00124U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0012cU)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL2_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00130U)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00134U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0017cU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00200U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00204U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00208U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0020cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00230U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00234U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00238U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0023cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00240U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00244U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00248U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0024cU)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc002b8U)

#define DWC_DDRPHYA_DBYTE2_PPTDQSCNTINVTRNTG1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc002bcU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0030cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00340U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00344U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00348U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0034cU)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL0_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00504U)

#define DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0050cU)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00524U)

#define DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL2_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0052cU)

#define DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00534U)

#define DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0057cU)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG0_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00600U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG1_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00604U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG2_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00608U)

#define DWC_DDRPHYA_DBYTE2_RXENDLYTG3_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0060cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00630U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00634U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00638U)

#define DWC_DDRPHYA_DBYTE2_RXCLKDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0063cU)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG0_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00640U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG1_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00644U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG2_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00648U)

#define DWC_DDRPHYA_DBYTE2_RXCLKCDLYTG3_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0064cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0070cU)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00740U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00744U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00748U)

#define DWC_DDRPHYA_DBYTE2_TXDQSDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0074cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00b00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00b04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00b08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00b0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00f00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00f04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00f08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc00f0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0130cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01700U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01704U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01708U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0170cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01b00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01b04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01b08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01b0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01f00U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01f04U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01f08U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc01f0cU)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG0_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc02300U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG1_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc02304U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG2_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc02308U)

#define DWC_DDRPHYA_DBYTE2_TXDQDLYTG3_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE2_BASE + 0xc0230cU)

#define DWC_DDRPHYA_DBYTE3_DBYTEMISCMODE_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x0U)

#define DWC_DDRPHYA_DBYTE3_TSMBYTE0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x4U)

#define DWC_DDRPHYA_DBYTE3_TRAININGPARAM_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x8U)

#define DWC_DDRPHYA_DBYTE3_USEDQSENREPLICA_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xcU)

#define DWC_DDRPHYA_DBYTE3_RXTRAINPATTERNENABLE_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40U)

#define DWC_DDRPHYA_DBYTE3_TSMBYTE1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x44U)

#define DWC_DDRPHYA_DBYTE3_TSMBYTE2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x48U)

#define DWC_DDRPHYA_DBYTE3_TSMBYTE3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x4cU)

#define DWC_DDRPHYA_DBYTE3_TSMBYTE4_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x50U)

#define DWC_DDRPHYA_DBYTE3_TESTMODECONFIG_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x5cU)

#define DWC_DDRPHYA_DBYTE3_TSMBYTE5_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x60U)

#define DWC_DDRPHYA_DBYTE3_MTESTMUXSEL_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x68U)

#define DWC_DDRPHYA_DBYTE3_DTSMTRAINMODECTRL_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x7cU)

#define DWC_DDRPHYA_DBYTE3_DFIMRL_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80U)

#define DWC_DDRPHYA_DBYTE3_ASYNCDBYTEMODE_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x90U)

#define DWC_DDRPHYA_DBYTE3_ASYNCDBYTETXEN_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x98U)

#define DWC_DDRPHYA_DBYTE3_ASYNCDBYTETXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xa0U)

#define DWC_DDRPHYA_DBYTE3_ASYNCDBYTERXDATA_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xa8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x100U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x104U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x10cU)

#define DWC_DDRPHYA_DBYTE3_TXEQUALIZATIONMODE_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x120U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x124U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x128U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x12cU)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL2_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x130U)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x134U)

#define DWC_DDRPHYA_DBYTE3_RXFIFOCHECKSTATUS_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x158U)

#define DWC_DDRPHYA_DBYTE3_RXFIFOCHECKERRVALUES_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x15cU)

#define DWC_DDRPHYA_DBYTE3_RXFIFOINFO_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x160U)

#define DWC_DDRPHYA_DBYTE3_RXFIFOVISIBILITY_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x164U)

#define DWC_DDRPHYA_DBYTE3_RXFIFOCONTENTSDQ3210_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x168U)

#define DWC_DDRPHYA_DBYTE3_RXFIFOCONTENTSDQ7654_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x16cU)

#define DWC_DDRPHYA_DBYTE3_RXFIFOCONTENTSDBI_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x170U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x17cU)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x188U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1a0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1a4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1a8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1acU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x200U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x204U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x208U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x20cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x230U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x234U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x238U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x23cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x240U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x244U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x248U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U0_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x24cU)

#define DWC_DDRPHYA_DBYTE3_DQ0LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x280U)

#define DWC_DDRPHYA_DBYTE3_DQ1LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x284U)

#define DWC_DDRPHYA_DBYTE3_DQ2LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x288U)

#define DWC_DDRPHYA_DBYTE3_DQ3LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x28cU)

#define DWC_DDRPHYA_DBYTE3_DQ4LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x290U)

#define DWC_DDRPHYA_DBYTE3_DQ5LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x294U)

#define DWC_DDRPHYA_DBYTE3_DQ6LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x298U)

#define DWC_DDRPHYA_DBYTE3_DQ7LNSEL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x29cU)

#define DWC_DDRPHYA_DBYTE3_PPTCTLSTATIC_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2a8U)

#define DWC_DDRPHYA_DBYTE3_PPTCTLDYN_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2acU)

#define DWC_DDRPHYA_DBYTE3_PPTINFO_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2b0U)

#define DWC_DDRPHYA_DBYTE3_PPTRXENEVNT_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2b4U)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2b8U)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2bcU)

#define DWC_DDRPHYA_DBYTE3_DTSMBLANKINGCTRL_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2c4U)

#define DWC_DDRPHYA_DBYTE3_TSM0_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2c8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2ccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2d0U)

#define DWC_DDRPHYA_DBYTE3_TSM3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2d4U)

#define DWC_DDRPHYA_DBYTE3_TXCHKDATASELECTS_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2d8U)

#define DWC_DDRPHYA_DBYTE3_DTSMUPTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2dcU)

#define DWC_DDRPHYA_DBYTE3_DTSMLOTHLDXINGIND_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2e0U)

#define DWC_DDRPHYA_DBYTE3_DBYTEALLDTSMCTRL0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2e4U)

#define DWC_DDRPHYA_DBYTE3_DBYTEALLDTSMCTRL1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2e8U)

#define DWC_DDRPHYA_DBYTE3_DBYTEALLDTSMCTRL2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2ecU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R0_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x30cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x340U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x344U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x348U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U0_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x34cU)

#define DWC_DDRPHYA_DBYTE3_DXLCDLSTATUS_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x390U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x4c0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x4c8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x500U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x504U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x50cU)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x524U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x52cU)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P0_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x534U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x57cU)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x588U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x5a0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x5a4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x5a8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x5acU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x600U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x604U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x608U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x60cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x630U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x634U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x638U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x63cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x640U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x644U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x648U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U1_P0_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x64cU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x6c8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x6ccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x6d0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R1_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x70cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x740U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x744U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x748U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U1_P0_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x74cU)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x8c0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x8c8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x900U)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x988U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x9a0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x9a4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x9a8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x9acU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xac8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xaccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xad0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xb00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xb04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xb08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R2_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xb0cU)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xcc0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xcc8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xd00U)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xd88U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xda0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xda4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xda8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xdacU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xec8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xeccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xed0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xf00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xf04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xf08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R3_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xf0cU)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x10c0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x10c8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1100U)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R4_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1188U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x11a0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x11a4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x11a8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R4_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x11acU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x12c8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x12ccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I4_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x12d0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R4_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x130cU)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x14c0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x14c8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1500U)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R5_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1588U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x15a0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x15a4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x15a8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R5_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x15acU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x16c8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x16ccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I5_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x16d0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R5_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x170cU)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x18c0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x18c8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1900U)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R6_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1988U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x19a0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x19a4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x19a8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R6_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x19acU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1ac8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1accU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I6_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1ad0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1b00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1b04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1b08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R6_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1b0cU)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1cc0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1cc8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1d00U)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R7_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1d88U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1da0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1da4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1da8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R7_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1dacU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1ec8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1eccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I7_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1ed0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1f00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1f04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1f08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R7_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x1f0cU)

#define DWC_DDRPHYA_DBYTE3_VREFDAC1_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x20c0U)

#define DWC_DDRPHYA_DBYTE3_TRAININGCNTR_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x20c8U)

#define DWC_DDRPHYA_DBYTE3_VREFDAC0_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2100U)

#define DWC_DDRPHYA_DBYTE3_TRAININGINCDECDTSMEN_R8_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2188U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG0_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x21a0U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG1_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x21a4U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG2_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x21a8U)

#define DWC_DDRPHYA_DBYTE3_RXPBDLYTG3_R8_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x21acU)

#define DWC_DDRPHYA_DBYTE3_TSM0_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x22c8U)

#define DWC_DDRPHYA_DBYTE3_TSM1_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x22ccU)

#define DWC_DDRPHYA_DBYTE3_TSM2_I8_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x22d0U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x2308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R8_P0_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x230cU)

#define DWC_DDRPHYA_DBYTE3_USEDQSENREPLICA_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40000cU)

#define DWC_DDRPHYA_DBYTE3_DFIMRL_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400080U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400104U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40010cU)

#define DWC_DDRPHYA_DBYTE3_TXEQUALIZATIONMODE_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400120U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400124U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40012cU)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL2_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400130U)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400134U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40017cU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400200U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400204U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400208U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40020cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400230U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400234U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400238U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40023cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400240U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400244U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400248U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U0_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40024cU)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x4002b8U)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x4002bcU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R0_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40030cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400340U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400344U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400348U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U0_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40034cU)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400504U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40050cU)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400524U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40052cU)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P1_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400534U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40057cU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400600U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400604U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400608U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40060cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400630U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400634U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400638U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40063cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400640U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400644U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400648U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U1_P1_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40064cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R1_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40070cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400740U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400744U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400748U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U1_P1_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40074cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400b00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400b04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400b08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R2_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400b0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400f00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400f04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400f08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R3_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x400f0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R4_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40130cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R5_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40170cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401b00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401b04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401b08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R6_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401b0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401f00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401f04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401f08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R7_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x401f0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x402300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x402304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x402308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R8_P1_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x40230cU)

#define DWC_DDRPHYA_DBYTE3_USEDQSENREPLICA_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80000cU)

#define DWC_DDRPHYA_DBYTE3_DFIMRL_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800080U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800104U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80010cU)

#define DWC_DDRPHYA_DBYTE3_TXEQUALIZATIONMODE_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800120U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800124U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80012cU)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL2_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800130U)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800134U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80017cU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800200U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800204U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800208U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80020cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800230U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800234U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800238U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80023cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800240U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800244U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800248U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U0_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80024cU)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x8002b8U)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x8002bcU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R0_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80030cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800340U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800344U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800348U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U0_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80034cU)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800504U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80050cU)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800524U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80052cU)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P2_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800534U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80057cU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800600U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800604U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800608U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80060cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800630U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800634U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800638U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80063cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800640U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800644U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800648U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U1_P2_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80064cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R1_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80070cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800740U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800744U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800748U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U1_P2_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80074cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800b00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800b04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800b08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R2_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800b0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800f00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800f04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800f08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R3_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x800f0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R4_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80130cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R5_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80170cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801b00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801b04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801b08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R6_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801b0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801f00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801f04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801f08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R7_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x801f0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x802300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x802304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x802308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R8_P2_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0x80230cU)

#define DWC_DDRPHYA_DBYTE3_USEDQSENREPLICA_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0000cU)

#define DWC_DDRPHYA_DBYTE3_DFIMRL_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00080U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00104U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0010cU)

#define DWC_DDRPHYA_DBYTE3_TXEQUALIZATIONMODE_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00120U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00124U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0012cU)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL2_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00130U)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00134U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0017cU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00200U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00204U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00208U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0020cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00230U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00234U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00238U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0023cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00240U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00244U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00248U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U0_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0024cU)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc002b8U)

#define DWC_DDRPHYA_DBYTE3_PPTDQSCNTINVTRNTG1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc002bcU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R0_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0030cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00340U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00344U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00348U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U0_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0034cU)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL0_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00504U)

#define DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0050cU)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00524U)

#define DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL2_B1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0052cU)

#define DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P3_OFF  (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00534U)

#define DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0057cU)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG0_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00600U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG1_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00604U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG2_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00608U)

#define DWC_DDRPHYA_DBYTE3_RXENDLYTG3_U1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0060cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00630U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00634U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00638U)

#define DWC_DDRPHYA_DBYTE3_RXCLKDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0063cU)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG0_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00640U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG1_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00644U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG2_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00648U)

#define DWC_DDRPHYA_DBYTE3_RXCLKCDLYTG3_U1_P3_OFF   (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0064cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R1_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0070cU)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG0_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00740U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG1_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00744U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG2_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00748U)

#define DWC_DDRPHYA_DBYTE3_TXDQSDLYTG3_U1_P3_OFF    (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0074cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00b00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00b04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00b08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R2_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00b0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00f00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00f04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00f08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R3_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc00f0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R4_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0130cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01700U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01704U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01708U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R5_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0170cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01b00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01b04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01b08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R6_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01b0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01f00U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01f04U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01f08U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R7_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc01f0cU)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG0_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc02300U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG1_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc02304U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG2_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc02308U)

#define DWC_DDRPHYA_DBYTE3_TXDQDLYTG3_R8_P3_OFF (GRP_DWC_DDRPHYA_DBYTE3_BASE + 0xc0230cU)

#define DWC_DDRPHYA_DRTUB0_DCTSHADOWREGS_OFF    (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0x10U)

#define BM_DCTSHADOWREGS_RFU_DCTSHADOWREGS  (0x01U << 0U)

#define DWC_DDRPHYA_DRTUB0_DCTWRITEONLYSHADOW_OFF   (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0xc0U)

#define FM_DCTWRITEONLYSHADOW_DCTWRITEONLYSHADOW    (0xffffU << 0U)
#define FV_DCTWRITEONLYSHADOW_DCTWRITEONLYSHADOW(v) \
    (((v) << 0U) & FM_DCTWRITEONLYSHADOW_DCTWRITEONLYSHADOW)
#define GFV_DCTWRITEONLYSHADOW_DCTWRITEONLYSHADOW(v) \
    (((v) & FM_DCTWRITEONLYSHADOW_DCTWRITEONLYSHADOW) >> 0U)

#define DWC_DDRPHYA_DRTUB0_UCTWRITEONLY_OFF (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0xc8U)

#define FM_UCTWRITEONLY_UCTWRITEONLY    (0xffffU << 0U)
#define FV_UCTWRITEONLY_UCTWRITEONLY(v) \
    (((v) << 0U) & FM_UCTWRITEONLY_UCTWRITEONLY)
#define GFV_UCTWRITEONLY_UCTWRITEONLY(v) \
    (((v) & FM_UCTWRITEONLY_UCTWRITEONLY) >> 0U)

#define DWC_DDRPHYA_DRTUB0_UCTWRITEPROT_OFF (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0xccU)

#define BM_UCTWRITEPROT_UCTWRITEPROT    (0x01U << 0U)

#define DWC_DDRPHYA_DRTUB0_UCTDATWRITEONLY_OFF  (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0xd0U)

#define FM_UCTDATWRITEONLY_UCTDATWRITEONLY  (0xffffU << 0U)
#define FV_UCTDATWRITEONLY_UCTDATWRITEONLY(v) \
    (((v) << 0U) & FM_UCTDATWRITEONLY_UCTDATWRITEONLY)
#define GFV_UCTDATWRITEONLY_UCTDATWRITEONLY(v) \
    (((v) & FM_UCTDATWRITEONLY_UCTDATWRITEONLY) >> 0U)

#define DWC_DDRPHYA_DRTUB0_UCTDATWRITEPROT_OFF  (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0xd4U)

#define BM_UCTDATWRITEPROT_UCTDATWRITEPROT  (0x01U << 0U)

#define DWC_DDRPHYA_DRTUB0_UCTLERR_OFF  (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0xd8U)

#define BM_UCTLERR_UCTLERR  (0x01U << 0U)

#define DWC_DDRPHYA_DRTUB0_UCCLKHCLKENABLES_OFF (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0x200U)

#define BM_UCCLKHCLKENABLES_HCLKEN  (0x01U << 1U)

#define BM_UCCLKHCLKENABLES_UCCLKEN (0x01U << 0U)

#define DWC_DDRPHYA_DRTUB0_CURPSTATE0B_OFF  (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0x204U)

#define FM_CURPSTATE0B_CURPSTATE0B  (0xfU << 0U)
#define FV_CURPSTATE0B_CURPSTATE0B(v) \
    (((v) << 0U) & FM_CURPSTATE0B_CURPSTATE0B)
#define GFV_CURPSTATE0B_CURPSTATE0B(v) \
    (((v) & FM_CURPSTATE0B_CURPSTATE0B) >> 0U)

#define DWC_DDRPHYA_DRTUB0_CLRWAKEUPSTICKY_OFF  (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0x254U)

#define FM_CLRWAKEUPSTICKY_CLRWAKEUPSTICKY  (0xfU << 0U)
#define FV_CLRWAKEUPSTICKY_CLRWAKEUPSTICKY(v) \
    (((v) << 0U) & FM_CLRWAKEUPSTICKY_CLRWAKEUPSTICKY)
#define GFV_CLRWAKEUPSTICKY_CLRWAKEUPSTICKY(v) \
    (((v) & FM_CLRWAKEUPSTICKY_CLRWAKEUPSTICKY) >> 0U)

#define DWC_DDRPHYA_DRTUB0_WAKEUPMASK_OFF   (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0x258U)

#define FM_WAKEUPMASK_WAKEUPMASK    (0xfU << 0U)
#define FV_WAKEUPMASK_WAKEUPMASK(v) \
    (((v) << 0U) & FM_WAKEUPMASK_WAKEUPMASK)
#define GFV_WAKEUPMASK_WAKEUPMASK(v) \
    (((v) & FM_WAKEUPMASK_WAKEUPMASK) >> 0U)

#define DWC_DDRPHYA_DRTUB0_CUSTPUBREV_OFF   (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0x3b4U)

#define FM_CUSTPUBREV_CUSTPUBREV    (0x3fU << 0U)
#define FV_CUSTPUBREV_CUSTPUBREV(v) \
    (((v) << 0U) & FM_CUSTPUBREV_CUSTPUBREV)
#define GFV_CUSTPUBREV_CUSTPUBREV(v) \
    (((v) & FM_CUSTPUBREV_CUSTPUBREV) >> 0U)

#define DWC_DDRPHYA_DRTUB0_PUBREV_OFF   (GRP_DWC_DDRPHYA_DRTUB0_BASE + 0x3b8U)

#define FM_PUBREV_PUBMJR    (0xffU << 8U)
#define FV_PUBREV_PUBMJR(v) \
    (((v) << 8U) & FM_PUBREV_PUBMJR)
#define GFV_PUBREV_PUBMJR(v) \
    (((v) & FM_PUBREV_PUBMJR) >> 8U)

#define FM_PUBREV_PUBMDR    (0xfU << 4U)
#define FV_PUBREV_PUBMDR(v) \
    (((v) << 4U) & FM_PUBREV_PUBMDR)
#define GFV_PUBREV_PUBMDR(v) \
    (((v) & FM_PUBREV_PUBMDR) >> 4U)

#define FM_PUBREV_PUBMNR    (0xfU << 0U)
#define FV_PUBREV_PUBMNR(v) \
    (((v) << 0U) & FM_PUBREV_PUBMNR)
#define GFV_PUBREV_PUBMNR(v) \
    (((v) & FM_PUBREV_PUBMNR) >> 0U)

#define DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S0_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x0U)

#define FM_PRESEQUENCEREG0B0S0_PRESEQUENCEREG0B0S0  (0xffffU << 0U)
#define FV_PRESEQUENCEREG0B0S0_PRESEQUENCEREG0B0S0(v) \
    (((v) << 0U) & FM_PRESEQUENCEREG0B0S0_PRESEQUENCEREG0B0S0)
#define GFV_PRESEQUENCEREG0B0S0_PRESEQUENCEREG0B0S0(v) \
    (((v) & FM_PRESEQUENCEREG0B0S0_PRESEQUENCEREG0B0S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S1_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4U)

#define FM_PRESEQUENCEREG0B0S1_PRESEQUENCEREG0B0S1  (0xffffU << 0U)
#define FV_PRESEQUENCEREG0B0S1_PRESEQUENCEREG0B0S1(v) \
    (((v) << 0U) & FM_PRESEQUENCEREG0B0S1_PRESEQUENCEREG0B0S1)
#define GFV_PRESEQUENCEREG0B0S1_PRESEQUENCEREG0B0S1(v) \
    (((v) & FM_PRESEQUENCEREG0B0S1_PRESEQUENCEREG0B0S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S2_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x8U)

#define FM_PRESEQUENCEREG0B0S2_PRESEQUENCEREG0B0S2  (0x1ffU << 0U)
#define FV_PRESEQUENCEREG0B0S2_PRESEQUENCEREG0B0S2(v) \
    (((v) << 0U) & FM_PRESEQUENCEREG0B0S2_PRESEQUENCEREG0B0S2)
#define GFV_PRESEQUENCEREG0B0S2_PRESEQUENCEREG0B0S2(v) \
    (((v) & FM_PRESEQUENCEREG0B0S2_PRESEQUENCEREG0B0S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S0_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xcU)

#define FM_PRESEQUENCEREG0B1S0_PRESEQUENCEREG0B1S0  (0xffffU << 0U)
#define FV_PRESEQUENCEREG0B1S0_PRESEQUENCEREG0B1S0(v) \
    (((v) << 0U) & FM_PRESEQUENCEREG0B1S0_PRESEQUENCEREG0B1S0)
#define GFV_PRESEQUENCEREG0B1S0_PRESEQUENCEREG0B1S0(v) \
    (((v) & FM_PRESEQUENCEREG0B1S0_PRESEQUENCEREG0B1S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S1_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x10U)

#define FM_PRESEQUENCEREG0B1S1_PRESEQUENCEREG0B1S1  (0xffffU << 0U)
#define FV_PRESEQUENCEREG0B1S1_PRESEQUENCEREG0B1S1(v) \
    (((v) << 0U) & FM_PRESEQUENCEREG0B1S1_PRESEQUENCEREG0B1S1)
#define GFV_PRESEQUENCEREG0B1S1_PRESEQUENCEREG0B1S1(v) \
    (((v) & FM_PRESEQUENCEREG0B1S1_PRESEQUENCEREG0B1S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S2_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x14U)

#define FM_PRESEQUENCEREG0B1S2_PRESEQUENCEREG0B1S2  (0x1ffU << 0U)
#define FV_PRESEQUENCEREG0B1S2_PRESEQUENCEREG0B1S2(v) \
    (((v) << 0U) & FM_PRESEQUENCEREG0B1S2_PRESEQUENCEREG0B1S2)
#define GFV_PRESEQUENCEREG0B1S2_PRESEQUENCEREG0B1S2(v) \
    (((v) & FM_PRESEQUENCEREG0B1S2_PRESEQUENCEREG0B1S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x18U)

#define FM_POSTSEQUENCEREG0B0S0_POSTSEQUENCEREG0B0S0    (0xffffU << 0U)
#define FV_POSTSEQUENCEREG0B0S0_POSTSEQUENCEREG0B0S0(v) \
    (((v) << 0U) & FM_POSTSEQUENCEREG0B0S0_POSTSEQUENCEREG0B0S0)
#define GFV_POSTSEQUENCEREG0B0S0_POSTSEQUENCEREG0B0S0(v) \
    (((v) & FM_POSTSEQUENCEREG0B0S0_POSTSEQUENCEREG0B0S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1cU)

#define FM_POSTSEQUENCEREG0B0S1_POSTSEQUENCEREG0B0S1    (0xffffU << 0U)
#define FV_POSTSEQUENCEREG0B0S1_POSTSEQUENCEREG0B0S1(v) \
    (((v) << 0U) & FM_POSTSEQUENCEREG0B0S1_POSTSEQUENCEREG0B0S1)
#define GFV_POSTSEQUENCEREG0B0S1_POSTSEQUENCEREG0B0S1(v) \
    (((v) & FM_POSTSEQUENCEREG0B0S1_POSTSEQUENCEREG0B0S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x20U)

#define FM_POSTSEQUENCEREG0B0S2_POSTSEQUENCEREG0B0S2    (0x1ffU << 0U)
#define FV_POSTSEQUENCEREG0B0S2_POSTSEQUENCEREG0B0S2(v) \
    (((v) << 0U) & FM_POSTSEQUENCEREG0B0S2_POSTSEQUENCEREG0B0S2)
#define GFV_POSTSEQUENCEREG0B0S2_POSTSEQUENCEREG0B0S2(v) \
    (((v) & FM_POSTSEQUENCEREG0B0S2_POSTSEQUENCEREG0B0S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x24U)

#define FM_POSTSEQUENCEREG0B1S0_POSTSEQUENCEREG0B1S0    (0xffffU << 0U)
#define FV_POSTSEQUENCEREG0B1S0_POSTSEQUENCEREG0B1S0(v) \
    (((v) << 0U) & FM_POSTSEQUENCEREG0B1S0_POSTSEQUENCEREG0B1S0)
#define GFV_POSTSEQUENCEREG0B1S0_POSTSEQUENCEREG0B1S0(v) \
    (((v) & FM_POSTSEQUENCEREG0B1S0_POSTSEQUENCEREG0B1S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x28U)

#define FM_POSTSEQUENCEREG0B1S1_POSTSEQUENCEREG0B1S1    (0xffffU << 0U)
#define FV_POSTSEQUENCEREG0B1S1_POSTSEQUENCEREG0B1S1(v) \
    (((v) << 0U) & FM_POSTSEQUENCEREG0B1S1_POSTSEQUENCEREG0B1S1)
#define GFV_POSTSEQUENCEREG0B1S1_POSTSEQUENCEREG0B1S1(v) \
    (((v) & FM_POSTSEQUENCEREG0B1S1_POSTSEQUENCEREG0B1S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2cU)

#define FM_POSTSEQUENCEREG0B1S2_POSTSEQUENCEREG0B1S2    (0x1ffU << 0U)
#define FV_POSTSEQUENCEREG0B1S2_POSTSEQUENCEREG0B1S2(v) \
    (((v) << 0U) & FM_POSTSEQUENCEREG0B1S2_POSTSEQUENCEREG0B1S2)
#define GFV_POSTSEQUENCEREG0B1S2_POSTSEQUENCEREG0B1S2(v) \
    (((v) & FM_POSTSEQUENCEREG0B1S2_POSTSEQUENCEREG0B1S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x30U)

#define FM_SEQ0BDISABLEFLAG0_SEQ0BDISABLEFLAG0  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG0_SEQ0BDISABLEFLAG0(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG0_SEQ0BDISABLEFLAG0)
#define GFV_SEQ0BDISABLEFLAG0_SEQ0BDISABLEFLAG0(v) \
    (((v) & FM_SEQ0BDISABLEFLAG0_SEQ0BDISABLEFLAG0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x34U)

#define FM_SEQ0BDISABLEFLAG1_SEQ0BDISABLEFLAG1  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG1_SEQ0BDISABLEFLAG1(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG1_SEQ0BDISABLEFLAG1)
#define GFV_SEQ0BDISABLEFLAG1_SEQ0BDISABLEFLAG1(v) \
    (((v) & FM_SEQ0BDISABLEFLAG1_SEQ0BDISABLEFLAG1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x38U)

#define FM_SEQ0BDISABLEFLAG2_SEQ0BDISABLEFLAG2  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG2_SEQ0BDISABLEFLAG2(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG2_SEQ0BDISABLEFLAG2)
#define GFV_SEQ0BDISABLEFLAG2_SEQ0BDISABLEFLAG2(v) \
    (((v) & FM_SEQ0BDISABLEFLAG2_SEQ0BDISABLEFLAG2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG3_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3cU)

#define FM_SEQ0BDISABLEFLAG3_SEQ0BDISABLEFLAG3  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG3_SEQ0BDISABLEFLAG3(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG3_SEQ0BDISABLEFLAG3)
#define GFV_SEQ0BDISABLEFLAG3_SEQ0BDISABLEFLAG3(v) \
    (((v) & FM_SEQ0BDISABLEFLAG3_SEQ0BDISABLEFLAG3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG4_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x40U)

#define FM_SEQ0BDISABLEFLAG4_SEQ0BDISABLEFLAG4  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG4_SEQ0BDISABLEFLAG4(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG4_SEQ0BDISABLEFLAG4)
#define GFV_SEQ0BDISABLEFLAG4_SEQ0BDISABLEFLAG4(v) \
    (((v) & FM_SEQ0BDISABLEFLAG4_SEQ0BDISABLEFLAG4) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG5_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x44U)

#define FM_SEQ0BDISABLEFLAG5_SEQ0BDISABLEFLAG5  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG5_SEQ0BDISABLEFLAG5(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG5_SEQ0BDISABLEFLAG5)
#define GFV_SEQ0BDISABLEFLAG5_SEQ0BDISABLEFLAG5(v) \
    (((v) & FM_SEQ0BDISABLEFLAG5_SEQ0BDISABLEFLAG5) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG6_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x48U)

#define FM_SEQ0BDISABLEFLAG6_SEQ0BDISABLEFLAG6  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG6_SEQ0BDISABLEFLAG6(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG6_SEQ0BDISABLEFLAG6)
#define GFV_SEQ0BDISABLEFLAG6_SEQ0BDISABLEFLAG6(v) \
    (((v) & FM_SEQ0BDISABLEFLAG6_SEQ0BDISABLEFLAG6) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG7_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4cU)

#define FM_SEQ0BDISABLEFLAG7_SEQ0BDISABLEFLAG7  (0xffffU << 0U)
#define FV_SEQ0BDISABLEFLAG7_SEQ0BDISABLEFLAG7(v) \
    (((v) << 0U) & FM_SEQ0BDISABLEFLAG7_SEQ0BDISABLEFLAG7)
#define GFV_SEQ0BDISABLEFLAG7_SEQ0BDISABLEFLAG7(v) \
    (((v) & FM_SEQ0BDISABLEFLAG7_SEQ0BDISABLEFLAG7) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5cU)

#define FM_STARTVECTOR0B0_RFU_STARTVECTOR0B0    (0x7fU << 0U)
#define FV_STARTVECTOR0B0_RFU_STARTVECTOR0B0(v) \
    (((v) << 0U) & FM_STARTVECTOR0B0_RFU_STARTVECTOR0B0)
#define GFV_STARTVECTOR0B0_RFU_STARTVECTOR0B0(v) \
    (((v) & FM_STARTVECTOR0B0_RFU_STARTVECTOR0B0) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x60U)

#define FM_STARTVECTOR0B1_RFU_STARTVECTOR0B1    (0x7fU << 0U)
#define FV_STARTVECTOR0B1_RFU_STARTVECTOR0B1(v) \
    (((v) << 0U) & FM_STARTVECTOR0B1_RFU_STARTVECTOR0B1)
#define GFV_STARTVECTOR0B1_RFU_STARTVECTOR0B1(v) \
    (((v) & FM_STARTVECTOR0B1_RFU_STARTVECTOR0B1) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x64U)

#define FM_STARTVECTOR0B2_RFU_STARTVECTOR0B2    (0x7fU << 0U)
#define FV_STARTVECTOR0B2_RFU_STARTVECTOR0B2(v) \
    (((v) << 0U) & FM_STARTVECTOR0B2_RFU_STARTVECTOR0B2)
#define GFV_STARTVECTOR0B2_RFU_STARTVECTOR0B2(v) \
    (((v) & FM_STARTVECTOR0B2_RFU_STARTVECTOR0B2) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B3_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x68U)

#define FM_STARTVECTOR0B3_RFU_STARTVECTOR0B3    (0x7fU << 0U)
#define FV_STARTVECTOR0B3_RFU_STARTVECTOR0B3(v) \
    (((v) << 0U) & FM_STARTVECTOR0B3_RFU_STARTVECTOR0B3)
#define GFV_STARTVECTOR0B3_RFU_STARTVECTOR0B3(v) \
    (((v) & FM_STARTVECTOR0B3_RFU_STARTVECTOR0B3) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B4_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x6cU)

#define FM_STARTVECTOR0B4_RFU_STARTVECTOR0B4    (0x7fU << 0U)
#define FV_STARTVECTOR0B4_RFU_STARTVECTOR0B4(v) \
    (((v) << 0U) & FM_STARTVECTOR0B4_RFU_STARTVECTOR0B4)
#define GFV_STARTVECTOR0B4_RFU_STARTVECTOR0B4(v) \
    (((v) & FM_STARTVECTOR0B4_RFU_STARTVECTOR0B4) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B5_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x70U)

#define FM_STARTVECTOR0B5_RFU_STARTVECTOR0B5    (0x7fU << 0U)
#define FV_STARTVECTOR0B5_RFU_STARTVECTOR0B5(v) \
    (((v) << 0U) & FM_STARTVECTOR0B5_RFU_STARTVECTOR0B5)
#define GFV_STARTVECTOR0B5_RFU_STARTVECTOR0B5(v) \
    (((v) & FM_STARTVECTOR0B5_RFU_STARTVECTOR0B5) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B6_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x74U)

#define FM_STARTVECTOR0B6_RFU_STARTVECTOR0B6    (0x7fU << 0U)
#define FV_STARTVECTOR0B6_RFU_STARTVECTOR0B6(v) \
    (((v) << 0U) & FM_STARTVECTOR0B6_RFU_STARTVECTOR0B6)
#define GFV_STARTVECTOR0B6_RFU_STARTVECTOR0B6(v) \
    (((v) & FM_STARTVECTOR0B6_RFU_STARTVECTOR0B6) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B7_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x78U)

#define FM_STARTVECTOR0B7_RFU_STARTVECTOR0B7    (0x7fU << 0U)
#define FV_STARTVECTOR0B7_RFU_STARTVECTOR0B7(v) \
    (((v) << 0U) & FM_STARTVECTOR0B7_RFU_STARTVECTOR0B7)
#define GFV_STARTVECTOR0B7_RFU_STARTVECTOR0B7(v) \
    (((v) & FM_STARTVECTOR0B7_RFU_STARTVECTOR0B7) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B8_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x7cU)

#define FM_STARTVECTOR0B8_RFU_STARTVECTOR0B8    (0x7fU << 0U)
#define FV_STARTVECTOR0B8_RFU_STARTVECTOR0B8(v) \
    (((v) << 0U) & FM_STARTVECTOR0B8_RFU_STARTVECTOR0B8)
#define GFV_STARTVECTOR0B8_RFU_STARTVECTOR0B8(v) \
    (((v) & FM_STARTVECTOR0B8_RFU_STARTVECTOR0B8) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B9_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x80U)

#define FM_STARTVECTOR0B9_RFU_STARTVECTOR0B9    (0x7fU << 0U)
#define FV_STARTVECTOR0B9_RFU_STARTVECTOR0B9(v) \
    (((v) << 0U) & FM_STARTVECTOR0B9_RFU_STARTVECTOR0B9)
#define GFV_STARTVECTOR0B9_RFU_STARTVECTOR0B9(v) \
    (((v) & FM_STARTVECTOR0B9_RFU_STARTVECTOR0B9) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B10_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x84U)

#define FM_STARTVECTOR0B10_RFU_STARTVECTOR0B10  (0x7fU << 0U)
#define FV_STARTVECTOR0B10_RFU_STARTVECTOR0B10(v) \
    (((v) << 0U) & FM_STARTVECTOR0B10_RFU_STARTVECTOR0B10)
#define GFV_STARTVECTOR0B10_RFU_STARTVECTOR0B10(v) \
    (((v) & FM_STARTVECTOR0B10_RFU_STARTVECTOR0B10) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B11_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x88U)

#define FM_STARTVECTOR0B11_RFU_STARTVECTOR0B11  (0x7fU << 0U)
#define FV_STARTVECTOR0B11_RFU_STARTVECTOR0B11(v) \
    (((v) << 0U) & FM_STARTVECTOR0B11_RFU_STARTVECTOR0B11)
#define GFV_STARTVECTOR0B11_RFU_STARTVECTOR0B11(v) \
    (((v) & FM_STARTVECTOR0B11_RFU_STARTVECTOR0B11) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B12_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x8cU)

#define FM_STARTVECTOR0B12_RFU_STARTVECTOR0B12  (0x7fU << 0U)
#define FV_STARTVECTOR0B12_RFU_STARTVECTOR0B12(v) \
    (((v) << 0U) & FM_STARTVECTOR0B12_RFU_STARTVECTOR0B12)
#define GFV_STARTVECTOR0B12_RFU_STARTVECTOR0B12(v) \
    (((v) & FM_STARTVECTOR0B12_RFU_STARTVECTOR0B12) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B13_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x90U)

#define FM_STARTVECTOR0B13_RFU_STARTVECTOR0B13  (0x7fU << 0U)
#define FV_STARTVECTOR0B13_RFU_STARTVECTOR0B13(v) \
    (((v) << 0U) & FM_STARTVECTOR0B13_RFU_STARTVECTOR0B13)
#define GFV_STARTVECTOR0B13_RFU_STARTVECTOR0B13(v) \
    (((v) & FM_STARTVECTOR0B13_RFU_STARTVECTOR0B13) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B14_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x94U)

#define FM_STARTVECTOR0B14_RFU_STARTVECTOR0B14  (0x7fU << 0U)
#define FV_STARTVECTOR0B14_RFU_STARTVECTOR0B14(v) \
    (((v) << 0U) & FM_STARTVECTOR0B14_RFU_STARTVECTOR0B14)
#define GFV_STARTVECTOR0B14_RFU_STARTVECTOR0B14(v) \
    (((v) & FM_STARTVECTOR0B14_RFU_STARTVECTOR0B14) >> 0U)

#define DWC_DDRPHYA_INITENG0_STARTVECTOR0B15_OFF    (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x98U)

#define FM_STARTVECTOR0B15_RFU_STARTVECTOR0B15  (0x7fU << 0U)
#define FV_STARTVECTOR0B15_RFU_STARTVECTOR0B15(v) \
    (((v) << 0U) & FM_STARTVECTOR0B15_RFU_STARTVECTOR0B15)
#define GFV_STARTVECTOR0B15_RFU_STARTVECTOR0B15(v) \
    (((v) & FM_STARTVECTOR0B15_RFU_STARTVECTOR0B15) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BWAITCONDSEL_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x9cU)

#define FM_SEQ0BWAITCONDSEL_SEQ0BWAITCONDSEL    (0x7U << 0U)
#define FV_SEQ0BWAITCONDSEL_SEQ0BWAITCONDSEL(v) \
    (((v) << 0U) & FM_SEQ0BWAITCONDSEL_SEQ0BWAITCONDSEL)
#define GFV_SEQ0BWAITCONDSEL_SEQ0BWAITCONDSEL(v) \
    (((v) & FM_SEQ0BWAITCONDSEL_SEQ0BWAITCONDSEL) >> 0U)

#define DWC_DDRPHYA_INITENG0_PHYINLP3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xa0U)

#define BM_PHYINLP3_PHYINLP3    (0x01U << 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xa4U)

#define FM_SEQUENCEREG0B0S0_SEQUENCEREG0B0S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B0S0_SEQUENCEREG0B0S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B0S0_SEQUENCEREG0B0S0)
#define GFV_SEQUENCEREG0B0S0_SEQUENCEREG0B0S0(v) \
    (((v) & FM_SEQUENCEREG0B0S0_SEQUENCEREG0B0S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xa8U)

#define FM_SEQUENCEREG0B0S1_SEQUENCEREG0B0S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B0S1_SEQUENCEREG0B0S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B0S1_SEQUENCEREG0B0S1)
#define GFV_SEQUENCEREG0B0S1_SEQUENCEREG0B0S1(v) \
    (((v) & FM_SEQUENCEREG0B0S1_SEQUENCEREG0B0S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xacU)

#define FM_SEQUENCEREG0B0S2_SEQUENCEREG0B0S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B0S2_SEQUENCEREG0B0S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B0S2_SEQUENCEREG0B0S2)
#define GFV_SEQUENCEREG0B0S2_SEQUENCEREG0B0S2(v) \
    (((v) & FM_SEQUENCEREG0B0S2_SEQUENCEREG0B0S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xb0U)

#define FM_SEQUENCEREG0B1S0_SEQUENCEREG0B1S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B1S0_SEQUENCEREG0B1S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B1S0_SEQUENCEREG0B1S0)
#define GFV_SEQUENCEREG0B1S0_SEQUENCEREG0B1S0(v) \
    (((v) & FM_SEQUENCEREG0B1S0_SEQUENCEREG0B1S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xb4U)

#define FM_SEQUENCEREG0B1S1_SEQUENCEREG0B1S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B1S1_SEQUENCEREG0B1S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B1S1_SEQUENCEREG0B1S1)
#define GFV_SEQUENCEREG0B1S1_SEQUENCEREG0B1S1(v) \
    (((v) & FM_SEQUENCEREG0B1S1_SEQUENCEREG0B1S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xb8U)

#define FM_SEQUENCEREG0B1S2_SEQUENCEREG0B1S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B1S2_SEQUENCEREG0B1S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B1S2_SEQUENCEREG0B1S2)
#define GFV_SEQUENCEREG0B1S2_SEQUENCEREG0B1S2(v) \
    (((v) & FM_SEQUENCEREG0B1S2_SEQUENCEREG0B1S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xbcU)

#define FM_SEQUENCEREG0B2S0_SEQUENCEREG0B2S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B2S0_SEQUENCEREG0B2S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B2S0_SEQUENCEREG0B2S0)
#define GFV_SEQUENCEREG0B2S0_SEQUENCEREG0B2S0(v) \
    (((v) & FM_SEQUENCEREG0B2S0_SEQUENCEREG0B2S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc0U)

#define FM_SEQUENCEREG0B2S1_SEQUENCEREG0B2S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B2S1_SEQUENCEREG0B2S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B2S1_SEQUENCEREG0B2S1)
#define GFV_SEQUENCEREG0B2S1_SEQUENCEREG0B2S1(v) \
    (((v) & FM_SEQUENCEREG0B2S1_SEQUENCEREG0B2S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc4U)

#define FM_SEQUENCEREG0B2S2_SEQUENCEREG0B2S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B2S2_SEQUENCEREG0B2S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B2S2_SEQUENCEREG0B2S2)
#define GFV_SEQUENCEREG0B2S2_SEQUENCEREG0B2S2(v) \
    (((v) & FM_SEQUENCEREG0B2S2_SEQUENCEREG0B2S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc8U)

#define FM_SEQUENCEREG0B3S0_SEQUENCEREG0B3S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B3S0_SEQUENCEREG0B3S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B3S0_SEQUENCEREG0B3S0)
#define GFV_SEQUENCEREG0B3S0_SEQUENCEREG0B3S0(v) \
    (((v) & FM_SEQUENCEREG0B3S0_SEQUENCEREG0B3S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xccU)

#define FM_SEQUENCEREG0B3S1_SEQUENCEREG0B3S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B3S1_SEQUENCEREG0B3S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B3S1_SEQUENCEREG0B3S1)
#define GFV_SEQUENCEREG0B3S1_SEQUENCEREG0B3S1(v) \
    (((v) & FM_SEQUENCEREG0B3S1_SEQUENCEREG0B3S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xd0U)

#define FM_SEQUENCEREG0B3S2_SEQUENCEREG0B3S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B3S2_SEQUENCEREG0B3S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B3S2_SEQUENCEREG0B3S2)
#define GFV_SEQUENCEREG0B3S2_SEQUENCEREG0B3S2(v) \
    (((v) & FM_SEQUENCEREG0B3S2_SEQUENCEREG0B3S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xd4U)

#define FM_SEQUENCEREG0B4S0_SEQUENCEREG0B4S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B4S0_SEQUENCEREG0B4S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B4S0_SEQUENCEREG0B4S0)
#define GFV_SEQUENCEREG0B4S0_SEQUENCEREG0B4S0(v) \
    (((v) & FM_SEQUENCEREG0B4S0_SEQUENCEREG0B4S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xd8U)

#define FM_SEQUENCEREG0B4S1_SEQUENCEREG0B4S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B4S1_SEQUENCEREG0B4S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B4S1_SEQUENCEREG0B4S1)
#define GFV_SEQUENCEREG0B4S1_SEQUENCEREG0B4S1(v) \
    (((v) & FM_SEQUENCEREG0B4S1_SEQUENCEREG0B4S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xdcU)

#define FM_SEQUENCEREG0B4S2_SEQUENCEREG0B4S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B4S2_SEQUENCEREG0B4S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B4S2_SEQUENCEREG0B4S2)
#define GFV_SEQUENCEREG0B4S2_SEQUENCEREG0B4S2(v) \
    (((v) & FM_SEQUENCEREG0B4S2_SEQUENCEREG0B4S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xe0U)

#define FM_SEQUENCEREG0B5S0_SEQUENCEREG0B5S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B5S0_SEQUENCEREG0B5S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B5S0_SEQUENCEREG0B5S0)
#define GFV_SEQUENCEREG0B5S0_SEQUENCEREG0B5S0(v) \
    (((v) & FM_SEQUENCEREG0B5S0_SEQUENCEREG0B5S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xe4U)

#define FM_SEQUENCEREG0B5S1_SEQUENCEREG0B5S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B5S1_SEQUENCEREG0B5S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B5S1_SEQUENCEREG0B5S1)
#define GFV_SEQUENCEREG0B5S1_SEQUENCEREG0B5S1(v) \
    (((v) & FM_SEQUENCEREG0B5S1_SEQUENCEREG0B5S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xe8U)

#define FM_SEQUENCEREG0B5S2_SEQUENCEREG0B5S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B5S2_SEQUENCEREG0B5S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B5S2_SEQUENCEREG0B5S2)
#define GFV_SEQUENCEREG0B5S2_SEQUENCEREG0B5S2(v) \
    (((v) & FM_SEQUENCEREG0B5S2_SEQUENCEREG0B5S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xecU)

#define FM_SEQUENCEREG0B6S0_SEQUENCEREG0B6S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B6S0_SEQUENCEREG0B6S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B6S0_SEQUENCEREG0B6S0)
#define GFV_SEQUENCEREG0B6S0_SEQUENCEREG0B6S0(v) \
    (((v) & FM_SEQUENCEREG0B6S0_SEQUENCEREG0B6S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xf0U)

#define FM_SEQUENCEREG0B6S1_SEQUENCEREG0B6S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B6S1_SEQUENCEREG0B6S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B6S1_SEQUENCEREG0B6S1)
#define GFV_SEQUENCEREG0B6S1_SEQUENCEREG0B6S1(v) \
    (((v) & FM_SEQUENCEREG0B6S1_SEQUENCEREG0B6S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xf4U)

#define FM_SEQUENCEREG0B6S2_SEQUENCEREG0B6S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B6S2_SEQUENCEREG0B6S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B6S2_SEQUENCEREG0B6S2)
#define GFV_SEQUENCEREG0B6S2_SEQUENCEREG0B6S2(v) \
    (((v) & FM_SEQUENCEREG0B6S2_SEQUENCEREG0B6S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xf8U)

#define FM_SEQUENCEREG0B7S0_SEQUENCEREG0B7S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B7S0_SEQUENCEREG0B7S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B7S0_SEQUENCEREG0B7S0)
#define GFV_SEQUENCEREG0B7S0_SEQUENCEREG0B7S0(v) \
    (((v) & FM_SEQUENCEREG0B7S0_SEQUENCEREG0B7S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xfcU)

#define FM_SEQUENCEREG0B7S1_SEQUENCEREG0B7S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B7S1_SEQUENCEREG0B7S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B7S1_SEQUENCEREG0B7S1)
#define GFV_SEQUENCEREG0B7S1_SEQUENCEREG0B7S1(v) \
    (((v) & FM_SEQUENCEREG0B7S1_SEQUENCEREG0B7S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x100U)

#define FM_SEQUENCEREG0B7S2_SEQUENCEREG0B7S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B7S2_SEQUENCEREG0B7S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B7S2_SEQUENCEREG0B7S2)
#define GFV_SEQUENCEREG0B7S2_SEQUENCEREG0B7S2(v) \
    (((v) & FM_SEQUENCEREG0B7S2_SEQUENCEREG0B7S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x104U)

#define FM_SEQUENCEREG0B8S0_SEQUENCEREG0B8S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B8S0_SEQUENCEREG0B8S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B8S0_SEQUENCEREG0B8S0)
#define GFV_SEQUENCEREG0B8S0_SEQUENCEREG0B8S0(v) \
    (((v) & FM_SEQUENCEREG0B8S0_SEQUENCEREG0B8S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x108U)

#define FM_SEQUENCEREG0B8S1_SEQUENCEREG0B8S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B8S1_SEQUENCEREG0B8S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B8S1_SEQUENCEREG0B8S1)
#define GFV_SEQUENCEREG0B8S1_SEQUENCEREG0B8S1(v) \
    (((v) & FM_SEQUENCEREG0B8S1_SEQUENCEREG0B8S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x10cU)

#define FM_SEQUENCEREG0B8S2_SEQUENCEREG0B8S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B8S2_SEQUENCEREG0B8S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B8S2_SEQUENCEREG0B8S2)
#define GFV_SEQUENCEREG0B8S2_SEQUENCEREG0B8S2(v) \
    (((v) & FM_SEQUENCEREG0B8S2_SEQUENCEREG0B8S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x110U)

#define FM_SEQUENCEREG0B9S0_SEQUENCEREG0B9S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B9S0_SEQUENCEREG0B9S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B9S0_SEQUENCEREG0B9S0)
#define GFV_SEQUENCEREG0B9S0_SEQUENCEREG0B9S0(v) \
    (((v) & FM_SEQUENCEREG0B9S0_SEQUENCEREG0B9S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x114U)

#define FM_SEQUENCEREG0B9S1_SEQUENCEREG0B9S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B9S1_SEQUENCEREG0B9S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B9S1_SEQUENCEREG0B9S1)
#define GFV_SEQUENCEREG0B9S1_SEQUENCEREG0B9S1(v) \
    (((v) & FM_SEQUENCEREG0B9S1_SEQUENCEREG0B9S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x118U)

#define FM_SEQUENCEREG0B9S2_SEQUENCEREG0B9S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B9S2_SEQUENCEREG0B9S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B9S2_SEQUENCEREG0B9S2)
#define GFV_SEQUENCEREG0B9S2_SEQUENCEREG0B9S2(v) \
    (((v) & FM_SEQUENCEREG0B9S2_SEQUENCEREG0B9S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x11cU)

#define FM_SEQUENCEREG0B10S0_SEQUENCEREG0B10S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B10S0_SEQUENCEREG0B10S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B10S0_SEQUENCEREG0B10S0)
#define GFV_SEQUENCEREG0B10S0_SEQUENCEREG0B10S0(v) \
    (((v) & FM_SEQUENCEREG0B10S0_SEQUENCEREG0B10S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x120U)

#define FM_SEQUENCEREG0B10S1_SEQUENCEREG0B10S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B10S1_SEQUENCEREG0B10S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B10S1_SEQUENCEREG0B10S1)
#define GFV_SEQUENCEREG0B10S1_SEQUENCEREG0B10S1(v) \
    (((v) & FM_SEQUENCEREG0B10S1_SEQUENCEREG0B10S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x124U)

#define FM_SEQUENCEREG0B10S2_SEQUENCEREG0B10S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B10S2_SEQUENCEREG0B10S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B10S2_SEQUENCEREG0B10S2)
#define GFV_SEQUENCEREG0B10S2_SEQUENCEREG0B10S2(v) \
    (((v) & FM_SEQUENCEREG0B10S2_SEQUENCEREG0B10S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x128U)

#define FM_SEQUENCEREG0B11S0_SEQUENCEREG0B11S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B11S0_SEQUENCEREG0B11S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B11S0_SEQUENCEREG0B11S0)
#define GFV_SEQUENCEREG0B11S0_SEQUENCEREG0B11S0(v) \
    (((v) & FM_SEQUENCEREG0B11S0_SEQUENCEREG0B11S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x12cU)

#define FM_SEQUENCEREG0B11S1_SEQUENCEREG0B11S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B11S1_SEQUENCEREG0B11S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B11S1_SEQUENCEREG0B11S1)
#define GFV_SEQUENCEREG0B11S1_SEQUENCEREG0B11S1(v) \
    (((v) & FM_SEQUENCEREG0B11S1_SEQUENCEREG0B11S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x130U)

#define FM_SEQUENCEREG0B11S2_SEQUENCEREG0B11S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B11S2_SEQUENCEREG0B11S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B11S2_SEQUENCEREG0B11S2)
#define GFV_SEQUENCEREG0B11S2_SEQUENCEREG0B11S2(v) \
    (((v) & FM_SEQUENCEREG0B11S2_SEQUENCEREG0B11S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x134U)

#define FM_SEQUENCEREG0B12S0_SEQUENCEREG0B12S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B12S0_SEQUENCEREG0B12S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B12S0_SEQUENCEREG0B12S0)
#define GFV_SEQUENCEREG0B12S0_SEQUENCEREG0B12S0(v) \
    (((v) & FM_SEQUENCEREG0B12S0_SEQUENCEREG0B12S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x138U)

#define FM_SEQUENCEREG0B12S1_SEQUENCEREG0B12S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B12S1_SEQUENCEREG0B12S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B12S1_SEQUENCEREG0B12S1)
#define GFV_SEQUENCEREG0B12S1_SEQUENCEREG0B12S1(v) \
    (((v) & FM_SEQUENCEREG0B12S1_SEQUENCEREG0B12S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x13cU)

#define FM_SEQUENCEREG0B12S2_SEQUENCEREG0B12S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B12S2_SEQUENCEREG0B12S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B12S2_SEQUENCEREG0B12S2)
#define GFV_SEQUENCEREG0B12S2_SEQUENCEREG0B12S2(v) \
    (((v) & FM_SEQUENCEREG0B12S2_SEQUENCEREG0B12S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x140U)

#define FM_SEQUENCEREG0B13S0_SEQUENCEREG0B13S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B13S0_SEQUENCEREG0B13S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B13S0_SEQUENCEREG0B13S0)
#define GFV_SEQUENCEREG0B13S0_SEQUENCEREG0B13S0(v) \
    (((v) & FM_SEQUENCEREG0B13S0_SEQUENCEREG0B13S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x144U)

#define FM_SEQUENCEREG0B13S1_SEQUENCEREG0B13S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B13S1_SEQUENCEREG0B13S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B13S1_SEQUENCEREG0B13S1)
#define GFV_SEQUENCEREG0B13S1_SEQUENCEREG0B13S1(v) \
    (((v) & FM_SEQUENCEREG0B13S1_SEQUENCEREG0B13S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x148U)

#define FM_SEQUENCEREG0B13S2_SEQUENCEREG0B13S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B13S2_SEQUENCEREG0B13S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B13S2_SEQUENCEREG0B13S2)
#define GFV_SEQUENCEREG0B13S2_SEQUENCEREG0B13S2(v) \
    (((v) & FM_SEQUENCEREG0B13S2_SEQUENCEREG0B13S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x14cU)

#define FM_SEQUENCEREG0B14S0_SEQUENCEREG0B14S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B14S0_SEQUENCEREG0B14S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B14S0_SEQUENCEREG0B14S0)
#define GFV_SEQUENCEREG0B14S0_SEQUENCEREG0B14S0(v) \
    (((v) & FM_SEQUENCEREG0B14S0_SEQUENCEREG0B14S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x150U)

#define FM_SEQUENCEREG0B14S1_SEQUENCEREG0B14S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B14S1_SEQUENCEREG0B14S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B14S1_SEQUENCEREG0B14S1)
#define GFV_SEQUENCEREG0B14S1_SEQUENCEREG0B14S1(v) \
    (((v) & FM_SEQUENCEREG0B14S1_SEQUENCEREG0B14S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x154U)

#define FM_SEQUENCEREG0B14S2_SEQUENCEREG0B14S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B14S2_SEQUENCEREG0B14S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B14S2_SEQUENCEREG0B14S2)
#define GFV_SEQUENCEREG0B14S2_SEQUENCEREG0B14S2(v) \
    (((v) & FM_SEQUENCEREG0B14S2_SEQUENCEREG0B14S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x158U)

#define FM_SEQUENCEREG0B15S0_SEQUENCEREG0B15S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B15S0_SEQUENCEREG0B15S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B15S0_SEQUENCEREG0B15S0)
#define GFV_SEQUENCEREG0B15S0_SEQUENCEREG0B15S0(v) \
    (((v) & FM_SEQUENCEREG0B15S0_SEQUENCEREG0B15S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x15cU)

#define FM_SEQUENCEREG0B15S1_SEQUENCEREG0B15S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B15S1_SEQUENCEREG0B15S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B15S1_SEQUENCEREG0B15S1)
#define GFV_SEQUENCEREG0B15S1_SEQUENCEREG0B15S1(v) \
    (((v) & FM_SEQUENCEREG0B15S1_SEQUENCEREG0B15S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x160U)

#define FM_SEQUENCEREG0B15S2_SEQUENCEREG0B15S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B15S2_SEQUENCEREG0B15S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B15S2_SEQUENCEREG0B15S2)
#define GFV_SEQUENCEREG0B15S2_SEQUENCEREG0B15S2(v) \
    (((v) & FM_SEQUENCEREG0B15S2_SEQUENCEREG0B15S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x164U)

#define FM_SEQUENCEREG0B16S0_SEQUENCEREG0B16S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B16S0_SEQUENCEREG0B16S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B16S0_SEQUENCEREG0B16S0)
#define GFV_SEQUENCEREG0B16S0_SEQUENCEREG0B16S0(v) \
    (((v) & FM_SEQUENCEREG0B16S0_SEQUENCEREG0B16S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x168U)

#define FM_SEQUENCEREG0B16S1_SEQUENCEREG0B16S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B16S1_SEQUENCEREG0B16S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B16S1_SEQUENCEREG0B16S1)
#define GFV_SEQUENCEREG0B16S1_SEQUENCEREG0B16S1(v) \
    (((v) & FM_SEQUENCEREG0B16S1_SEQUENCEREG0B16S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x16cU)

#define FM_SEQUENCEREG0B16S2_SEQUENCEREG0B16S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B16S2_SEQUENCEREG0B16S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B16S2_SEQUENCEREG0B16S2)
#define GFV_SEQUENCEREG0B16S2_SEQUENCEREG0B16S2(v) \
    (((v) & FM_SEQUENCEREG0B16S2_SEQUENCEREG0B16S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x170U)

#define FM_SEQUENCEREG0B17S0_SEQUENCEREG0B17S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B17S0_SEQUENCEREG0B17S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B17S0_SEQUENCEREG0B17S0)
#define GFV_SEQUENCEREG0B17S0_SEQUENCEREG0B17S0(v) \
    (((v) & FM_SEQUENCEREG0B17S0_SEQUENCEREG0B17S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x174U)

#define FM_SEQUENCEREG0B17S1_SEQUENCEREG0B17S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B17S1_SEQUENCEREG0B17S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B17S1_SEQUENCEREG0B17S1)
#define GFV_SEQUENCEREG0B17S1_SEQUENCEREG0B17S1(v) \
    (((v) & FM_SEQUENCEREG0B17S1_SEQUENCEREG0B17S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x178U)

#define FM_SEQUENCEREG0B17S2_SEQUENCEREG0B17S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B17S2_SEQUENCEREG0B17S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B17S2_SEQUENCEREG0B17S2)
#define GFV_SEQUENCEREG0B17S2_SEQUENCEREG0B17S2(v) \
    (((v) & FM_SEQUENCEREG0B17S2_SEQUENCEREG0B17S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x17cU)

#define FM_SEQUENCEREG0B18S0_SEQUENCEREG0B18S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B18S0_SEQUENCEREG0B18S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B18S0_SEQUENCEREG0B18S0)
#define GFV_SEQUENCEREG0B18S0_SEQUENCEREG0B18S0(v) \
    (((v) & FM_SEQUENCEREG0B18S0_SEQUENCEREG0B18S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x180U)

#define FM_SEQUENCEREG0B18S1_SEQUENCEREG0B18S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B18S1_SEQUENCEREG0B18S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B18S1_SEQUENCEREG0B18S1)
#define GFV_SEQUENCEREG0B18S1_SEQUENCEREG0B18S1(v) \
    (((v) & FM_SEQUENCEREG0B18S1_SEQUENCEREG0B18S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x184U)

#define FM_SEQUENCEREG0B18S2_SEQUENCEREG0B18S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B18S2_SEQUENCEREG0B18S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B18S2_SEQUENCEREG0B18S2)
#define GFV_SEQUENCEREG0B18S2_SEQUENCEREG0B18S2(v) \
    (((v) & FM_SEQUENCEREG0B18S2_SEQUENCEREG0B18S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x188U)

#define FM_SEQUENCEREG0B19S0_SEQUENCEREG0B19S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B19S0_SEQUENCEREG0B19S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B19S0_SEQUENCEREG0B19S0)
#define GFV_SEQUENCEREG0B19S0_SEQUENCEREG0B19S0(v) \
    (((v) & FM_SEQUENCEREG0B19S0_SEQUENCEREG0B19S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x18cU)

#define FM_SEQUENCEREG0B19S1_SEQUENCEREG0B19S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B19S1_SEQUENCEREG0B19S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B19S1_SEQUENCEREG0B19S1)
#define GFV_SEQUENCEREG0B19S1_SEQUENCEREG0B19S1(v) \
    (((v) & FM_SEQUENCEREG0B19S1_SEQUENCEREG0B19S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x190U)

#define FM_SEQUENCEREG0B19S2_SEQUENCEREG0B19S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B19S2_SEQUENCEREG0B19S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B19S2_SEQUENCEREG0B19S2)
#define GFV_SEQUENCEREG0B19S2_SEQUENCEREG0B19S2(v) \
    (((v) & FM_SEQUENCEREG0B19S2_SEQUENCEREG0B19S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x194U)

#define FM_SEQUENCEREG0B20S0_SEQUENCEREG0B20S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B20S0_SEQUENCEREG0B20S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B20S0_SEQUENCEREG0B20S0)
#define GFV_SEQUENCEREG0B20S0_SEQUENCEREG0B20S0(v) \
    (((v) & FM_SEQUENCEREG0B20S0_SEQUENCEREG0B20S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x198U)

#define FM_SEQUENCEREG0B20S1_SEQUENCEREG0B20S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B20S1_SEQUENCEREG0B20S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B20S1_SEQUENCEREG0B20S1)
#define GFV_SEQUENCEREG0B20S1_SEQUENCEREG0B20S1(v) \
    (((v) & FM_SEQUENCEREG0B20S1_SEQUENCEREG0B20S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x19cU)

#define FM_SEQUENCEREG0B20S2_SEQUENCEREG0B20S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B20S2_SEQUENCEREG0B20S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B20S2_SEQUENCEREG0B20S2)
#define GFV_SEQUENCEREG0B20S2_SEQUENCEREG0B20S2(v) \
    (((v) & FM_SEQUENCEREG0B20S2_SEQUENCEREG0B20S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1a0U)

#define FM_SEQUENCEREG0B21S0_SEQUENCEREG0B21S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B21S0_SEQUENCEREG0B21S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B21S0_SEQUENCEREG0B21S0)
#define GFV_SEQUENCEREG0B21S0_SEQUENCEREG0B21S0(v) \
    (((v) & FM_SEQUENCEREG0B21S0_SEQUENCEREG0B21S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1a4U)

#define FM_SEQUENCEREG0B21S1_SEQUENCEREG0B21S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B21S1_SEQUENCEREG0B21S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B21S1_SEQUENCEREG0B21S1)
#define GFV_SEQUENCEREG0B21S1_SEQUENCEREG0B21S1(v) \
    (((v) & FM_SEQUENCEREG0B21S1_SEQUENCEREG0B21S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1a8U)

#define FM_SEQUENCEREG0B21S2_SEQUENCEREG0B21S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B21S2_SEQUENCEREG0B21S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B21S2_SEQUENCEREG0B21S2)
#define GFV_SEQUENCEREG0B21S2_SEQUENCEREG0B21S2(v) \
    (((v) & FM_SEQUENCEREG0B21S2_SEQUENCEREG0B21S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1acU)

#define FM_SEQUENCEREG0B22S0_SEQUENCEREG0B22S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B22S0_SEQUENCEREG0B22S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B22S0_SEQUENCEREG0B22S0)
#define GFV_SEQUENCEREG0B22S0_SEQUENCEREG0B22S0(v) \
    (((v) & FM_SEQUENCEREG0B22S0_SEQUENCEREG0B22S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1b0U)

#define FM_SEQUENCEREG0B22S1_SEQUENCEREG0B22S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B22S1_SEQUENCEREG0B22S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B22S1_SEQUENCEREG0B22S1)
#define GFV_SEQUENCEREG0B22S1_SEQUENCEREG0B22S1(v) \
    (((v) & FM_SEQUENCEREG0B22S1_SEQUENCEREG0B22S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1b4U)

#define FM_SEQUENCEREG0B22S2_SEQUENCEREG0B22S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B22S2_SEQUENCEREG0B22S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B22S2_SEQUENCEREG0B22S2)
#define GFV_SEQUENCEREG0B22S2_SEQUENCEREG0B22S2(v) \
    (((v) & FM_SEQUENCEREG0B22S2_SEQUENCEREG0B22S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1b8U)

#define FM_SEQUENCEREG0B23S0_SEQUENCEREG0B23S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B23S0_SEQUENCEREG0B23S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B23S0_SEQUENCEREG0B23S0)
#define GFV_SEQUENCEREG0B23S0_SEQUENCEREG0B23S0(v) \
    (((v) & FM_SEQUENCEREG0B23S0_SEQUENCEREG0B23S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1bcU)

#define FM_SEQUENCEREG0B23S1_SEQUENCEREG0B23S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B23S1_SEQUENCEREG0B23S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B23S1_SEQUENCEREG0B23S1)
#define GFV_SEQUENCEREG0B23S1_SEQUENCEREG0B23S1(v) \
    (((v) & FM_SEQUENCEREG0B23S1_SEQUENCEREG0B23S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1c0U)

#define FM_SEQUENCEREG0B23S2_SEQUENCEREG0B23S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B23S2_SEQUENCEREG0B23S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B23S2_SEQUENCEREG0B23S2)
#define GFV_SEQUENCEREG0B23S2_SEQUENCEREG0B23S2(v) \
    (((v) & FM_SEQUENCEREG0B23S2_SEQUENCEREG0B23S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1c4U)

#define FM_SEQUENCEREG0B24S0_SEQUENCEREG0B24S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B24S0_SEQUENCEREG0B24S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B24S0_SEQUENCEREG0B24S0)
#define GFV_SEQUENCEREG0B24S0_SEQUENCEREG0B24S0(v) \
    (((v) & FM_SEQUENCEREG0B24S0_SEQUENCEREG0B24S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1c8U)

#define FM_SEQUENCEREG0B24S1_SEQUENCEREG0B24S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B24S1_SEQUENCEREG0B24S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B24S1_SEQUENCEREG0B24S1)
#define GFV_SEQUENCEREG0B24S1_SEQUENCEREG0B24S1(v) \
    (((v) & FM_SEQUENCEREG0B24S1_SEQUENCEREG0B24S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1ccU)

#define FM_SEQUENCEREG0B24S2_SEQUENCEREG0B24S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B24S2_SEQUENCEREG0B24S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B24S2_SEQUENCEREG0B24S2)
#define GFV_SEQUENCEREG0B24S2_SEQUENCEREG0B24S2(v) \
    (((v) & FM_SEQUENCEREG0B24S2_SEQUENCEREG0B24S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1d0U)

#define FM_SEQUENCEREG0B25S0_SEQUENCEREG0B25S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B25S0_SEQUENCEREG0B25S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B25S0_SEQUENCEREG0B25S0)
#define GFV_SEQUENCEREG0B25S0_SEQUENCEREG0B25S0(v) \
    (((v) & FM_SEQUENCEREG0B25S0_SEQUENCEREG0B25S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1d4U)

#define FM_SEQUENCEREG0B25S1_SEQUENCEREG0B25S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B25S1_SEQUENCEREG0B25S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B25S1_SEQUENCEREG0B25S1)
#define GFV_SEQUENCEREG0B25S1_SEQUENCEREG0B25S1(v) \
    (((v) & FM_SEQUENCEREG0B25S1_SEQUENCEREG0B25S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1d8U)

#define FM_SEQUENCEREG0B25S2_SEQUENCEREG0B25S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B25S2_SEQUENCEREG0B25S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B25S2_SEQUENCEREG0B25S2)
#define GFV_SEQUENCEREG0B25S2_SEQUENCEREG0B25S2(v) \
    (((v) & FM_SEQUENCEREG0B25S2_SEQUENCEREG0B25S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1dcU)

#define FM_SEQUENCEREG0B26S0_SEQUENCEREG0B26S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B26S0_SEQUENCEREG0B26S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B26S0_SEQUENCEREG0B26S0)
#define GFV_SEQUENCEREG0B26S0_SEQUENCEREG0B26S0(v) \
    (((v) & FM_SEQUENCEREG0B26S0_SEQUENCEREG0B26S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1e0U)

#define FM_SEQUENCEREG0B26S1_SEQUENCEREG0B26S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B26S1_SEQUENCEREG0B26S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B26S1_SEQUENCEREG0B26S1)
#define GFV_SEQUENCEREG0B26S1_SEQUENCEREG0B26S1(v) \
    (((v) & FM_SEQUENCEREG0B26S1_SEQUENCEREG0B26S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1e4U)

#define FM_SEQUENCEREG0B26S2_SEQUENCEREG0B26S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B26S2_SEQUENCEREG0B26S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B26S2_SEQUENCEREG0B26S2)
#define GFV_SEQUENCEREG0B26S2_SEQUENCEREG0B26S2(v) \
    (((v) & FM_SEQUENCEREG0B26S2_SEQUENCEREG0B26S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1e8U)

#define FM_SEQUENCEREG0B27S0_SEQUENCEREG0B27S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B27S0_SEQUENCEREG0B27S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B27S0_SEQUENCEREG0B27S0)
#define GFV_SEQUENCEREG0B27S0_SEQUENCEREG0B27S0(v) \
    (((v) & FM_SEQUENCEREG0B27S0_SEQUENCEREG0B27S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1ecU)

#define FM_SEQUENCEREG0B27S1_SEQUENCEREG0B27S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B27S1_SEQUENCEREG0B27S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B27S1_SEQUENCEREG0B27S1)
#define GFV_SEQUENCEREG0B27S1_SEQUENCEREG0B27S1(v) \
    (((v) & FM_SEQUENCEREG0B27S1_SEQUENCEREG0B27S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1f0U)

#define FM_SEQUENCEREG0B27S2_SEQUENCEREG0B27S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B27S2_SEQUENCEREG0B27S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B27S2_SEQUENCEREG0B27S2)
#define GFV_SEQUENCEREG0B27S2_SEQUENCEREG0B27S2(v) \
    (((v) & FM_SEQUENCEREG0B27S2_SEQUENCEREG0B27S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1f4U)

#define FM_SEQUENCEREG0B28S0_SEQUENCEREG0B28S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B28S0_SEQUENCEREG0B28S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B28S0_SEQUENCEREG0B28S0)
#define GFV_SEQUENCEREG0B28S0_SEQUENCEREG0B28S0(v) \
    (((v) & FM_SEQUENCEREG0B28S0_SEQUENCEREG0B28S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1f8U)

#define FM_SEQUENCEREG0B28S1_SEQUENCEREG0B28S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B28S1_SEQUENCEREG0B28S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B28S1_SEQUENCEREG0B28S1)
#define GFV_SEQUENCEREG0B28S1_SEQUENCEREG0B28S1(v) \
    (((v) & FM_SEQUENCEREG0B28S1_SEQUENCEREG0B28S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x1fcU)

#define FM_SEQUENCEREG0B28S2_SEQUENCEREG0B28S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B28S2_SEQUENCEREG0B28S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B28S2_SEQUENCEREG0B28S2)
#define GFV_SEQUENCEREG0B28S2_SEQUENCEREG0B28S2(v) \
    (((v) & FM_SEQUENCEREG0B28S2_SEQUENCEREG0B28S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x200U)

#define FM_SEQUENCEREG0B29S0_SEQUENCEREG0B29S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B29S0_SEQUENCEREG0B29S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B29S0_SEQUENCEREG0B29S0)
#define GFV_SEQUENCEREG0B29S0_SEQUENCEREG0B29S0(v) \
    (((v) & FM_SEQUENCEREG0B29S0_SEQUENCEREG0B29S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x204U)

#define FM_SEQUENCEREG0B29S1_SEQUENCEREG0B29S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B29S1_SEQUENCEREG0B29S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B29S1_SEQUENCEREG0B29S1)
#define GFV_SEQUENCEREG0B29S1_SEQUENCEREG0B29S1(v) \
    (((v) & FM_SEQUENCEREG0B29S1_SEQUENCEREG0B29S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x208U)

#define FM_SEQUENCEREG0B29S2_SEQUENCEREG0B29S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B29S2_SEQUENCEREG0B29S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B29S2_SEQUENCEREG0B29S2)
#define GFV_SEQUENCEREG0B29S2_SEQUENCEREG0B29S2(v) \
    (((v) & FM_SEQUENCEREG0B29S2_SEQUENCEREG0B29S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x20cU)

#define FM_SEQUENCEREG0B30S0_SEQUENCEREG0B30S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B30S0_SEQUENCEREG0B30S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B30S0_SEQUENCEREG0B30S0)
#define GFV_SEQUENCEREG0B30S0_SEQUENCEREG0B30S0(v) \
    (((v) & FM_SEQUENCEREG0B30S0_SEQUENCEREG0B30S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x210U)

#define FM_SEQUENCEREG0B30S1_SEQUENCEREG0B30S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B30S1_SEQUENCEREG0B30S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B30S1_SEQUENCEREG0B30S1)
#define GFV_SEQUENCEREG0B30S1_SEQUENCEREG0B30S1(v) \
    (((v) & FM_SEQUENCEREG0B30S1_SEQUENCEREG0B30S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x214U)

#define FM_SEQUENCEREG0B30S2_SEQUENCEREG0B30S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B30S2_SEQUENCEREG0B30S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B30S2_SEQUENCEREG0B30S2)
#define GFV_SEQUENCEREG0B30S2_SEQUENCEREG0B30S2(v) \
    (((v) & FM_SEQUENCEREG0B30S2_SEQUENCEREG0B30S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x218U)

#define FM_SEQUENCEREG0B31S0_SEQUENCEREG0B31S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B31S0_SEQUENCEREG0B31S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B31S0_SEQUENCEREG0B31S0)
#define GFV_SEQUENCEREG0B31S0_SEQUENCEREG0B31S0(v) \
    (((v) & FM_SEQUENCEREG0B31S0_SEQUENCEREG0B31S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x21cU)

#define FM_SEQUENCEREG0B31S1_SEQUENCEREG0B31S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B31S1_SEQUENCEREG0B31S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B31S1_SEQUENCEREG0B31S1)
#define GFV_SEQUENCEREG0B31S1_SEQUENCEREG0B31S1(v) \
    (((v) & FM_SEQUENCEREG0B31S1_SEQUENCEREG0B31S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x220U)

#define FM_SEQUENCEREG0B31S2_SEQUENCEREG0B31S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B31S2_SEQUENCEREG0B31S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B31S2_SEQUENCEREG0B31S2)
#define GFV_SEQUENCEREG0B31S2_SEQUENCEREG0B31S2(v) \
    (((v) & FM_SEQUENCEREG0B31S2_SEQUENCEREG0B31S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x224U)

#define FM_SEQUENCEREG0B32S0_SEQUENCEREG0B32S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B32S0_SEQUENCEREG0B32S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B32S0_SEQUENCEREG0B32S0)
#define GFV_SEQUENCEREG0B32S0_SEQUENCEREG0B32S0(v) \
    (((v) & FM_SEQUENCEREG0B32S0_SEQUENCEREG0B32S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x228U)

#define FM_SEQUENCEREG0B32S1_SEQUENCEREG0B32S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B32S1_SEQUENCEREG0B32S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B32S1_SEQUENCEREG0B32S1)
#define GFV_SEQUENCEREG0B32S1_SEQUENCEREG0B32S1(v) \
    (((v) & FM_SEQUENCEREG0B32S1_SEQUENCEREG0B32S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x22cU)

#define FM_SEQUENCEREG0B32S2_SEQUENCEREG0B32S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B32S2_SEQUENCEREG0B32S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B32S2_SEQUENCEREG0B32S2)
#define GFV_SEQUENCEREG0B32S2_SEQUENCEREG0B32S2(v) \
    (((v) & FM_SEQUENCEREG0B32S2_SEQUENCEREG0B32S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x230U)

#define FM_SEQUENCEREG0B33S0_SEQUENCEREG0B33S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B33S0_SEQUENCEREG0B33S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B33S0_SEQUENCEREG0B33S0)
#define GFV_SEQUENCEREG0B33S0_SEQUENCEREG0B33S0(v) \
    (((v) & FM_SEQUENCEREG0B33S0_SEQUENCEREG0B33S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x234U)

#define FM_SEQUENCEREG0B33S1_SEQUENCEREG0B33S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B33S1_SEQUENCEREG0B33S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B33S1_SEQUENCEREG0B33S1)
#define GFV_SEQUENCEREG0B33S1_SEQUENCEREG0B33S1(v) \
    (((v) & FM_SEQUENCEREG0B33S1_SEQUENCEREG0B33S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x238U)

#define FM_SEQUENCEREG0B33S2_SEQUENCEREG0B33S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B33S2_SEQUENCEREG0B33S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B33S2_SEQUENCEREG0B33S2)
#define GFV_SEQUENCEREG0B33S2_SEQUENCEREG0B33S2(v) \
    (((v) & FM_SEQUENCEREG0B33S2_SEQUENCEREG0B33S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x23cU)

#define FM_SEQUENCEREG0B34S0_SEQUENCEREG0B34S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B34S0_SEQUENCEREG0B34S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B34S0_SEQUENCEREG0B34S0)
#define GFV_SEQUENCEREG0B34S0_SEQUENCEREG0B34S0(v) \
    (((v) & FM_SEQUENCEREG0B34S0_SEQUENCEREG0B34S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x240U)

#define FM_SEQUENCEREG0B34S1_SEQUENCEREG0B34S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B34S1_SEQUENCEREG0B34S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B34S1_SEQUENCEREG0B34S1)
#define GFV_SEQUENCEREG0B34S1_SEQUENCEREG0B34S1(v) \
    (((v) & FM_SEQUENCEREG0B34S1_SEQUENCEREG0B34S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x244U)

#define FM_SEQUENCEREG0B34S2_SEQUENCEREG0B34S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B34S2_SEQUENCEREG0B34S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B34S2_SEQUENCEREG0B34S2)
#define GFV_SEQUENCEREG0B34S2_SEQUENCEREG0B34S2(v) \
    (((v) & FM_SEQUENCEREG0B34S2_SEQUENCEREG0B34S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x248U)

#define FM_SEQUENCEREG0B35S0_SEQUENCEREG0B35S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B35S0_SEQUENCEREG0B35S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B35S0_SEQUENCEREG0B35S0)
#define GFV_SEQUENCEREG0B35S0_SEQUENCEREG0B35S0(v) \
    (((v) & FM_SEQUENCEREG0B35S0_SEQUENCEREG0B35S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x24cU)

#define FM_SEQUENCEREG0B35S1_SEQUENCEREG0B35S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B35S1_SEQUENCEREG0B35S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B35S1_SEQUENCEREG0B35S1)
#define GFV_SEQUENCEREG0B35S1_SEQUENCEREG0B35S1(v) \
    (((v) & FM_SEQUENCEREG0B35S1_SEQUENCEREG0B35S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x250U)

#define FM_SEQUENCEREG0B35S2_SEQUENCEREG0B35S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B35S2_SEQUENCEREG0B35S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B35S2_SEQUENCEREG0B35S2)
#define GFV_SEQUENCEREG0B35S2_SEQUENCEREG0B35S2(v) \
    (((v) & FM_SEQUENCEREG0B35S2_SEQUENCEREG0B35S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x254U)

#define FM_SEQUENCEREG0B36S0_SEQUENCEREG0B36S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B36S0_SEQUENCEREG0B36S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B36S0_SEQUENCEREG0B36S0)
#define GFV_SEQUENCEREG0B36S0_SEQUENCEREG0B36S0(v) \
    (((v) & FM_SEQUENCEREG0B36S0_SEQUENCEREG0B36S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x258U)

#define FM_SEQUENCEREG0B36S1_SEQUENCEREG0B36S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B36S1_SEQUENCEREG0B36S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B36S1_SEQUENCEREG0B36S1)
#define GFV_SEQUENCEREG0B36S1_SEQUENCEREG0B36S1(v) \
    (((v) & FM_SEQUENCEREG0B36S1_SEQUENCEREG0B36S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x25cU)

#define FM_SEQUENCEREG0B36S2_SEQUENCEREG0B36S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B36S2_SEQUENCEREG0B36S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B36S2_SEQUENCEREG0B36S2)
#define GFV_SEQUENCEREG0B36S2_SEQUENCEREG0B36S2(v) \
    (((v) & FM_SEQUENCEREG0B36S2_SEQUENCEREG0B36S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x260U)

#define FM_SEQUENCEREG0B37S0_SEQUENCEREG0B37S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B37S0_SEQUENCEREG0B37S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B37S0_SEQUENCEREG0B37S0)
#define GFV_SEQUENCEREG0B37S0_SEQUENCEREG0B37S0(v) \
    (((v) & FM_SEQUENCEREG0B37S0_SEQUENCEREG0B37S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x264U)

#define FM_SEQUENCEREG0B37S1_SEQUENCEREG0B37S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B37S1_SEQUENCEREG0B37S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B37S1_SEQUENCEREG0B37S1)
#define GFV_SEQUENCEREG0B37S1_SEQUENCEREG0B37S1(v) \
    (((v) & FM_SEQUENCEREG0B37S1_SEQUENCEREG0B37S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x268U)

#define FM_SEQUENCEREG0B37S2_SEQUENCEREG0B37S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B37S2_SEQUENCEREG0B37S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B37S2_SEQUENCEREG0B37S2)
#define GFV_SEQUENCEREG0B37S2_SEQUENCEREG0B37S2(v) \
    (((v) & FM_SEQUENCEREG0B37S2_SEQUENCEREG0B37S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x26cU)

#define FM_SEQUENCEREG0B38S0_SEQUENCEREG0B38S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B38S0_SEQUENCEREG0B38S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B38S0_SEQUENCEREG0B38S0)
#define GFV_SEQUENCEREG0B38S0_SEQUENCEREG0B38S0(v) \
    (((v) & FM_SEQUENCEREG0B38S0_SEQUENCEREG0B38S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x270U)

#define FM_SEQUENCEREG0B38S1_SEQUENCEREG0B38S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B38S1_SEQUENCEREG0B38S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B38S1_SEQUENCEREG0B38S1)
#define GFV_SEQUENCEREG0B38S1_SEQUENCEREG0B38S1(v) \
    (((v) & FM_SEQUENCEREG0B38S1_SEQUENCEREG0B38S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x274U)

#define FM_SEQUENCEREG0B38S2_SEQUENCEREG0B38S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B38S2_SEQUENCEREG0B38S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B38S2_SEQUENCEREG0B38S2)
#define GFV_SEQUENCEREG0B38S2_SEQUENCEREG0B38S2(v) \
    (((v) & FM_SEQUENCEREG0B38S2_SEQUENCEREG0B38S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x278U)

#define FM_SEQUENCEREG0B39S0_SEQUENCEREG0B39S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B39S0_SEQUENCEREG0B39S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B39S0_SEQUENCEREG0B39S0)
#define GFV_SEQUENCEREG0B39S0_SEQUENCEREG0B39S0(v) \
    (((v) & FM_SEQUENCEREG0B39S0_SEQUENCEREG0B39S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x27cU)

#define FM_SEQUENCEREG0B39S1_SEQUENCEREG0B39S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B39S1_SEQUENCEREG0B39S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B39S1_SEQUENCEREG0B39S1)
#define GFV_SEQUENCEREG0B39S1_SEQUENCEREG0B39S1(v) \
    (((v) & FM_SEQUENCEREG0B39S1_SEQUENCEREG0B39S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x280U)

#define FM_SEQUENCEREG0B39S2_SEQUENCEREG0B39S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B39S2_SEQUENCEREG0B39S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B39S2_SEQUENCEREG0B39S2)
#define GFV_SEQUENCEREG0B39S2_SEQUENCEREG0B39S2(v) \
    (((v) & FM_SEQUENCEREG0B39S2_SEQUENCEREG0B39S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x284U)

#define FM_SEQUENCEREG0B40S0_SEQUENCEREG0B40S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B40S0_SEQUENCEREG0B40S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B40S0_SEQUENCEREG0B40S0)
#define GFV_SEQUENCEREG0B40S0_SEQUENCEREG0B40S0(v) \
    (((v) & FM_SEQUENCEREG0B40S0_SEQUENCEREG0B40S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x288U)

#define FM_SEQUENCEREG0B40S1_SEQUENCEREG0B40S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B40S1_SEQUENCEREG0B40S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B40S1_SEQUENCEREG0B40S1)
#define GFV_SEQUENCEREG0B40S1_SEQUENCEREG0B40S1(v) \
    (((v) & FM_SEQUENCEREG0B40S1_SEQUENCEREG0B40S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x28cU)

#define FM_SEQUENCEREG0B40S2_SEQUENCEREG0B40S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B40S2_SEQUENCEREG0B40S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B40S2_SEQUENCEREG0B40S2)
#define GFV_SEQUENCEREG0B40S2_SEQUENCEREG0B40S2(v) \
    (((v) & FM_SEQUENCEREG0B40S2_SEQUENCEREG0B40S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x290U)

#define FM_SEQUENCEREG0B41S0_SEQUENCEREG0B41S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B41S0_SEQUENCEREG0B41S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B41S0_SEQUENCEREG0B41S0)
#define GFV_SEQUENCEREG0B41S0_SEQUENCEREG0B41S0(v) \
    (((v) & FM_SEQUENCEREG0B41S0_SEQUENCEREG0B41S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x294U)

#define FM_SEQUENCEREG0B41S1_SEQUENCEREG0B41S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B41S1_SEQUENCEREG0B41S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B41S1_SEQUENCEREG0B41S1)
#define GFV_SEQUENCEREG0B41S1_SEQUENCEREG0B41S1(v) \
    (((v) & FM_SEQUENCEREG0B41S1_SEQUENCEREG0B41S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x298U)

#define FM_SEQUENCEREG0B41S2_SEQUENCEREG0B41S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B41S2_SEQUENCEREG0B41S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B41S2_SEQUENCEREG0B41S2)
#define GFV_SEQUENCEREG0B41S2_SEQUENCEREG0B41S2(v) \
    (((v) & FM_SEQUENCEREG0B41S2_SEQUENCEREG0B41S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x29cU)

#define FM_SEQUENCEREG0B42S0_SEQUENCEREG0B42S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B42S0_SEQUENCEREG0B42S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B42S0_SEQUENCEREG0B42S0)
#define GFV_SEQUENCEREG0B42S0_SEQUENCEREG0B42S0(v) \
    (((v) & FM_SEQUENCEREG0B42S0_SEQUENCEREG0B42S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2a0U)

#define FM_SEQUENCEREG0B42S1_SEQUENCEREG0B42S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B42S1_SEQUENCEREG0B42S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B42S1_SEQUENCEREG0B42S1)
#define GFV_SEQUENCEREG0B42S1_SEQUENCEREG0B42S1(v) \
    (((v) & FM_SEQUENCEREG0B42S1_SEQUENCEREG0B42S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2a4U)

#define FM_SEQUENCEREG0B42S2_SEQUENCEREG0B42S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B42S2_SEQUENCEREG0B42S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B42S2_SEQUENCEREG0B42S2)
#define GFV_SEQUENCEREG0B42S2_SEQUENCEREG0B42S2(v) \
    (((v) & FM_SEQUENCEREG0B42S2_SEQUENCEREG0B42S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2a8U)

#define FM_SEQUENCEREG0B43S0_SEQUENCEREG0B43S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B43S0_SEQUENCEREG0B43S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B43S0_SEQUENCEREG0B43S0)
#define GFV_SEQUENCEREG0B43S0_SEQUENCEREG0B43S0(v) \
    (((v) & FM_SEQUENCEREG0B43S0_SEQUENCEREG0B43S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2acU)

#define FM_SEQUENCEREG0B43S1_SEQUENCEREG0B43S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B43S1_SEQUENCEREG0B43S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B43S1_SEQUENCEREG0B43S1)
#define GFV_SEQUENCEREG0B43S1_SEQUENCEREG0B43S1(v) \
    (((v) & FM_SEQUENCEREG0B43S1_SEQUENCEREG0B43S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2b0U)

#define FM_SEQUENCEREG0B43S2_SEQUENCEREG0B43S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B43S2_SEQUENCEREG0B43S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B43S2_SEQUENCEREG0B43S2)
#define GFV_SEQUENCEREG0B43S2_SEQUENCEREG0B43S2(v) \
    (((v) & FM_SEQUENCEREG0B43S2_SEQUENCEREG0B43S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2b4U)

#define FM_SEQUENCEREG0B44S0_SEQUENCEREG0B44S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B44S0_SEQUENCEREG0B44S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B44S0_SEQUENCEREG0B44S0)
#define GFV_SEQUENCEREG0B44S0_SEQUENCEREG0B44S0(v) \
    (((v) & FM_SEQUENCEREG0B44S0_SEQUENCEREG0B44S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2b8U)

#define FM_SEQUENCEREG0B44S1_SEQUENCEREG0B44S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B44S1_SEQUENCEREG0B44S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B44S1_SEQUENCEREG0B44S1)
#define GFV_SEQUENCEREG0B44S1_SEQUENCEREG0B44S1(v) \
    (((v) & FM_SEQUENCEREG0B44S1_SEQUENCEREG0B44S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2bcU)

#define FM_SEQUENCEREG0B44S2_SEQUENCEREG0B44S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B44S2_SEQUENCEREG0B44S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B44S2_SEQUENCEREG0B44S2)
#define GFV_SEQUENCEREG0B44S2_SEQUENCEREG0B44S2(v) \
    (((v) & FM_SEQUENCEREG0B44S2_SEQUENCEREG0B44S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2c0U)

#define FM_SEQUENCEREG0B45S0_SEQUENCEREG0B45S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B45S0_SEQUENCEREG0B45S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B45S0_SEQUENCEREG0B45S0)
#define GFV_SEQUENCEREG0B45S0_SEQUENCEREG0B45S0(v) \
    (((v) & FM_SEQUENCEREG0B45S0_SEQUENCEREG0B45S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2c4U)

#define FM_SEQUENCEREG0B45S1_SEQUENCEREG0B45S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B45S1_SEQUENCEREG0B45S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B45S1_SEQUENCEREG0B45S1)
#define GFV_SEQUENCEREG0B45S1_SEQUENCEREG0B45S1(v) \
    (((v) & FM_SEQUENCEREG0B45S1_SEQUENCEREG0B45S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2c8U)

#define FM_SEQUENCEREG0B45S2_SEQUENCEREG0B45S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B45S2_SEQUENCEREG0B45S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B45S2_SEQUENCEREG0B45S2)
#define GFV_SEQUENCEREG0B45S2_SEQUENCEREG0B45S2(v) \
    (((v) & FM_SEQUENCEREG0B45S2_SEQUENCEREG0B45S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2ccU)

#define FM_SEQUENCEREG0B46S0_SEQUENCEREG0B46S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B46S0_SEQUENCEREG0B46S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B46S0_SEQUENCEREG0B46S0)
#define GFV_SEQUENCEREG0B46S0_SEQUENCEREG0B46S0(v) \
    (((v) & FM_SEQUENCEREG0B46S0_SEQUENCEREG0B46S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2d0U)

#define FM_SEQUENCEREG0B46S1_SEQUENCEREG0B46S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B46S1_SEQUENCEREG0B46S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B46S1_SEQUENCEREG0B46S1)
#define GFV_SEQUENCEREG0B46S1_SEQUENCEREG0B46S1(v) \
    (((v) & FM_SEQUENCEREG0B46S1_SEQUENCEREG0B46S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2d4U)

#define FM_SEQUENCEREG0B46S2_SEQUENCEREG0B46S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B46S2_SEQUENCEREG0B46S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B46S2_SEQUENCEREG0B46S2)
#define GFV_SEQUENCEREG0B46S2_SEQUENCEREG0B46S2(v) \
    (((v) & FM_SEQUENCEREG0B46S2_SEQUENCEREG0B46S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2d8U)

#define FM_SEQUENCEREG0B47S0_SEQUENCEREG0B47S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B47S0_SEQUENCEREG0B47S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B47S0_SEQUENCEREG0B47S0)
#define GFV_SEQUENCEREG0B47S0_SEQUENCEREG0B47S0(v) \
    (((v) & FM_SEQUENCEREG0B47S0_SEQUENCEREG0B47S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2dcU)

#define FM_SEQUENCEREG0B47S1_SEQUENCEREG0B47S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B47S1_SEQUENCEREG0B47S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B47S1_SEQUENCEREG0B47S1)
#define GFV_SEQUENCEREG0B47S1_SEQUENCEREG0B47S1(v) \
    (((v) & FM_SEQUENCEREG0B47S1_SEQUENCEREG0B47S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2e0U)

#define FM_SEQUENCEREG0B47S2_SEQUENCEREG0B47S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B47S2_SEQUENCEREG0B47S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B47S2_SEQUENCEREG0B47S2)
#define GFV_SEQUENCEREG0B47S2_SEQUENCEREG0B47S2(v) \
    (((v) & FM_SEQUENCEREG0B47S2_SEQUENCEREG0B47S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2e4U)

#define FM_SEQUENCEREG0B48S0_SEQUENCEREG0B48S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B48S0_SEQUENCEREG0B48S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B48S0_SEQUENCEREG0B48S0)
#define GFV_SEQUENCEREG0B48S0_SEQUENCEREG0B48S0(v) \
    (((v) & FM_SEQUENCEREG0B48S0_SEQUENCEREG0B48S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2e8U)

#define FM_SEQUENCEREG0B48S1_SEQUENCEREG0B48S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B48S1_SEQUENCEREG0B48S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B48S1_SEQUENCEREG0B48S1)
#define GFV_SEQUENCEREG0B48S1_SEQUENCEREG0B48S1(v) \
    (((v) & FM_SEQUENCEREG0B48S1_SEQUENCEREG0B48S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2ecU)

#define FM_SEQUENCEREG0B48S2_SEQUENCEREG0B48S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B48S2_SEQUENCEREG0B48S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B48S2_SEQUENCEREG0B48S2)
#define GFV_SEQUENCEREG0B48S2_SEQUENCEREG0B48S2(v) \
    (((v) & FM_SEQUENCEREG0B48S2_SEQUENCEREG0B48S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2f0U)

#define FM_SEQUENCEREG0B49S0_SEQUENCEREG0B49S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B49S0_SEQUENCEREG0B49S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B49S0_SEQUENCEREG0B49S0)
#define GFV_SEQUENCEREG0B49S0_SEQUENCEREG0B49S0(v) \
    (((v) & FM_SEQUENCEREG0B49S0_SEQUENCEREG0B49S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2f4U)

#define FM_SEQUENCEREG0B49S1_SEQUENCEREG0B49S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B49S1_SEQUENCEREG0B49S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B49S1_SEQUENCEREG0B49S1)
#define GFV_SEQUENCEREG0B49S1_SEQUENCEREG0B49S1(v) \
    (((v) & FM_SEQUENCEREG0B49S1_SEQUENCEREG0B49S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2f8U)

#define FM_SEQUENCEREG0B49S2_SEQUENCEREG0B49S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B49S2_SEQUENCEREG0B49S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B49S2_SEQUENCEREG0B49S2)
#define GFV_SEQUENCEREG0B49S2_SEQUENCEREG0B49S2(v) \
    (((v) & FM_SEQUENCEREG0B49S2_SEQUENCEREG0B49S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x2fcU)

#define FM_SEQUENCEREG0B50S0_SEQUENCEREG0B50S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B50S0_SEQUENCEREG0B50S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B50S0_SEQUENCEREG0B50S0)
#define GFV_SEQUENCEREG0B50S0_SEQUENCEREG0B50S0(v) \
    (((v) & FM_SEQUENCEREG0B50S0_SEQUENCEREG0B50S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x300U)

#define FM_SEQUENCEREG0B50S1_SEQUENCEREG0B50S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B50S1_SEQUENCEREG0B50S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B50S1_SEQUENCEREG0B50S1)
#define GFV_SEQUENCEREG0B50S1_SEQUENCEREG0B50S1(v) \
    (((v) & FM_SEQUENCEREG0B50S1_SEQUENCEREG0B50S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x304U)

#define FM_SEQUENCEREG0B50S2_SEQUENCEREG0B50S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B50S2_SEQUENCEREG0B50S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B50S2_SEQUENCEREG0B50S2)
#define GFV_SEQUENCEREG0B50S2_SEQUENCEREG0B50S2(v) \
    (((v) & FM_SEQUENCEREG0B50S2_SEQUENCEREG0B50S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x308U)

#define FM_SEQUENCEREG0B51S0_SEQUENCEREG0B51S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B51S0_SEQUENCEREG0B51S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B51S0_SEQUENCEREG0B51S0)
#define GFV_SEQUENCEREG0B51S0_SEQUENCEREG0B51S0(v) \
    (((v) & FM_SEQUENCEREG0B51S0_SEQUENCEREG0B51S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x30cU)

#define FM_SEQUENCEREG0B51S1_SEQUENCEREG0B51S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B51S1_SEQUENCEREG0B51S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B51S1_SEQUENCEREG0B51S1)
#define GFV_SEQUENCEREG0B51S1_SEQUENCEREG0B51S1(v) \
    (((v) & FM_SEQUENCEREG0B51S1_SEQUENCEREG0B51S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x310U)

#define FM_SEQUENCEREG0B51S2_SEQUENCEREG0B51S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B51S2_SEQUENCEREG0B51S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B51S2_SEQUENCEREG0B51S2)
#define GFV_SEQUENCEREG0B51S2_SEQUENCEREG0B51S2(v) \
    (((v) & FM_SEQUENCEREG0B51S2_SEQUENCEREG0B51S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x314U)

#define FM_SEQUENCEREG0B52S0_SEQUENCEREG0B52S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B52S0_SEQUENCEREG0B52S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B52S0_SEQUENCEREG0B52S0)
#define GFV_SEQUENCEREG0B52S0_SEQUENCEREG0B52S0(v) \
    (((v) & FM_SEQUENCEREG0B52S0_SEQUENCEREG0B52S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x318U)

#define FM_SEQUENCEREG0B52S1_SEQUENCEREG0B52S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B52S1_SEQUENCEREG0B52S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B52S1_SEQUENCEREG0B52S1)
#define GFV_SEQUENCEREG0B52S1_SEQUENCEREG0B52S1(v) \
    (((v) & FM_SEQUENCEREG0B52S1_SEQUENCEREG0B52S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x31cU)

#define FM_SEQUENCEREG0B52S2_SEQUENCEREG0B52S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B52S2_SEQUENCEREG0B52S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B52S2_SEQUENCEREG0B52S2)
#define GFV_SEQUENCEREG0B52S2_SEQUENCEREG0B52S2(v) \
    (((v) & FM_SEQUENCEREG0B52S2_SEQUENCEREG0B52S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x320U)

#define FM_SEQUENCEREG0B53S0_SEQUENCEREG0B53S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B53S0_SEQUENCEREG0B53S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B53S0_SEQUENCEREG0B53S0)
#define GFV_SEQUENCEREG0B53S0_SEQUENCEREG0B53S0(v) \
    (((v) & FM_SEQUENCEREG0B53S0_SEQUENCEREG0B53S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x324U)

#define FM_SEQUENCEREG0B53S1_SEQUENCEREG0B53S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B53S1_SEQUENCEREG0B53S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B53S1_SEQUENCEREG0B53S1)
#define GFV_SEQUENCEREG0B53S1_SEQUENCEREG0B53S1(v) \
    (((v) & FM_SEQUENCEREG0B53S1_SEQUENCEREG0B53S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x328U)

#define FM_SEQUENCEREG0B53S2_SEQUENCEREG0B53S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B53S2_SEQUENCEREG0B53S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B53S2_SEQUENCEREG0B53S2)
#define GFV_SEQUENCEREG0B53S2_SEQUENCEREG0B53S2(v) \
    (((v) & FM_SEQUENCEREG0B53S2_SEQUENCEREG0B53S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B54S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x32cU)

#define FM_SEQUENCEREG0B54S0_SEQUENCEREG0B54S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B54S0_SEQUENCEREG0B54S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B54S0_SEQUENCEREG0B54S0)
#define GFV_SEQUENCEREG0B54S0_SEQUENCEREG0B54S0(v) \
    (((v) & FM_SEQUENCEREG0B54S0_SEQUENCEREG0B54S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B54S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x330U)

#define FM_SEQUENCEREG0B54S1_SEQUENCEREG0B54S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B54S1_SEQUENCEREG0B54S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B54S1_SEQUENCEREG0B54S1)
#define GFV_SEQUENCEREG0B54S1_SEQUENCEREG0B54S1(v) \
    (((v) & FM_SEQUENCEREG0B54S1_SEQUENCEREG0B54S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B54S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x334U)

#define FM_SEQUENCEREG0B54S2_SEQUENCEREG0B54S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B54S2_SEQUENCEREG0B54S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B54S2_SEQUENCEREG0B54S2)
#define GFV_SEQUENCEREG0B54S2_SEQUENCEREG0B54S2(v) \
    (((v) & FM_SEQUENCEREG0B54S2_SEQUENCEREG0B54S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B55S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x338U)

#define FM_SEQUENCEREG0B55S0_SEQUENCEREG0B55S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B55S0_SEQUENCEREG0B55S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B55S0_SEQUENCEREG0B55S0)
#define GFV_SEQUENCEREG0B55S0_SEQUENCEREG0B55S0(v) \
    (((v) & FM_SEQUENCEREG0B55S0_SEQUENCEREG0B55S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B55S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x33cU)

#define FM_SEQUENCEREG0B55S1_SEQUENCEREG0B55S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B55S1_SEQUENCEREG0B55S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B55S1_SEQUENCEREG0B55S1)
#define GFV_SEQUENCEREG0B55S1_SEQUENCEREG0B55S1(v) \
    (((v) & FM_SEQUENCEREG0B55S1_SEQUENCEREG0B55S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B55S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x340U)

#define FM_SEQUENCEREG0B55S2_SEQUENCEREG0B55S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B55S2_SEQUENCEREG0B55S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B55S2_SEQUENCEREG0B55S2)
#define GFV_SEQUENCEREG0B55S2_SEQUENCEREG0B55S2(v) \
    (((v) & FM_SEQUENCEREG0B55S2_SEQUENCEREG0B55S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B56S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x344U)

#define FM_SEQUENCEREG0B56S0_SEQUENCEREG0B56S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B56S0_SEQUENCEREG0B56S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B56S0_SEQUENCEREG0B56S0)
#define GFV_SEQUENCEREG0B56S0_SEQUENCEREG0B56S0(v) \
    (((v) & FM_SEQUENCEREG0B56S0_SEQUENCEREG0B56S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B56S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x348U)

#define FM_SEQUENCEREG0B56S1_SEQUENCEREG0B56S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B56S1_SEQUENCEREG0B56S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B56S1_SEQUENCEREG0B56S1)
#define GFV_SEQUENCEREG0B56S1_SEQUENCEREG0B56S1(v) \
    (((v) & FM_SEQUENCEREG0B56S1_SEQUENCEREG0B56S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B56S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x34cU)

#define FM_SEQUENCEREG0B56S2_SEQUENCEREG0B56S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B56S2_SEQUENCEREG0B56S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B56S2_SEQUENCEREG0B56S2)
#define GFV_SEQUENCEREG0B56S2_SEQUENCEREG0B56S2(v) \
    (((v) & FM_SEQUENCEREG0B56S2_SEQUENCEREG0B56S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B57S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x350U)

#define FM_SEQUENCEREG0B57S0_SEQUENCEREG0B57S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B57S0_SEQUENCEREG0B57S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B57S0_SEQUENCEREG0B57S0)
#define GFV_SEQUENCEREG0B57S0_SEQUENCEREG0B57S0(v) \
    (((v) & FM_SEQUENCEREG0B57S0_SEQUENCEREG0B57S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B57S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x354U)

#define FM_SEQUENCEREG0B57S1_SEQUENCEREG0B57S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B57S1_SEQUENCEREG0B57S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B57S1_SEQUENCEREG0B57S1)
#define GFV_SEQUENCEREG0B57S1_SEQUENCEREG0B57S1(v) \
    (((v) & FM_SEQUENCEREG0B57S1_SEQUENCEREG0B57S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B57S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x358U)

#define FM_SEQUENCEREG0B57S2_SEQUENCEREG0B57S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B57S2_SEQUENCEREG0B57S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B57S2_SEQUENCEREG0B57S2)
#define GFV_SEQUENCEREG0B57S2_SEQUENCEREG0B57S2(v) \
    (((v) & FM_SEQUENCEREG0B57S2_SEQUENCEREG0B57S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B58S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x35cU)

#define FM_SEQUENCEREG0B58S0_SEQUENCEREG0B58S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B58S0_SEQUENCEREG0B58S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B58S0_SEQUENCEREG0B58S0)
#define GFV_SEQUENCEREG0B58S0_SEQUENCEREG0B58S0(v) \
    (((v) & FM_SEQUENCEREG0B58S0_SEQUENCEREG0B58S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B58S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x360U)

#define FM_SEQUENCEREG0B58S1_SEQUENCEREG0B58S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B58S1_SEQUENCEREG0B58S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B58S1_SEQUENCEREG0B58S1)
#define GFV_SEQUENCEREG0B58S1_SEQUENCEREG0B58S1(v) \
    (((v) & FM_SEQUENCEREG0B58S1_SEQUENCEREG0B58S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B58S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x364U)

#define FM_SEQUENCEREG0B58S2_SEQUENCEREG0B58S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B58S2_SEQUENCEREG0B58S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B58S2_SEQUENCEREG0B58S2)
#define GFV_SEQUENCEREG0B58S2_SEQUENCEREG0B58S2(v) \
    (((v) & FM_SEQUENCEREG0B58S2_SEQUENCEREG0B58S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B59S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x368U)

#define FM_SEQUENCEREG0B59S0_SEQUENCEREG0B59S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B59S0_SEQUENCEREG0B59S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B59S0_SEQUENCEREG0B59S0)
#define GFV_SEQUENCEREG0B59S0_SEQUENCEREG0B59S0(v) \
    (((v) & FM_SEQUENCEREG0B59S0_SEQUENCEREG0B59S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B59S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x36cU)

#define FM_SEQUENCEREG0B59S1_SEQUENCEREG0B59S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B59S1_SEQUENCEREG0B59S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B59S1_SEQUENCEREG0B59S1)
#define GFV_SEQUENCEREG0B59S1_SEQUENCEREG0B59S1(v) \
    (((v) & FM_SEQUENCEREG0B59S1_SEQUENCEREG0B59S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B59S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x370U)

#define FM_SEQUENCEREG0B59S2_SEQUENCEREG0B59S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B59S2_SEQUENCEREG0B59S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B59S2_SEQUENCEREG0B59S2)
#define GFV_SEQUENCEREG0B59S2_SEQUENCEREG0B59S2(v) \
    (((v) & FM_SEQUENCEREG0B59S2_SEQUENCEREG0B59S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B60S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x374U)

#define FM_SEQUENCEREG0B60S0_SEQUENCEREG0B60S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B60S0_SEQUENCEREG0B60S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B60S0_SEQUENCEREG0B60S0)
#define GFV_SEQUENCEREG0B60S0_SEQUENCEREG0B60S0(v) \
    (((v) & FM_SEQUENCEREG0B60S0_SEQUENCEREG0B60S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B60S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x378U)

#define FM_SEQUENCEREG0B60S1_SEQUENCEREG0B60S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B60S1_SEQUENCEREG0B60S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B60S1_SEQUENCEREG0B60S1)
#define GFV_SEQUENCEREG0B60S1_SEQUENCEREG0B60S1(v) \
    (((v) & FM_SEQUENCEREG0B60S1_SEQUENCEREG0B60S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B60S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x37cU)

#define FM_SEQUENCEREG0B60S2_SEQUENCEREG0B60S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B60S2_SEQUENCEREG0B60S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B60S2_SEQUENCEREG0B60S2)
#define GFV_SEQUENCEREG0B60S2_SEQUENCEREG0B60S2(v) \
    (((v) & FM_SEQUENCEREG0B60S2_SEQUENCEREG0B60S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B61S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x380U)

#define FM_SEQUENCEREG0B61S0_SEQUENCEREG0B61S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B61S0_SEQUENCEREG0B61S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B61S0_SEQUENCEREG0B61S0)
#define GFV_SEQUENCEREG0B61S0_SEQUENCEREG0B61S0(v) \
    (((v) & FM_SEQUENCEREG0B61S0_SEQUENCEREG0B61S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B61S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x384U)

#define FM_SEQUENCEREG0B61S1_SEQUENCEREG0B61S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B61S1_SEQUENCEREG0B61S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B61S1_SEQUENCEREG0B61S1)
#define GFV_SEQUENCEREG0B61S1_SEQUENCEREG0B61S1(v) \
    (((v) & FM_SEQUENCEREG0B61S1_SEQUENCEREG0B61S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B61S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x388U)

#define FM_SEQUENCEREG0B61S2_SEQUENCEREG0B61S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B61S2_SEQUENCEREG0B61S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B61S2_SEQUENCEREG0B61S2)
#define GFV_SEQUENCEREG0B61S2_SEQUENCEREG0B61S2(v) \
    (((v) & FM_SEQUENCEREG0B61S2_SEQUENCEREG0B61S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B62S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x38cU)

#define FM_SEQUENCEREG0B62S0_SEQUENCEREG0B62S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B62S0_SEQUENCEREG0B62S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B62S0_SEQUENCEREG0B62S0)
#define GFV_SEQUENCEREG0B62S0_SEQUENCEREG0B62S0(v) \
    (((v) & FM_SEQUENCEREG0B62S0_SEQUENCEREG0B62S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B62S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x390U)

#define FM_SEQUENCEREG0B62S1_SEQUENCEREG0B62S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B62S1_SEQUENCEREG0B62S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B62S1_SEQUENCEREG0B62S1)
#define GFV_SEQUENCEREG0B62S1_SEQUENCEREG0B62S1(v) \
    (((v) & FM_SEQUENCEREG0B62S1_SEQUENCEREG0B62S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B62S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x394U)

#define FM_SEQUENCEREG0B62S2_SEQUENCEREG0B62S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B62S2_SEQUENCEREG0B62S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B62S2_SEQUENCEREG0B62S2)
#define GFV_SEQUENCEREG0B62S2_SEQUENCEREG0B62S2(v) \
    (((v) & FM_SEQUENCEREG0B62S2_SEQUENCEREG0B62S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B63S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x398U)

#define FM_SEQUENCEREG0B63S0_SEQUENCEREG0B63S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B63S0_SEQUENCEREG0B63S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B63S0_SEQUENCEREG0B63S0)
#define GFV_SEQUENCEREG0B63S0_SEQUENCEREG0B63S0(v) \
    (((v) & FM_SEQUENCEREG0B63S0_SEQUENCEREG0B63S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B63S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x39cU)

#define FM_SEQUENCEREG0B63S1_SEQUENCEREG0B63S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B63S1_SEQUENCEREG0B63S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B63S1_SEQUENCEREG0B63S1)
#define GFV_SEQUENCEREG0B63S1_SEQUENCEREG0B63S1(v) \
    (((v) & FM_SEQUENCEREG0B63S1_SEQUENCEREG0B63S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B63S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3a0U)

#define FM_SEQUENCEREG0B63S2_SEQUENCEREG0B63S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B63S2_SEQUENCEREG0B63S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B63S2_SEQUENCEREG0B63S2)
#define GFV_SEQUENCEREG0B63S2_SEQUENCEREG0B63S2(v) \
    (((v) & FM_SEQUENCEREG0B63S2_SEQUENCEREG0B63S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B64S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3a4U)

#define FM_SEQUENCEREG0B64S0_SEQUENCEREG0B64S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B64S0_SEQUENCEREG0B64S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B64S0_SEQUENCEREG0B64S0)
#define GFV_SEQUENCEREG0B64S0_SEQUENCEREG0B64S0(v) \
    (((v) & FM_SEQUENCEREG0B64S0_SEQUENCEREG0B64S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B64S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3a8U)

#define FM_SEQUENCEREG0B64S1_SEQUENCEREG0B64S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B64S1_SEQUENCEREG0B64S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B64S1_SEQUENCEREG0B64S1)
#define GFV_SEQUENCEREG0B64S1_SEQUENCEREG0B64S1(v) \
    (((v) & FM_SEQUENCEREG0B64S1_SEQUENCEREG0B64S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B64S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3acU)

#define FM_SEQUENCEREG0B64S2_SEQUENCEREG0B64S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B64S2_SEQUENCEREG0B64S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B64S2_SEQUENCEREG0B64S2)
#define GFV_SEQUENCEREG0B64S2_SEQUENCEREG0B64S2(v) \
    (((v) & FM_SEQUENCEREG0B64S2_SEQUENCEREG0B64S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B65S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3b0U)

#define FM_SEQUENCEREG0B65S0_SEQUENCEREG0B65S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B65S0_SEQUENCEREG0B65S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B65S0_SEQUENCEREG0B65S0)
#define GFV_SEQUENCEREG0B65S0_SEQUENCEREG0B65S0(v) \
    (((v) & FM_SEQUENCEREG0B65S0_SEQUENCEREG0B65S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B65S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3b4U)

#define FM_SEQUENCEREG0B65S1_SEQUENCEREG0B65S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B65S1_SEQUENCEREG0B65S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B65S1_SEQUENCEREG0B65S1)
#define GFV_SEQUENCEREG0B65S1_SEQUENCEREG0B65S1(v) \
    (((v) & FM_SEQUENCEREG0B65S1_SEQUENCEREG0B65S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B65S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3b8U)

#define FM_SEQUENCEREG0B65S2_SEQUENCEREG0B65S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B65S2_SEQUENCEREG0B65S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B65S2_SEQUENCEREG0B65S2)
#define GFV_SEQUENCEREG0B65S2_SEQUENCEREG0B65S2(v) \
    (((v) & FM_SEQUENCEREG0B65S2_SEQUENCEREG0B65S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B66S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3bcU)

#define FM_SEQUENCEREG0B66S0_SEQUENCEREG0B66S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B66S0_SEQUENCEREG0B66S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B66S0_SEQUENCEREG0B66S0)
#define GFV_SEQUENCEREG0B66S0_SEQUENCEREG0B66S0(v) \
    (((v) & FM_SEQUENCEREG0B66S0_SEQUENCEREG0B66S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B66S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3c0U)

#define FM_SEQUENCEREG0B66S1_SEQUENCEREG0B66S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B66S1_SEQUENCEREG0B66S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B66S1_SEQUENCEREG0B66S1)
#define GFV_SEQUENCEREG0B66S1_SEQUENCEREG0B66S1(v) \
    (((v) & FM_SEQUENCEREG0B66S1_SEQUENCEREG0B66S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B66S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3c4U)

#define FM_SEQUENCEREG0B66S2_SEQUENCEREG0B66S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B66S2_SEQUENCEREG0B66S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B66S2_SEQUENCEREG0B66S2)
#define GFV_SEQUENCEREG0B66S2_SEQUENCEREG0B66S2(v) \
    (((v) & FM_SEQUENCEREG0B66S2_SEQUENCEREG0B66S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B67S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3c8U)

#define FM_SEQUENCEREG0B67S0_SEQUENCEREG0B67S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B67S0_SEQUENCEREG0B67S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B67S0_SEQUENCEREG0B67S0)
#define GFV_SEQUENCEREG0B67S0_SEQUENCEREG0B67S0(v) \
    (((v) & FM_SEQUENCEREG0B67S0_SEQUENCEREG0B67S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B67S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3ccU)

#define FM_SEQUENCEREG0B67S1_SEQUENCEREG0B67S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B67S1_SEQUENCEREG0B67S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B67S1_SEQUENCEREG0B67S1)
#define GFV_SEQUENCEREG0B67S1_SEQUENCEREG0B67S1(v) \
    (((v) & FM_SEQUENCEREG0B67S1_SEQUENCEREG0B67S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B67S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3d0U)

#define FM_SEQUENCEREG0B67S2_SEQUENCEREG0B67S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B67S2_SEQUENCEREG0B67S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B67S2_SEQUENCEREG0B67S2)
#define GFV_SEQUENCEREG0B67S2_SEQUENCEREG0B67S2(v) \
    (((v) & FM_SEQUENCEREG0B67S2_SEQUENCEREG0B67S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B68S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3d4U)

#define FM_SEQUENCEREG0B68S0_SEQUENCEREG0B68S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B68S0_SEQUENCEREG0B68S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B68S0_SEQUENCEREG0B68S0)
#define GFV_SEQUENCEREG0B68S0_SEQUENCEREG0B68S0(v) \
    (((v) & FM_SEQUENCEREG0B68S0_SEQUENCEREG0B68S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B68S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3d8U)

#define FM_SEQUENCEREG0B68S1_SEQUENCEREG0B68S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B68S1_SEQUENCEREG0B68S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B68S1_SEQUENCEREG0B68S1)
#define GFV_SEQUENCEREG0B68S1_SEQUENCEREG0B68S1(v) \
    (((v) & FM_SEQUENCEREG0B68S1_SEQUENCEREG0B68S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B68S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3dcU)

#define FM_SEQUENCEREG0B68S2_SEQUENCEREG0B68S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B68S2_SEQUENCEREG0B68S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B68S2_SEQUENCEREG0B68S2)
#define GFV_SEQUENCEREG0B68S2_SEQUENCEREG0B68S2(v) \
    (((v) & FM_SEQUENCEREG0B68S2_SEQUENCEREG0B68S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B69S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3e0U)

#define FM_SEQUENCEREG0B69S0_SEQUENCEREG0B69S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B69S0_SEQUENCEREG0B69S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B69S0_SEQUENCEREG0B69S0)
#define GFV_SEQUENCEREG0B69S0_SEQUENCEREG0B69S0(v) \
    (((v) & FM_SEQUENCEREG0B69S0_SEQUENCEREG0B69S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B69S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3e4U)

#define FM_SEQUENCEREG0B69S1_SEQUENCEREG0B69S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B69S1_SEQUENCEREG0B69S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B69S1_SEQUENCEREG0B69S1)
#define GFV_SEQUENCEREG0B69S1_SEQUENCEREG0B69S1(v) \
    (((v) & FM_SEQUENCEREG0B69S1_SEQUENCEREG0B69S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B69S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3e8U)

#define FM_SEQUENCEREG0B69S2_SEQUENCEREG0B69S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B69S2_SEQUENCEREG0B69S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B69S2_SEQUENCEREG0B69S2)
#define GFV_SEQUENCEREG0B69S2_SEQUENCEREG0B69S2(v) \
    (((v) & FM_SEQUENCEREG0B69S2_SEQUENCEREG0B69S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B70S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3ecU)

#define FM_SEQUENCEREG0B70S0_SEQUENCEREG0B70S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B70S0_SEQUENCEREG0B70S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B70S0_SEQUENCEREG0B70S0)
#define GFV_SEQUENCEREG0B70S0_SEQUENCEREG0B70S0(v) \
    (((v) & FM_SEQUENCEREG0B70S0_SEQUENCEREG0B70S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B70S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3f0U)

#define FM_SEQUENCEREG0B70S1_SEQUENCEREG0B70S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B70S1_SEQUENCEREG0B70S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B70S1_SEQUENCEREG0B70S1)
#define GFV_SEQUENCEREG0B70S1_SEQUENCEREG0B70S1(v) \
    (((v) & FM_SEQUENCEREG0B70S1_SEQUENCEREG0B70S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B70S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3f4U)

#define FM_SEQUENCEREG0B70S2_SEQUENCEREG0B70S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B70S2_SEQUENCEREG0B70S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B70S2_SEQUENCEREG0B70S2)
#define GFV_SEQUENCEREG0B70S2_SEQUENCEREG0B70S2(v) \
    (((v) & FM_SEQUENCEREG0B70S2_SEQUENCEREG0B70S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B71S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3f8U)

#define FM_SEQUENCEREG0B71S0_SEQUENCEREG0B71S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B71S0_SEQUENCEREG0B71S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B71S0_SEQUENCEREG0B71S0)
#define GFV_SEQUENCEREG0B71S0_SEQUENCEREG0B71S0(v) \
    (((v) & FM_SEQUENCEREG0B71S0_SEQUENCEREG0B71S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B71S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x3fcU)

#define FM_SEQUENCEREG0B71S1_SEQUENCEREG0B71S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B71S1_SEQUENCEREG0B71S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B71S1_SEQUENCEREG0B71S1)
#define GFV_SEQUENCEREG0B71S1_SEQUENCEREG0B71S1(v) \
    (((v) & FM_SEQUENCEREG0B71S1_SEQUENCEREG0B71S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B71S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x400U)

#define FM_SEQUENCEREG0B71S2_SEQUENCEREG0B71S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B71S2_SEQUENCEREG0B71S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B71S2_SEQUENCEREG0B71S2)
#define GFV_SEQUENCEREG0B71S2_SEQUENCEREG0B71S2(v) \
    (((v) & FM_SEQUENCEREG0B71S2_SEQUENCEREG0B71S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B72S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x404U)

#define FM_SEQUENCEREG0B72S0_SEQUENCEREG0B72S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B72S0_SEQUENCEREG0B72S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B72S0_SEQUENCEREG0B72S0)
#define GFV_SEQUENCEREG0B72S0_SEQUENCEREG0B72S0(v) \
    (((v) & FM_SEQUENCEREG0B72S0_SEQUENCEREG0B72S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B72S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x408U)

#define FM_SEQUENCEREG0B72S1_SEQUENCEREG0B72S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B72S1_SEQUENCEREG0B72S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B72S1_SEQUENCEREG0B72S1)
#define GFV_SEQUENCEREG0B72S1_SEQUENCEREG0B72S1(v) \
    (((v) & FM_SEQUENCEREG0B72S1_SEQUENCEREG0B72S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B72S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x40cU)

#define FM_SEQUENCEREG0B72S2_SEQUENCEREG0B72S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B72S2_SEQUENCEREG0B72S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B72S2_SEQUENCEREG0B72S2)
#define GFV_SEQUENCEREG0B72S2_SEQUENCEREG0B72S2(v) \
    (((v) & FM_SEQUENCEREG0B72S2_SEQUENCEREG0B72S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B73S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x410U)

#define FM_SEQUENCEREG0B73S0_SEQUENCEREG0B73S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B73S0_SEQUENCEREG0B73S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B73S0_SEQUENCEREG0B73S0)
#define GFV_SEQUENCEREG0B73S0_SEQUENCEREG0B73S0(v) \
    (((v) & FM_SEQUENCEREG0B73S0_SEQUENCEREG0B73S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B73S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x414U)

#define FM_SEQUENCEREG0B73S1_SEQUENCEREG0B73S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B73S1_SEQUENCEREG0B73S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B73S1_SEQUENCEREG0B73S1)
#define GFV_SEQUENCEREG0B73S1_SEQUENCEREG0B73S1(v) \
    (((v) & FM_SEQUENCEREG0B73S1_SEQUENCEREG0B73S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B73S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x418U)

#define FM_SEQUENCEREG0B73S2_SEQUENCEREG0B73S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B73S2_SEQUENCEREG0B73S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B73S2_SEQUENCEREG0B73S2)
#define GFV_SEQUENCEREG0B73S2_SEQUENCEREG0B73S2(v) \
    (((v) & FM_SEQUENCEREG0B73S2_SEQUENCEREG0B73S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B74S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x41cU)

#define FM_SEQUENCEREG0B74S0_SEQUENCEREG0B74S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B74S0_SEQUENCEREG0B74S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B74S0_SEQUENCEREG0B74S0)
#define GFV_SEQUENCEREG0B74S0_SEQUENCEREG0B74S0(v) \
    (((v) & FM_SEQUENCEREG0B74S0_SEQUENCEREG0B74S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B74S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x420U)

#define FM_SEQUENCEREG0B74S1_SEQUENCEREG0B74S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B74S1_SEQUENCEREG0B74S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B74S1_SEQUENCEREG0B74S1)
#define GFV_SEQUENCEREG0B74S1_SEQUENCEREG0B74S1(v) \
    (((v) & FM_SEQUENCEREG0B74S1_SEQUENCEREG0B74S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B74S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x424U)

#define FM_SEQUENCEREG0B74S2_SEQUENCEREG0B74S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B74S2_SEQUENCEREG0B74S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B74S2_SEQUENCEREG0B74S2)
#define GFV_SEQUENCEREG0B74S2_SEQUENCEREG0B74S2(v) \
    (((v) & FM_SEQUENCEREG0B74S2_SEQUENCEREG0B74S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B75S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x428U)

#define FM_SEQUENCEREG0B75S0_SEQUENCEREG0B75S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B75S0_SEQUENCEREG0B75S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B75S0_SEQUENCEREG0B75S0)
#define GFV_SEQUENCEREG0B75S0_SEQUENCEREG0B75S0(v) \
    (((v) & FM_SEQUENCEREG0B75S0_SEQUENCEREG0B75S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B75S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x42cU)

#define FM_SEQUENCEREG0B75S1_SEQUENCEREG0B75S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B75S1_SEQUENCEREG0B75S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B75S1_SEQUENCEREG0B75S1)
#define GFV_SEQUENCEREG0B75S1_SEQUENCEREG0B75S1(v) \
    (((v) & FM_SEQUENCEREG0B75S1_SEQUENCEREG0B75S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B75S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x430U)

#define FM_SEQUENCEREG0B75S2_SEQUENCEREG0B75S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B75S2_SEQUENCEREG0B75S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B75S2_SEQUENCEREG0B75S2)
#define GFV_SEQUENCEREG0B75S2_SEQUENCEREG0B75S2(v) \
    (((v) & FM_SEQUENCEREG0B75S2_SEQUENCEREG0B75S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B76S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x434U)

#define FM_SEQUENCEREG0B76S0_SEQUENCEREG0B76S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B76S0_SEQUENCEREG0B76S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B76S0_SEQUENCEREG0B76S0)
#define GFV_SEQUENCEREG0B76S0_SEQUENCEREG0B76S0(v) \
    (((v) & FM_SEQUENCEREG0B76S0_SEQUENCEREG0B76S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B76S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x438U)

#define FM_SEQUENCEREG0B76S1_SEQUENCEREG0B76S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B76S1_SEQUENCEREG0B76S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B76S1_SEQUENCEREG0B76S1)
#define GFV_SEQUENCEREG0B76S1_SEQUENCEREG0B76S1(v) \
    (((v) & FM_SEQUENCEREG0B76S1_SEQUENCEREG0B76S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B76S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x43cU)

#define FM_SEQUENCEREG0B76S2_SEQUENCEREG0B76S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B76S2_SEQUENCEREG0B76S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B76S2_SEQUENCEREG0B76S2)
#define GFV_SEQUENCEREG0B76S2_SEQUENCEREG0B76S2(v) \
    (((v) & FM_SEQUENCEREG0B76S2_SEQUENCEREG0B76S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B77S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x440U)

#define FM_SEQUENCEREG0B77S0_SEQUENCEREG0B77S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B77S0_SEQUENCEREG0B77S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B77S0_SEQUENCEREG0B77S0)
#define GFV_SEQUENCEREG0B77S0_SEQUENCEREG0B77S0(v) \
    (((v) & FM_SEQUENCEREG0B77S0_SEQUENCEREG0B77S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B77S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x444U)

#define FM_SEQUENCEREG0B77S1_SEQUENCEREG0B77S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B77S1_SEQUENCEREG0B77S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B77S1_SEQUENCEREG0B77S1)
#define GFV_SEQUENCEREG0B77S1_SEQUENCEREG0B77S1(v) \
    (((v) & FM_SEQUENCEREG0B77S1_SEQUENCEREG0B77S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B77S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x448U)

#define FM_SEQUENCEREG0B77S2_SEQUENCEREG0B77S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B77S2_SEQUENCEREG0B77S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B77S2_SEQUENCEREG0B77S2)
#define GFV_SEQUENCEREG0B77S2_SEQUENCEREG0B77S2(v) \
    (((v) & FM_SEQUENCEREG0B77S2_SEQUENCEREG0B77S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B78S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x44cU)

#define FM_SEQUENCEREG0B78S0_SEQUENCEREG0B78S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B78S0_SEQUENCEREG0B78S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B78S0_SEQUENCEREG0B78S0)
#define GFV_SEQUENCEREG0B78S0_SEQUENCEREG0B78S0(v) \
    (((v) & FM_SEQUENCEREG0B78S0_SEQUENCEREG0B78S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B78S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x450U)

#define FM_SEQUENCEREG0B78S1_SEQUENCEREG0B78S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B78S1_SEQUENCEREG0B78S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B78S1_SEQUENCEREG0B78S1)
#define GFV_SEQUENCEREG0B78S1_SEQUENCEREG0B78S1(v) \
    (((v) & FM_SEQUENCEREG0B78S1_SEQUENCEREG0B78S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B78S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x454U)

#define FM_SEQUENCEREG0B78S2_SEQUENCEREG0B78S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B78S2_SEQUENCEREG0B78S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B78S2_SEQUENCEREG0B78S2)
#define GFV_SEQUENCEREG0B78S2_SEQUENCEREG0B78S2(v) \
    (((v) & FM_SEQUENCEREG0B78S2_SEQUENCEREG0B78S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B79S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x458U)

#define FM_SEQUENCEREG0B79S0_SEQUENCEREG0B79S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B79S0_SEQUENCEREG0B79S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B79S0_SEQUENCEREG0B79S0)
#define GFV_SEQUENCEREG0B79S0_SEQUENCEREG0B79S0(v) \
    (((v) & FM_SEQUENCEREG0B79S0_SEQUENCEREG0B79S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B79S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x45cU)

#define FM_SEQUENCEREG0B79S1_SEQUENCEREG0B79S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B79S1_SEQUENCEREG0B79S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B79S1_SEQUENCEREG0B79S1)
#define GFV_SEQUENCEREG0B79S1_SEQUENCEREG0B79S1(v) \
    (((v) & FM_SEQUENCEREG0B79S1_SEQUENCEREG0B79S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B79S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x460U)

#define FM_SEQUENCEREG0B79S2_SEQUENCEREG0B79S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B79S2_SEQUENCEREG0B79S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B79S2_SEQUENCEREG0B79S2)
#define GFV_SEQUENCEREG0B79S2_SEQUENCEREG0B79S2(v) \
    (((v) & FM_SEQUENCEREG0B79S2_SEQUENCEREG0B79S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B80S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x464U)

#define FM_SEQUENCEREG0B80S0_SEQUENCEREG0B80S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B80S0_SEQUENCEREG0B80S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B80S0_SEQUENCEREG0B80S0)
#define GFV_SEQUENCEREG0B80S0_SEQUENCEREG0B80S0(v) \
    (((v) & FM_SEQUENCEREG0B80S0_SEQUENCEREG0B80S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B80S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x468U)

#define FM_SEQUENCEREG0B80S1_SEQUENCEREG0B80S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B80S1_SEQUENCEREG0B80S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B80S1_SEQUENCEREG0B80S1)
#define GFV_SEQUENCEREG0B80S1_SEQUENCEREG0B80S1(v) \
    (((v) & FM_SEQUENCEREG0B80S1_SEQUENCEREG0B80S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B80S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x46cU)

#define FM_SEQUENCEREG0B80S2_SEQUENCEREG0B80S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B80S2_SEQUENCEREG0B80S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B80S2_SEQUENCEREG0B80S2)
#define GFV_SEQUENCEREG0B80S2_SEQUENCEREG0B80S2(v) \
    (((v) & FM_SEQUENCEREG0B80S2_SEQUENCEREG0B80S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B81S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x470U)

#define FM_SEQUENCEREG0B81S0_SEQUENCEREG0B81S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B81S0_SEQUENCEREG0B81S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B81S0_SEQUENCEREG0B81S0)
#define GFV_SEQUENCEREG0B81S0_SEQUENCEREG0B81S0(v) \
    (((v) & FM_SEQUENCEREG0B81S0_SEQUENCEREG0B81S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B81S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x474U)

#define FM_SEQUENCEREG0B81S1_SEQUENCEREG0B81S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B81S1_SEQUENCEREG0B81S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B81S1_SEQUENCEREG0B81S1)
#define GFV_SEQUENCEREG0B81S1_SEQUENCEREG0B81S1(v) \
    (((v) & FM_SEQUENCEREG0B81S1_SEQUENCEREG0B81S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B81S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x478U)

#define FM_SEQUENCEREG0B81S2_SEQUENCEREG0B81S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B81S2_SEQUENCEREG0B81S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B81S2_SEQUENCEREG0B81S2)
#define GFV_SEQUENCEREG0B81S2_SEQUENCEREG0B81S2(v) \
    (((v) & FM_SEQUENCEREG0B81S2_SEQUENCEREG0B81S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B82S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x47cU)

#define FM_SEQUENCEREG0B82S0_SEQUENCEREG0B82S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B82S0_SEQUENCEREG0B82S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B82S0_SEQUENCEREG0B82S0)
#define GFV_SEQUENCEREG0B82S0_SEQUENCEREG0B82S0(v) \
    (((v) & FM_SEQUENCEREG0B82S0_SEQUENCEREG0B82S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B82S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x480U)

#define FM_SEQUENCEREG0B82S1_SEQUENCEREG0B82S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B82S1_SEQUENCEREG0B82S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B82S1_SEQUENCEREG0B82S1)
#define GFV_SEQUENCEREG0B82S1_SEQUENCEREG0B82S1(v) \
    (((v) & FM_SEQUENCEREG0B82S1_SEQUENCEREG0B82S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B82S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x484U)

#define FM_SEQUENCEREG0B82S2_SEQUENCEREG0B82S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B82S2_SEQUENCEREG0B82S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B82S2_SEQUENCEREG0B82S2)
#define GFV_SEQUENCEREG0B82S2_SEQUENCEREG0B82S2(v) \
    (((v) & FM_SEQUENCEREG0B82S2_SEQUENCEREG0B82S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B83S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x488U)

#define FM_SEQUENCEREG0B83S0_SEQUENCEREG0B83S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B83S0_SEQUENCEREG0B83S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B83S0_SEQUENCEREG0B83S0)
#define GFV_SEQUENCEREG0B83S0_SEQUENCEREG0B83S0(v) \
    (((v) & FM_SEQUENCEREG0B83S0_SEQUENCEREG0B83S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B83S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x48cU)

#define FM_SEQUENCEREG0B83S1_SEQUENCEREG0B83S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B83S1_SEQUENCEREG0B83S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B83S1_SEQUENCEREG0B83S1)
#define GFV_SEQUENCEREG0B83S1_SEQUENCEREG0B83S1(v) \
    (((v) & FM_SEQUENCEREG0B83S1_SEQUENCEREG0B83S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B83S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x490U)

#define FM_SEQUENCEREG0B83S2_SEQUENCEREG0B83S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B83S2_SEQUENCEREG0B83S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B83S2_SEQUENCEREG0B83S2)
#define GFV_SEQUENCEREG0B83S2_SEQUENCEREG0B83S2(v) \
    (((v) & FM_SEQUENCEREG0B83S2_SEQUENCEREG0B83S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B84S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x494U)

#define FM_SEQUENCEREG0B84S0_SEQUENCEREG0B84S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B84S0_SEQUENCEREG0B84S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B84S0_SEQUENCEREG0B84S0)
#define GFV_SEQUENCEREG0B84S0_SEQUENCEREG0B84S0(v) \
    (((v) & FM_SEQUENCEREG0B84S0_SEQUENCEREG0B84S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B84S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x498U)

#define FM_SEQUENCEREG0B84S1_SEQUENCEREG0B84S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B84S1_SEQUENCEREG0B84S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B84S1_SEQUENCEREG0B84S1)
#define GFV_SEQUENCEREG0B84S1_SEQUENCEREG0B84S1(v) \
    (((v) & FM_SEQUENCEREG0B84S1_SEQUENCEREG0B84S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B84S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x49cU)

#define FM_SEQUENCEREG0B84S2_SEQUENCEREG0B84S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B84S2_SEQUENCEREG0B84S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B84S2_SEQUENCEREG0B84S2)
#define GFV_SEQUENCEREG0B84S2_SEQUENCEREG0B84S2(v) \
    (((v) & FM_SEQUENCEREG0B84S2_SEQUENCEREG0B84S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B85S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4a0U)

#define FM_SEQUENCEREG0B85S0_SEQUENCEREG0B85S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B85S0_SEQUENCEREG0B85S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B85S0_SEQUENCEREG0B85S0)
#define GFV_SEQUENCEREG0B85S0_SEQUENCEREG0B85S0(v) \
    (((v) & FM_SEQUENCEREG0B85S0_SEQUENCEREG0B85S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B85S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4a4U)

#define FM_SEQUENCEREG0B85S1_SEQUENCEREG0B85S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B85S1_SEQUENCEREG0B85S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B85S1_SEQUENCEREG0B85S1)
#define GFV_SEQUENCEREG0B85S1_SEQUENCEREG0B85S1(v) \
    (((v) & FM_SEQUENCEREG0B85S1_SEQUENCEREG0B85S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B85S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4a8U)

#define FM_SEQUENCEREG0B85S2_SEQUENCEREG0B85S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B85S2_SEQUENCEREG0B85S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B85S2_SEQUENCEREG0B85S2)
#define GFV_SEQUENCEREG0B85S2_SEQUENCEREG0B85S2(v) \
    (((v) & FM_SEQUENCEREG0B85S2_SEQUENCEREG0B85S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B86S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4acU)

#define FM_SEQUENCEREG0B86S0_SEQUENCEREG0B86S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B86S0_SEQUENCEREG0B86S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B86S0_SEQUENCEREG0B86S0)
#define GFV_SEQUENCEREG0B86S0_SEQUENCEREG0B86S0(v) \
    (((v) & FM_SEQUENCEREG0B86S0_SEQUENCEREG0B86S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B86S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4b0U)

#define FM_SEQUENCEREG0B86S1_SEQUENCEREG0B86S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B86S1_SEQUENCEREG0B86S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B86S1_SEQUENCEREG0B86S1)
#define GFV_SEQUENCEREG0B86S1_SEQUENCEREG0B86S1(v) \
    (((v) & FM_SEQUENCEREG0B86S1_SEQUENCEREG0B86S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B86S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4b4U)

#define FM_SEQUENCEREG0B86S2_SEQUENCEREG0B86S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B86S2_SEQUENCEREG0B86S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B86S2_SEQUENCEREG0B86S2)
#define GFV_SEQUENCEREG0B86S2_SEQUENCEREG0B86S2(v) \
    (((v) & FM_SEQUENCEREG0B86S2_SEQUENCEREG0B86S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B87S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4b8U)

#define FM_SEQUENCEREG0B87S0_SEQUENCEREG0B87S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B87S0_SEQUENCEREG0B87S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B87S0_SEQUENCEREG0B87S0)
#define GFV_SEQUENCEREG0B87S0_SEQUENCEREG0B87S0(v) \
    (((v) & FM_SEQUENCEREG0B87S0_SEQUENCEREG0B87S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B87S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4bcU)

#define FM_SEQUENCEREG0B87S1_SEQUENCEREG0B87S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B87S1_SEQUENCEREG0B87S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B87S1_SEQUENCEREG0B87S1)
#define GFV_SEQUENCEREG0B87S1_SEQUENCEREG0B87S1(v) \
    (((v) & FM_SEQUENCEREG0B87S1_SEQUENCEREG0B87S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B87S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4c0U)

#define FM_SEQUENCEREG0B87S2_SEQUENCEREG0B87S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B87S2_SEQUENCEREG0B87S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B87S2_SEQUENCEREG0B87S2)
#define GFV_SEQUENCEREG0B87S2_SEQUENCEREG0B87S2(v) \
    (((v) & FM_SEQUENCEREG0B87S2_SEQUENCEREG0B87S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B88S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4c4U)

#define FM_SEQUENCEREG0B88S0_SEQUENCEREG0B88S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B88S0_SEQUENCEREG0B88S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B88S0_SEQUENCEREG0B88S0)
#define GFV_SEQUENCEREG0B88S0_SEQUENCEREG0B88S0(v) \
    (((v) & FM_SEQUENCEREG0B88S0_SEQUENCEREG0B88S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B88S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4c8U)

#define FM_SEQUENCEREG0B88S1_SEQUENCEREG0B88S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B88S1_SEQUENCEREG0B88S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B88S1_SEQUENCEREG0B88S1)
#define GFV_SEQUENCEREG0B88S1_SEQUENCEREG0B88S1(v) \
    (((v) & FM_SEQUENCEREG0B88S1_SEQUENCEREG0B88S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B88S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4ccU)

#define FM_SEQUENCEREG0B88S2_SEQUENCEREG0B88S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B88S2_SEQUENCEREG0B88S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B88S2_SEQUENCEREG0B88S2)
#define GFV_SEQUENCEREG0B88S2_SEQUENCEREG0B88S2(v) \
    (((v) & FM_SEQUENCEREG0B88S2_SEQUENCEREG0B88S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B89S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4d0U)

#define FM_SEQUENCEREG0B89S0_SEQUENCEREG0B89S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B89S0_SEQUENCEREG0B89S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B89S0_SEQUENCEREG0B89S0)
#define GFV_SEQUENCEREG0B89S0_SEQUENCEREG0B89S0(v) \
    (((v) & FM_SEQUENCEREG0B89S0_SEQUENCEREG0B89S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B89S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4d4U)

#define FM_SEQUENCEREG0B89S1_SEQUENCEREG0B89S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B89S1_SEQUENCEREG0B89S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B89S1_SEQUENCEREG0B89S1)
#define GFV_SEQUENCEREG0B89S1_SEQUENCEREG0B89S1(v) \
    (((v) & FM_SEQUENCEREG0B89S1_SEQUENCEREG0B89S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B89S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4d8U)

#define FM_SEQUENCEREG0B89S2_SEQUENCEREG0B89S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B89S2_SEQUENCEREG0B89S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B89S2_SEQUENCEREG0B89S2)
#define GFV_SEQUENCEREG0B89S2_SEQUENCEREG0B89S2(v) \
    (((v) & FM_SEQUENCEREG0B89S2_SEQUENCEREG0B89S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B90S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4dcU)

#define FM_SEQUENCEREG0B90S0_SEQUENCEREG0B90S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B90S0_SEQUENCEREG0B90S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B90S0_SEQUENCEREG0B90S0)
#define GFV_SEQUENCEREG0B90S0_SEQUENCEREG0B90S0(v) \
    (((v) & FM_SEQUENCEREG0B90S0_SEQUENCEREG0B90S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B90S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4e0U)

#define FM_SEQUENCEREG0B90S1_SEQUENCEREG0B90S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B90S1_SEQUENCEREG0B90S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B90S1_SEQUENCEREG0B90S1)
#define GFV_SEQUENCEREG0B90S1_SEQUENCEREG0B90S1(v) \
    (((v) & FM_SEQUENCEREG0B90S1_SEQUENCEREG0B90S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B90S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4e4U)

#define FM_SEQUENCEREG0B90S2_SEQUENCEREG0B90S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B90S2_SEQUENCEREG0B90S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B90S2_SEQUENCEREG0B90S2)
#define GFV_SEQUENCEREG0B90S2_SEQUENCEREG0B90S2(v) \
    (((v) & FM_SEQUENCEREG0B90S2_SEQUENCEREG0B90S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B91S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4e8U)

#define FM_SEQUENCEREG0B91S0_SEQUENCEREG0B91S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B91S0_SEQUENCEREG0B91S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B91S0_SEQUENCEREG0B91S0)
#define GFV_SEQUENCEREG0B91S0_SEQUENCEREG0B91S0(v) \
    (((v) & FM_SEQUENCEREG0B91S0_SEQUENCEREG0B91S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B91S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4ecU)

#define FM_SEQUENCEREG0B91S1_SEQUENCEREG0B91S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B91S1_SEQUENCEREG0B91S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B91S1_SEQUENCEREG0B91S1)
#define GFV_SEQUENCEREG0B91S1_SEQUENCEREG0B91S1(v) \
    (((v) & FM_SEQUENCEREG0B91S1_SEQUENCEREG0B91S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B91S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4f0U)

#define FM_SEQUENCEREG0B91S2_SEQUENCEREG0B91S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B91S2_SEQUENCEREG0B91S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B91S2_SEQUENCEREG0B91S2)
#define GFV_SEQUENCEREG0B91S2_SEQUENCEREG0B91S2(v) \
    (((v) & FM_SEQUENCEREG0B91S2_SEQUENCEREG0B91S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B92S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4f4U)

#define FM_SEQUENCEREG0B92S0_SEQUENCEREG0B92S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B92S0_SEQUENCEREG0B92S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B92S0_SEQUENCEREG0B92S0)
#define GFV_SEQUENCEREG0B92S0_SEQUENCEREG0B92S0(v) \
    (((v) & FM_SEQUENCEREG0B92S0_SEQUENCEREG0B92S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B92S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4f8U)

#define FM_SEQUENCEREG0B92S1_SEQUENCEREG0B92S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B92S1_SEQUENCEREG0B92S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B92S1_SEQUENCEREG0B92S1)
#define GFV_SEQUENCEREG0B92S1_SEQUENCEREG0B92S1(v) \
    (((v) & FM_SEQUENCEREG0B92S1_SEQUENCEREG0B92S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B92S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x4fcU)

#define FM_SEQUENCEREG0B92S2_SEQUENCEREG0B92S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B92S2_SEQUENCEREG0B92S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B92S2_SEQUENCEREG0B92S2)
#define GFV_SEQUENCEREG0B92S2_SEQUENCEREG0B92S2(v) \
    (((v) & FM_SEQUENCEREG0B92S2_SEQUENCEREG0B92S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B93S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x500U)

#define FM_SEQUENCEREG0B93S0_SEQUENCEREG0B93S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B93S0_SEQUENCEREG0B93S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B93S0_SEQUENCEREG0B93S0)
#define GFV_SEQUENCEREG0B93S0_SEQUENCEREG0B93S0(v) \
    (((v) & FM_SEQUENCEREG0B93S0_SEQUENCEREG0B93S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B93S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x504U)

#define FM_SEQUENCEREG0B93S1_SEQUENCEREG0B93S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B93S1_SEQUENCEREG0B93S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B93S1_SEQUENCEREG0B93S1)
#define GFV_SEQUENCEREG0B93S1_SEQUENCEREG0B93S1(v) \
    (((v) & FM_SEQUENCEREG0B93S1_SEQUENCEREG0B93S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B93S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x508U)

#define FM_SEQUENCEREG0B93S2_SEQUENCEREG0B93S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B93S2_SEQUENCEREG0B93S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B93S2_SEQUENCEREG0B93S2)
#define GFV_SEQUENCEREG0B93S2_SEQUENCEREG0B93S2(v) \
    (((v) & FM_SEQUENCEREG0B93S2_SEQUENCEREG0B93S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B94S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x50cU)

#define FM_SEQUENCEREG0B94S0_SEQUENCEREG0B94S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B94S0_SEQUENCEREG0B94S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B94S0_SEQUENCEREG0B94S0)
#define GFV_SEQUENCEREG0B94S0_SEQUENCEREG0B94S0(v) \
    (((v) & FM_SEQUENCEREG0B94S0_SEQUENCEREG0B94S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B94S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x510U)

#define FM_SEQUENCEREG0B94S1_SEQUENCEREG0B94S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B94S1_SEQUENCEREG0B94S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B94S1_SEQUENCEREG0B94S1)
#define GFV_SEQUENCEREG0B94S1_SEQUENCEREG0B94S1(v) \
    (((v) & FM_SEQUENCEREG0B94S1_SEQUENCEREG0B94S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B94S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x514U)

#define FM_SEQUENCEREG0B94S2_SEQUENCEREG0B94S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B94S2_SEQUENCEREG0B94S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B94S2_SEQUENCEREG0B94S2)
#define GFV_SEQUENCEREG0B94S2_SEQUENCEREG0B94S2(v) \
    (((v) & FM_SEQUENCEREG0B94S2_SEQUENCEREG0B94S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B95S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x518U)

#define FM_SEQUENCEREG0B95S0_SEQUENCEREG0B95S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B95S0_SEQUENCEREG0B95S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B95S0_SEQUENCEREG0B95S0)
#define GFV_SEQUENCEREG0B95S0_SEQUENCEREG0B95S0(v) \
    (((v) & FM_SEQUENCEREG0B95S0_SEQUENCEREG0B95S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B95S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x51cU)

#define FM_SEQUENCEREG0B95S1_SEQUENCEREG0B95S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B95S1_SEQUENCEREG0B95S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B95S1_SEQUENCEREG0B95S1)
#define GFV_SEQUENCEREG0B95S1_SEQUENCEREG0B95S1(v) \
    (((v) & FM_SEQUENCEREG0B95S1_SEQUENCEREG0B95S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B95S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x520U)

#define FM_SEQUENCEREG0B95S2_SEQUENCEREG0B95S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B95S2_SEQUENCEREG0B95S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B95S2_SEQUENCEREG0B95S2)
#define GFV_SEQUENCEREG0B95S2_SEQUENCEREG0B95S2(v) \
    (((v) & FM_SEQUENCEREG0B95S2_SEQUENCEREG0B95S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B96S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x524U)

#define FM_SEQUENCEREG0B96S0_SEQUENCEREG0B96S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B96S0_SEQUENCEREG0B96S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B96S0_SEQUENCEREG0B96S0)
#define GFV_SEQUENCEREG0B96S0_SEQUENCEREG0B96S0(v) \
    (((v) & FM_SEQUENCEREG0B96S0_SEQUENCEREG0B96S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B96S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x528U)

#define FM_SEQUENCEREG0B96S1_SEQUENCEREG0B96S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B96S1_SEQUENCEREG0B96S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B96S1_SEQUENCEREG0B96S1)
#define GFV_SEQUENCEREG0B96S1_SEQUENCEREG0B96S1(v) \
    (((v) & FM_SEQUENCEREG0B96S1_SEQUENCEREG0B96S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B96S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x52cU)

#define FM_SEQUENCEREG0B96S2_SEQUENCEREG0B96S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B96S2_SEQUENCEREG0B96S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B96S2_SEQUENCEREG0B96S2)
#define GFV_SEQUENCEREG0B96S2_SEQUENCEREG0B96S2(v) \
    (((v) & FM_SEQUENCEREG0B96S2_SEQUENCEREG0B96S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B97S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x530U)

#define FM_SEQUENCEREG0B97S0_SEQUENCEREG0B97S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B97S0_SEQUENCEREG0B97S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B97S0_SEQUENCEREG0B97S0)
#define GFV_SEQUENCEREG0B97S0_SEQUENCEREG0B97S0(v) \
    (((v) & FM_SEQUENCEREG0B97S0_SEQUENCEREG0B97S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B97S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x534U)

#define FM_SEQUENCEREG0B97S1_SEQUENCEREG0B97S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B97S1_SEQUENCEREG0B97S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B97S1_SEQUENCEREG0B97S1)
#define GFV_SEQUENCEREG0B97S1_SEQUENCEREG0B97S1(v) \
    (((v) & FM_SEQUENCEREG0B97S1_SEQUENCEREG0B97S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B97S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x538U)

#define FM_SEQUENCEREG0B97S2_SEQUENCEREG0B97S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B97S2_SEQUENCEREG0B97S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B97S2_SEQUENCEREG0B97S2)
#define GFV_SEQUENCEREG0B97S2_SEQUENCEREG0B97S2(v) \
    (((v) & FM_SEQUENCEREG0B97S2_SEQUENCEREG0B97S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B98S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x53cU)

#define FM_SEQUENCEREG0B98S0_SEQUENCEREG0B98S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B98S0_SEQUENCEREG0B98S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B98S0_SEQUENCEREG0B98S0)
#define GFV_SEQUENCEREG0B98S0_SEQUENCEREG0B98S0(v) \
    (((v) & FM_SEQUENCEREG0B98S0_SEQUENCEREG0B98S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B98S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x540U)

#define FM_SEQUENCEREG0B98S1_SEQUENCEREG0B98S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B98S1_SEQUENCEREG0B98S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B98S1_SEQUENCEREG0B98S1)
#define GFV_SEQUENCEREG0B98S1_SEQUENCEREG0B98S1(v) \
    (((v) & FM_SEQUENCEREG0B98S1_SEQUENCEREG0B98S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B98S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x544U)

#define FM_SEQUENCEREG0B98S2_SEQUENCEREG0B98S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B98S2_SEQUENCEREG0B98S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B98S2_SEQUENCEREG0B98S2)
#define GFV_SEQUENCEREG0B98S2_SEQUENCEREG0B98S2(v) \
    (((v) & FM_SEQUENCEREG0B98S2_SEQUENCEREG0B98S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B99S0_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x548U)

#define FM_SEQUENCEREG0B99S0_SEQUENCEREG0B99S0  (0xffffU << 0U)
#define FV_SEQUENCEREG0B99S0_SEQUENCEREG0B99S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B99S0_SEQUENCEREG0B99S0)
#define GFV_SEQUENCEREG0B99S0_SEQUENCEREG0B99S0(v) \
    (((v) & FM_SEQUENCEREG0B99S0_SEQUENCEREG0B99S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B99S1_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x54cU)

#define FM_SEQUENCEREG0B99S1_SEQUENCEREG0B99S1  (0xffffU << 0U)
#define FV_SEQUENCEREG0B99S1_SEQUENCEREG0B99S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B99S1_SEQUENCEREG0B99S1)
#define GFV_SEQUENCEREG0B99S1_SEQUENCEREG0B99S1(v) \
    (((v) & FM_SEQUENCEREG0B99S1_SEQUENCEREG0B99S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B99S2_OFF  (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x550U)

#define FM_SEQUENCEREG0B99S2_SEQUENCEREG0B99S2  (0x1ffU << 0U)
#define FV_SEQUENCEREG0B99S2_SEQUENCEREG0B99S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B99S2_SEQUENCEREG0B99S2)
#define GFV_SEQUENCEREG0B99S2_SEQUENCEREG0B99S2(v) \
    (((v) & FM_SEQUENCEREG0B99S2_SEQUENCEREG0B99S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B100S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x554U)

#define FM_SEQUENCEREG0B100S0_SEQUENCEREG0B100S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B100S0_SEQUENCEREG0B100S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B100S0_SEQUENCEREG0B100S0)
#define GFV_SEQUENCEREG0B100S0_SEQUENCEREG0B100S0(v) \
    (((v) & FM_SEQUENCEREG0B100S0_SEQUENCEREG0B100S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B100S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x558U)

#define FM_SEQUENCEREG0B100S1_SEQUENCEREG0B100S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B100S1_SEQUENCEREG0B100S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B100S1_SEQUENCEREG0B100S1)
#define GFV_SEQUENCEREG0B100S1_SEQUENCEREG0B100S1(v) \
    (((v) & FM_SEQUENCEREG0B100S1_SEQUENCEREG0B100S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B100S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x55cU)

#define FM_SEQUENCEREG0B100S2_SEQUENCEREG0B100S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B100S2_SEQUENCEREG0B100S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B100S2_SEQUENCEREG0B100S2)
#define GFV_SEQUENCEREG0B100S2_SEQUENCEREG0B100S2(v) \
    (((v) & FM_SEQUENCEREG0B100S2_SEQUENCEREG0B100S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B101S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x560U)

#define FM_SEQUENCEREG0B101S0_SEQUENCEREG0B101S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B101S0_SEQUENCEREG0B101S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B101S0_SEQUENCEREG0B101S0)
#define GFV_SEQUENCEREG0B101S0_SEQUENCEREG0B101S0(v) \
    (((v) & FM_SEQUENCEREG0B101S0_SEQUENCEREG0B101S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B101S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x564U)

#define FM_SEQUENCEREG0B101S1_SEQUENCEREG0B101S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B101S1_SEQUENCEREG0B101S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B101S1_SEQUENCEREG0B101S1)
#define GFV_SEQUENCEREG0B101S1_SEQUENCEREG0B101S1(v) \
    (((v) & FM_SEQUENCEREG0B101S1_SEQUENCEREG0B101S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B101S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x568U)

#define FM_SEQUENCEREG0B101S2_SEQUENCEREG0B101S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B101S2_SEQUENCEREG0B101S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B101S2_SEQUENCEREG0B101S2)
#define GFV_SEQUENCEREG0B101S2_SEQUENCEREG0B101S2(v) \
    (((v) & FM_SEQUENCEREG0B101S2_SEQUENCEREG0B101S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B102S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x56cU)

#define FM_SEQUENCEREG0B102S0_SEQUENCEREG0B102S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B102S0_SEQUENCEREG0B102S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B102S0_SEQUENCEREG0B102S0)
#define GFV_SEQUENCEREG0B102S0_SEQUENCEREG0B102S0(v) \
    (((v) & FM_SEQUENCEREG0B102S0_SEQUENCEREG0B102S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B102S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x570U)

#define FM_SEQUENCEREG0B102S1_SEQUENCEREG0B102S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B102S1_SEQUENCEREG0B102S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B102S1_SEQUENCEREG0B102S1)
#define GFV_SEQUENCEREG0B102S1_SEQUENCEREG0B102S1(v) \
    (((v) & FM_SEQUENCEREG0B102S1_SEQUENCEREG0B102S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B102S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x574U)

#define FM_SEQUENCEREG0B102S2_SEQUENCEREG0B102S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B102S2_SEQUENCEREG0B102S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B102S2_SEQUENCEREG0B102S2)
#define GFV_SEQUENCEREG0B102S2_SEQUENCEREG0B102S2(v) \
    (((v) & FM_SEQUENCEREG0B102S2_SEQUENCEREG0B102S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B103S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x578U)

#define FM_SEQUENCEREG0B103S0_SEQUENCEREG0B103S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B103S0_SEQUENCEREG0B103S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B103S0_SEQUENCEREG0B103S0)
#define GFV_SEQUENCEREG0B103S0_SEQUENCEREG0B103S0(v) \
    (((v) & FM_SEQUENCEREG0B103S0_SEQUENCEREG0B103S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B103S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x57cU)

#define FM_SEQUENCEREG0B103S1_SEQUENCEREG0B103S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B103S1_SEQUENCEREG0B103S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B103S1_SEQUENCEREG0B103S1)
#define GFV_SEQUENCEREG0B103S1_SEQUENCEREG0B103S1(v) \
    (((v) & FM_SEQUENCEREG0B103S1_SEQUENCEREG0B103S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B103S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x580U)

#define FM_SEQUENCEREG0B103S2_SEQUENCEREG0B103S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B103S2_SEQUENCEREG0B103S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B103S2_SEQUENCEREG0B103S2)
#define GFV_SEQUENCEREG0B103S2_SEQUENCEREG0B103S2(v) \
    (((v) & FM_SEQUENCEREG0B103S2_SEQUENCEREG0B103S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B104S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x584U)

#define FM_SEQUENCEREG0B104S0_SEQUENCEREG0B104S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B104S0_SEQUENCEREG0B104S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B104S0_SEQUENCEREG0B104S0)
#define GFV_SEQUENCEREG0B104S0_SEQUENCEREG0B104S0(v) \
    (((v) & FM_SEQUENCEREG0B104S0_SEQUENCEREG0B104S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B104S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x588U)

#define FM_SEQUENCEREG0B104S1_SEQUENCEREG0B104S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B104S1_SEQUENCEREG0B104S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B104S1_SEQUENCEREG0B104S1)
#define GFV_SEQUENCEREG0B104S1_SEQUENCEREG0B104S1(v) \
    (((v) & FM_SEQUENCEREG0B104S1_SEQUENCEREG0B104S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B104S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x58cU)

#define FM_SEQUENCEREG0B104S2_SEQUENCEREG0B104S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B104S2_SEQUENCEREG0B104S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B104S2_SEQUENCEREG0B104S2)
#define GFV_SEQUENCEREG0B104S2_SEQUENCEREG0B104S2(v) \
    (((v) & FM_SEQUENCEREG0B104S2_SEQUENCEREG0B104S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B105S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x590U)

#define FM_SEQUENCEREG0B105S0_SEQUENCEREG0B105S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B105S0_SEQUENCEREG0B105S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B105S0_SEQUENCEREG0B105S0)
#define GFV_SEQUENCEREG0B105S0_SEQUENCEREG0B105S0(v) \
    (((v) & FM_SEQUENCEREG0B105S0_SEQUENCEREG0B105S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B105S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x594U)

#define FM_SEQUENCEREG0B105S1_SEQUENCEREG0B105S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B105S1_SEQUENCEREG0B105S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B105S1_SEQUENCEREG0B105S1)
#define GFV_SEQUENCEREG0B105S1_SEQUENCEREG0B105S1(v) \
    (((v) & FM_SEQUENCEREG0B105S1_SEQUENCEREG0B105S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B105S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x598U)

#define FM_SEQUENCEREG0B105S2_SEQUENCEREG0B105S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B105S2_SEQUENCEREG0B105S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B105S2_SEQUENCEREG0B105S2)
#define GFV_SEQUENCEREG0B105S2_SEQUENCEREG0B105S2(v) \
    (((v) & FM_SEQUENCEREG0B105S2_SEQUENCEREG0B105S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B106S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x59cU)

#define FM_SEQUENCEREG0B106S0_SEQUENCEREG0B106S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B106S0_SEQUENCEREG0B106S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B106S0_SEQUENCEREG0B106S0)
#define GFV_SEQUENCEREG0B106S0_SEQUENCEREG0B106S0(v) \
    (((v) & FM_SEQUENCEREG0B106S0_SEQUENCEREG0B106S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B106S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5a0U)

#define FM_SEQUENCEREG0B106S1_SEQUENCEREG0B106S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B106S1_SEQUENCEREG0B106S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B106S1_SEQUENCEREG0B106S1)
#define GFV_SEQUENCEREG0B106S1_SEQUENCEREG0B106S1(v) \
    (((v) & FM_SEQUENCEREG0B106S1_SEQUENCEREG0B106S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B106S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5a4U)

#define FM_SEQUENCEREG0B106S2_SEQUENCEREG0B106S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B106S2_SEQUENCEREG0B106S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B106S2_SEQUENCEREG0B106S2)
#define GFV_SEQUENCEREG0B106S2_SEQUENCEREG0B106S2(v) \
    (((v) & FM_SEQUENCEREG0B106S2_SEQUENCEREG0B106S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B107S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5a8U)

#define FM_SEQUENCEREG0B107S0_SEQUENCEREG0B107S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B107S0_SEQUENCEREG0B107S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B107S0_SEQUENCEREG0B107S0)
#define GFV_SEQUENCEREG0B107S0_SEQUENCEREG0B107S0(v) \
    (((v) & FM_SEQUENCEREG0B107S0_SEQUENCEREG0B107S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B107S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5acU)

#define FM_SEQUENCEREG0B107S1_SEQUENCEREG0B107S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B107S1_SEQUENCEREG0B107S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B107S1_SEQUENCEREG0B107S1)
#define GFV_SEQUENCEREG0B107S1_SEQUENCEREG0B107S1(v) \
    (((v) & FM_SEQUENCEREG0B107S1_SEQUENCEREG0B107S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B107S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5b0U)

#define FM_SEQUENCEREG0B107S2_SEQUENCEREG0B107S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B107S2_SEQUENCEREG0B107S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B107S2_SEQUENCEREG0B107S2)
#define GFV_SEQUENCEREG0B107S2_SEQUENCEREG0B107S2(v) \
    (((v) & FM_SEQUENCEREG0B107S2_SEQUENCEREG0B107S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B108S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5b4U)

#define FM_SEQUENCEREG0B108S0_SEQUENCEREG0B108S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B108S0_SEQUENCEREG0B108S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B108S0_SEQUENCEREG0B108S0)
#define GFV_SEQUENCEREG0B108S0_SEQUENCEREG0B108S0(v) \
    (((v) & FM_SEQUENCEREG0B108S0_SEQUENCEREG0B108S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B108S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5b8U)

#define FM_SEQUENCEREG0B108S1_SEQUENCEREG0B108S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B108S1_SEQUENCEREG0B108S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B108S1_SEQUENCEREG0B108S1)
#define GFV_SEQUENCEREG0B108S1_SEQUENCEREG0B108S1(v) \
    (((v) & FM_SEQUENCEREG0B108S1_SEQUENCEREG0B108S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B108S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5bcU)

#define FM_SEQUENCEREG0B108S2_SEQUENCEREG0B108S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B108S2_SEQUENCEREG0B108S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B108S2_SEQUENCEREG0B108S2)
#define GFV_SEQUENCEREG0B108S2_SEQUENCEREG0B108S2(v) \
    (((v) & FM_SEQUENCEREG0B108S2_SEQUENCEREG0B108S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B109S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5c0U)

#define FM_SEQUENCEREG0B109S0_SEQUENCEREG0B109S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B109S0_SEQUENCEREG0B109S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B109S0_SEQUENCEREG0B109S0)
#define GFV_SEQUENCEREG0B109S0_SEQUENCEREG0B109S0(v) \
    (((v) & FM_SEQUENCEREG0B109S0_SEQUENCEREG0B109S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B109S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5c4U)

#define FM_SEQUENCEREG0B109S1_SEQUENCEREG0B109S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B109S1_SEQUENCEREG0B109S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B109S1_SEQUENCEREG0B109S1)
#define GFV_SEQUENCEREG0B109S1_SEQUENCEREG0B109S1(v) \
    (((v) & FM_SEQUENCEREG0B109S1_SEQUENCEREG0B109S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B109S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5c8U)

#define FM_SEQUENCEREG0B109S2_SEQUENCEREG0B109S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B109S2_SEQUENCEREG0B109S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B109S2_SEQUENCEREG0B109S2)
#define GFV_SEQUENCEREG0B109S2_SEQUENCEREG0B109S2(v) \
    (((v) & FM_SEQUENCEREG0B109S2_SEQUENCEREG0B109S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B110S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5ccU)

#define FM_SEQUENCEREG0B110S0_SEQUENCEREG0B110S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B110S0_SEQUENCEREG0B110S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B110S0_SEQUENCEREG0B110S0)
#define GFV_SEQUENCEREG0B110S0_SEQUENCEREG0B110S0(v) \
    (((v) & FM_SEQUENCEREG0B110S0_SEQUENCEREG0B110S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B110S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5d0U)

#define FM_SEQUENCEREG0B110S1_SEQUENCEREG0B110S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B110S1_SEQUENCEREG0B110S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B110S1_SEQUENCEREG0B110S1)
#define GFV_SEQUENCEREG0B110S1_SEQUENCEREG0B110S1(v) \
    (((v) & FM_SEQUENCEREG0B110S1_SEQUENCEREG0B110S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B110S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5d4U)

#define FM_SEQUENCEREG0B110S2_SEQUENCEREG0B110S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B110S2_SEQUENCEREG0B110S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B110S2_SEQUENCEREG0B110S2)
#define GFV_SEQUENCEREG0B110S2_SEQUENCEREG0B110S2(v) \
    (((v) & FM_SEQUENCEREG0B110S2_SEQUENCEREG0B110S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B111S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5d8U)

#define FM_SEQUENCEREG0B111S0_SEQUENCEREG0B111S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B111S0_SEQUENCEREG0B111S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B111S0_SEQUENCEREG0B111S0)
#define GFV_SEQUENCEREG0B111S0_SEQUENCEREG0B111S0(v) \
    (((v) & FM_SEQUENCEREG0B111S0_SEQUENCEREG0B111S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B111S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5dcU)

#define FM_SEQUENCEREG0B111S1_SEQUENCEREG0B111S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B111S1_SEQUENCEREG0B111S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B111S1_SEQUENCEREG0B111S1)
#define GFV_SEQUENCEREG0B111S1_SEQUENCEREG0B111S1(v) \
    (((v) & FM_SEQUENCEREG0B111S1_SEQUENCEREG0B111S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B111S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5e0U)

#define FM_SEQUENCEREG0B111S2_SEQUENCEREG0B111S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B111S2_SEQUENCEREG0B111S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B111S2_SEQUENCEREG0B111S2)
#define GFV_SEQUENCEREG0B111S2_SEQUENCEREG0B111S2(v) \
    (((v) & FM_SEQUENCEREG0B111S2_SEQUENCEREG0B111S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B112S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5e4U)

#define FM_SEQUENCEREG0B112S0_SEQUENCEREG0B112S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B112S0_SEQUENCEREG0B112S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B112S0_SEQUENCEREG0B112S0)
#define GFV_SEQUENCEREG0B112S0_SEQUENCEREG0B112S0(v) \
    (((v) & FM_SEQUENCEREG0B112S0_SEQUENCEREG0B112S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B112S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5e8U)

#define FM_SEQUENCEREG0B112S1_SEQUENCEREG0B112S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B112S1_SEQUENCEREG0B112S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B112S1_SEQUENCEREG0B112S1)
#define GFV_SEQUENCEREG0B112S1_SEQUENCEREG0B112S1(v) \
    (((v) & FM_SEQUENCEREG0B112S1_SEQUENCEREG0B112S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B112S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5ecU)

#define FM_SEQUENCEREG0B112S2_SEQUENCEREG0B112S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B112S2_SEQUENCEREG0B112S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B112S2_SEQUENCEREG0B112S2)
#define GFV_SEQUENCEREG0B112S2_SEQUENCEREG0B112S2(v) \
    (((v) & FM_SEQUENCEREG0B112S2_SEQUENCEREG0B112S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B113S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5f0U)

#define FM_SEQUENCEREG0B113S0_SEQUENCEREG0B113S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B113S0_SEQUENCEREG0B113S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B113S0_SEQUENCEREG0B113S0)
#define GFV_SEQUENCEREG0B113S0_SEQUENCEREG0B113S0(v) \
    (((v) & FM_SEQUENCEREG0B113S0_SEQUENCEREG0B113S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B113S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5f4U)

#define FM_SEQUENCEREG0B113S1_SEQUENCEREG0B113S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B113S1_SEQUENCEREG0B113S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B113S1_SEQUENCEREG0B113S1)
#define GFV_SEQUENCEREG0B113S1_SEQUENCEREG0B113S1(v) \
    (((v) & FM_SEQUENCEREG0B113S1_SEQUENCEREG0B113S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B113S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5f8U)

#define FM_SEQUENCEREG0B113S2_SEQUENCEREG0B113S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B113S2_SEQUENCEREG0B113S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B113S2_SEQUENCEREG0B113S2)
#define GFV_SEQUENCEREG0B113S2_SEQUENCEREG0B113S2(v) \
    (((v) & FM_SEQUENCEREG0B113S2_SEQUENCEREG0B113S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B114S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x5fcU)

#define FM_SEQUENCEREG0B114S0_SEQUENCEREG0B114S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B114S0_SEQUENCEREG0B114S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B114S0_SEQUENCEREG0B114S0)
#define GFV_SEQUENCEREG0B114S0_SEQUENCEREG0B114S0(v) \
    (((v) & FM_SEQUENCEREG0B114S0_SEQUENCEREG0B114S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B114S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x600U)

#define FM_SEQUENCEREG0B114S1_SEQUENCEREG0B114S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B114S1_SEQUENCEREG0B114S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B114S1_SEQUENCEREG0B114S1)
#define GFV_SEQUENCEREG0B114S1_SEQUENCEREG0B114S1(v) \
    (((v) & FM_SEQUENCEREG0B114S1_SEQUENCEREG0B114S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B114S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x604U)

#define FM_SEQUENCEREG0B114S2_SEQUENCEREG0B114S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B114S2_SEQUENCEREG0B114S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B114S2_SEQUENCEREG0B114S2)
#define GFV_SEQUENCEREG0B114S2_SEQUENCEREG0B114S2(v) \
    (((v) & FM_SEQUENCEREG0B114S2_SEQUENCEREG0B114S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B115S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x608U)

#define FM_SEQUENCEREG0B115S0_SEQUENCEREG0B115S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B115S0_SEQUENCEREG0B115S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B115S0_SEQUENCEREG0B115S0)
#define GFV_SEQUENCEREG0B115S0_SEQUENCEREG0B115S0(v) \
    (((v) & FM_SEQUENCEREG0B115S0_SEQUENCEREG0B115S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B115S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x60cU)

#define FM_SEQUENCEREG0B115S1_SEQUENCEREG0B115S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B115S1_SEQUENCEREG0B115S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B115S1_SEQUENCEREG0B115S1)
#define GFV_SEQUENCEREG0B115S1_SEQUENCEREG0B115S1(v) \
    (((v) & FM_SEQUENCEREG0B115S1_SEQUENCEREG0B115S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B115S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x610U)

#define FM_SEQUENCEREG0B115S2_SEQUENCEREG0B115S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B115S2_SEQUENCEREG0B115S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B115S2_SEQUENCEREG0B115S2)
#define GFV_SEQUENCEREG0B115S2_SEQUENCEREG0B115S2(v) \
    (((v) & FM_SEQUENCEREG0B115S2_SEQUENCEREG0B115S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B116S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x614U)

#define FM_SEQUENCEREG0B116S0_SEQUENCEREG0B116S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B116S0_SEQUENCEREG0B116S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B116S0_SEQUENCEREG0B116S0)
#define GFV_SEQUENCEREG0B116S0_SEQUENCEREG0B116S0(v) \
    (((v) & FM_SEQUENCEREG0B116S0_SEQUENCEREG0B116S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B116S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x618U)

#define FM_SEQUENCEREG0B116S1_SEQUENCEREG0B116S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B116S1_SEQUENCEREG0B116S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B116S1_SEQUENCEREG0B116S1)
#define GFV_SEQUENCEREG0B116S1_SEQUENCEREG0B116S1(v) \
    (((v) & FM_SEQUENCEREG0B116S1_SEQUENCEREG0B116S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B116S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x61cU)

#define FM_SEQUENCEREG0B116S2_SEQUENCEREG0B116S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B116S2_SEQUENCEREG0B116S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B116S2_SEQUENCEREG0B116S2)
#define GFV_SEQUENCEREG0B116S2_SEQUENCEREG0B116S2(v) \
    (((v) & FM_SEQUENCEREG0B116S2_SEQUENCEREG0B116S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B117S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x620U)

#define FM_SEQUENCEREG0B117S0_SEQUENCEREG0B117S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B117S0_SEQUENCEREG0B117S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B117S0_SEQUENCEREG0B117S0)
#define GFV_SEQUENCEREG0B117S0_SEQUENCEREG0B117S0(v) \
    (((v) & FM_SEQUENCEREG0B117S0_SEQUENCEREG0B117S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B117S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x624U)

#define FM_SEQUENCEREG0B117S1_SEQUENCEREG0B117S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B117S1_SEQUENCEREG0B117S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B117S1_SEQUENCEREG0B117S1)
#define GFV_SEQUENCEREG0B117S1_SEQUENCEREG0B117S1(v) \
    (((v) & FM_SEQUENCEREG0B117S1_SEQUENCEREG0B117S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B117S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x628U)

#define FM_SEQUENCEREG0B117S2_SEQUENCEREG0B117S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B117S2_SEQUENCEREG0B117S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B117S2_SEQUENCEREG0B117S2)
#define GFV_SEQUENCEREG0B117S2_SEQUENCEREG0B117S2(v) \
    (((v) & FM_SEQUENCEREG0B117S2_SEQUENCEREG0B117S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B118S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x62cU)

#define FM_SEQUENCEREG0B118S0_SEQUENCEREG0B118S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B118S0_SEQUENCEREG0B118S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B118S0_SEQUENCEREG0B118S0)
#define GFV_SEQUENCEREG0B118S0_SEQUENCEREG0B118S0(v) \
    (((v) & FM_SEQUENCEREG0B118S0_SEQUENCEREG0B118S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B118S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x630U)

#define FM_SEQUENCEREG0B118S1_SEQUENCEREG0B118S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B118S1_SEQUENCEREG0B118S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B118S1_SEQUENCEREG0B118S1)
#define GFV_SEQUENCEREG0B118S1_SEQUENCEREG0B118S1(v) \
    (((v) & FM_SEQUENCEREG0B118S1_SEQUENCEREG0B118S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B118S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x634U)

#define FM_SEQUENCEREG0B118S2_SEQUENCEREG0B118S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B118S2_SEQUENCEREG0B118S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B118S2_SEQUENCEREG0B118S2)
#define GFV_SEQUENCEREG0B118S2_SEQUENCEREG0B118S2(v) \
    (((v) & FM_SEQUENCEREG0B118S2_SEQUENCEREG0B118S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B119S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x638U)

#define FM_SEQUENCEREG0B119S0_SEQUENCEREG0B119S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B119S0_SEQUENCEREG0B119S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B119S0_SEQUENCEREG0B119S0)
#define GFV_SEQUENCEREG0B119S0_SEQUENCEREG0B119S0(v) \
    (((v) & FM_SEQUENCEREG0B119S0_SEQUENCEREG0B119S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B119S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x63cU)

#define FM_SEQUENCEREG0B119S1_SEQUENCEREG0B119S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B119S1_SEQUENCEREG0B119S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B119S1_SEQUENCEREG0B119S1)
#define GFV_SEQUENCEREG0B119S1_SEQUENCEREG0B119S1(v) \
    (((v) & FM_SEQUENCEREG0B119S1_SEQUENCEREG0B119S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B119S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x640U)

#define FM_SEQUENCEREG0B119S2_SEQUENCEREG0B119S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B119S2_SEQUENCEREG0B119S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B119S2_SEQUENCEREG0B119S2)
#define GFV_SEQUENCEREG0B119S2_SEQUENCEREG0B119S2(v) \
    (((v) & FM_SEQUENCEREG0B119S2_SEQUENCEREG0B119S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B120S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x644U)

#define FM_SEQUENCEREG0B120S0_SEQUENCEREG0B120S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B120S0_SEQUENCEREG0B120S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B120S0_SEQUENCEREG0B120S0)
#define GFV_SEQUENCEREG0B120S0_SEQUENCEREG0B120S0(v) \
    (((v) & FM_SEQUENCEREG0B120S0_SEQUENCEREG0B120S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B120S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x648U)

#define FM_SEQUENCEREG0B120S1_SEQUENCEREG0B120S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B120S1_SEQUENCEREG0B120S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B120S1_SEQUENCEREG0B120S1)
#define GFV_SEQUENCEREG0B120S1_SEQUENCEREG0B120S1(v) \
    (((v) & FM_SEQUENCEREG0B120S1_SEQUENCEREG0B120S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B120S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x64cU)

#define FM_SEQUENCEREG0B120S2_SEQUENCEREG0B120S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B120S2_SEQUENCEREG0B120S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B120S2_SEQUENCEREG0B120S2)
#define GFV_SEQUENCEREG0B120S2_SEQUENCEREG0B120S2(v) \
    (((v) & FM_SEQUENCEREG0B120S2_SEQUENCEREG0B120S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B121S0_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x650U)

#define FM_SEQUENCEREG0B121S0_SEQUENCEREG0B121S0    (0xffffU << 0U)
#define FV_SEQUENCEREG0B121S0_SEQUENCEREG0B121S0(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B121S0_SEQUENCEREG0B121S0)
#define GFV_SEQUENCEREG0B121S0_SEQUENCEREG0B121S0(v) \
    (((v) & FM_SEQUENCEREG0B121S0_SEQUENCEREG0B121S0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B121S1_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x654U)

#define FM_SEQUENCEREG0B121S1_SEQUENCEREG0B121S1    (0xffffU << 0U)
#define FV_SEQUENCEREG0B121S1_SEQUENCEREG0B121S1(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B121S1_SEQUENCEREG0B121S1)
#define GFV_SEQUENCEREG0B121S1_SEQUENCEREG0B121S1(v) \
    (((v) & FM_SEQUENCEREG0B121S1_SEQUENCEREG0B121S1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQUENCEREG0B121S2_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x658U)

#define FM_SEQUENCEREG0B121S2_SEQUENCEREG0B121S2    (0x1ffU << 0U)
#define FV_SEQUENCEREG0B121S2_SEQUENCEREG0B121S2(v) \
    (((v) << 0U) & FM_SEQUENCEREG0B121S2_SEQUENCEREG0B121S2)
#define GFV_SEQUENCEREG0B121S2_SEQUENCEREG0B121S2(v) \
    (((v) & FM_SEQUENCEREG0B121S2_SEQUENCEREG0B121S2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR1_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x804U)

#define FM_SEQ0BGPR1_P0_SEQ0BGPR1_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR1_P0_SEQ0BGPR1_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR1_P0_SEQ0BGPR1_P0)
#define GFV_SEQ0BGPR1_P0_SEQ0BGPR1_P0(v) \
    (((v) & FM_SEQ0BGPR1_P0_SEQ0BGPR1_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR2_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x808U)

#define FM_SEQ0BGPR2_P0_SEQ0BGPR2_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR2_P0_SEQ0BGPR2_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR2_P0_SEQ0BGPR2_P0)
#define GFV_SEQ0BGPR2_P0_SEQ0BGPR2_P0(v) \
    (((v) & FM_SEQ0BGPR2_P0_SEQ0BGPR2_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR3_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x80cU)

#define FM_SEQ0BGPR3_P0_SEQ0BGPR3_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR3_P0_SEQ0BGPR3_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR3_P0_SEQ0BGPR3_P0)
#define GFV_SEQ0BGPR3_P0_SEQ0BGPR3_P0(v) \
    (((v) & FM_SEQ0BGPR3_P0_SEQ0BGPR3_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR4_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x810U)

#define FM_SEQ0BGPR4_P0_SEQ0BGPR4_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR4_P0_SEQ0BGPR4_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR4_P0_SEQ0BGPR4_P0)
#define GFV_SEQ0BGPR4_P0_SEQ0BGPR4_P0(v) \
    (((v) & FM_SEQ0BGPR4_P0_SEQ0BGPR4_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR5_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x814U)

#define FM_SEQ0BGPR5_P0_SEQ0BGPR5_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR5_P0_SEQ0BGPR5_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR5_P0_SEQ0BGPR5_P0)
#define GFV_SEQ0BGPR5_P0_SEQ0BGPR5_P0(v) \
    (((v) & FM_SEQ0BGPR5_P0_SEQ0BGPR5_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR6_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x818U)

#define FM_SEQ0BGPR6_P0_SEQ0BGPR6_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR6_P0_SEQ0BGPR6_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR6_P0_SEQ0BGPR6_P0)
#define GFV_SEQ0BGPR6_P0_SEQ0BGPR6_P0(v) \
    (((v) & FM_SEQ0BGPR6_P0_SEQ0BGPR6_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR7_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x81cU)

#define FM_SEQ0BGPR7_P0_SEQ0BGPR7_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR7_P0_SEQ0BGPR7_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR7_P0_SEQ0BGPR7_P0)
#define GFV_SEQ0BGPR7_P0_SEQ0BGPR7_P0(v) \
    (((v) & FM_SEQ0BGPR7_P0_SEQ0BGPR7_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR8_P0_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x820U)

#define FM_SEQ0BGPR8_P0_SEQ0BGPR8_P0    (0xffffU << 0U)
#define FV_SEQ0BGPR8_P0_SEQ0BGPR8_P0(v) \
    (((v) << 0U) & FM_SEQ0BGPR8_P0_SEQ0BGPR8_P0)
#define GFV_SEQ0BGPR8_P0_SEQ0BGPR8_P0(v) \
    (((v) & FM_SEQ0BGPR8_P0_SEQ0BGPR8_P0) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BFIXEDADDRBITS_OFF (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xbfcU)

#define FM_SEQ0BFIXEDADDRBITS_RFU_SEQ0BFIXEDADDRBITS    (0x7fU << 0U)
#define FV_SEQ0BFIXEDADDRBITS_RFU_SEQ0BFIXEDADDRBITS(v) \
    (((v) << 0U) & FM_SEQ0BFIXEDADDRBITS_RFU_SEQ0BFIXEDADDRBITS)
#define GFV_SEQ0BFIXEDADDRBITS_RFU_SEQ0BFIXEDADDRBITS(v) \
    (((v) & FM_SEQ0BFIXEDADDRBITS_RFU_SEQ0BFIXEDADDRBITS) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR1_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x400804U)

#define FM_SEQ0BGPR1_P1_SEQ0BGPR1_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR1_P1_SEQ0BGPR1_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR1_P1_SEQ0BGPR1_P1)
#define GFV_SEQ0BGPR1_P1_SEQ0BGPR1_P1(v) \
    (((v) & FM_SEQ0BGPR1_P1_SEQ0BGPR1_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR2_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x400808U)

#define FM_SEQ0BGPR2_P1_SEQ0BGPR2_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR2_P1_SEQ0BGPR2_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR2_P1_SEQ0BGPR2_P1)
#define GFV_SEQ0BGPR2_P1_SEQ0BGPR2_P1(v) \
    (((v) & FM_SEQ0BGPR2_P1_SEQ0BGPR2_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR3_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x40080cU)

#define FM_SEQ0BGPR3_P1_SEQ0BGPR3_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR3_P1_SEQ0BGPR3_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR3_P1_SEQ0BGPR3_P1)
#define GFV_SEQ0BGPR3_P1_SEQ0BGPR3_P1(v) \
    (((v) & FM_SEQ0BGPR3_P1_SEQ0BGPR3_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR4_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x400810U)

#define FM_SEQ0BGPR4_P1_SEQ0BGPR4_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR4_P1_SEQ0BGPR4_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR4_P1_SEQ0BGPR4_P1)
#define GFV_SEQ0BGPR4_P1_SEQ0BGPR4_P1(v) \
    (((v) & FM_SEQ0BGPR4_P1_SEQ0BGPR4_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR5_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x400814U)

#define FM_SEQ0BGPR5_P1_SEQ0BGPR5_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR5_P1_SEQ0BGPR5_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR5_P1_SEQ0BGPR5_P1)
#define GFV_SEQ0BGPR5_P1_SEQ0BGPR5_P1(v) \
    (((v) & FM_SEQ0BGPR5_P1_SEQ0BGPR5_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR6_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x400818U)

#define FM_SEQ0BGPR6_P1_SEQ0BGPR6_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR6_P1_SEQ0BGPR6_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR6_P1_SEQ0BGPR6_P1)
#define GFV_SEQ0BGPR6_P1_SEQ0BGPR6_P1(v) \
    (((v) & FM_SEQ0BGPR6_P1_SEQ0BGPR6_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR7_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x40081cU)

#define FM_SEQ0BGPR7_P1_SEQ0BGPR7_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR7_P1_SEQ0BGPR7_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR7_P1_SEQ0BGPR7_P1)
#define GFV_SEQ0BGPR7_P1_SEQ0BGPR7_P1(v) \
    (((v) & FM_SEQ0BGPR7_P1_SEQ0BGPR7_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR8_P1_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x400820U)

#define FM_SEQ0BGPR8_P1_SEQ0BGPR8_P1    (0xffffU << 0U)
#define FV_SEQ0BGPR8_P1_SEQ0BGPR8_P1(v) \
    (((v) << 0U) & FM_SEQ0BGPR8_P1_SEQ0BGPR8_P1)
#define GFV_SEQ0BGPR8_P1_SEQ0BGPR8_P1(v) \
    (((v) & FM_SEQ0BGPR8_P1_SEQ0BGPR8_P1) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR1_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x800804U)

#define FM_SEQ0BGPR1_P2_SEQ0BGPR1_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR1_P2_SEQ0BGPR1_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR1_P2_SEQ0BGPR1_P2)
#define GFV_SEQ0BGPR1_P2_SEQ0BGPR1_P2(v) \
    (((v) & FM_SEQ0BGPR1_P2_SEQ0BGPR1_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR2_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x800808U)

#define FM_SEQ0BGPR2_P2_SEQ0BGPR2_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR2_P2_SEQ0BGPR2_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR2_P2_SEQ0BGPR2_P2)
#define GFV_SEQ0BGPR2_P2_SEQ0BGPR2_P2(v) \
    (((v) & FM_SEQ0BGPR2_P2_SEQ0BGPR2_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR3_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x80080cU)

#define FM_SEQ0BGPR3_P2_SEQ0BGPR3_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR3_P2_SEQ0BGPR3_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR3_P2_SEQ0BGPR3_P2)
#define GFV_SEQ0BGPR3_P2_SEQ0BGPR3_P2(v) \
    (((v) & FM_SEQ0BGPR3_P2_SEQ0BGPR3_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR4_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x800810U)

#define FM_SEQ0BGPR4_P2_SEQ0BGPR4_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR4_P2_SEQ0BGPR4_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR4_P2_SEQ0BGPR4_P2)
#define GFV_SEQ0BGPR4_P2_SEQ0BGPR4_P2(v) \
    (((v) & FM_SEQ0BGPR4_P2_SEQ0BGPR4_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR5_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x800814U)

#define FM_SEQ0BGPR5_P2_SEQ0BGPR5_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR5_P2_SEQ0BGPR5_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR5_P2_SEQ0BGPR5_P2)
#define GFV_SEQ0BGPR5_P2_SEQ0BGPR5_P2(v) \
    (((v) & FM_SEQ0BGPR5_P2_SEQ0BGPR5_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR6_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x800818U)

#define FM_SEQ0BGPR6_P2_SEQ0BGPR6_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR6_P2_SEQ0BGPR6_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR6_P2_SEQ0BGPR6_P2)
#define GFV_SEQ0BGPR6_P2_SEQ0BGPR6_P2(v) \
    (((v) & FM_SEQ0BGPR6_P2_SEQ0BGPR6_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR7_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x80081cU)

#define FM_SEQ0BGPR7_P2_SEQ0BGPR7_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR7_P2_SEQ0BGPR7_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR7_P2_SEQ0BGPR7_P2)
#define GFV_SEQ0BGPR7_P2_SEQ0BGPR7_P2(v) \
    (((v) & FM_SEQ0BGPR7_P2_SEQ0BGPR7_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR8_P2_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0x800820U)

#define FM_SEQ0BGPR8_P2_SEQ0BGPR8_P2    (0xffffU << 0U)
#define FV_SEQ0BGPR8_P2_SEQ0BGPR8_P2(v) \
    (((v) << 0U) & FM_SEQ0BGPR8_P2_SEQ0BGPR8_P2)
#define GFV_SEQ0BGPR8_P2_SEQ0BGPR8_P2(v) \
    (((v) & FM_SEQ0BGPR8_P2_SEQ0BGPR8_P2) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR1_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc00804U)

#define FM_SEQ0BGPR1_P3_SEQ0BGPR1_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR1_P3_SEQ0BGPR1_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR1_P3_SEQ0BGPR1_P3)
#define GFV_SEQ0BGPR1_P3_SEQ0BGPR1_P3(v) \
    (((v) & FM_SEQ0BGPR1_P3_SEQ0BGPR1_P3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR2_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc00808U)

#define FM_SEQ0BGPR2_P3_SEQ0BGPR2_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR2_P3_SEQ0BGPR2_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR2_P3_SEQ0BGPR2_P3)
#define GFV_SEQ0BGPR2_P3_SEQ0BGPR2_P3(v) \
    (((v) & FM_SEQ0BGPR2_P3_SEQ0BGPR2_P3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR3_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc0080cU)

#define FM_SEQ0BGPR3_P3_SEQ0BGPR3_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR3_P3_SEQ0BGPR3_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR3_P3_SEQ0BGPR3_P3)
#define GFV_SEQ0BGPR3_P3_SEQ0BGPR3_P3(v) \
    (((v) & FM_SEQ0BGPR3_P3_SEQ0BGPR3_P3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR4_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc00810U)

#define FM_SEQ0BGPR4_P3_SEQ0BGPR4_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR4_P3_SEQ0BGPR4_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR4_P3_SEQ0BGPR4_P3)
#define GFV_SEQ0BGPR4_P3_SEQ0BGPR4_P3(v) \
    (((v) & FM_SEQ0BGPR4_P3_SEQ0BGPR4_P3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR5_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc00814U)

#define FM_SEQ0BGPR5_P3_SEQ0BGPR5_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR5_P3_SEQ0BGPR5_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR5_P3_SEQ0BGPR5_P3)
#define GFV_SEQ0BGPR5_P3_SEQ0BGPR5_P3(v) \
    (((v) & FM_SEQ0BGPR5_P3_SEQ0BGPR5_P3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR6_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc00818U)

#define FM_SEQ0BGPR6_P3_SEQ0BGPR6_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR6_P3_SEQ0BGPR6_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR6_P3_SEQ0BGPR6_P3)
#define GFV_SEQ0BGPR6_P3_SEQ0BGPR6_P3(v) \
    (((v) & FM_SEQ0BGPR6_P3_SEQ0BGPR6_P3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR7_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc0081cU)

#define FM_SEQ0BGPR7_P3_SEQ0BGPR7_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR7_P3_SEQ0BGPR7_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR7_P3_SEQ0BGPR7_P3)
#define GFV_SEQ0BGPR7_P3_SEQ0BGPR7_P3(v) \
    (((v) & FM_SEQ0BGPR7_P3_SEQ0BGPR7_P3) >> 0U)

#define DWC_DDRPHYA_INITENG0_SEQ0BGPR8_P3_OFF   (GRP_DWC_DDRPHYA_INITENG0_BASE + 0xc00820U)

#define FM_SEQ0BGPR8_P3_SEQ0BGPR8_P3    (0xffffU << 0U)
#define FV_SEQ0BGPR8_P3_SEQ0BGPR8_P3(v) \
    (((v) << 0U) & FM_SEQ0BGPR8_P3_SEQ0BGPR8_P3)
#define GFV_SEQ0BGPR8_P3_SEQ0BGPR8_P3(v) \
    (((v) & FM_SEQ0BGPR8_P3_SEQ0BGPR8_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_RXFIFOINIT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x0U)

#define BM_RXFIFOINIT_INHIBITRXFIFORD   (0x01U << 1U)

#define BM_RXFIFOINIT_RXFIFOINITPTR (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_FORCECLKDISABLE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4U)

#define FM_FORCECLKDISABLE_FORCECLKDISABLE  (0xfU << 0U)
#define FV_FORCECLKDISABLE_FORCECLKDISABLE(v) \
    (((v) << 0U) & FM_FORCECLKDISABLE_FORCECLKDISABLE)
#define GFV_FORCECLKDISABLE_FORCECLKDISABLE(v) \
    (((v) & FM_FORCECLKDISABLE_FORCECLKDISABLE) >> 0U)

#define DWC_DDRPHYA_MASTER0_CLOCKINGCTRL_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8U)

#define FM_CLOCKINGCTRL_RFU_CLOCKINGCTRL    (0x3U << 0U)
#define FV_CLOCKINGCTRL_RFU_CLOCKINGCTRL(v) \
    (((v) << 0U) & FM_CLOCKINGCTRL_RFU_CLOCKINGCTRL)
#define GFV_CLOCKINGCTRL_RFU_CLOCKINGCTRL(v) \
    (((v) & FM_CLOCKINGCTRL_RFU_CLOCKINGCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_FORCEINTERNALUPDATE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xcU)

#define BM_FORCEINTERNALUPDATE_FORCEINTERNALUPDATE  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PHYCONFIG_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x10U)

#define FM_PHYCONFIG_PHYCONFIGDFI   (0x3U << 8U)
#define FV_PHYCONFIG_PHYCONFIGDFI(v) \
    (((v) << 8U) & FM_PHYCONFIG_PHYCONFIGDFI)
#define GFV_PHYCONFIG_PHYCONFIGDFI(v) \
    (((v) & FM_PHYCONFIG_PHYCONFIGDFI) >> 8U)

#define FM_PHYCONFIG_PHYCONFIGDBYTES    (0xfU << 4U)
#define FV_PHYCONFIG_PHYCONFIGDBYTES(v) \
    (((v) << 4U) & FM_PHYCONFIG_PHYCONFIGDBYTES)
#define GFV_PHYCONFIG_PHYCONFIGDBYTES(v) \
    (((v) & FM_PHYCONFIG_PHYCONFIGDBYTES) >> 4U)

#define FM_PHYCONFIG_PHYCONFIGANIBS (0xfU << 0U)
#define FV_PHYCONFIG_PHYCONFIGANIBS(v) \
    (((v) << 0U) & FM_PHYCONFIG_PHYCONFIGANIBS)
#define GFV_PHYCONFIG_PHYCONFIGANIBS(v) \
    (((v) & FM_PHYCONFIG_PHYCONFIGANIBS) >> 0U)

#define DWC_DDRPHYA_MASTER0_PGCR_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x14U)

#define BM_PGCR_RXCLKRISEFALLMODE   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_TESTBUMPCNTRL1_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1cU)

#define BM_TESTBUMPCNTRL1_TESTPOWERGATEEN   (0x01U << 15U)

#define BM_TESTBUMPCNTRL1_TESTEXTVREFRANGE  (0x01U << 14U)

#define BM_TESTBUMPCNTRL1_TESTSELEXTERNALVREF   (0x01U << 13U)

#define FM_TESTBUMPCNTRL1_TESTGAINCURRADJ   (0x1fU << 8U)
#define FV_TESTBUMPCNTRL1_TESTGAINCURRADJ(v) \
    (((v) << 8U) & FM_TESTBUMPCNTRL1_TESTGAINCURRADJ)
#define GFV_TESTBUMPCNTRL1_TESTGAINCURRADJ(v) \
    (((v) & FM_TESTBUMPCNTRL1_TESTGAINCURRADJ) >> 8U)

#define FM_TESTBUMPCNTRL1_TESTANALOGOUTCTRL (0xfU << 4U)
#define FV_TESTBUMPCNTRL1_TESTANALOGOUTCTRL(v) \
    (((v) << 4U) & FM_TESTBUMPCNTRL1_TESTANALOGOUTCTRL)
#define GFV_TESTBUMPCNTRL1_TESTANALOGOUTCTRL(v) \
    (((v) & FM_TESTBUMPCNTRL1_TESTANALOGOUTCTRL) >> 4U)

#define BM_TESTBUMPCNTRL1_TESTBIASBYPASSEN  (0x01U << 3U)

#define FM_TESTBUMPCNTRL1_TESTMAJORMODE (0x7U << 0U)
#define FV_TESTBUMPCNTRL1_TESTMAJORMODE(v) \
    (((v) << 0U) & FM_TESTBUMPCNTRL1_TESTMAJORMODE)
#define GFV_TESTBUMPCNTRL1_TESTMAJORMODE(v) \
    (((v) & FM_TESTBUMPCNTRL1_TESTMAJORMODE) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALUCLKINFO_P0_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x20U)

#define FM_CALUCLKINFO_P0_CALUCLKTICKSPER1US    (0x7ffU << 0U)
#define FV_CALUCLKINFO_P0_CALUCLKTICKSPER1US(v) \
    (((v) << 0U) & FM_CALUCLKINFO_P0_CALUCLKTICKSPER1US)
#define GFV_CALUCLKINFO_P0_CALUCLKTICKSPER1US(v) \
    (((v) & FM_CALUCLKINFO_P0_CALUCLKTICKSPER1US) >> 0U)

#define DWC_DDRPHYA_MASTER0_TESTBUMPCNTRL_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x28U)

#define BM_TESTBUMPCNTRL_FORCEMTESTONALERT  (0x01U << 9U)

#define FM_TESTBUMPCNTRL_TESTBUMPDATASEL    (0x3fU << 3U)
#define FV_TESTBUMPCNTRL_TESTBUMPDATASEL(v) \
    (((v) << 3U) & FM_TESTBUMPCNTRL_TESTBUMPDATASEL)
#define GFV_TESTBUMPCNTRL_TESTBUMPDATASEL(v) \
    (((v) & FM_TESTBUMPCNTRL_TESTBUMPDATASEL) >> 3U)

#define BM_TESTBUMPCNTRL_TESTBUMPTOGGLE (0x01U << 2U)

#define FM_TESTBUMPCNTRL_TESTBUMPEN (0x3U << 0U)
#define FV_TESTBUMPCNTRL_TESTBUMPEN(v) \
    (((v) << 0U) & FM_TESTBUMPCNTRL_TESTBUMPEN)
#define GFV_TESTBUMPCNTRL_TESTBUMPEN(v) \
    (((v) & FM_TESTBUMPCNTRL_TESTBUMPEN) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY0_P0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2cU)

#define FM_SEQ0BDLY0_P0_SEQ0BDLY0_P0    (0xffffU << 0U)
#define FV_SEQ0BDLY0_P0_SEQ0BDLY0_P0(v) \
    (((v) << 0U) & FM_SEQ0BDLY0_P0_SEQ0BDLY0_P0)
#define GFV_SEQ0BDLY0_P0_SEQ0BDLY0_P0(v) \
    (((v) & FM_SEQ0BDLY0_P0_SEQ0BDLY0_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY1_P0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x30U)

#define FM_SEQ0BDLY1_P0_SEQ0BDLY1_P0    (0xffffU << 0U)
#define FV_SEQ0BDLY1_P0_SEQ0BDLY1_P0(v) \
    (((v) << 0U) & FM_SEQ0BDLY1_P0_SEQ0BDLY1_P0)
#define GFV_SEQ0BDLY1_P0_SEQ0BDLY1_P0(v) \
    (((v) & FM_SEQ0BDLY1_P0_SEQ0BDLY1_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY2_P0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x34U)

#define FM_SEQ0BDLY2_P0_SEQ0BDLY2_P0    (0xffffU << 0U)
#define FV_SEQ0BDLY2_P0_SEQ0BDLY2_P0(v) \
    (((v) << 0U) & FM_SEQ0BDLY2_P0_SEQ0BDLY2_P0)
#define GFV_SEQ0BDLY2_P0_SEQ0BDLY2_P0(v) \
    (((v) & FM_SEQ0BDLY2_P0_SEQ0BDLY2_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY3_P0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x38U)

#define FM_SEQ0BDLY3_P0_SEQ0BDLY3_P0    (0xffffU << 0U)
#define FV_SEQ0BDLY3_P0_SEQ0BDLY3_P0(v) \
    (((v) << 0U) & FM_SEQ0BDLY3_P0_SEQ0BDLY3_P0)
#define GFV_SEQ0BDLY3_P0_SEQ0BDLY3_P0(v) \
    (((v) & FM_SEQ0BDLY3_P0_SEQ0BDLY3_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYALERTSTATUS_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3cU)

#define BM_PHYALERTSTATUS_PHYALERT  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP_P0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x40U)

#define FM_PPTTRAINSETUP_P0_PHYMSTRMAXREQTOACK  (0x7U << 4U)
#define FV_PPTTRAINSETUP_P0_PHYMSTRMAXREQTOACK(v) \
    (((v) << 4U) & FM_PPTTRAINSETUP_P0_PHYMSTRMAXREQTOACK)
#define GFV_PPTTRAINSETUP_P0_PHYMSTRMAXREQTOACK(v) \
    (((v) & FM_PPTTRAINSETUP_P0_PHYMSTRMAXREQTOACK) >> 4U)

#define FM_PPTTRAINSETUP_P0_PHYMSTRTRAININTERVAL    (0xfU << 0U)
#define FV_PPTTRAINSETUP_P0_PHYMSTRTRAININTERVAL(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP_P0_PHYMSTRTRAININTERVAL)
#define GFV_PPTTRAINSETUP_P0_PHYMSTRTRAININTERVAL(v) \
    (((v) & FM_PPTTRAINSETUP_P0_PHYMSTRTRAININTERVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP2_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x44U)

#define FM_PPTTRAINSETUP2_P0_RFU_PPTTRAINSETUP2_P0  (0x7U << 0U)
#define FV_PPTTRAINSETUP2_P0_RFU_PPTTRAINSETUP2_P0(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP2_P0_RFU_PPTTRAINSETUP2_P0)
#define GFV_PPTTRAINSETUP2_P0_RFU_PPTTRAINSETUP2_P0(v) \
    (((v) & FM_PPTTRAINSETUP2_P0_RFU_PPTTRAINSETUP2_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_ATESTMODE_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x48U)

#define FM_ATESTMODE_ATESTMODESEL   (0x7U << 2U)
#define FV_ATESTMODE_ATESTMODESEL(v) \
    (((v) << 2U) & FM_ATESTMODE_ATESTMODESEL)
#define GFV_ATESTMODE_ATESTMODESEL(v) \
    (((v) & FM_ATESTMODE_ATESTMODESEL) >> 2U)

#define BM_ATESTMODE_ATESTCLKEN (0x01U << 1U)

#define BM_ATESTMODE_ATESTPRBSEN    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_TXCALBINP_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x50U)

#define FM_TXCALBINP_TXCALBINP  (0x1fU << 0U)
#define FV_TXCALBINP_TXCALBINP(v) \
    (((v) << 0U) & FM_TXCALBINP_TXCALBINP)
#define GFV_TXCALBINP_TXCALBINP(v) \
    (((v) & FM_TXCALBINP_TXCALBINP) >> 0U)

#define DWC_DDRPHYA_MASTER0_TXCALBINN_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x54U)

#define FM_TXCALBINN_TXCALBINN  (0x1fU << 0U)
#define FV_TXCALBINN_TXCALBINN(v) \
    (((v) << 0U) & FM_TXCALBINN_TXCALBINN)
#define GFV_TXCALBINN_TXCALBINN(v) \
    (((v) & FM_TXCALBINN_TXCALBINN) >> 0U)

#define DWC_DDRPHYA_MASTER0_TXCALPOVR_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x58U)

#define BM_TXCALPOVR_TXCALBINPOVREN (0x01U << 5U)

#define FM_TXCALPOVR_TXCALBINPOVRVAL    (0x1fU << 0U)
#define FV_TXCALPOVR_TXCALBINPOVRVAL(v) \
    (((v) << 0U) & FM_TXCALPOVR_TXCALBINPOVRVAL)
#define GFV_TXCALPOVR_TXCALBINPOVRVAL(v) \
    (((v) & FM_TXCALPOVR_TXCALBINPOVRVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_TXCALNOVR_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x5cU)

#define BM_TXCALNOVR_TXCALBINNOVREN (0x01U << 5U)

#define FM_TXCALNOVR_TXCALBINNOVRVAL    (0x1fU << 0U)
#define FV_TXCALNOVR_TXCALBINNOVRVAL(v) \
    (((v) << 0U) & FM_TXCALNOVR_TXCALBINNOVRVAL)
#define GFV_TXCALNOVR_TXCALBINNOVRVAL(v) \
    (((v) & FM_TXCALNOVR_TXCALBINNOVRVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIMODE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x60U)

#define BM_DFIMODE_DFI1OVERRIDE (0x01U << 2U)

#define BM_DFIMODE_DFI1ENABLE   (0x01U << 1U)

#define BM_DFIMODE_DFI0ENABLE   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x64U)

#define FM_TRISTATEMODECA_P0_CKDISVAL   (0x3U << 2U)
#define FV_TRISTATEMODECA_P0_CKDISVAL(v) \
    (((v) << 2U) & FM_TRISTATEMODECA_P0_CKDISVAL)
#define GFV_TRISTATEMODECA_P0_CKDISVAL(v) \
    (((v) & FM_TRISTATEMODECA_P0_CKDISVAL) >> 2U)

#define BM_TRISTATEMODECA_P0_DDR2TMODE  (0x01U << 1U)

#define BM_TRISTATEMODECA_P0_DISDYNADRTRI   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_MTESTMUXSEL_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x68U)

#define DWC_DDRPHYA_MASTER0_MTESTPGMINFO_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x6cU)

#define BM_MTESTPGMINFO_MTESTPGMINFO    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DYNPWRDNUP_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x70U)

#define BM_DYNPWRDNUP_DYNPOWERDOWN  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PMIENABLE_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x74U)

#define BM_PMIENABLE_PMIENABLE  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PHYTID_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x78U)

#define FM_PHYTID_PHYTID    (0xffffU << 0U)
#define FV_PHYTID_PHYTID(v) \
    (((v) << 0U) & FM_PHYTID_PHYTID)
#define GFV_PHYTID_PHYTID(v) \
    (((v) & FM_PHYTID_PHYTID) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTMRL_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x80U)

#define FM_HWTMRL_P0_HWTMRL_P0  (0x1fU << 0U)
#define FV_HWTMRL_P0_HWTMRL_P0(v) \
    (((v) << 0U) & FM_HWTMRL_P0_HWTMRL_P0)
#define GFV_HWTMRL_P0_HWTMRL_P0(v) \
    (((v) & FM_HWTMRL_P0_HWTMRL_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIPHYUPD_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x84U)

#define FM_DFIPHYUPD_DFIPHYUPDINTTHRESHOLD  (0xfU << 12U)
#define FV_DFIPHYUPD_DFIPHYUPDINTTHRESHOLD(v) \
    (((v) << 12U) & FM_DFIPHYUPD_DFIPHYUPDINTTHRESHOLD)
#define GFV_DFIPHYUPD_DFIPHYUPDINTTHRESHOLD(v) \
    (((v) & FM_DFIPHYUPD_DFIPHYUPDINTTHRESHOLD) >> 12U)

#define FM_DFIPHYUPD_DFIPHYUPDTHRESHOLD (0xfU << 8U)
#define FV_DFIPHYUPD_DFIPHYUPDTHRESHOLD(v) \
    (((v) << 8U) & FM_DFIPHYUPD_DFIPHYUPDTHRESHOLD)
#define GFV_DFIPHYUPD_DFIPHYUPDTHRESHOLD(v) \
    (((v) & FM_DFIPHYUPD_DFIPHYUPDTHRESHOLD) >> 8U)

#define BM_DFIPHYUPD_DFIPHYUPDMODE  (0x01U << 7U)

#define FM_DFIPHYUPD_DFIPHYUPDRESP  (0x7U << 4U)
#define FV_DFIPHYUPD_DFIPHYUPDRESP(v) \
    (((v) << 4U) & FM_DFIPHYUPD_DFIPHYUPDRESP)
#define GFV_DFIPHYUPD_DFIPHYUPDRESP(v) \
    (((v) & FM_DFIPHYUPD_DFIPHYUPDRESP) >> 4U)

#define FM_DFIPHYUPD_DFIPHYUPDCNT   (0xfU << 0U)
#define FV_DFIPHYUPD_DFIPHYUPDCNT(v) \
    (((v) << 0U) & FM_DFIPHYUPD_DFIPHYUPDCNT)
#define GFV_DFIPHYUPD_DFIPHYUPDCNT(v) \
    (((v) & FM_DFIPHYUPD_DFIPHYUPDCNT) >> 0U)

#define DWC_DDRPHYA_MASTER0_PDAMRSWRITEMODE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x88U)

#define BM_PDAMRSWRITEMODE_PDAMRSWRITEMODE  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DFIGEARDOWNCTL_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8cU)

#define FM_DFIGEARDOWNCTL_DFIGEARDOWNCTL    (0x3U << 0U)
#define FV_DFIGEARDOWNCTL_DFIGEARDOWNCTL(v) \
    (((v) << 0U) & FM_DFIGEARDOWNCTL_DFIGEARDOWNCTL)
#define GFV_DFIGEARDOWNCTL_DFIGEARDOWNCTL(v) \
    (((v) & FM_DFIGEARDOWNCTL_DFIGEARDOWNCTL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x90U)

#define BM_DQSPREAMBLECONTROL_P0_WDQSEXTENSION  (0x01U << 8U)

#define BM_DQSPREAMBLECONTROL_P0_LP4STTCPREBRIDGERXEN   (0x01U << 7U)

#define BM_DQSPREAMBLECONTROL_P0_LP4POSTAMBLEEXT    (0x01U << 6U)

#define BM_DQSPREAMBLECONTROL_P0_LP4TGLTWOTCKTXDQSPRE   (0x01U << 5U)

#define FM_DQSPREAMBLECONTROL_P0_POSITIONDFEINIT    (0x7U << 2U)
#define FV_DQSPREAMBLECONTROL_P0_POSITIONDFEINIT(v) \
    (((v) << 2U) & FM_DQSPREAMBLECONTROL_P0_POSITIONDFEINIT)
#define GFV_DQSPREAMBLECONTROL_P0_POSITIONDFEINIT(v) \
    (((v) & FM_DQSPREAMBLECONTROL_P0_POSITIONDFEINIT) >> 2U)

#define BM_DQSPREAMBLECONTROL_P0_TWOTCKTXDQSPRE (0x01U << 1U)

#define BM_DQSPREAMBLECONTROL_P0_TWOTCKRXDQSPRE (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_MASTERX4CONFIG_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x94U)

#define FM_MASTERX4CONFIG_X4TG  (0xfU << 0U)
#define FV_MASTERX4CONFIG_X4TG(v) \
    (((v) << 0U) & FM_MASTERX4CONFIG_X4TG)
#define GFV_MASTERX4CONFIG_X4TG(v) \
    (((v) & FM_MASTERX4CONFIG_X4TG) >> 0U)

#define DWC_DDRPHYA_MASTER0_WRLEVBITS_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x98U)

#define FM_WRLEVBITS_WRLEVFORDQSU   (0xfU << 4U)
#define FV_WRLEVBITS_WRLEVFORDQSU(v) \
    (((v) << 4U) & FM_WRLEVBITS_WRLEVFORDQSU)
#define GFV_WRLEVBITS_WRLEVFORDQSU(v) \
    (((v) & FM_WRLEVBITS_WRLEVFORDQSU) >> 4U)

#define FM_WRLEVBITS_WRLEVFORDQSL   (0xfU << 0U)
#define FV_WRLEVBITS_WRLEVFORDQSL(v) \
    (((v) << 0U) & FM_WRLEVBITS_WRLEVFORDQSL)
#define GFV_WRLEVBITS_WRLEVFORDQSL(v) \
    (((v) & FM_WRLEVBITS_WRLEVFORDQSL) >> 0U)

#define DWC_DDRPHYA_MASTER0_ENABLECSMULTICAST_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x9cU)

#define BM_ENABLECSMULTICAST_ENABLECSMULTICAST  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTLPCSMULTICAST_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xa0U)

#define BM_HWTLPCSMULTICAST_HWTLPCSMULTICAST    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_ACX4ANIBDIS_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xb0U)

#define FM_ACX4ANIBDIS_ACX4ANIBDIS  (0xfffU << 0U)
#define FV_ACX4ANIBDIS_ACX4ANIBDIS(v) \
    (((v) << 0U) & FM_ACX4ANIBDIS_ACX4ANIBDIS)
#define GFV_ACX4ANIBDIS_ACX4ANIBDIS(v) \
    (((v) & FM_ACX4ANIBDIS_ACX4ANIBDIS) >> 0U)

#define DWC_DDRPHYA_MASTER0_DMIPINPRESENT_P0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xb4U)

#define BM_DMIPINPRESENT_P0_RDDBIENABLED    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xb8U)

#define FM_ARDPTRINITVAL_P0_ARDPTRINITVAL_P0    (0xfU << 0U)
#define FV_ARDPTRINITVAL_P0_ARDPTRINITVAL_P0(v) \
    (((v) << 0U) & FM_ARDPTRINITVAL_P0_ARDPTRINITVAL_P0)
#define GFV_ARDPTRINITVAL_P0_ARDPTRINITVAL_P0(v) \
    (((v) & FM_ARDPTRINITVAL_P0_ARDPTRINITVAL_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB0LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc0U)

#define FM_DB0LCDLCALPHDETOUT_DB0LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB0LCDLCALPHDETOUT_DB0LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB0LCDLCALPHDETOUT_DB0LCDLCALPHDETOUT)
#define GFV_DB0LCDLCALPHDETOUT_DB0LCDLCALPHDETOUT(v) \
    (((v) & FM_DB0LCDLCALPHDETOUT_DB0LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB1LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc4U)

#define FM_DB1LCDLCALPHDETOUT_DB1LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB1LCDLCALPHDETOUT_DB1LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB1LCDLCALPHDETOUT_DB1LCDLCALPHDETOUT)
#define GFV_DB1LCDLCALPHDETOUT_DB1LCDLCALPHDETOUT(v) \
    (((v) & FM_DB1LCDLCALPHDETOUT_DB1LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB2LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc8U)

#define FM_DB2LCDLCALPHDETOUT_DB2LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB2LCDLCALPHDETOUT_DB2LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB2LCDLCALPHDETOUT_DB2LCDLCALPHDETOUT)
#define GFV_DB2LCDLCALPHDETOUT_DB2LCDLCALPHDETOUT(v) \
    (((v) & FM_DB2LCDLCALPHDETOUT_DB2LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB3LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xccU)

#define FM_DB3LCDLCALPHDETOUT_DB3LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB3LCDLCALPHDETOUT_DB3LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB3LCDLCALPHDETOUT_DB3LCDLCALPHDETOUT)
#define GFV_DB3LCDLCALPHDETOUT_DB3LCDLCALPHDETOUT(v) \
    (((v) & FM_DB3LCDLCALPHDETOUT_DB3LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB4LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xd0U)

#define FM_DB4LCDLCALPHDETOUT_DB4LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB4LCDLCALPHDETOUT_DB4LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB4LCDLCALPHDETOUT_DB4LCDLCALPHDETOUT)
#define GFV_DB4LCDLCALPHDETOUT_DB4LCDLCALPHDETOUT(v) \
    (((v) & FM_DB4LCDLCALPHDETOUT_DB4LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB5LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xd4U)

#define FM_DB5LCDLCALPHDETOUT_DB5LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB5LCDLCALPHDETOUT_DB5LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB5LCDLCALPHDETOUT_DB5LCDLCALPHDETOUT)
#define GFV_DB5LCDLCALPHDETOUT_DB5LCDLCALPHDETOUT(v) \
    (((v) & FM_DB5LCDLCALPHDETOUT_DB5LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB6LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xd8U)

#define FM_DB6LCDLCALPHDETOUT_DB6LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB6LCDLCALPHDETOUT_DB6LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB6LCDLCALPHDETOUT_DB6LCDLCALPHDETOUT)
#define GFV_DB6LCDLCALPHDETOUT_DB6LCDLCALPHDETOUT(v) \
    (((v) & FM_DB6LCDLCALPHDETOUT_DB6LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB7LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xdcU)

#define FM_DB7LCDLCALPHDETOUT_DB7LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB7LCDLCALPHDETOUT_DB7LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB7LCDLCALPHDETOUT_DB7LCDLCALPHDETOUT)
#define GFV_DB7LCDLCALPHDETOUT_DB7LCDLCALPHDETOUT(v) \
    (((v) & FM_DB7LCDLCALPHDETOUT_DB7LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB8LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xe0U)

#define FM_DB8LCDLCALPHDETOUT_DB8LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB8LCDLCALPHDETOUT_DB8LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB8LCDLCALPHDETOUT_DB8LCDLCALPHDETOUT)
#define GFV_DB8LCDLCALPHDETOUT_DB8LCDLCALPHDETOUT(v) \
    (((v) & FM_DB8LCDLCALPHDETOUT_DB8LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DB9LCDLCALPHDETOUT_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xe4U)

#define FM_DB9LCDLCALPHDETOUT_DB9LCDLCALPHDETOUT    (0xffffU << 0U)
#define FV_DB9LCDLCALPHDETOUT_DB9LCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_DB9LCDLCALPHDETOUT_DB9LCDLCALPHDETOUT)
#define GFV_DB9LCDLCALPHDETOUT_DB9LCDLCALPHDETOUT(v) \
    (((v) & FM_DB9LCDLCALPHDETOUT_DB9LCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DBYTEDLLMODECNTRL_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xe8U)

#define BM_DBYTEDLLMODECNTRL_DLLRXPREAMBLEMODE  (0x01U << 1U)

#define DWC_DDRPHYA_MASTER0_DBYTERXENTRAIN_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xecU)

#define BM_DBYTERXENTRAIN_RFU_DBYTERXENTRAIN    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_ANLCDLCALPHDETOUT_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xfcU)

#define FM_ANLCDLCALPHDETOUT_ANLCDLCALPHDETOUT  (0xfffU << 0U)
#define FV_ANLCDLCALPHDETOUT_ANLCDLCALPHDETOUT(v) \
    (((v) << 0U) & FM_ANLCDLCALPHDETOUT_ANLCDLCALPHDETOUT)
#define GFV_ANLCDLCALPHDETOUT_ANLCDLCALPHDETOUT(v) \
    (((v) & FM_ANLCDLCALPHDETOUT_ANLCDLCALPHDETOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALOFFSETS_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x114U)

#define FM_CALOFFSETS_CALDRVPUTHOFFSET  (0xfU << 10U)
#define FV_CALOFFSETS_CALDRVPUTHOFFSET(v) \
    (((v) << 10U) & FM_CALOFFSETS_CALDRVPUTHOFFSET)
#define GFV_CALOFFSETS_CALDRVPUTHOFFSET(v) \
    (((v) & FM_CALOFFSETS_CALDRVPUTHOFFSET) >> 10U)

#define FM_CALOFFSETS_CALDRVPDTHOFFSET  (0xfU << 6U)
#define FV_CALOFFSETS_CALDRVPDTHOFFSET(v) \
    (((v) << 6U) & FM_CALOFFSETS_CALDRVPDTHOFFSET)
#define GFV_CALOFFSETS_CALDRVPDTHOFFSET(v) \
    (((v) & FM_CALOFFSETS_CALDRVPDTHOFFSET) >> 6U)

#define FM_CALOFFSETS_CALCMPR5OFFSET    (0x3fU << 0U)
#define FV_CALOFFSETS_CALCMPR5OFFSET(v) \
    (((v) << 0U) & FM_CALOFFSETS_CALCMPR5OFFSET)
#define GFV_CALOFFSETS_CALCMPR5OFFSET(v) \
    (((v) & FM_CALOFFSETS_CALCMPR5OFFSET) >> 0U)

#define DWC_DDRPHYA_MASTER0_SARINITVALS_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x11cU)

#define FM_SARINITVALS_SARINITPEXT  (0x7U << 6U)
#define FV_SARINITVALS_SARINITPEXT(v) \
    (((v) << 6U) & FM_SARINITVALS_SARINITPEXT)
#define GFV_SARINITVALS_SARINITPEXT(v) \
    (((v) & FM_SARINITVALS_SARINITPEXT) >> 6U)

#define FM_SARINITVALS_SARINITNINT  (0x7U << 3U)
#define FV_SARINITVALS_SARINITNINT(v) \
    (((v) << 3U) & FM_SARINITVALS_SARINITNINT)
#define GFV_SARINITVALS_SARINITNINT(v) \
    (((v) & FM_SARINITVALS_SARINITNINT) >> 3U)

#define FM_SARINITVALS_SARINITOFFSET05  (0x7U << 0U)
#define FV_SARINITVALS_SARINITOFFSET05(v) \
    (((v) << 0U) & FM_SARINITVALS_SARINITOFFSET05)
#define GFV_SARINITVALS_SARINITOFFSET05(v) \
    (((v) & FM_SARINITVALS_SARINITOFFSET05) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALPEXTOVR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x124U)

#define FM_CALPEXTOVR_CALPEXTOVR    (0x1fU << 0U)
#define FV_CALPEXTOVR_CALPEXTOVR(v) \
    (((v) << 0U) & FM_CALPEXTOVR_CALPEXTOVR)
#define GFV_CALPEXTOVR_CALPEXTOVR(v) \
    (((v) & FM_CALPEXTOVR_CALPEXTOVR) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALCMPR5OVR_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x128U)

#define FM_CALCMPR5OVR_CALCMPR5OVR  (0xffU << 0U)
#define FV_CALCMPR5OVR_CALCMPR5OVR(v) \
    (((v) << 0U) & FM_CALCMPR5OVR_CALCMPR5OVR)
#define GFV_CALCMPR5OVR_CALCMPR5OVR(v) \
    (((v) & FM_CALCMPR5OVR_CALCMPR5OVR) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALNINTOVR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x12cU)

#define FM_CALNINTOVR_CALNINTOVR    (0x1fU << 0U)
#define FV_CALNINTOVR_CALNINTOVR(v) \
    (((v) << 0U) & FM_CALNINTOVR_CALNINTOVR)
#define GFV_CALNINTOVR_CALNINTOVR(v) \
    (((v) & FM_CALNINTOVR_CALNINTOVR) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALDRVSTR0_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x140U)

#define FM_CALDRVSTR0_CALDRVSTRPU50 (0xfU << 4U)
#define FV_CALDRVSTR0_CALDRVSTRPU50(v) \
    (((v) << 4U) & FM_CALDRVSTR0_CALDRVSTRPU50)
#define GFV_CALDRVSTR0_CALDRVSTRPU50(v) \
    (((v) & FM_CALDRVSTR0_CALDRVSTRPU50) >> 4U)

#define FM_CALDRVSTR0_CALDRVSTRPD50 (0xfU << 0U)
#define FV_CALDRVSTR0_CALDRVSTRPD50(v) \
    (((v) << 0U) & FM_CALDRVSTR0_CALDRVSTRPD50)
#define GFV_CALDRVSTR0_CALDRVSTRPD50(v) \
    (((v) & FM_CALDRVSTR0_CALDRVSTRPD50) >> 0U)

#define DWC_DDRPHYA_MASTER0_PROCODTCTL_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x154U)

#define FM_PROCODTCTL_RFU_PROCODTCTL    (0x3U << 0U)
#define FV_PROCODTCTL_RFU_PROCODTCTL(v) \
    (((v) << 0U) & FM_PROCODTCTL_RFU_PROCODTCTL)
#define GFV_PROCODTCTL_RFU_PROCODTCTL(v) \
    (((v) & FM_PROCODTCTL_RFU_PROCODTCTL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x158U)

#define FM_PROCODTTIMECTL_P0_PODTTAILWIDTHEXT   (0x3U << 4U)
#define FV_PROCODTTIMECTL_P0_PODTTAILWIDTHEXT(v) \
    (((v) << 4U) & FM_PROCODTTIMECTL_P0_PODTTAILWIDTHEXT)
#define GFV_PROCODTTIMECTL_P0_PODTTAILWIDTHEXT(v) \
    (((v) & FM_PROCODTTIMECTL_P0_PODTTAILWIDTHEXT) >> 4U)

#define FM_PROCODTTIMECTL_P0_PODTSTARTDELAY (0x3U << 2U)
#define FV_PROCODTTIMECTL_P0_PODTSTARTDELAY(v) \
    (((v) << 2U) & FM_PROCODTTIMECTL_P0_PODTSTARTDELAY)
#define GFV_PROCODTTIMECTL_P0_PODTSTARTDELAY(v) \
    (((v) & FM_PROCODTTIMECTL_P0_PODTSTARTDELAY) >> 2U)

#define FM_PROCODTTIMECTL_P0_PODTTAILWIDTH  (0x3U << 0U)
#define FV_PROCODTTIMECTL_P0_PODTTAILWIDTH(v) \
    (((v) << 0U) & FM_PROCODTTIMECTL_P0_PODTTAILWIDTH)
#define GFV_PROCODTTIMECTL_P0_PODTTAILWIDTH(v) \
    (((v) & FM_PROCODTTIMECTL_P0_PODTTAILWIDTH) >> 0U)

#define DWC_DDRPHYA_MASTER0_MEMALERTCONTROL_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x16cU)

#define BM_MEMALERTCONTROL_MALERTFORCEERROR (0x01U << 15U)

#define BM_MEMALERTCONTROL_MALERTDISABLEVAL (0x01U << 14U)

#define BM_MEMALERTCONTROL_MALERTRXEN   (0x01U << 13U)

#define BM_MEMALERTCONTROL_MALERTPUEN   (0x01U << 12U)

#define FM_MEMALERTCONTROL_MALERTPUSTREN    (0xfU << 8U)
#define FV_MEMALERTCONTROL_MALERTPUSTREN(v) \
    (((v) << 8U) & FM_MEMALERTCONTROL_MALERTPUSTREN)
#define GFV_MEMALERTCONTROL_MALERTPUSTREN(v) \
    (((v) & FM_MEMALERTCONTROL_MALERTPUSTREN) >> 8U)

#define BM_MEMALERTCONTROL_MALERTVREFEXTEN  (0x01U << 7U)

#define FM_MEMALERTCONTROL_MALERTVREFLEVEL  (0x7fU << 0U)
#define FV_MEMALERTCONTROL_MALERTVREFLEVEL(v) \
    (((v) << 0U) & FM_MEMALERTCONTROL_MALERTVREFLEVEL)
#define GFV_MEMALERTCONTROL_MALERTVREFLEVEL(v) \
    (((v) & FM_MEMALERTCONTROL_MALERTVREFLEVEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_MEMALERTCONTROL2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x170U)

#define BM_MEMALERTCONTROL2_MALERTSYNCBYPASS    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_MEMRESETL_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x180U)

#define BM_MEMRESETL_PROTECTMEMRESET    (0x01U << 1U)

#define BM_MEMRESETL_MEMRESETLVALUE (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PUBMODE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1b8U)

#define BM_PUBMODE_HWTMEMSRC    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_MISCPHYSTATUS_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1bcU)

#define BM_MISCPHYSTATUS_PORMEMRESET    (0x01U << 1U)

#define BM_MISCPHYSTATUS_DCTSANE    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_CORELOOPBACKSEL_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1c0U)

#define BM_CORELOOPBACKSEL_CORELOOPBACKSEL  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DLLTRAINPARAM_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1c4U)

#define FM_DLLTRAINPARAM_EXTENDPHDTIME  (0x3U << 0U)
#define FV_DLLTRAINPARAM_EXTENDPHDTIME(v) \
    (((v) << 0U) & FM_DLLTRAINPARAM_EXTENDPHDTIME)
#define GFV_DLLTRAINPARAM_EXTENDPHDTIME(v) \
    (((v) & FM_DLLTRAINPARAM_EXTENDPHDTIME) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTLPCSENA_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1c8U)

#define FM_HWTLPCSENA_HWTLPCSENA    (0x3U << 0U)
#define FV_HWTLPCSENA_HWTLPCSENA(v) \
    (((v) << 0U) & FM_HWTLPCSENA_HWTLPCSENA)
#define GFV_HWTLPCSENA_HWTLPCSENA(v) \
    (((v) & FM_HWTLPCSENA_HWTLPCSENA) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTLPCSENB_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1ccU)

#define FM_HWTLPCSENB_HWTLPCSENB    (0x3U << 0U)
#define FV_HWTLPCSENB_HWTLPCSENB(v) \
    (((v) << 0U) & FM_HWTLPCSENB_HWTLPCSENB)
#define GFV_HWTLPCSENB_HWTLPCSENB(v) \
    (((v) & FM_HWTLPCSENB_HWTLPCSENB) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTLPCSENBYPASS_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1d0U)

#define BM_HWTLPCSENBYPASS_HWTLPCSENBYPASS  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DFICAMODE_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1d4U)

#define BM_DFICAMODE_DFID4ALTCAMODE (0x01U << 3U)

#define BM_DFICAMODE_DFILP4CAMODE   (0x01U << 2U)

#define BM_DFICAMODE_DFID4CAMODE    (0x01U << 1U)

#define BM_DFICAMODE_DFILP3CAMODE   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTCACTL_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1d8U)

#define BM_HWTCACTL_RFU_HWTCACTL    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTCAMODE_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1dcU)

#define FM_HWTCAMODE_RFU_HWTCAMODE  (0x3fU << 0U)
#define FV_HWTCAMODE_RFU_HWTCAMODE(v) \
    (((v) << 0U) & FM_HWTCAMODE_RFU_HWTCAMODE)
#define GFV_HWTCAMODE_RFU_HWTCAMODE(v) \
    (((v) & FM_HWTCAMODE_RFU_HWTCAMODE) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLCONTROL_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1e0U)

#define BM_DLLCONTROL_DLLRESETRSVD  (0x01U << 2U)

#define BM_DLLCONTROL_DLLRESETSLAVE (0x01U << 1U)

#define BM_DLLCONTROL_DLLRESETRELOCK    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PULSEDLLUPDATEPHASE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1e4U)

#define BM_PULSEDLLUPDATEPHASE_ALWAYSUPDATELCDLPHASE    (0x01U << 7U)

#define BM_PULSEDLLUPDATEPHASE_TRAINUPDATEPHASEONLONGBUBBLE (0x01U << 6U)

#define FM_PULSEDLLUPDATEPHASE_UPDATEPHASEDESTRESERVED  (0x7U << 3U)
#define FV_PULSEDLLUPDATEPHASE_UPDATEPHASEDESTRESERVED(v) \
    (((v) << 3U) & FM_PULSEDLLUPDATEPHASE_UPDATEPHASEDESTRESERVED)
#define GFV_PULSEDLLUPDATEPHASE_UPDATEPHASEDESTRESERVED(v) \
    (((v) & FM_PULSEDLLUPDATEPHASE_UPDATEPHASEDESTRESERVED) >> 3U)

#define BM_PULSEDLLUPDATEPHASE_PULSEACADLLUPDATEPHASE   (0x01U << 2U)

#define BM_PULSEDLLUPDATEPHASE_PULSEACKDLLUPDATEPHASE   (0x01U << 1U)

#define BM_PULSEDLLUPDATEPHASE_PULSEDBYTEDLLUPDATEPHASE (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTCONTROLOVR0_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1e8U)

#define FM_HWTCONTROLOVR0_RFU_HWTCONTROLOVR0    (0x1fffU << 0U)
#define FV_HWTCONTROLOVR0_RFU_HWTCONTROLOVR0(v) \
    (((v) << 0U) & FM_HWTCONTROLOVR0_RFU_HWTCONTROLOVR0)
#define GFV_HWTCONTROLOVR0_RFU_HWTCONTROLOVR0(v) \
    (((v) & FM_HWTCONTROLOVR0_RFU_HWTCONTROLOVR0) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTCONTROLOVR1_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1ecU)

#define FM_HWTCONTROLOVR1_RFU_HWTCONTROLOVR1    (0x1fffU << 0U)
#define FV_HWTCONTROLOVR1_RFU_HWTCONTROLOVR1(v) \
    (((v) << 0U) & FM_HWTCONTROLOVR1_RFU_HWTCONTROLOVR1)
#define GFV_HWTCONTROLOVR1_RFU_HWTCONTROLOVR1(v) \
    (((v) & FM_HWTCONTROLOVR1_RFU_HWTCONTROLOVR1) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLGAINCTL_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1f0U)

#define FM_DLLGAINCTL_P0_DLLSEEDSEL (0xfU << 8U)
#define FV_DLLGAINCTL_P0_DLLSEEDSEL(v) \
    (((v) << 8U) & FM_DLLGAINCTL_P0_DLLSEEDSEL)
#define GFV_DLLGAINCTL_P0_DLLSEEDSEL(v) \
    (((v) & FM_DLLGAINCTL_P0_DLLSEEDSEL) >> 8U)

#define FM_DLLGAINCTL_P0_DLLGAINTV  (0xfU << 4U)
#define FV_DLLGAINCTL_P0_DLLGAINTV(v) \
    (((v) << 4U) & FM_DLLGAINCTL_P0_DLLGAINTV)
#define GFV_DLLGAINCTL_P0_DLLGAINTV(v) \
    (((v) & FM_DLLGAINCTL_P0_DLLGAINTV) >> 4U)

#define FM_DLLGAINCTL_P0_DLLGAINIV  (0xfU << 0U)
#define FV_DLLGAINCTL_P0_DLLGAINIV(v) \
    (((v) << 0U) & FM_DLLGAINCTL_P0_DLLGAINIV)
#define GFV_DLLGAINCTL_P0_DLLGAINIV(v) \
    (((v) & FM_DLLGAINCTL_P0_DLLGAINIV) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P0_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1f4U)

#define FM_DLLLOCKPARAM_P0_RFU_DLLLOCKPARAM_P0  (0x1fffU << 0U)
#define FV_DLLLOCKPARAM_P0_RFU_DLLLOCKPARAM_P0(v) \
    (((v) << 0U) & FM_DLLLOCKPARAM_P0_RFU_DLLLOCKPARAM_P0)
#define GFV_DLLLOCKPARAM_P0_RFU_DLLLOCKPARAM_P0(v) \
    (((v) & FM_DLLLOCKPARAM_P0_RFU_DLLLOCKPARAM_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTCONTROLVAL0_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1f8U)

#define FM_HWTCONTROLVAL0_RFU_HWTCONTROLVAL0    (0x1fffU << 0U)
#define FV_HWTCONTROLVAL0_RFU_HWTCONTROLVAL0(v) \
    (((v) << 0U) & FM_HWTCONTROLVAL0_RFU_HWTCONTROLVAL0)
#define GFV_HWTCONTROLVAL0_RFU_HWTCONTROLVAL0(v) \
    (((v) & FM_HWTCONTROLVAL0_RFU_HWTCONTROLVAL0) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTCONTROLVAL1_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x1fcU)

#define FM_HWTCONTROLVAL1_RFU_HWTCONTROLVAL1    (0x1fffU << 0U)
#define FV_HWTCONTROLVAL1_RFU_HWTCONTROLVAL1(v) \
    (((v) << 0U) & FM_HWTCONTROLVAL1_RFU_HWTCONTROLVAL1)
#define GFV_HWTCONTROLVAL1_RFU_HWTCONTROLVAL1(v) \
    (((v) & FM_HWTCONTROLVAL1_RFU_HWTCONTROLVAL1) >> 0U)

#define DWC_DDRPHYA_MASTER0_ACSMGLBLSTART_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x204U)

#define BM_ACSMGLBLSTART_ACSMGLBLSTART  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_ACSMGLBLSGLSTPCTRL_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x208U)

#define FM_ACSMGLBLSGLSTPCTRL_RFU_ACSMGLBLSGLSTPCTRL    (0x3U << 0U)
#define FV_ACSMGLBLSGLSTPCTRL_RFU_ACSMGLBLSGLSTPCTRL(v) \
    (((v) << 0U) & FM_ACSMGLBLSGLSTPCTRL_RFU_ACSMGLBLSGLSTPCTRL)
#define GFV_ACSMGLBLSGLSTPCTRL_RFU_ACSMGLBLSGLSTPCTRL(v) \
    (((v) & FM_ACSMGLBLSGLSTPCTRL_RFU_ACSMGLBLSGLSTPCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_LCDLCALPHASE_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x210U)

#define FM_LCDLCALPHASE_LCDLCALPHASE    (0x1ffU << 0U)
#define FV_LCDLCALPHASE_LCDLCALPHASE(v) \
    (((v) << 0U) & FM_LCDLCALPHASE_LCDLCALPHASE)
#define GFV_LCDLCALPHASE_LCDLCALPHASE(v) \
    (((v) & FM_LCDLCALPHASE_LCDLCALPHASE) >> 0U)

#define DWC_DDRPHYA_MASTER0_LCDLCALCTRL_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x214U)

#define FM_LCDLCALCTRL_RFU_LCDLCALCTRL  (0x7fU << 0U)
#define FV_LCDLCALCTRL_RFU_LCDLCALCTRL(v) \
    (((v) << 0U) & FM_LCDLCALCTRL_RFU_LCDLCALCTRL)
#define GFV_LCDLCALCTRL_RFU_LCDLCALCTRL(v) \
    (((v) & FM_LCDLCALCTRL_RFU_LCDLCALCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALRATE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x220U)

#define BM_CALRATE_DISABLEBACKGROUNDZQUPDATES   (0x01U << 6U)

#define BM_CALRATE_CALONCE  (0x01U << 5U)

#define BM_CALRATE_CALRUN   (0x01U << 4U)

#define FM_CALRATE_CALINTERVAL  (0xfU << 0U)
#define FV_CALRATE_CALINTERVAL(v) \
    (((v) << 0U) & FM_CALRATE_CALINTERVAL)
#define GFV_CALRATE_CALINTERVAL(v) \
    (((v) & FM_CALRATE_CALINTERVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALZAP_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x224U)

#define BM_CALZAP_CALZAP    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PSTATE_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x22cU)

#define FM_PSTATE_PSTATE    (0xfU << 0U)
#define FV_PSTATE_PSTATE(v) \
    (((v) << 0U) & FM_PSTATE_PSTATE)
#define GFV_PSTATE_PSTATE(v) \
    (((v) & FM_PSTATE_PSTATE) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALPREDRIVEROVERRIDE_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x230U)

#define FM_CALPREDRIVEROVERRIDE_RFU_CALPREDRIVEROVERRIDE    (0xffU << 0U)
#define FV_CALPREDRIVEROVERRIDE_RFU_CALPREDRIVEROVERRIDE(v) \
    (((v) << 0U) & FM_CALPREDRIVEROVERRIDE_RFU_CALPREDRIVEROVERRIDE)
#define GFV_CALPREDRIVEROVERRIDE_RFU_CALPREDRIVEROVERRIDE(v) \
    (((v) & FM_CALPREDRIVEROVERRIDE_RFU_CALPREDRIVEROVERRIDE) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLOUTGATECONTROL_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x234U)

#define BM_PLLOUTGATECONTROL_RESERVED2X1    (0x01U << 1U)

#define BM_PLLOUTGATECONTROL_PCLKGATEEN (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_UCMEMRESETCONTROL_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x23cU)

#define BM_UCMEMRESETCONTROL_RFU_UCMEMRESETCONTROL  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PORCONTROL_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x240U)

#define BM_PORCONTROL_PLLDLLLOCKDONE    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_CALBUSY_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x25cU)

#define BM_CALBUSY_CALBUSY  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_CALMISC2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x260U)

#define BM_CALMISC2_RESERVED15  (0x01U << 15U)

#define BM_CALMISC2_CALSLOWCMPANA   (0x01U << 14U)

#define BM_CALMISC2_CALCANCELROUNDERRDIS    (0x01U << 13U)

#define BM_CALMISC2_CALCMPTRRESTRIM (0x01U << 12U)

#define BM_CALMISC2_RESERVED11  (0x01U << 11U)

#define FM_CALMISC2_RESERVED10X3    (0xffU << 3U)
#define FV_CALMISC2_RESERVED10X3(v) \
    (((v) << 3U) & FM_CALMISC2_RESERVED10X3)
#define GFV_CALMISC2_RESERVED10X3(v) \
    (((v) & FM_CALMISC2_RESERVED10X3) >> 3U)

#define FM_CALMISC2_CALNUMVOTES (0x7U << 0U)
#define FV_CALMISC2_CALNUMVOTES(v) \
    (((v) << 0U) & FM_CALMISC2_CALNUMVOTES)
#define GFV_CALMISC2_CALNUMVOTES(v) \
    (((v) & FM_CALMISC2_CALNUMVOTES) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALMISC_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x268U)

#define BM_CALMISC_CALPEXTDIS   (0x01U << 2U)

#define BM_CALMISC_CALNINTDIS   (0x01U << 1U)

#define BM_CALMISC_CALCMPR5DIS  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_CALVREFS_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x26cU)

#define FM_CALVREFS_CALVREFS    (0x3U << 0U)
#define FV_CALVREFS_CALVREFS(v) \
    (((v) << 0U) & FM_CALVREFS_CALVREFS)
#define GFV_CALVREFS_CALVREFS(v) \
    (((v) & FM_CALVREFS_CALVREFS) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALCMPR5_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x270U)

#define FM_CALCMPR5_CALCMPR5    (0xffU << 0U)
#define FV_CALCMPR5_CALCMPR5(v) \
    (((v) << 0U) & FM_CALCMPR5_CALCMPR5)
#define GFV_CALCMPR5_CALCMPR5(v) \
    (((v) & FM_CALCMPR5_CALCMPR5) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALNINT_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x274U)

#define FM_CALNINT_CALNINTTHB   (0x1fU << 0U)
#define FV_CALNINT_CALNINTTHB(v) \
    (((v) << 0U) & FM_CALNINT_CALNINTTHB)
#define GFV_CALNINT_CALNINTTHB(v) \
    (((v) & FM_CALNINT_CALNINTTHB) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALPEXT_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x278U)

#define FM_CALPEXT_CALPEXTTHB   (0x1fU << 0U)
#define FV_CALPEXT_CALPEXTTHB(v) \
    (((v) << 0U) & FM_CALPEXT_CALPEXTTHB)
#define GFV_CALPEXT_CALPEXTTHB(v) \
    (((v) & FM_CALPEXT_CALPEXTTHB) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALCMPINVERT_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2a0U)

#define BM_CALCMPINVERT_CMPINVERTCALODTPU   (0x01U << 4U)

#define BM_CALCMPINVERT_CMPINVERTCALODTPD   (0x01U << 3U)

#define BM_CALCMPINVERT_CMPINVERTCALDRVPU50 (0x01U << 2U)

#define BM_CALCMPINVERT_CMPINVERTCALDRVPD50 (0x01U << 1U)

#define BM_CALCMPINVERT_CMPINVERTCALDAC50   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_CALCMPANACNTRL_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2b8U)

#define BM_CALCMPANACNTRL_CMPRBIASBYPASSEN  (0x01U << 9U)

#define BM_CALCMPANACNTRL_CMPRGAINRESADJ    (0x01U << 8U)

#define FM_CALCMPANACNTRL_CMPRGAINCURRADJ   (0xffU << 0U)
#define FV_CALCMPANACNTRL_CMPRGAINCURRADJ(v) \
    (((v) << 0U) & FM_CALCMPANACNTRL_CMPRGAINCURRADJ)
#define GFV_CALCMPANACNTRL_CMPRGAINCURRADJ(v) \
    (((v) & FM_CALCMPANACNTRL_CMPRGAINCURRADJ) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIRDDATACSDESTMAP_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2c0U)

#define FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM3    (0x3U << 6U)
#define FV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM3(v) \
    (((v) << 6U) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM3)
#define GFV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM3(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM3) >> 6U)

#define FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM2    (0x3U << 4U)
#define FV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM2(v) \
    (((v) << 4U) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM2)
#define GFV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM2(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM2) >> 4U)

#define FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM1    (0x3U << 2U)
#define FV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM1(v) \
    (((v) << 2U) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM1)
#define GFV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM1(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM1) >> 2U)

#define FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM0    (0x3U << 0U)
#define FV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM0(v) \
    (((v) << 0U) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM0)
#define GFV_DFIRDDATACSDESTMAP_P0_DFIRDDESTM0(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P0_DFIRDDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P0_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2c8U)

#define BM_VREFINGLOBAL_P0_GLOBALVREFINMODE (0x01U << 14U)

#define FM_VREFINGLOBAL_P0_GLOBALVREFINTRIM (0xfU << 10U)
#define FV_VREFINGLOBAL_P0_GLOBALVREFINTRIM(v) \
    (((v) << 10U) & FM_VREFINGLOBAL_P0_GLOBALVREFINTRIM)
#define GFV_VREFINGLOBAL_P0_GLOBALVREFINTRIM(v) \
    (((v) & FM_VREFINGLOBAL_P0_GLOBALVREFINTRIM) >> 10U)

#define FM_VREFINGLOBAL_P0_GLOBALVREFINDAC  (0x7fU << 3U)
#define FV_VREFINGLOBAL_P0_GLOBALVREFINDAC(v) \
    (((v) << 3U) & FM_VREFINGLOBAL_P0_GLOBALVREFINDAC)
#define GFV_VREFINGLOBAL_P0_GLOBALVREFINDAC(v) \
    (((v) & FM_VREFINGLOBAL_P0_GLOBALVREFINDAC) >> 3U)

#define FM_VREFINGLOBAL_P0_GLOBALVREFINSEL  (0x7U << 0U)
#define FV_VREFINGLOBAL_P0_GLOBALVREFINSEL(v) \
    (((v) << 0U) & FM_VREFINGLOBAL_P0_GLOBALVREFINSEL)
#define GFV_VREFINGLOBAL_P0_GLOBALVREFINSEL(v) \
    (((v) & FM_VREFINGLOBAL_P0_GLOBALVREFINSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIWRDATACSDESTMAP_P0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2d0U)

#define FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM3    (0x3U << 6U)
#define FV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM3(v) \
    (((v) << 6U) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM3)
#define GFV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM3(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM3) >> 6U)

#define FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM2    (0x3U << 4U)
#define FV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM2(v) \
    (((v) << 4U) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM2)
#define GFV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM2(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM2) >> 4U)

#define FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM1    (0x3U << 2U)
#define FV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM1(v) \
    (((v) << 2U) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM1)
#define GFV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM1(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM1) >> 2U)

#define FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM0    (0x3U << 0U)
#define FV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM0(v) \
    (((v) << 0U) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM0)
#define GFV_DFIWRDATACSDESTMAP_P0_DFIWRDESTM0(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P0_DFIWRDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_MASUPDGOODCTR_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2d4U)

#define FM_MASUPDGOODCTR_MASUPDGOODCTR  (0xffffU << 0U)
#define FV_MASUPDGOODCTR_MASUPDGOODCTR(v) \
    (((v) << 0U) & FM_MASUPDGOODCTR_MASUPDGOODCTR)
#define GFV_MASUPDGOODCTR_MASUPDGOODCTR(v) \
    (((v) & FM_MASUPDGOODCTR_MASUPDGOODCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYUPD0GOODCTR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2d8U)

#define FM_PHYUPD0GOODCTR_PHYUPD0GOODCTR    (0xffffU << 0U)
#define FV_PHYUPD0GOODCTR_PHYUPD0GOODCTR(v) \
    (((v) << 0U) & FM_PHYUPD0GOODCTR_PHYUPD0GOODCTR)
#define GFV_PHYUPD0GOODCTR_PHYUPD0GOODCTR(v) \
    (((v) & FM_PHYUPD0GOODCTR_PHYUPD0GOODCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYUPD1GOODCTR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2dcU)

#define FM_PHYUPD1GOODCTR_PHYUPD1GOODCTR    (0xffffU << 0U)
#define FV_PHYUPD1GOODCTR_PHYUPD1GOODCTR(v) \
    (((v) << 0U) & FM_PHYUPD1GOODCTR_PHYUPD1GOODCTR)
#define GFV_PHYUPD1GOODCTR_PHYUPD1GOODCTR(v) \
    (((v) & FM_PHYUPD1GOODCTR_PHYUPD1GOODCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_CTLUPD0GOODCTR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2e0U)

#define FM_CTLUPD0GOODCTR_CTLUPD0GOODCTR    (0xffffU << 0U)
#define FV_CTLUPD0GOODCTR_CTLUPD0GOODCTR(v) \
    (((v) << 0U) & FM_CTLUPD0GOODCTR_CTLUPD0GOODCTR)
#define GFV_CTLUPD0GOODCTR_CTLUPD0GOODCTR(v) \
    (((v) & FM_CTLUPD0GOODCTR_CTLUPD0GOODCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_CTLUPD1GOODCTR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2e4U)

#define FM_CTLUPD1GOODCTR_CTLUPD1GOODCTR    (0xffffU << 0U)
#define FV_CTLUPD1GOODCTR_CTLUPD1GOODCTR(v) \
    (((v) << 0U) & FM_CTLUPD1GOODCTR_CTLUPD1GOODCTR)
#define GFV_CTLUPD1GOODCTR_CTLUPD1GOODCTR(v) \
    (((v) & FM_CTLUPD1GOODCTR_CTLUPD1GOODCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_MASUPDFAILCTR_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2e8U)

#define FM_MASUPDFAILCTR_MASUPDFAILCTR  (0xffffU << 0U)
#define FV_MASUPDFAILCTR_MASUPDFAILCTR(v) \
    (((v) << 0U) & FM_MASUPDFAILCTR_MASUPDFAILCTR)
#define GFV_MASUPDFAILCTR_MASUPDFAILCTR(v) \
    (((v) & FM_MASUPDFAILCTR_MASUPDFAILCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYUPD0FAILCTR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2ecU)

#define FM_PHYUPD0FAILCTR_PHYUPD0FAILCTR    (0xffffU << 0U)
#define FV_PHYUPD0FAILCTR_PHYUPD0FAILCTR(v) \
    (((v) << 0U) & FM_PHYUPD0FAILCTR_PHYUPD0FAILCTR)
#define GFV_PHYUPD0FAILCTR_PHYUPD0FAILCTR(v) \
    (((v) & FM_PHYUPD0FAILCTR_PHYUPD0FAILCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYUPD1FAILCTR_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2f0U)

#define FM_PHYUPD1FAILCTR_PHYUPD1FAILCTR    (0xffffU << 0U)
#define FV_PHYUPD1FAILCTR_PHYUPD1FAILCTR(v) \
    (((v) << 0U) & FM_PHYUPD1FAILCTR_PHYUPD1FAILCTR)
#define GFV_PHYUPD1FAILCTR_PHYUPD1FAILCTR(v) \
    (((v) & FM_PHYUPD1FAILCTR_PHYUPD1FAILCTR) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYPERFCTRENABLE_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x2f4U)

#define BM_PHYPERFCTRENABLE_PHYUPD1FAILCTL  (0x01U << 7U)

#define BM_PHYPERFCTRENABLE_PHYUPD0FAILCTL  (0x01U << 6U)

#define BM_PHYPERFCTRENABLE_MASUPDFAILCTL   (0x01U << 5U)

#define BM_PHYPERFCTRENABLE_CTLUPD1GOODCTL  (0x01U << 4U)

#define BM_PHYPERFCTRENABLE_CTLUPD0GOODCTL  (0x01U << 3U)

#define BM_PHYPERFCTRENABLE_PHYUPD1GOODCTL  (0x01U << 2U)

#define BM_PHYPERFCTRENABLE_PHYUPD0GOODCTL  (0x01U << 1U)

#define BM_PHYPERFCTRENABLE_MASUPDGOODCTL   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLPWRDN_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x30cU)

#define BM_PLLPWRDN_PLLPWRDN    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLRESET_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x310U)

#define BM_PLLRESET_PLLRESET    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL2_P0_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x314U)

#define FM_PLLCTRL2_P0_PLLFREQSEL   (0x1fU << 0U)
#define FV_PLLCTRL2_P0_PLLFREQSEL(v) \
    (((v) << 0U) & FM_PLLCTRL2_P0_PLLFREQSEL)
#define GFV_PLLCTRL2_P0_PLLFREQSEL(v) \
    (((v) & FM_PLLCTRL2_P0_PLLFREQSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x318U)

#define BM_PLLCTRL0_PLLSPARECTRL0   (0x01U << 15U)

#define FM_PLLCTRL0_PLLLOCKPHSEL    (0x3U << 13U)
#define FV_PLLCTRL0_PLLLOCKPHSEL(v) \
    (((v) << 13U) & FM_PLLCTRL0_PLLLOCKPHSEL)
#define GFV_PLLCTRL0_PLLLOCKPHSEL(v) \
    (((v) & FM_PLLCTRL0_PLLLOCKPHSEL) >> 13U)

#define BM_PLLCTRL0_PLLLOCKCNTSEL   (0x01U << 12U)

#define BM_PLLCTRL0_PLLGEARSHIFT    (0x01U << 11U)

#define FM_PLLCTRL0_PLLRESERVED10X9 (0x3U << 9U)
#define FV_PLLCTRL0_PLLRESERVED10X9(v) \
    (((v) << 9U) & FM_PLLCTRL0_PLLRESERVED10X9)
#define GFV_PLLCTRL0_PLLRESERVED10X9(v) \
    (((v) & FM_PLLCTRL0_PLLRESERVED10X9) >> 9U)

#define BM_PLLCTRL0_PLLSYNCBUSBYP   (0x01U << 8U)

#define BM_PLLCTRL0_PLLSYNCBUSFLUSH (0x01U << 7U)

#define BM_PLLCTRL0_PLLSELDFIFREQRATIO  (0x01U << 6U)

#define BM_PLLCTRL0_PLLBYPASSMODE   (0x01U << 5U)

#define BM_PLLCTRL0_PLLPRESET   (0x01U << 4U)

#define BM_PLLCTRL0_PLLOUTBYPEN (0x01U << 3U)

#define BM_PLLCTRL0_PLLX2MODE   (0x01U << 2U)

#define BM_PLLCTRL0_PLLBYPSEL   (0x01U << 1U)

#define BM_PLLCTRL0_PLLSTANDBY  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL1_P0_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x31cU)

#define FM_PLLCTRL1_P0_PLLCPPROPCTRL    (0xfU << 5U)
#define FV_PLLCTRL1_P0_PLLCPPROPCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL1_P0_PLLCPPROPCTRL)
#define GFV_PLLCTRL1_P0_PLLCPPROPCTRL(v) \
    (((v) & FM_PLLCTRL1_P0_PLLCPPROPCTRL) >> 5U)

#define FM_PLLCTRL1_P0_PLLCPINTCTRL (0x1fU << 0U)
#define FV_PLLCTRL1_P0_PLLCPINTCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL1_P0_PLLCPINTCTRL)
#define GFV_PLLCTRL1_P0_PLLCPINTCTRL(v) \
    (((v) & FM_PLLCTRL1_P0_PLLCPINTCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLTST_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x320U)

#define FM_PLLTST_PLLDIGTSTSEL  (0xfU << 5U)
#define FV_PLLTST_PLLDIGTSTSEL(v) \
    (((v) << 5U) & FM_PLLTST_PLLDIGTSTSEL)
#define GFV_PLLTST_PLLDIGTSTSEL(v) \
    (((v) & FM_PLLTST_PLLDIGTSTSEL) >> 5U)

#define FM_PLLTST_PLLANATSTSEL  (0xfU << 1U)
#define FV_PLLTST_PLLANATSTSEL(v) \
    (((v) << 1U) & FM_PLLTST_PLLANATSTSEL)
#define GFV_PLLTST_PLLANATSTSEL(v) \
    (((v) & FM_PLLTST_PLLANATSTSEL) >> 1U)

#define BM_PLLTST_PLLANATSTEN   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLLOCKSTATUS_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x324U)

#define BM_PLLLOCKSTATUS_PLLLOCKSTATUS  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLTESTMODE_P0_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x328U)

#define FM_PLLTESTMODE_P0_PLLTESTMODE_P0    (0xffffU << 0U)
#define FV_PLLTESTMODE_P0_PLLTESTMODE_P0(v) \
    (((v) << 0U) & FM_PLLTESTMODE_P0_PLLTESTMODE_P0)
#define GFV_PLLTESTMODE_P0_PLLTESTMODE_P0(v) \
    (((v) & FM_PLLTESTMODE_P0_PLLTESTMODE_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x32cU)

#define BM_PLLCTRL3_PLLENCAL    (0x01U << 15U)

#define BM_PLLCTRL3_PLLFORCECAL (0x01U << 14U)

#define FM_PLLCTRL3_PLLDACVALIN (0x1fU << 9U)
#define FV_PLLCTRL3_PLLDACVALIN(v) \
    (((v) << 9U) & FM_PLLCTRL3_PLLDACVALIN)
#define GFV_PLLCTRL3_PLLDACVALIN(v) \
    (((v) & FM_PLLCTRL3_PLLDACVALIN) >> 9U)

#define FM_PLLCTRL3_PLLMAXRANGE (0x1fU << 4U)
#define FV_PLLCTRL3_PLLMAXRANGE(v) \
    (((v) << 4U) & FM_PLLCTRL3_PLLMAXRANGE)
#define GFV_PLLCTRL3_PLLMAXRANGE(v) \
    (((v) & FM_PLLCTRL3_PLLMAXRANGE) >> 4U)

#define FM_PLLCTRL3_PLLSPARE    (0xfU << 0U)
#define FV_PLLCTRL3_PLLSPARE(v) \
    (((v) << 0U) & FM_PLLCTRL3_PLLSPARE)
#define GFV_PLLCTRL3_PLLSPARE(v) \
    (((v) & FM_PLLCTRL3_PLLSPARE) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL4_P0_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x330U)

#define FM_PLLCTRL4_P0_PLLCPPROPGSCTRL  (0xfU << 5U)
#define FV_PLLCTRL4_P0_PLLCPPROPGSCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL4_P0_PLLCPPROPGSCTRL)
#define GFV_PLLCTRL4_P0_PLLCPPROPGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P0_PLLCPPROPGSCTRL) >> 5U)

#define FM_PLLCTRL4_P0_PLLCPINTGSCTRL   (0x1fU << 0U)
#define FV_PLLCTRL4_P0_PLLCPINTGSCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL4_P0_PLLCPINTGSCTRL)
#define GFV_PLLCTRL4_P0_PLLCPINTGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P0_PLLCPINTGSCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLENDOFCAL_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x334U)

#define BM_PLLENDOFCAL_PLLENDOFCAL  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLSTANDBYEFF_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x338U)

#define BM_PLLSTANDBYEFF_PLLSTANDBYEFF  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PLLDACVALOUT_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x33cU)

#define FM_PLLDACVALOUT_PLLDACVALOUT    (0x1fU << 0U)
#define FV_PLLDACVALOUT_PLLDACVALOUT(v) \
    (((v) << 0U) & FM_PLLDACVALOUT_PLLDACVALOUT)
#define GFV_PLLDACVALOUT_PLLDACVALOUT(v) \
    (((v) & FM_PLLDACVALOUT_PLLDACVALOUT) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTSEQ_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x340U)

#define FM_DLYTESTSEQ_RFU_DLYTESTSEQ    (0x3U << 0U)
#define FV_DLYTESTSEQ_RFU_DLYTESTSEQ(v) \
    (((v) << 0U) & FM_DLYTESTSEQ_RFU_DLYTESTSEQ)
#define GFV_DLYTESTSEQ_RFU_DLYTESTSEQ(v) \
    (((v) & FM_DLYTESTSEQ_RFU_DLYTESTSEQ) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTRINGSELDB_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x344U)

#define FM_DLYTESTRINGSELDB_RFU_DLYTESTRINGSELDB    (0x1fU << 0U)
#define FV_DLYTESTRINGSELDB_RFU_DLYTESTRINGSELDB(v) \
    (((v) << 0U) & FM_DLYTESTRINGSELDB_RFU_DLYTESTRINGSELDB)
#define GFV_DLYTESTRINGSELDB_RFU_DLYTESTRINGSELDB(v) \
    (((v) & FM_DLYTESTRINGSELDB_RFU_DLYTESTRINGSELDB) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTRINGSELAC_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x348U)

#define FM_DLYTESTRINGSELAC_RFU_DLYTESTRINGSELAC    (0x1fU << 0U)
#define FV_DLYTESTRINGSELAC_RFU_DLYTESTRINGSELAC(v) \
    (((v) << 0U) & FM_DLYTESTRINGSELAC_RFU_DLYTESTRINGSELAC)
#define GFV_DLYTESTRINGSELAC_RFU_DLYTESTRINGSELAC(v) \
    (((v) & FM_DLYTESTRINGSELAC_RFU_DLYTESTRINGSELAC) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTDFICLKIV_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x34cU)

#define FM_DLYTESTCNTDFICLKIV_DLYTESTCNTDFICLKIV    (0xffffU << 0U)
#define FV_DLYTESTCNTDFICLKIV_DLYTESTCNTDFICLKIV(v) \
    (((v) << 0U) & FM_DLYTESTCNTDFICLKIV_DLYTESTCNTDFICLKIV)
#define GFV_DLYTESTCNTDFICLKIV_DLYTESTCNTDFICLKIV(v) \
    (((v) & FM_DLYTESTCNTDFICLKIV_DLYTESTCNTDFICLKIV) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTDFICLK_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x350U)

#define FM_DLYTESTCNTDFICLK_DLYTESTCNTDFICLK    (0xffffU << 0U)
#define FV_DLYTESTCNTDFICLK_DLYTESTCNTDFICLK(v) \
    (((v) << 0U) & FM_DLYTESTCNTDFICLK_DLYTESTCNTDFICLK)
#define GFV_DLYTESTCNTDFICLK_DLYTESTCNTDFICLK(v) \
    (((v) & FM_DLYTESTCNTDFICLK_DLYTESTCNTDFICLK) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x354U)

#define FM_DLYTESTCNTRINGOSCDB0_DLYTESTCNTRINGOSCDB0    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB0_DLYTESTCNTRINGOSCDB0(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB0_DLYTESTCNTRINGOSCDB0)
#define GFV_DLYTESTCNTRINGOSCDB0_DLYTESTCNTRINGOSCDB0(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB0_DLYTESTCNTRINGOSCDB0) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x358U)

#define FM_DLYTESTCNTRINGOSCDB1_DLYTESTCNTRINGOSCDB1    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB1_DLYTESTCNTRINGOSCDB1(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB1_DLYTESTCNTRINGOSCDB1)
#define GFV_DLYTESTCNTRINGOSCDB1_DLYTESTCNTRINGOSCDB1(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB1_DLYTESTCNTRINGOSCDB1) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x35cU)

#define FM_DLYTESTCNTRINGOSCDB2_DLYTESTCNTRINGOSCDB2    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB2_DLYTESTCNTRINGOSCDB2(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB2_DLYTESTCNTRINGOSCDB2)
#define GFV_DLYTESTCNTRINGOSCDB2_DLYTESTCNTRINGOSCDB2(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB2_DLYTESTCNTRINGOSCDB2) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x360U)

#define FM_DLYTESTCNTRINGOSCDB3_DLYTESTCNTRINGOSCDB3    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB3_DLYTESTCNTRINGOSCDB3(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB3_DLYTESTCNTRINGOSCDB3)
#define GFV_DLYTESTCNTRINGOSCDB3_DLYTESTCNTRINGOSCDB3(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB3_DLYTESTCNTRINGOSCDB3) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB4_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x364U)

#define FM_DLYTESTCNTRINGOSCDB4_DLYTESTCNTRINGOSCDB4    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB4_DLYTESTCNTRINGOSCDB4(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB4_DLYTESTCNTRINGOSCDB4)
#define GFV_DLYTESTCNTRINGOSCDB4_DLYTESTCNTRINGOSCDB4(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB4_DLYTESTCNTRINGOSCDB4) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB5_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x368U)

#define FM_DLYTESTCNTRINGOSCDB5_DLYTESTCNTRINGOSCDB5    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB5_DLYTESTCNTRINGOSCDB5(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB5_DLYTESTCNTRINGOSCDB5)
#define GFV_DLYTESTCNTRINGOSCDB5_DLYTESTCNTRINGOSCDB5(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB5_DLYTESTCNTRINGOSCDB5) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB6_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x36cU)

#define FM_DLYTESTCNTRINGOSCDB6_DLYTESTCNTRINGOSCDB6    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB6_DLYTESTCNTRINGOSCDB6(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB6_DLYTESTCNTRINGOSCDB6)
#define GFV_DLYTESTCNTRINGOSCDB6_DLYTESTCNTRINGOSCDB6(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB6_DLYTESTCNTRINGOSCDB6) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB7_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x370U)

#define FM_DLYTESTCNTRINGOSCDB7_DLYTESTCNTRINGOSCDB7    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB7_DLYTESTCNTRINGOSCDB7(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB7_DLYTESTCNTRINGOSCDB7)
#define GFV_DLYTESTCNTRINGOSCDB7_DLYTESTCNTRINGOSCDB7(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB7_DLYTESTCNTRINGOSCDB7) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB8_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x374U)

#define FM_DLYTESTCNTRINGOSCDB8_DLYTESTCNTRINGOSCDB8    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB8_DLYTESTCNTRINGOSCDB8(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB8_DLYTESTCNTRINGOSCDB8)
#define GFV_DLYTESTCNTRINGOSCDB8_DLYTESTCNTRINGOSCDB8(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB8_DLYTESTCNTRINGOSCDB8) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCDB9_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x378U)

#define FM_DLYTESTCNTRINGOSCDB9_DLYTESTCNTRINGOSCDB9    (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCDB9_DLYTESTCNTRINGOSCDB9(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCDB9_DLYTESTCNTRINGOSCDB9)
#define GFV_DLYTESTCNTRINGOSCDB9_DLYTESTCNTRINGOSCDB9(v) \
    (((v) & FM_DLYTESTCNTRINGOSCDB9_DLYTESTCNTRINGOSCDB9) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLYTESTCNTRINGOSCAC_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x37cU)

#define FM_DLYTESTCNTRINGOSCAC_DLYTESTCNTRINGOSCAC  (0xffffU << 0U)
#define FV_DLYTESTCNTRINGOSCAC_DLYTESTCNTRINGOSCAC(v) \
    (((v) << 0U) & FM_DLYTESTCNTRINGOSCAC_DLYTESTCNTRINGOSCAC)
#define GFV_DLYTESTCNTRINGOSCAC_DLYTESTCNTRINGOSCAC(v) \
    (((v) & FM_DLYTESTCNTRINGOSCAC_DLYTESTCNTRINGOSCAC) >> 0U)

#define DWC_DDRPHYA_MASTER0_MSTLCDLDBGCNTL_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x380U)

#define FM_MSTLCDLDBGCNTL_RFU_MSTLCDLDBGCNTL    (0xfffU << 0U)
#define FV_MSTLCDLDBGCNTL_RFU_MSTLCDLDBGCNTL(v) \
    (((v) << 0U) & FM_MSTLCDLDBGCNTL_RFU_MSTLCDLDBGCNTL)
#define GFV_MSTLCDLDBGCNTL_RFU_MSTLCDLDBGCNTL(v) \
    (((v) & FM_MSTLCDLDBGCNTL_RFU_MSTLCDLDBGCNTL) >> 0U)

#define DWC_DDRPHYA_MASTER0_MSTLCDL0DBGRES_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x384U)

#define FM_MSTLCDL0DBGRES_RFU_MSTLCDL0DBGRES    (0x1fffU << 0U)
#define FV_MSTLCDL0DBGRES_RFU_MSTLCDL0DBGRES(v) \
    (((v) << 0U) & FM_MSTLCDL0DBGRES_RFU_MSTLCDL0DBGRES)
#define GFV_MSTLCDL0DBGRES_RFU_MSTLCDL0DBGRES(v) \
    (((v) & FM_MSTLCDL0DBGRES_RFU_MSTLCDL0DBGRES) >> 0U)

#define DWC_DDRPHYA_MASTER0_MSTLCDL1DBGRES_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x388U)

#define FM_MSTLCDL1DBGRES_RFU_MSTLCDL1DBGRES    (0x1fffU << 0U)
#define FV_MSTLCDL1DBGRES_RFU_MSTLCDL1DBGRES(v) \
    (((v) << 0U) & FM_MSTLCDL1DBGRES_RFU_MSTLCDL1DBGRES)
#define GFV_MSTLCDL1DBGRES_RFU_MSTLCDL1DBGRES(v) \
    (((v) & FM_MSTLCDL1DBGRES_RFU_MSTLCDL1DBGRES) >> 0U)

#define DWC_DDRPHYA_MASTER0_LCDLDBGCNTL_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x38cU)

#define FM_LCDLDBGCNTL_LCDLSTATUSSEL    (0xfU << 12U)
#define FV_LCDLDBGCNTL_LCDLSTATUSSEL(v) \
    (((v) << 12U) & FM_LCDLDBGCNTL_LCDLSTATUSSEL)
#define GFV_LCDLDBGCNTL_LCDLSTATUSSEL(v) \
    (((v) & FM_LCDLDBGCNTL_LCDLSTATUSSEL) >> 12U)

#define BM_LCDLDBGCNTL_LCDLTSTENABLE    (0x01U << 11U)

#define BM_LCDLDBGCNTL_LCDLFINESNAP (0x01U << 10U)

#define BM_LCDLDBGCNTL_LCDLFINEOVR  (0x01U << 9U)

#define FM_LCDLDBGCNTL_LCDLFINEOVRVAL   (0x1ffU << 0U)
#define FV_LCDLDBGCNTL_LCDLFINEOVRVAL(v) \
    (((v) << 0U) & FM_LCDLDBGCNTL_LCDLFINEOVRVAL)
#define GFV_LCDLDBGCNTL_LCDLFINEOVRVAL(v) \
    (((v) & FM_LCDLDBGCNTL_LCDLFINEOVRVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_ACLCDLSTATUS_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x390U)

#define BM_ACLCDLSTATUS_ACLCDLLIVELOCK  (0x01U << 13U)

#define BM_ACLCDLSTATUS_ACLCDLSTICKYUNLOCK  (0x01U << 12U)

#define BM_ACLCDLSTATUS_ACLCDLSTICKYLOCK    (0x01U << 11U)

#define BM_ACLCDLSTATUS_ACLCDLPHDSNAPVAL    (0x01U << 10U)

#define FM_ACLCDLSTATUS_ACLCDLFINESNAPVAL   (0x3ffU << 0U)
#define FV_ACLCDLSTATUS_ACLCDLFINESNAPVAL(v) \
    (((v) << 0U) & FM_ACLCDLSTATUS_ACLCDLFINESNAPVAL)
#define GFV_ACLCDLSTATUS_ACLCDLFINESNAPVAL(v) \
    (((v) & FM_ACLCDLSTATUS_ACLCDLFINESNAPVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_CUSTPHYREV_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3b4U)

#define FM_CUSTPHYREV_CUSTPHYREV    (0x3fU << 0U)
#define FV_CUSTPHYREV_CUSTPHYREV(v) \
    (((v) << 0U) & FM_CUSTPHYREV_CUSTPHYREV)
#define GFV_CUSTPHYREV_CUSTPHYREV(v) \
    (((v) & FM_CUSTPHYREV_CUSTPHYREV) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYREV_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3b8U)

#define FM_PHYREV_PHYMJR    (0xffU << 8U)
#define FV_PHYREV_PHYMJR(v) \
    (((v) << 8U) & FM_PHYREV_PHYMJR)
#define GFV_PHYREV_PHYMJR(v) \
    (((v) & FM_PHYREV_PHYMJR) >> 8U)

#define FM_PHYREV_PHYMDR    (0xfU << 4U)
#define FV_PHYREV_PHYMDR(v) \
    (((v) << 4U) & FM_PHYREV_PHYMDR)
#define GFV_PHYREV_PHYMDR(v) \
    (((v) & FM_PHYREV_PHYMDR) >> 4U)

#define FM_PHYREV_PHYMNR    (0xfU << 0U)
#define FV_PHYREV_PHYMNR(v) \
    (((v) << 0U) & FM_PHYREV_PHYMNR)
#define GFV_PHYREV_PHYMNR(v) \
    (((v) & FM_PHYREV_PHYMNR) >> 0U)

#define DWC_DDRPHYA_MASTER0_LP3EXITSEQ0BSTARTVECTOR_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3bcU)

#define FM_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLBYPASSED  (0xfU << 4U)
#define FV_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLBYPASSED(v) \
    (((v) << 4U) & FM_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLBYPASSED)
#define GFV_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLBYPASSED(v) \
    (((v) & FM_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLBYPASSED) >> 4U)

#define FM_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLENABLED   (0xfU << 0U)
#define FV_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLENABLED(v) \
    (((v) << 0U) & FM_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLENABLED)
#define GFV_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLENABLED(v) \
    (((v) & FM_LP3EXITSEQ0BSTARTVECTOR_LP3EXITSEQ0BSTARTVECPLLENABLED) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3c0U)

#define FM_DFIFREQXLAT0_DFIFREQXLATVAL3 (0xfU << 12U)
#define FV_DFIFREQXLAT0_DFIFREQXLATVAL3(v) \
    (((v) << 12U) & FM_DFIFREQXLAT0_DFIFREQXLATVAL3)
#define GFV_DFIFREQXLAT0_DFIFREQXLATVAL3(v) \
    (((v) & FM_DFIFREQXLAT0_DFIFREQXLATVAL3) >> 12U)

#define FM_DFIFREQXLAT0_DFIFREQXLATVAL2 (0xfU << 8U)
#define FV_DFIFREQXLAT0_DFIFREQXLATVAL2(v) \
    (((v) << 8U) & FM_DFIFREQXLAT0_DFIFREQXLATVAL2)
#define GFV_DFIFREQXLAT0_DFIFREQXLATVAL2(v) \
    (((v) & FM_DFIFREQXLAT0_DFIFREQXLATVAL2) >> 8U)

#define FM_DFIFREQXLAT0_DFIFREQXLATVAL1 (0xfU << 4U)
#define FV_DFIFREQXLAT0_DFIFREQXLATVAL1(v) \
    (((v) << 4U) & FM_DFIFREQXLAT0_DFIFREQXLATVAL1)
#define GFV_DFIFREQXLAT0_DFIFREQXLATVAL1(v) \
    (((v) & FM_DFIFREQXLAT0_DFIFREQXLATVAL1) >> 4U)

#define FM_DFIFREQXLAT0_DFIFREQXLATVAL0 (0xfU << 0U)
#define FV_DFIFREQXLAT0_DFIFREQXLATVAL0(v) \
    (((v) << 0U) & FM_DFIFREQXLAT0_DFIFREQXLATVAL0)
#define GFV_DFIFREQXLAT0_DFIFREQXLATVAL0(v) \
    (((v) & FM_DFIFREQXLAT0_DFIFREQXLATVAL0) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3c4U)

#define FM_DFIFREQXLAT1_DFIFREQXLATVAL7 (0xfU << 12U)
#define FV_DFIFREQXLAT1_DFIFREQXLATVAL7(v) \
    (((v) << 12U) & FM_DFIFREQXLAT1_DFIFREQXLATVAL7)
#define GFV_DFIFREQXLAT1_DFIFREQXLATVAL7(v) \
    (((v) & FM_DFIFREQXLAT1_DFIFREQXLATVAL7) >> 12U)

#define FM_DFIFREQXLAT1_DFIFREQXLATVAL6 (0xfU << 8U)
#define FV_DFIFREQXLAT1_DFIFREQXLATVAL6(v) \
    (((v) << 8U) & FM_DFIFREQXLAT1_DFIFREQXLATVAL6)
#define GFV_DFIFREQXLAT1_DFIFREQXLATVAL6(v) \
    (((v) & FM_DFIFREQXLAT1_DFIFREQXLATVAL6) >> 8U)

#define FM_DFIFREQXLAT1_DFIFREQXLATVAL5 (0xfU << 4U)
#define FV_DFIFREQXLAT1_DFIFREQXLATVAL5(v) \
    (((v) << 4U) & FM_DFIFREQXLAT1_DFIFREQXLATVAL5)
#define GFV_DFIFREQXLAT1_DFIFREQXLATVAL5(v) \
    (((v) & FM_DFIFREQXLAT1_DFIFREQXLATVAL5) >> 4U)

#define FM_DFIFREQXLAT1_DFIFREQXLATVAL4 (0xfU << 0U)
#define FV_DFIFREQXLAT1_DFIFREQXLATVAL4(v) \
    (((v) << 0U) & FM_DFIFREQXLAT1_DFIFREQXLATVAL4)
#define GFV_DFIFREQXLAT1_DFIFREQXLATVAL4(v) \
    (((v) & FM_DFIFREQXLAT1_DFIFREQXLATVAL4) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3c8U)

#define FM_DFIFREQXLAT2_DFIFREQXLATVAL11    (0xfU << 12U)
#define FV_DFIFREQXLAT2_DFIFREQXLATVAL11(v) \
    (((v) << 12U) & FM_DFIFREQXLAT2_DFIFREQXLATVAL11)
#define GFV_DFIFREQXLAT2_DFIFREQXLATVAL11(v) \
    (((v) & FM_DFIFREQXLAT2_DFIFREQXLATVAL11) >> 12U)

#define FM_DFIFREQXLAT2_DFIFREQXLATVAL10    (0xfU << 8U)
#define FV_DFIFREQXLAT2_DFIFREQXLATVAL10(v) \
    (((v) << 8U) & FM_DFIFREQXLAT2_DFIFREQXLATVAL10)
#define GFV_DFIFREQXLAT2_DFIFREQXLATVAL10(v) \
    (((v) & FM_DFIFREQXLAT2_DFIFREQXLATVAL10) >> 8U)

#define FM_DFIFREQXLAT2_DFIFREQXLATVAL9 (0xfU << 4U)
#define FV_DFIFREQXLAT2_DFIFREQXLATVAL9(v) \
    (((v) << 4U) & FM_DFIFREQXLAT2_DFIFREQXLATVAL9)
#define GFV_DFIFREQXLAT2_DFIFREQXLATVAL9(v) \
    (((v) & FM_DFIFREQXLAT2_DFIFREQXLATVAL9) >> 4U)

#define FM_DFIFREQXLAT2_DFIFREQXLATVAL8 (0xfU << 0U)
#define FV_DFIFREQXLAT2_DFIFREQXLATVAL8(v) \
    (((v) << 0U) & FM_DFIFREQXLAT2_DFIFREQXLATVAL8)
#define GFV_DFIFREQXLAT2_DFIFREQXLATVAL8(v) \
    (((v) & FM_DFIFREQXLAT2_DFIFREQXLATVAL8) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3ccU)

#define FM_DFIFREQXLAT3_DFIFREQXLATVAL15    (0xfU << 12U)
#define FV_DFIFREQXLAT3_DFIFREQXLATVAL15(v) \
    (((v) << 12U) & FM_DFIFREQXLAT3_DFIFREQXLATVAL15)
#define GFV_DFIFREQXLAT3_DFIFREQXLATVAL15(v) \
    (((v) & FM_DFIFREQXLAT3_DFIFREQXLATVAL15) >> 12U)

#define FM_DFIFREQXLAT3_DFIFREQXLATVAL14    (0xfU << 8U)
#define FV_DFIFREQXLAT3_DFIFREQXLATVAL14(v) \
    (((v) << 8U) & FM_DFIFREQXLAT3_DFIFREQXLATVAL14)
#define GFV_DFIFREQXLAT3_DFIFREQXLATVAL14(v) \
    (((v) & FM_DFIFREQXLAT3_DFIFREQXLATVAL14) >> 8U)

#define FM_DFIFREQXLAT3_DFIFREQXLATVAL13    (0xfU << 4U)
#define FV_DFIFREQXLAT3_DFIFREQXLATVAL13(v) \
    (((v) << 4U) & FM_DFIFREQXLAT3_DFIFREQXLATVAL13)
#define GFV_DFIFREQXLAT3_DFIFREQXLATVAL13(v) \
    (((v) & FM_DFIFREQXLAT3_DFIFREQXLATVAL13) >> 4U)

#define FM_DFIFREQXLAT3_DFIFREQXLATVAL12    (0xfU << 0U)
#define FV_DFIFREQXLAT3_DFIFREQXLATVAL12(v) \
    (((v) << 0U) & FM_DFIFREQXLAT3_DFIFREQXLATVAL12)
#define GFV_DFIFREQXLAT3_DFIFREQXLATVAL12(v) \
    (((v) & FM_DFIFREQXLAT3_DFIFREQXLATVAL12) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT4_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3d0U)

#define FM_DFIFREQXLAT4_DFIFREQXLATVAL19    (0xfU << 12U)
#define FV_DFIFREQXLAT4_DFIFREQXLATVAL19(v) \
    (((v) << 12U) & FM_DFIFREQXLAT4_DFIFREQXLATVAL19)
#define GFV_DFIFREQXLAT4_DFIFREQXLATVAL19(v) \
    (((v) & FM_DFIFREQXLAT4_DFIFREQXLATVAL19) >> 12U)

#define FM_DFIFREQXLAT4_DFIFREQXLATVAL18    (0xfU << 8U)
#define FV_DFIFREQXLAT4_DFIFREQXLATVAL18(v) \
    (((v) << 8U) & FM_DFIFREQXLAT4_DFIFREQXLATVAL18)
#define GFV_DFIFREQXLAT4_DFIFREQXLATVAL18(v) \
    (((v) & FM_DFIFREQXLAT4_DFIFREQXLATVAL18) >> 8U)

#define FM_DFIFREQXLAT4_DFIFREQXLATVAL17    (0xfU << 4U)
#define FV_DFIFREQXLAT4_DFIFREQXLATVAL17(v) \
    (((v) << 4U) & FM_DFIFREQXLAT4_DFIFREQXLATVAL17)
#define GFV_DFIFREQXLAT4_DFIFREQXLATVAL17(v) \
    (((v) & FM_DFIFREQXLAT4_DFIFREQXLATVAL17) >> 4U)

#define FM_DFIFREQXLAT4_DFIFREQXLATVAL16    (0xfU << 0U)
#define FV_DFIFREQXLAT4_DFIFREQXLATVAL16(v) \
    (((v) << 0U) & FM_DFIFREQXLAT4_DFIFREQXLATVAL16)
#define GFV_DFIFREQXLAT4_DFIFREQXLATVAL16(v) \
    (((v) & FM_DFIFREQXLAT4_DFIFREQXLATVAL16) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT5_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3d4U)

#define FM_DFIFREQXLAT5_DFIFREQXLATVAL23    (0xfU << 12U)
#define FV_DFIFREQXLAT5_DFIFREQXLATVAL23(v) \
    (((v) << 12U) & FM_DFIFREQXLAT5_DFIFREQXLATVAL23)
#define GFV_DFIFREQXLAT5_DFIFREQXLATVAL23(v) \
    (((v) & FM_DFIFREQXLAT5_DFIFREQXLATVAL23) >> 12U)

#define FM_DFIFREQXLAT5_DFIFREQXLATVAL22    (0xfU << 8U)
#define FV_DFIFREQXLAT5_DFIFREQXLATVAL22(v) \
    (((v) << 8U) & FM_DFIFREQXLAT5_DFIFREQXLATVAL22)
#define GFV_DFIFREQXLAT5_DFIFREQXLATVAL22(v) \
    (((v) & FM_DFIFREQXLAT5_DFIFREQXLATVAL22) >> 8U)

#define FM_DFIFREQXLAT5_DFIFREQXLATVAL21    (0xfU << 4U)
#define FV_DFIFREQXLAT5_DFIFREQXLATVAL21(v) \
    (((v) << 4U) & FM_DFIFREQXLAT5_DFIFREQXLATVAL21)
#define GFV_DFIFREQXLAT5_DFIFREQXLATVAL21(v) \
    (((v) & FM_DFIFREQXLAT5_DFIFREQXLATVAL21) >> 4U)

#define FM_DFIFREQXLAT5_DFIFREQXLATVAL20    (0xfU << 0U)
#define FV_DFIFREQXLAT5_DFIFREQXLATVAL20(v) \
    (((v) << 0U) & FM_DFIFREQXLAT5_DFIFREQXLATVAL20)
#define GFV_DFIFREQXLAT5_DFIFREQXLATVAL20(v) \
    (((v) & FM_DFIFREQXLAT5_DFIFREQXLATVAL20) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT6_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3d8U)

#define FM_DFIFREQXLAT6_DFIFREQXLATVAL27    (0xfU << 12U)
#define FV_DFIFREQXLAT6_DFIFREQXLATVAL27(v) \
    (((v) << 12U) & FM_DFIFREQXLAT6_DFIFREQXLATVAL27)
#define GFV_DFIFREQXLAT6_DFIFREQXLATVAL27(v) \
    (((v) & FM_DFIFREQXLAT6_DFIFREQXLATVAL27) >> 12U)

#define FM_DFIFREQXLAT6_DFIFREQXLATVAL26    (0xfU << 8U)
#define FV_DFIFREQXLAT6_DFIFREQXLATVAL26(v) \
    (((v) << 8U) & FM_DFIFREQXLAT6_DFIFREQXLATVAL26)
#define GFV_DFIFREQXLAT6_DFIFREQXLATVAL26(v) \
    (((v) & FM_DFIFREQXLAT6_DFIFREQXLATVAL26) >> 8U)

#define FM_DFIFREQXLAT6_DFIFREQXLATVAL25    (0xfU << 4U)
#define FV_DFIFREQXLAT6_DFIFREQXLATVAL25(v) \
    (((v) << 4U) & FM_DFIFREQXLAT6_DFIFREQXLATVAL25)
#define GFV_DFIFREQXLAT6_DFIFREQXLATVAL25(v) \
    (((v) & FM_DFIFREQXLAT6_DFIFREQXLATVAL25) >> 4U)

#define FM_DFIFREQXLAT6_DFIFREQXLATVAL24    (0xfU << 0U)
#define FV_DFIFREQXLAT6_DFIFREQXLATVAL24(v) \
    (((v) << 0U) & FM_DFIFREQXLAT6_DFIFREQXLATVAL24)
#define GFV_DFIFREQXLAT6_DFIFREQXLATVAL24(v) \
    (((v) & FM_DFIFREQXLAT6_DFIFREQXLATVAL24) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQXLAT7_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3dcU)

#define FM_DFIFREQXLAT7_DFIFREQXLATVAL31    (0xfU << 12U)
#define FV_DFIFREQXLAT7_DFIFREQXLATVAL31(v) \
    (((v) << 12U) & FM_DFIFREQXLAT7_DFIFREQXLATVAL31)
#define GFV_DFIFREQXLAT7_DFIFREQXLATVAL31(v) \
    (((v) & FM_DFIFREQXLAT7_DFIFREQXLATVAL31) >> 12U)

#define FM_DFIFREQXLAT7_DFIFREQXLATVAL30    (0xfU << 8U)
#define FV_DFIFREQXLAT7_DFIFREQXLATVAL30(v) \
    (((v) << 8U) & FM_DFIFREQXLAT7_DFIFREQXLATVAL30)
#define GFV_DFIFREQXLAT7_DFIFREQXLATVAL30(v) \
    (((v) & FM_DFIFREQXLAT7_DFIFREQXLATVAL30) >> 8U)

#define FM_DFIFREQXLAT7_DFIFREQXLATVAL29    (0xfU << 4U)
#define FV_DFIFREQXLAT7_DFIFREQXLATVAL29(v) \
    (((v) << 4U) & FM_DFIFREQXLAT7_DFIFREQXLATVAL29)
#define GFV_DFIFREQXLAT7_DFIFREQXLATVAL29(v) \
    (((v) & FM_DFIFREQXLAT7_DFIFREQXLATVAL29) >> 4U)

#define FM_DFIFREQXLAT7_DFIFREQXLATVAL28    (0xfU << 0U)
#define FV_DFIFREQXLAT7_DFIFREQXLATVAL28(v) \
    (((v) << 0U) & FM_DFIFREQXLAT7_DFIFREQXLATVAL28)
#define GFV_DFIFREQXLAT7_DFIFREQXLATVAL28(v) \
    (((v) & FM_DFIFREQXLAT7_DFIFREQXLATVAL28) >> 0U)

#define DWC_DDRPHYA_MASTER0_TXRDPTRINIT_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3e0U)

#define BM_TXRDPTRINIT_TXRDPTRINIT  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DFIINITCOMPLETE_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3e4U)

#define BM_DFIINITCOMPLETE_DFIINITCOMPLETE  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P0_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3e8U)

#define FM_DFIFREQRATIO_P0_DFIFREQRATIO_P0  (0x3U << 0U)
#define FV_DFIFREQRATIO_P0_DFIFREQRATIO_P0(v) \
    (((v) << 0U) & FM_DFIFREQRATIO_P0_DFIFREQRATIO_P0)
#define GFV_DFIFREQRATIO_P0_DFIFREQRATIO_P0(v) \
    (((v) & FM_DFIFREQRATIO_P0_DFIFREQRATIO_P0) >> 0U)

#define DWC_DDRPHYA_MASTER0_RXFIFOCHECKS_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3ecU)

#define BM_RXFIFOCHECKS_DOFREQUENTRXFIFOCHECKS  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_MTESTDTOCTRL_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x3fcU)

#define BM_MTESTDTOCTRL_MTESTDTOEN  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA0TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400U)

#define FM_MAPCAA0TODFI_MAPCAA0TODFI    (0xfU << 0U)
#define FV_MAPCAA0TODFI_MAPCAA0TODFI(v) \
    (((v) << 0U) & FM_MAPCAA0TODFI_MAPCAA0TODFI)
#define GFV_MAPCAA0TODFI_MAPCAA0TODFI(v) \
    (((v) & FM_MAPCAA0TODFI_MAPCAA0TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA1TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x404U)

#define FM_MAPCAA1TODFI_MAPCAA1TODFI    (0xfU << 0U)
#define FV_MAPCAA1TODFI_MAPCAA1TODFI(v) \
    (((v) << 0U) & FM_MAPCAA1TODFI_MAPCAA1TODFI)
#define GFV_MAPCAA1TODFI_MAPCAA1TODFI(v) \
    (((v) & FM_MAPCAA1TODFI_MAPCAA1TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA2TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x408U)

#define FM_MAPCAA2TODFI_MAPCAA2TODFI    (0xfU << 0U)
#define FV_MAPCAA2TODFI_MAPCAA2TODFI(v) \
    (((v) << 0U) & FM_MAPCAA2TODFI_MAPCAA2TODFI)
#define GFV_MAPCAA2TODFI_MAPCAA2TODFI(v) \
    (((v) & FM_MAPCAA2TODFI_MAPCAA2TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA3TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x40cU)

#define FM_MAPCAA3TODFI_MAPCAA3TODFI    (0xfU << 0U)
#define FV_MAPCAA3TODFI_MAPCAA3TODFI(v) \
    (((v) << 0U) & FM_MAPCAA3TODFI_MAPCAA3TODFI)
#define GFV_MAPCAA3TODFI_MAPCAA3TODFI(v) \
    (((v) & FM_MAPCAA3TODFI_MAPCAA3TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA4TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x410U)

#define FM_MAPCAA4TODFI_MAPCAA4TODFI    (0xfU << 0U)
#define FV_MAPCAA4TODFI_MAPCAA4TODFI(v) \
    (((v) << 0U) & FM_MAPCAA4TODFI_MAPCAA4TODFI)
#define GFV_MAPCAA4TODFI_MAPCAA4TODFI(v) \
    (((v) & FM_MAPCAA4TODFI_MAPCAA4TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA5TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x414U)

#define FM_MAPCAA5TODFI_MAPCAA5TODFI    (0xfU << 0U)
#define FV_MAPCAA5TODFI_MAPCAA5TODFI(v) \
    (((v) << 0U) & FM_MAPCAA5TODFI_MAPCAA5TODFI)
#define GFV_MAPCAA5TODFI_MAPCAA5TODFI(v) \
    (((v) & FM_MAPCAA5TODFI_MAPCAA5TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA6TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x418U)

#define FM_MAPCAA6TODFI_MAPCAA6TODFI    (0xfU << 0U)
#define FV_MAPCAA6TODFI_MAPCAA6TODFI(v) \
    (((v) << 0U) & FM_MAPCAA6TODFI_MAPCAA6TODFI)
#define GFV_MAPCAA6TODFI_MAPCAA6TODFI(v) \
    (((v) & FM_MAPCAA6TODFI_MAPCAA6TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA7TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x41cU)

#define FM_MAPCAA7TODFI_MAPCAA7TODFI    (0xfU << 0U)
#define FV_MAPCAA7TODFI_MAPCAA7TODFI(v) \
    (((v) << 0U) & FM_MAPCAA7TODFI_MAPCAA7TODFI)
#define GFV_MAPCAA7TODFI_MAPCAA7TODFI(v) \
    (((v) & FM_MAPCAA7TODFI_MAPCAA7TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA8TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x420U)

#define FM_MAPCAA8TODFI_MAPCAA8TODFI    (0xfU << 0U)
#define FV_MAPCAA8TODFI_MAPCAA8TODFI(v) \
    (((v) << 0U) & FM_MAPCAA8TODFI_MAPCAA8TODFI)
#define GFV_MAPCAA8TODFI_MAPCAA8TODFI(v) \
    (((v) & FM_MAPCAA8TODFI_MAPCAA8TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAA9TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x424U)

#define FM_MAPCAA9TODFI_MAPCAA9TODFI    (0xfU << 0U)
#define FV_MAPCAA9TODFI_MAPCAA9TODFI(v) \
    (((v) << 0U) & FM_MAPCAA9TODFI_MAPCAA9TODFI)
#define GFV_MAPCAA9TODFI_MAPCAA9TODFI(v) \
    (((v) & FM_MAPCAA9TODFI_MAPCAA9TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB0TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x440U)

#define FM_MAPCAB0TODFI_MAPCAB0TODFI    (0xfU << 0U)
#define FV_MAPCAB0TODFI_MAPCAB0TODFI(v) \
    (((v) << 0U) & FM_MAPCAB0TODFI_MAPCAB0TODFI)
#define GFV_MAPCAB0TODFI_MAPCAB0TODFI(v) \
    (((v) & FM_MAPCAB0TODFI_MAPCAB0TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB1TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x444U)

#define FM_MAPCAB1TODFI_MAPCAB1TODFI    (0xfU << 0U)
#define FV_MAPCAB1TODFI_MAPCAB1TODFI(v) \
    (((v) << 0U) & FM_MAPCAB1TODFI_MAPCAB1TODFI)
#define GFV_MAPCAB1TODFI_MAPCAB1TODFI(v) \
    (((v) & FM_MAPCAB1TODFI_MAPCAB1TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB2TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x448U)

#define FM_MAPCAB2TODFI_MAPCAB2TODFI    (0xfU << 0U)
#define FV_MAPCAB2TODFI_MAPCAB2TODFI(v) \
    (((v) << 0U) & FM_MAPCAB2TODFI_MAPCAB2TODFI)
#define GFV_MAPCAB2TODFI_MAPCAB2TODFI(v) \
    (((v) & FM_MAPCAB2TODFI_MAPCAB2TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB3TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x44cU)

#define FM_MAPCAB3TODFI_MAPCAB3TODFI    (0xfU << 0U)
#define FV_MAPCAB3TODFI_MAPCAB3TODFI(v) \
    (((v) << 0U) & FM_MAPCAB3TODFI_MAPCAB3TODFI)
#define GFV_MAPCAB3TODFI_MAPCAB3TODFI(v) \
    (((v) & FM_MAPCAB3TODFI_MAPCAB3TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB4TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x450U)

#define FM_MAPCAB4TODFI_MAPCAB4TODFI    (0xfU << 0U)
#define FV_MAPCAB4TODFI_MAPCAB4TODFI(v) \
    (((v) << 0U) & FM_MAPCAB4TODFI_MAPCAB4TODFI)
#define GFV_MAPCAB4TODFI_MAPCAB4TODFI(v) \
    (((v) & FM_MAPCAB4TODFI_MAPCAB4TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB5TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x454U)

#define FM_MAPCAB5TODFI_MAPCAB5TODFI    (0xfU << 0U)
#define FV_MAPCAB5TODFI_MAPCAB5TODFI(v) \
    (((v) << 0U) & FM_MAPCAB5TODFI_MAPCAB5TODFI)
#define GFV_MAPCAB5TODFI_MAPCAB5TODFI(v) \
    (((v) & FM_MAPCAB5TODFI_MAPCAB5TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB6TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x458U)

#define FM_MAPCAB6TODFI_MAPCAB6TODFI    (0xfU << 0U)
#define FV_MAPCAB6TODFI_MAPCAB6TODFI(v) \
    (((v) << 0U) & FM_MAPCAB6TODFI_MAPCAB6TODFI)
#define GFV_MAPCAB6TODFI_MAPCAB6TODFI(v) \
    (((v) & FM_MAPCAB6TODFI_MAPCAB6TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB7TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x45cU)

#define FM_MAPCAB7TODFI_MAPCAB7TODFI    (0xfU << 0U)
#define FV_MAPCAB7TODFI_MAPCAB7TODFI(v) \
    (((v) << 0U) & FM_MAPCAB7TODFI_MAPCAB7TODFI)
#define GFV_MAPCAB7TODFI_MAPCAB7TODFI(v) \
    (((v) & FM_MAPCAB7TODFI_MAPCAB7TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB8TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x460U)

#define FM_MAPCAB8TODFI_MAPCAB8TODFI    (0xfU << 0U)
#define FV_MAPCAB8TODFI_MAPCAB8TODFI(v) \
    (((v) << 0U) & FM_MAPCAB8TODFI_MAPCAB8TODFI)
#define GFV_MAPCAB8TODFI_MAPCAB8TODFI(v) \
    (((v) & FM_MAPCAB8TODFI_MAPCAB8TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_MAPCAB9TODFI_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x464U)

#define FM_MAPCAB9TODFI_MAPCAB9TODFI    (0xfU << 0U)
#define FV_MAPCAB9TODFI_MAPCAB9TODFI(v) \
    (((v) << 0U) & FM_MAPCAB9TODFI_MAPCAB9TODFI)
#define GFV_MAPCAB9TODFI_MAPCAB9TODFI(v) \
    (((v) & FM_MAPCAB9TODFI_MAPCAB9TODFI) >> 0U)

#define DWC_DDRPHYA_MASTER0_PHYINTERRUPTENABLE_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x46cU)

#define FM_PHYINTERRUPTENABLE_PHYHWRESERVEDEN   (0x1fU << 11U)
#define FV_PHYINTERRUPTENABLE_PHYHWRESERVEDEN(v) \
    (((v) << 11U) & FM_PHYINTERRUPTENABLE_PHYHWRESERVEDEN)
#define GFV_PHYINTERRUPTENABLE_PHYHWRESERVEDEN(v) \
    (((v) & FM_PHYINTERRUPTENABLE_PHYHWRESERVEDEN) >> 11U)

#define BM_PHYINTERRUPTENABLE_PHYRXFIFOCHECKEN  (0x01U << 10U)

#define FM_PHYINTERRUPTENABLE_PHYVTDRIFTALARMEN (0x3U << 8U)
#define FV_PHYINTERRUPTENABLE_PHYVTDRIFTALARMEN(v) \
    (((v) << 8U) & FM_PHYINTERRUPTENABLE_PHYVTDRIFTALARMEN)
#define GFV_PHYINTERRUPTENABLE_PHYVTDRIFTALARMEN(v) \
    (((v) & FM_PHYINTERRUPTENABLE_PHYVTDRIFTALARMEN) >> 8U)

#define FM_PHYINTERRUPTENABLE_PHYFWRESERVEDEN   (0x1fU << 3U)
#define FV_PHYINTERRUPTENABLE_PHYFWRESERVEDEN(v) \
    (((v) << 3U) & FM_PHYINTERRUPTENABLE_PHYFWRESERVEDEN)
#define GFV_PHYINTERRUPTENABLE_PHYFWRESERVEDEN(v) \
    (((v) & FM_PHYINTERRUPTENABLE_PHYFWRESERVEDEN) >> 3U)

#define BM_PHYINTERRUPTENABLE_PHYTRNGFAILEN (0x01U << 2U)

#define BM_PHYINTERRUPTENABLE_PHYINITCMPLTEN    (0x01U << 1U)

#define BM_PHYINTERRUPTENABLE_PHYTRNGCMPLTEN    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PHYINTERRUPTFWCONTROL_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x470U)

#define FM_PHYINTERRUPTFWCONTROL_PHYFWRESERVEDFW    (0x1fU << 3U)
#define FV_PHYINTERRUPTFWCONTROL_PHYFWRESERVEDFW(v) \
    (((v) << 3U) & FM_PHYINTERRUPTFWCONTROL_PHYFWRESERVEDFW)
#define GFV_PHYINTERRUPTFWCONTROL_PHYFWRESERVEDFW(v) \
    (((v) & FM_PHYINTERRUPTFWCONTROL_PHYFWRESERVEDFW) >> 3U)

#define BM_PHYINTERRUPTFWCONTROL_PHYTRNGFAILFW  (0x01U << 2U)

#define BM_PHYINTERRUPTFWCONTROL_PHYINITCMPLTFW (0x01U << 1U)

#define BM_PHYINTERRUPTFWCONTROL_PHYTRNGCMPLTFW (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PHYINTERRUPTMASK_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x474U)

#define FM_PHYINTERRUPTMASK_PHYHWRESERVEDMSK    (0x1fU << 11U)
#define FV_PHYINTERRUPTMASK_PHYHWRESERVEDMSK(v) \
    (((v) << 11U) & FM_PHYINTERRUPTMASK_PHYHWRESERVEDMSK)
#define GFV_PHYINTERRUPTMASK_PHYHWRESERVEDMSK(v) \
    (((v) & FM_PHYINTERRUPTMASK_PHYHWRESERVEDMSK) >> 11U)

#define BM_PHYINTERRUPTMASK_PHYRXFIFOCHECKMSK   (0x01U << 10U)

#define FM_PHYINTERRUPTMASK_PHYVTDRIFTALARMMSK  (0x3U << 8U)
#define FV_PHYINTERRUPTMASK_PHYVTDRIFTALARMMSK(v) \
    (((v) << 8U) & FM_PHYINTERRUPTMASK_PHYVTDRIFTALARMMSK)
#define GFV_PHYINTERRUPTMASK_PHYVTDRIFTALARMMSK(v) \
    (((v) & FM_PHYINTERRUPTMASK_PHYVTDRIFTALARMMSK) >> 8U)

#define FM_PHYINTERRUPTMASK_PHYFWRESERVEDMSK    (0x1fU << 3U)
#define FV_PHYINTERRUPTMASK_PHYFWRESERVEDMSK(v) \
    (((v) << 3U) & FM_PHYINTERRUPTMASK_PHYFWRESERVEDMSK)
#define GFV_PHYINTERRUPTMASK_PHYFWRESERVEDMSK(v) \
    (((v) & FM_PHYINTERRUPTMASK_PHYFWRESERVEDMSK) >> 3U)

#define BM_PHYINTERRUPTMASK_PHYTRNGFAILMSK  (0x01U << 2U)

#define BM_PHYINTERRUPTMASK_PHYINITCMPLTMSK (0x01U << 1U)

#define BM_PHYINTERRUPTMASK_PHYTRNGCMPLTMSK (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PHYINTERRUPTCLEAR_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x478U)

#define FM_PHYINTERRUPTCLEAR_PHYHWRESERVEDCLR   (0x1fU << 11U)
#define FV_PHYINTERRUPTCLEAR_PHYHWRESERVEDCLR(v) \
    (((v) << 11U) & FM_PHYINTERRUPTCLEAR_PHYHWRESERVEDCLR)
#define GFV_PHYINTERRUPTCLEAR_PHYHWRESERVEDCLR(v) \
    (((v) & FM_PHYINTERRUPTCLEAR_PHYHWRESERVEDCLR) >> 11U)

#define BM_PHYINTERRUPTCLEAR_PHYRXFIFOCHECKCLR  (0x01U << 10U)

#define FM_PHYINTERRUPTCLEAR_PHYVTDRIFTALARMCLR (0x3U << 8U)
#define FV_PHYINTERRUPTCLEAR_PHYVTDRIFTALARMCLR(v) \
    (((v) << 8U) & FM_PHYINTERRUPTCLEAR_PHYVTDRIFTALARMCLR)
#define GFV_PHYINTERRUPTCLEAR_PHYVTDRIFTALARMCLR(v) \
    (((v) & FM_PHYINTERRUPTCLEAR_PHYVTDRIFTALARMCLR) >> 8U)

#define FM_PHYINTERRUPTCLEAR_PHYFWRESERVEDCLR   (0x1fU << 3U)
#define FV_PHYINTERRUPTCLEAR_PHYFWRESERVEDCLR(v) \
    (((v) << 3U) & FM_PHYINTERRUPTCLEAR_PHYFWRESERVEDCLR)
#define GFV_PHYINTERRUPTCLEAR_PHYFWRESERVEDCLR(v) \
    (((v) & FM_PHYINTERRUPTCLEAR_PHYFWRESERVEDCLR) >> 3U)

#define BM_PHYINTERRUPTCLEAR_PHYTRNGFAILCLR (0x01U << 2U)

#define BM_PHYINTERRUPTCLEAR_PHYINITCMPLTCLR    (0x01U << 1U)

#define BM_PHYINTERRUPTCLEAR_PHYTRNGCMPLTCLR    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_PHYINTERRUPTSTATUS_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x47cU)

#define FM_PHYINTERRUPTSTATUS_PHYHWRESERVED (0x1fU << 11U)
#define FV_PHYINTERRUPTSTATUS_PHYHWRESERVED(v) \
    (((v) << 11U) & FM_PHYINTERRUPTSTATUS_PHYHWRESERVED)
#define GFV_PHYINTERRUPTSTATUS_PHYHWRESERVED(v) \
    (((v) & FM_PHYINTERRUPTSTATUS_PHYHWRESERVED) >> 11U)

#define BM_PHYINTERRUPTSTATUS_PHYRXFIFOCHECK    (0x01U << 10U)

#define FM_PHYINTERRUPTSTATUS_VTDRIFTALARM  (0x3U << 8U)
#define FV_PHYINTERRUPTSTATUS_VTDRIFTALARM(v) \
    (((v) << 8U) & FM_PHYINTERRUPTSTATUS_VTDRIFTALARM)
#define GFV_PHYINTERRUPTSTATUS_VTDRIFTALARM(v) \
    (((v) & FM_PHYINTERRUPTSTATUS_VTDRIFTALARM) >> 8U)

#define FM_PHYINTERRUPTSTATUS_PHYFWRESERVED (0x1fU << 3U)
#define FV_PHYINTERRUPTSTATUS_PHYFWRESERVED(v) \
    (((v) << 3U) & FM_PHYINTERRUPTSTATUS_PHYFWRESERVED)
#define GFV_PHYINTERRUPTSTATUS_PHYFWRESERVED(v) \
    (((v) & FM_PHYINTERRUPTSTATUS_PHYFWRESERVED) >> 3U)

#define BM_PHYINTERRUPTSTATUS_PHYTRNGFAIL   (0x01U << 2U)

#define BM_PHYINTERRUPTSTATUS_PHYINITCMPLT  (0x01U << 1U)

#define BM_PHYINTERRUPTSTATUS_PHYTRNGCMPLT  (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS0_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x480U)

#define FM_HWTSWIZZLEHWTADDRESS0_HWTSWIZZLEHWTADDRESS0  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS0_HWTSWIZZLEHWTADDRESS0(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS0_HWTSWIZZLEHWTADDRESS0)
#define GFV_HWTSWIZZLEHWTADDRESS0_HWTSWIZZLEHWTADDRESS0(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS0_HWTSWIZZLEHWTADDRESS0) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x484U)

#define FM_HWTSWIZZLEHWTADDRESS1_HWTSWIZZLEHWTADDRESS1  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS1_HWTSWIZZLEHWTADDRESS1(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS1_HWTSWIZZLEHWTADDRESS1)
#define GFV_HWTSWIZZLEHWTADDRESS1_HWTSWIZZLEHWTADDRESS1(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS1_HWTSWIZZLEHWTADDRESS1) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x488U)

#define FM_HWTSWIZZLEHWTADDRESS2_HWTSWIZZLEHWTADDRESS2  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS2_HWTSWIZZLEHWTADDRESS2(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS2_HWTSWIZZLEHWTADDRESS2)
#define GFV_HWTSWIZZLEHWTADDRESS2_HWTSWIZZLEHWTADDRESS2(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS2_HWTSWIZZLEHWTADDRESS2) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x48cU)

#define FM_HWTSWIZZLEHWTADDRESS3_HWTSWIZZLEHWTADDRESS3  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS3_HWTSWIZZLEHWTADDRESS3(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS3_HWTSWIZZLEHWTADDRESS3)
#define GFV_HWTSWIZZLEHWTADDRESS3_HWTSWIZZLEHWTADDRESS3(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS3_HWTSWIZZLEHWTADDRESS3) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS4_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x490U)

#define FM_HWTSWIZZLEHWTADDRESS4_HWTSWIZZLEHWTADDRESS4  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS4_HWTSWIZZLEHWTADDRESS4(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS4_HWTSWIZZLEHWTADDRESS4)
#define GFV_HWTSWIZZLEHWTADDRESS4_HWTSWIZZLEHWTADDRESS4(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS4_HWTSWIZZLEHWTADDRESS4) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS5_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x494U)

#define FM_HWTSWIZZLEHWTADDRESS5_HWTSWIZZLEHWTADDRESS5  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS5_HWTSWIZZLEHWTADDRESS5(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS5_HWTSWIZZLEHWTADDRESS5)
#define GFV_HWTSWIZZLEHWTADDRESS5_HWTSWIZZLEHWTADDRESS5(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS5_HWTSWIZZLEHWTADDRESS5) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS6_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x498U)

#define FM_HWTSWIZZLEHWTADDRESS6_HWTSWIZZLEHWTADDRESS6  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS6_HWTSWIZZLEHWTADDRESS6(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS6_HWTSWIZZLEHWTADDRESS6)
#define GFV_HWTSWIZZLEHWTADDRESS6_HWTSWIZZLEHWTADDRESS6(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS6_HWTSWIZZLEHWTADDRESS6) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS7_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x49cU)

#define FM_HWTSWIZZLEHWTADDRESS7_HWTSWIZZLEHWTADDRESS7  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS7_HWTSWIZZLEHWTADDRESS7(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS7_HWTSWIZZLEHWTADDRESS7)
#define GFV_HWTSWIZZLEHWTADDRESS7_HWTSWIZZLEHWTADDRESS7(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS7_HWTSWIZZLEHWTADDRESS7) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS8_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4a0U)

#define FM_HWTSWIZZLEHWTADDRESS8_HWTSWIZZLEHWTADDRESS8  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS8_HWTSWIZZLEHWTADDRESS8(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS8_HWTSWIZZLEHWTADDRESS8)
#define GFV_HWTSWIZZLEHWTADDRESS8_HWTSWIZZLEHWTADDRESS8(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS8_HWTSWIZZLEHWTADDRESS8) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS9_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4a4U)

#define FM_HWTSWIZZLEHWTADDRESS9_HWTSWIZZLEHWTADDRESS9  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS9_HWTSWIZZLEHWTADDRESS9(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS9_HWTSWIZZLEHWTADDRESS9)
#define GFV_HWTSWIZZLEHWTADDRESS9_HWTSWIZZLEHWTADDRESS9(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS9_HWTSWIZZLEHWTADDRESS9) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS10_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4a8U)

#define FM_HWTSWIZZLEHWTADDRESS10_HWTSWIZZLEHWTADDRESS10    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS10_HWTSWIZZLEHWTADDRESS10(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS10_HWTSWIZZLEHWTADDRESS10)
#define GFV_HWTSWIZZLEHWTADDRESS10_HWTSWIZZLEHWTADDRESS10(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS10_HWTSWIZZLEHWTADDRESS10) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS11_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4acU)

#define FM_HWTSWIZZLEHWTADDRESS11_HWTSWIZZLEHWTADDRESS11    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS11_HWTSWIZZLEHWTADDRESS11(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS11_HWTSWIZZLEHWTADDRESS11)
#define GFV_HWTSWIZZLEHWTADDRESS11_HWTSWIZZLEHWTADDRESS11(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS11_HWTSWIZZLEHWTADDRESS11) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS12_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4b0U)

#define FM_HWTSWIZZLEHWTADDRESS12_HWTSWIZZLEHWTADDRESS12    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS12_HWTSWIZZLEHWTADDRESS12(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS12_HWTSWIZZLEHWTADDRESS12)
#define GFV_HWTSWIZZLEHWTADDRESS12_HWTSWIZZLEHWTADDRESS12(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS12_HWTSWIZZLEHWTADDRESS12) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS13_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4b4U)

#define FM_HWTSWIZZLEHWTADDRESS13_HWTSWIZZLEHWTADDRESS13    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS13_HWTSWIZZLEHWTADDRESS13(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS13_HWTSWIZZLEHWTADDRESS13)
#define GFV_HWTSWIZZLEHWTADDRESS13_HWTSWIZZLEHWTADDRESS13(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS13_HWTSWIZZLEHWTADDRESS13) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS14_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4b8U)

#define FM_HWTSWIZZLEHWTADDRESS14_HWTSWIZZLEHWTADDRESS14    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS14_HWTSWIZZLEHWTADDRESS14(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS14_HWTSWIZZLEHWTADDRESS14)
#define GFV_HWTSWIZZLEHWTADDRESS14_HWTSWIZZLEHWTADDRESS14(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS14_HWTSWIZZLEHWTADDRESS14) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS15_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4bcU)

#define FM_HWTSWIZZLEHWTADDRESS15_HWTSWIZZLEHWTADDRESS15    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS15_HWTSWIZZLEHWTADDRESS15(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS15_HWTSWIZZLEHWTADDRESS15)
#define GFV_HWTSWIZZLEHWTADDRESS15_HWTSWIZZLEHWTADDRESS15(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS15_HWTSWIZZLEHWTADDRESS15) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTADDRESS17_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4c0U)

#define FM_HWTSWIZZLEHWTADDRESS17_HWTSWIZZLEHWTADDRESS17    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTADDRESS17_HWTSWIZZLEHWTADDRESS17(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTADDRESS17_HWTSWIZZLEHWTADDRESS17)
#define GFV_HWTSWIZZLEHWTADDRESS17_HWTSWIZZLEHWTADDRESS17(v) \
    (((v) & FM_HWTSWIZZLEHWTADDRESS17_HWTSWIZZLEHWTADDRESS17) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTACTN_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4c4U)

#define FM_HWTSWIZZLEHWTACTN_HWTSWIZZLEHWTACTN  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTACTN_HWTSWIZZLEHWTACTN(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTACTN_HWTSWIZZLEHWTACTN)
#define GFV_HWTSWIZZLEHWTACTN_HWTSWIZZLEHWTACTN(v) \
    (((v) & FM_HWTSWIZZLEHWTACTN_HWTSWIZZLEHWTACTN) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTBANK0_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4c8U)

#define FM_HWTSWIZZLEHWTBANK0_HWTSWIZZLEHWTBANK0    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTBANK0_HWTSWIZZLEHWTBANK0(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTBANK0_HWTSWIZZLEHWTBANK0)
#define GFV_HWTSWIZZLEHWTBANK0_HWTSWIZZLEHWTBANK0(v) \
    (((v) & FM_HWTSWIZZLEHWTBANK0_HWTSWIZZLEHWTBANK0) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTBANK1_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4ccU)

#define FM_HWTSWIZZLEHWTBANK1_HWTSWIZZLEHWTBANK1    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTBANK1_HWTSWIZZLEHWTBANK1(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTBANK1_HWTSWIZZLEHWTBANK1)
#define GFV_HWTSWIZZLEHWTBANK1_HWTSWIZZLEHWTBANK1(v) \
    (((v) & FM_HWTSWIZZLEHWTBANK1_HWTSWIZZLEHWTBANK1) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTBANK2_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4d0U)

#define FM_HWTSWIZZLEHWTBANK2_HWTSWIZZLEHWTBANK2    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTBANK2_HWTSWIZZLEHWTBANK2(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTBANK2_HWTSWIZZLEHWTBANK2)
#define GFV_HWTSWIZZLEHWTBANK2_HWTSWIZZLEHWTBANK2(v) \
    (((v) & FM_HWTSWIZZLEHWTBANK2_HWTSWIZZLEHWTBANK2) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTBG0_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4d4U)

#define FM_HWTSWIZZLEHWTBG0_HWTSWIZZLEHWTBG0    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTBG0_HWTSWIZZLEHWTBG0(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTBG0_HWTSWIZZLEHWTBG0)
#define GFV_HWTSWIZZLEHWTBG0_HWTSWIZZLEHWTBG0(v) \
    (((v) & FM_HWTSWIZZLEHWTBG0_HWTSWIZZLEHWTBG0) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTBG1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4d8U)

#define FM_HWTSWIZZLEHWTBG1_HWTSWIZZLEHWTBG1    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTBG1_HWTSWIZZLEHWTBG1(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTBG1_HWTSWIZZLEHWTBG1)
#define GFV_HWTSWIZZLEHWTBG1_HWTSWIZZLEHWTBG1(v) \
    (((v) & FM_HWTSWIZZLEHWTBG1_HWTSWIZZLEHWTBG1) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTCASN_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4dcU)

#define FM_HWTSWIZZLEHWTCASN_HWTSWIZZLEHWTCASN  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTCASN_HWTSWIZZLEHWTCASN(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTCASN_HWTSWIZZLEHWTCASN)
#define GFV_HWTSWIZZLEHWTCASN_HWTSWIZZLEHWTCASN(v) \
    (((v) & FM_HWTSWIZZLEHWTCASN_HWTSWIZZLEHWTCASN) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTRASN_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4e0U)

#define FM_HWTSWIZZLEHWTRASN_HWTSWIZZLEHWTRASN  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTRASN_HWTSWIZZLEHWTRASN(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTRASN_HWTSWIZZLEHWTRASN)
#define GFV_HWTSWIZZLEHWTRASN_HWTSWIZZLEHWTRASN(v) \
    (((v) & FM_HWTSWIZZLEHWTRASN_HWTSWIZZLEHWTRASN) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTWEN_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4e4U)

#define FM_HWTSWIZZLEHWTWEN_HWTSWIZZLEHWTWEN    (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTWEN_HWTSWIZZLEHWTWEN(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTWEN_HWTSWIZZLEHWTWEN)
#define GFV_HWTSWIZZLEHWTWEN_HWTSWIZZLEHWTWEN(v) \
    (((v) & FM_HWTSWIZZLEHWTWEN_HWTSWIZZLEHWTWEN) >> 0U)

#define DWC_DDRPHYA_MASTER0_HWTSWIZZLEHWTPARITYIN_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4e8U)

#define FM_HWTSWIZZLEHWTPARITYIN_HWTSWIZZLEHWTPARITYIN  (0x1fU << 0U)
#define FV_HWTSWIZZLEHWTPARITYIN_HWTSWIZZLEHWTPARITYIN(v) \
    (((v) << 0U) & FM_HWTSWIZZLEHWTPARITYIN_HWTSWIZZLEHWTPARITYIN)
#define GFV_HWTSWIZZLEHWTPARITYIN_HWTSWIZZLEHWTPARITYIN(v) \
    (((v) & FM_HWTSWIZZLEHWTPARITYIN_HWTSWIZZLEHWTPARITYIN) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIHANDSHAKEDELAYS0_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4f0U)

#define FM_DFIHANDSHAKEDELAYS0_CTRLUPDREQDELAY0 (0xfU << 12U)
#define FV_DFIHANDSHAKEDELAYS0_CTRLUPDREQDELAY0(v) \
    (((v) << 12U) & FM_DFIHANDSHAKEDELAYS0_CTRLUPDREQDELAY0)
#define GFV_DFIHANDSHAKEDELAYS0_CTRLUPDREQDELAY0(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS0_CTRLUPDREQDELAY0) >> 12U)

#define FM_DFIHANDSHAKEDELAYS0_CTRLUPDACKDELAY0 (0xfU << 8U)
#define FV_DFIHANDSHAKEDELAYS0_CTRLUPDACKDELAY0(v) \
    (((v) << 8U) & FM_DFIHANDSHAKEDELAYS0_CTRLUPDACKDELAY0)
#define GFV_DFIHANDSHAKEDELAYS0_CTRLUPDACKDELAY0(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS0_CTRLUPDACKDELAY0) >> 8U)

#define FM_DFIHANDSHAKEDELAYS0_PHYUPDREQDELAY0  (0xfU << 4U)
#define FV_DFIHANDSHAKEDELAYS0_PHYUPDREQDELAY0(v) \
    (((v) << 4U) & FM_DFIHANDSHAKEDELAYS0_PHYUPDREQDELAY0)
#define GFV_DFIHANDSHAKEDELAYS0_PHYUPDREQDELAY0(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS0_PHYUPDREQDELAY0) >> 4U)

#define FM_DFIHANDSHAKEDELAYS0_PHYUPDACKDELAY0  (0xfU << 0U)
#define FV_DFIHANDSHAKEDELAYS0_PHYUPDACKDELAY0(v) \
    (((v) << 0U) & FM_DFIHANDSHAKEDELAYS0_PHYUPDACKDELAY0)
#define GFV_DFIHANDSHAKEDELAYS0_PHYUPDACKDELAY0(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS0_PHYUPDACKDELAY0) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIHANDSHAKEDELAYS1_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4f4U)

#define FM_DFIHANDSHAKEDELAYS1_CTRLUPDREQDELAY1 (0xfU << 12U)
#define FV_DFIHANDSHAKEDELAYS1_CTRLUPDREQDELAY1(v) \
    (((v) << 12U) & FM_DFIHANDSHAKEDELAYS1_CTRLUPDREQDELAY1)
#define GFV_DFIHANDSHAKEDELAYS1_CTRLUPDREQDELAY1(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS1_CTRLUPDREQDELAY1) >> 12U)

#define FM_DFIHANDSHAKEDELAYS1_CTRLUPDACKDELAY1 (0xfU << 8U)
#define FV_DFIHANDSHAKEDELAYS1_CTRLUPDACKDELAY1(v) \
    (((v) << 8U) & FM_DFIHANDSHAKEDELAYS1_CTRLUPDACKDELAY1)
#define GFV_DFIHANDSHAKEDELAYS1_CTRLUPDACKDELAY1(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS1_CTRLUPDACKDELAY1) >> 8U)

#define FM_DFIHANDSHAKEDELAYS1_PHYUPDREQDELAY1  (0xfU << 4U)
#define FV_DFIHANDSHAKEDELAYS1_PHYUPDREQDELAY1(v) \
    (((v) << 4U) & FM_DFIHANDSHAKEDELAYS1_PHYUPDREQDELAY1)
#define GFV_DFIHANDSHAKEDELAYS1_PHYUPDREQDELAY1(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS1_PHYUPDREQDELAY1) >> 4U)

#define FM_DFIHANDSHAKEDELAYS1_PHYUPDACKDELAY1  (0xfU << 0U)
#define FV_DFIHANDSHAKEDELAYS1_PHYUPDACKDELAY1(v) \
    (((v) << 0U) & FM_DFIHANDSHAKEDELAYS1_PHYUPDACKDELAY1)
#define GFV_DFIHANDSHAKEDELAYS1_PHYUPDACKDELAY1(v) \
    (((v) & FM_DFIHANDSHAKEDELAYS1_PHYUPDACKDELAY1) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALUCLKINFO_P1_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400020U)

#define FM_CALUCLKINFO_P1_CALUCLKTICKSPER1US    (0x7ffU << 0U)
#define FV_CALUCLKINFO_P1_CALUCLKTICKSPER1US(v) \
    (((v) << 0U) & FM_CALUCLKINFO_P1_CALUCLKTICKSPER1US)
#define GFV_CALUCLKINFO_P1_CALUCLKTICKSPER1US(v) \
    (((v) & FM_CALUCLKINFO_P1_CALUCLKTICKSPER1US) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY0_P1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x40002cU)

#define FM_SEQ0BDLY0_P1_SEQ0BDLY0_P1    (0xffffU << 0U)
#define FV_SEQ0BDLY0_P1_SEQ0BDLY0_P1(v) \
    (((v) << 0U) & FM_SEQ0BDLY0_P1_SEQ0BDLY0_P1)
#define GFV_SEQ0BDLY0_P1_SEQ0BDLY0_P1(v) \
    (((v) & FM_SEQ0BDLY0_P1_SEQ0BDLY0_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY1_P1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400030U)

#define FM_SEQ0BDLY1_P1_SEQ0BDLY1_P1    (0xffffU << 0U)
#define FV_SEQ0BDLY1_P1_SEQ0BDLY1_P1(v) \
    (((v) << 0U) & FM_SEQ0BDLY1_P1_SEQ0BDLY1_P1)
#define GFV_SEQ0BDLY1_P1_SEQ0BDLY1_P1(v) \
    (((v) & FM_SEQ0BDLY1_P1_SEQ0BDLY1_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY2_P1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400034U)

#define FM_SEQ0BDLY2_P1_SEQ0BDLY2_P1    (0xffffU << 0U)
#define FV_SEQ0BDLY2_P1_SEQ0BDLY2_P1(v) \
    (((v) << 0U) & FM_SEQ0BDLY2_P1_SEQ0BDLY2_P1)
#define GFV_SEQ0BDLY2_P1_SEQ0BDLY2_P1(v) \
    (((v) & FM_SEQ0BDLY2_P1_SEQ0BDLY2_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY3_P1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400038U)

#define FM_SEQ0BDLY3_P1_SEQ0BDLY3_P1    (0xffffU << 0U)
#define FV_SEQ0BDLY3_P1_SEQ0BDLY3_P1(v) \
    (((v) << 0U) & FM_SEQ0BDLY3_P1_SEQ0BDLY3_P1)
#define GFV_SEQ0BDLY3_P1_SEQ0BDLY3_P1(v) \
    (((v) & FM_SEQ0BDLY3_P1_SEQ0BDLY3_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP_P1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400040U)

#define FM_PPTTRAINSETUP_P1_PHYMSTRMAXREQTOACK  (0x7U << 4U)
#define FV_PPTTRAINSETUP_P1_PHYMSTRMAXREQTOACK(v) \
    (((v) << 4U) & FM_PPTTRAINSETUP_P1_PHYMSTRMAXREQTOACK)
#define GFV_PPTTRAINSETUP_P1_PHYMSTRMAXREQTOACK(v) \
    (((v) & FM_PPTTRAINSETUP_P1_PHYMSTRMAXREQTOACK) >> 4U)

#define FM_PPTTRAINSETUP_P1_PHYMSTRTRAININTERVAL    (0xfU << 0U)
#define FV_PPTTRAINSETUP_P1_PHYMSTRTRAININTERVAL(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP_P1_PHYMSTRTRAININTERVAL)
#define GFV_PPTTRAINSETUP_P1_PHYMSTRTRAININTERVAL(v) \
    (((v) & FM_PPTTRAINSETUP_P1_PHYMSTRTRAININTERVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP2_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400044U)

#define FM_PPTTRAINSETUP2_P1_RFU_PPTTRAINSETUP2_P1  (0x7U << 0U)
#define FV_PPTTRAINSETUP2_P1_RFU_PPTTRAINSETUP2_P1(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP2_P1_RFU_PPTTRAINSETUP2_P1)
#define GFV_PPTTRAINSETUP2_P1_RFU_PPTTRAINSETUP2_P1(v) \
    (((v) & FM_PPTTRAINSETUP2_P1_RFU_PPTTRAINSETUP2_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400064U)

#define FM_TRISTATEMODECA_P1_CKDISVAL   (0x3U << 2U)
#define FV_TRISTATEMODECA_P1_CKDISVAL(v) \
    (((v) << 2U) & FM_TRISTATEMODECA_P1_CKDISVAL)
#define GFV_TRISTATEMODECA_P1_CKDISVAL(v) \
    (((v) & FM_TRISTATEMODECA_P1_CKDISVAL) >> 2U)

#define BM_TRISTATEMODECA_P1_DDR2TMODE  (0x01U << 1U)

#define BM_TRISTATEMODECA_P1_DISDYNADRTRI   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTMRL_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400080U)

#define FM_HWTMRL_P1_HWTMRL_P1  (0x1fU << 0U)
#define FV_HWTMRL_P1_HWTMRL_P1(v) \
    (((v) << 0U) & FM_HWTMRL_P1_HWTMRL_P1)
#define GFV_HWTMRL_P1_HWTMRL_P1(v) \
    (((v) & FM_HWTMRL_P1_HWTMRL_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400090U)

#define BM_DQSPREAMBLECONTROL_P1_WDQSEXTENSION  (0x01U << 8U)

#define BM_DQSPREAMBLECONTROL_P1_LP4STTCPREBRIDGERXEN   (0x01U << 7U)

#define BM_DQSPREAMBLECONTROL_P1_LP4POSTAMBLEEXT    (0x01U << 6U)

#define BM_DQSPREAMBLECONTROL_P1_LP4TGLTWOTCKTXDQSPRE   (0x01U << 5U)

#define FM_DQSPREAMBLECONTROL_P1_POSITIONDFEINIT    (0x7U << 2U)
#define FV_DQSPREAMBLECONTROL_P1_POSITIONDFEINIT(v) \
    (((v) << 2U) & FM_DQSPREAMBLECONTROL_P1_POSITIONDFEINIT)
#define GFV_DQSPREAMBLECONTROL_P1_POSITIONDFEINIT(v) \
    (((v) & FM_DQSPREAMBLECONTROL_P1_POSITIONDFEINIT) >> 2U)

#define BM_DQSPREAMBLECONTROL_P1_TWOTCKTXDQSPRE (0x01U << 1U)

#define BM_DQSPREAMBLECONTROL_P1_TWOTCKRXDQSPRE (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DMIPINPRESENT_P1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4000b4U)

#define BM_DMIPINPRESENT_P1_RDDBIENABLED    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P1_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4000b8U)

#define FM_ARDPTRINITVAL_P1_ARDPTRINITVAL_P1    (0xfU << 0U)
#define FV_ARDPTRINITVAL_P1_ARDPTRINITVAL_P1(v) \
    (((v) << 0U) & FM_ARDPTRINITVAL_P1_ARDPTRINITVAL_P1)
#define GFV_ARDPTRINITVAL_P1_ARDPTRINITVAL_P1(v) \
    (((v) & FM_ARDPTRINITVAL_P1_ARDPTRINITVAL_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400158U)

#define FM_PROCODTTIMECTL_P1_PODTTAILWIDTHEXT   (0x3U << 4U)
#define FV_PROCODTTIMECTL_P1_PODTTAILWIDTHEXT(v) \
    (((v) << 4U) & FM_PROCODTTIMECTL_P1_PODTTAILWIDTHEXT)
#define GFV_PROCODTTIMECTL_P1_PODTTAILWIDTHEXT(v) \
    (((v) & FM_PROCODTTIMECTL_P1_PODTTAILWIDTHEXT) >> 4U)

#define FM_PROCODTTIMECTL_P1_PODTSTARTDELAY (0x3U << 2U)
#define FV_PROCODTTIMECTL_P1_PODTSTARTDELAY(v) \
    (((v) << 2U) & FM_PROCODTTIMECTL_P1_PODTSTARTDELAY)
#define GFV_PROCODTTIMECTL_P1_PODTSTARTDELAY(v) \
    (((v) & FM_PROCODTTIMECTL_P1_PODTSTARTDELAY) >> 2U)

#define FM_PROCODTTIMECTL_P1_PODTTAILWIDTH  (0x3U << 0U)
#define FV_PROCODTTIMECTL_P1_PODTTAILWIDTH(v) \
    (((v) << 0U) & FM_PROCODTTIMECTL_P1_PODTTAILWIDTH)
#define GFV_PROCODTTIMECTL_P1_PODTTAILWIDTH(v) \
    (((v) & FM_PROCODTTIMECTL_P1_PODTTAILWIDTH) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLGAINCTL_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4001f0U)

#define FM_DLLGAINCTL_P1_DLLSEEDSEL (0xfU << 8U)
#define FV_DLLGAINCTL_P1_DLLSEEDSEL(v) \
    (((v) << 8U) & FM_DLLGAINCTL_P1_DLLSEEDSEL)
#define GFV_DLLGAINCTL_P1_DLLSEEDSEL(v) \
    (((v) & FM_DLLGAINCTL_P1_DLLSEEDSEL) >> 8U)

#define FM_DLLGAINCTL_P1_DLLGAINTV  (0xfU << 4U)
#define FV_DLLGAINCTL_P1_DLLGAINTV(v) \
    (((v) << 4U) & FM_DLLGAINCTL_P1_DLLGAINTV)
#define GFV_DLLGAINCTL_P1_DLLGAINTV(v) \
    (((v) & FM_DLLGAINCTL_P1_DLLGAINTV) >> 4U)

#define FM_DLLGAINCTL_P1_DLLGAINIV  (0xfU << 0U)
#define FV_DLLGAINCTL_P1_DLLGAINIV(v) \
    (((v) << 0U) & FM_DLLGAINCTL_P1_DLLGAINIV)
#define GFV_DLLGAINCTL_P1_DLLGAINIV(v) \
    (((v) & FM_DLLGAINCTL_P1_DLLGAINIV) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P1_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4001f4U)

#define FM_DLLLOCKPARAM_P1_RFU_DLLLOCKPARAM_P1  (0x1fffU << 0U)
#define FV_DLLLOCKPARAM_P1_RFU_DLLLOCKPARAM_P1(v) \
    (((v) << 0U) & FM_DLLLOCKPARAM_P1_RFU_DLLLOCKPARAM_P1)
#define GFV_DLLLOCKPARAM_P1_RFU_DLLLOCKPARAM_P1(v) \
    (((v) & FM_DLLLOCKPARAM_P1_RFU_DLLLOCKPARAM_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIRDDATACSDESTMAP_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4002c0U)

#define FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM3    (0x3U << 6U)
#define FV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM3(v) \
    (((v) << 6U) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM3)
#define GFV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM3(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM3) >> 6U)

#define FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM2    (0x3U << 4U)
#define FV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM2(v) \
    (((v) << 4U) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM2)
#define GFV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM2(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM2) >> 4U)

#define FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM1    (0x3U << 2U)
#define FV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM1(v) \
    (((v) << 2U) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM1)
#define GFV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM1(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM1) >> 2U)

#define FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM0    (0x3U << 0U)
#define FV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM0(v) \
    (((v) << 0U) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM0)
#define GFV_DFIRDDATACSDESTMAP_P1_DFIRDDESTM0(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P1_DFIRDDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P1_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4002c8U)

#define BM_VREFINGLOBAL_P1_GLOBALVREFINMODE (0x01U << 14U)

#define FM_VREFINGLOBAL_P1_GLOBALVREFINTRIM (0xfU << 10U)
#define FV_VREFINGLOBAL_P1_GLOBALVREFINTRIM(v) \
    (((v) << 10U) & FM_VREFINGLOBAL_P1_GLOBALVREFINTRIM)
#define GFV_VREFINGLOBAL_P1_GLOBALVREFINTRIM(v) \
    (((v) & FM_VREFINGLOBAL_P1_GLOBALVREFINTRIM) >> 10U)

#define FM_VREFINGLOBAL_P1_GLOBALVREFINDAC  (0x7fU << 3U)
#define FV_VREFINGLOBAL_P1_GLOBALVREFINDAC(v) \
    (((v) << 3U) & FM_VREFINGLOBAL_P1_GLOBALVREFINDAC)
#define GFV_VREFINGLOBAL_P1_GLOBALVREFINDAC(v) \
    (((v) & FM_VREFINGLOBAL_P1_GLOBALVREFINDAC) >> 3U)

#define FM_VREFINGLOBAL_P1_GLOBALVREFINSEL  (0x7U << 0U)
#define FV_VREFINGLOBAL_P1_GLOBALVREFINSEL(v) \
    (((v) << 0U) & FM_VREFINGLOBAL_P1_GLOBALVREFINSEL)
#define GFV_VREFINGLOBAL_P1_GLOBALVREFINSEL(v) \
    (((v) & FM_VREFINGLOBAL_P1_GLOBALVREFINSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIWRDATACSDESTMAP_P1_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4002d0U)

#define FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM3    (0x3U << 6U)
#define FV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM3(v) \
    (((v) << 6U) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM3)
#define GFV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM3(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM3) >> 6U)

#define FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM2    (0x3U << 4U)
#define FV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM2(v) \
    (((v) << 4U) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM2)
#define GFV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM2(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM2) >> 4U)

#define FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM1    (0x3U << 2U)
#define FV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM1(v) \
    (((v) << 2U) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM1)
#define GFV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM1(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM1) >> 2U)

#define FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM0    (0x3U << 0U)
#define FV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM0(v) \
    (((v) << 0U) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM0)
#define GFV_DFIWRDATACSDESTMAP_P1_DFIWRDESTM0(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P1_DFIWRDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL2_P1_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400314U)

#define FM_PLLCTRL2_P1_PLLFREQSEL   (0x1fU << 0U)
#define FV_PLLCTRL2_P1_PLLFREQSEL(v) \
    (((v) << 0U) & FM_PLLCTRL2_P1_PLLFREQSEL)
#define GFV_PLLCTRL2_P1_PLLFREQSEL(v) \
    (((v) & FM_PLLCTRL2_P1_PLLFREQSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL1_P1_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x40031cU)

#define FM_PLLCTRL1_P1_PLLCPPROPCTRL    (0xfU << 5U)
#define FV_PLLCTRL1_P1_PLLCPPROPCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL1_P1_PLLCPPROPCTRL)
#define GFV_PLLCTRL1_P1_PLLCPPROPCTRL(v) \
    (((v) & FM_PLLCTRL1_P1_PLLCPPROPCTRL) >> 5U)

#define FM_PLLCTRL1_P1_PLLCPINTCTRL (0x1fU << 0U)
#define FV_PLLCTRL1_P1_PLLCPINTCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL1_P1_PLLCPINTCTRL)
#define GFV_PLLCTRL1_P1_PLLCPINTCTRL(v) \
    (((v) & FM_PLLCTRL1_P1_PLLCPINTCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLTESTMODE_P1_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400328U)

#define FM_PLLTESTMODE_P1_PLLTESTMODE_P1    (0xffffU << 0U)
#define FV_PLLTESTMODE_P1_PLLTESTMODE_P1(v) \
    (((v) << 0U) & FM_PLLTESTMODE_P1_PLLTESTMODE_P1)
#define GFV_PLLTESTMODE_P1_PLLTESTMODE_P1(v) \
    (((v) & FM_PLLTESTMODE_P1_PLLTESTMODE_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL4_P1_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x400330U)

#define FM_PLLCTRL4_P1_PLLCPPROPGSCTRL  (0xfU << 5U)
#define FV_PLLCTRL4_P1_PLLCPPROPGSCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL4_P1_PLLCPPROPGSCTRL)
#define GFV_PLLCTRL4_P1_PLLCPPROPGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P1_PLLCPPROPGSCTRL) >> 5U)

#define FM_PLLCTRL4_P1_PLLCPINTGSCTRL   (0x1fU << 0U)
#define FV_PLLCTRL4_P1_PLLCPINTGSCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL4_P1_PLLCPINTGSCTRL)
#define GFV_PLLCTRL4_P1_PLLCPINTGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P1_PLLCPINTGSCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P1_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x4003e8U)

#define FM_DFIFREQRATIO_P1_DFIFREQRATIO_P1  (0x3U << 0U)
#define FV_DFIFREQRATIO_P1_DFIFREQRATIO_P1(v) \
    (((v) << 0U) & FM_DFIFREQRATIO_P1_DFIFREQRATIO_P1)
#define GFV_DFIFREQRATIO_P1_DFIFREQRATIO_P1(v) \
    (((v) & FM_DFIFREQRATIO_P1_DFIFREQRATIO_P1) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALUCLKINFO_P2_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800020U)

#define FM_CALUCLKINFO_P2_CALUCLKTICKSPER1US    (0x7ffU << 0U)
#define FV_CALUCLKINFO_P2_CALUCLKTICKSPER1US(v) \
    (((v) << 0U) & FM_CALUCLKINFO_P2_CALUCLKTICKSPER1US)
#define GFV_CALUCLKINFO_P2_CALUCLKTICKSPER1US(v) \
    (((v) & FM_CALUCLKINFO_P2_CALUCLKTICKSPER1US) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY0_P2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x80002cU)

#define FM_SEQ0BDLY0_P2_SEQ0BDLY0_P2    (0xffffU << 0U)
#define FV_SEQ0BDLY0_P2_SEQ0BDLY0_P2(v) \
    (((v) << 0U) & FM_SEQ0BDLY0_P2_SEQ0BDLY0_P2)
#define GFV_SEQ0BDLY0_P2_SEQ0BDLY0_P2(v) \
    (((v) & FM_SEQ0BDLY0_P2_SEQ0BDLY0_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY1_P2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800030U)

#define FM_SEQ0BDLY1_P2_SEQ0BDLY1_P2    (0xffffU << 0U)
#define FV_SEQ0BDLY1_P2_SEQ0BDLY1_P2(v) \
    (((v) << 0U) & FM_SEQ0BDLY1_P2_SEQ0BDLY1_P2)
#define GFV_SEQ0BDLY1_P2_SEQ0BDLY1_P2(v) \
    (((v) & FM_SEQ0BDLY1_P2_SEQ0BDLY1_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY2_P2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800034U)

#define FM_SEQ0BDLY2_P2_SEQ0BDLY2_P2    (0xffffU << 0U)
#define FV_SEQ0BDLY2_P2_SEQ0BDLY2_P2(v) \
    (((v) << 0U) & FM_SEQ0BDLY2_P2_SEQ0BDLY2_P2)
#define GFV_SEQ0BDLY2_P2_SEQ0BDLY2_P2(v) \
    (((v) & FM_SEQ0BDLY2_P2_SEQ0BDLY2_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY3_P2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800038U)

#define FM_SEQ0BDLY3_P2_SEQ0BDLY3_P2    (0xffffU << 0U)
#define FV_SEQ0BDLY3_P2_SEQ0BDLY3_P2(v) \
    (((v) << 0U) & FM_SEQ0BDLY3_P2_SEQ0BDLY3_P2)
#define GFV_SEQ0BDLY3_P2_SEQ0BDLY3_P2(v) \
    (((v) & FM_SEQ0BDLY3_P2_SEQ0BDLY3_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP_P2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800040U)

#define FM_PPTTRAINSETUP_P2_PHYMSTRMAXREQTOACK  (0x7U << 4U)
#define FV_PPTTRAINSETUP_P2_PHYMSTRMAXREQTOACK(v) \
    (((v) << 4U) & FM_PPTTRAINSETUP_P2_PHYMSTRMAXREQTOACK)
#define GFV_PPTTRAINSETUP_P2_PHYMSTRMAXREQTOACK(v) \
    (((v) & FM_PPTTRAINSETUP_P2_PHYMSTRMAXREQTOACK) >> 4U)

#define FM_PPTTRAINSETUP_P2_PHYMSTRTRAININTERVAL    (0xfU << 0U)
#define FV_PPTTRAINSETUP_P2_PHYMSTRTRAININTERVAL(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP_P2_PHYMSTRTRAININTERVAL)
#define GFV_PPTTRAINSETUP_P2_PHYMSTRTRAININTERVAL(v) \
    (((v) & FM_PPTTRAINSETUP_P2_PHYMSTRTRAININTERVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP2_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800044U)

#define FM_PPTTRAINSETUP2_P2_RFU_PPTTRAINSETUP2_P2  (0x7U << 0U)
#define FV_PPTTRAINSETUP2_P2_RFU_PPTTRAINSETUP2_P2(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP2_P2_RFU_PPTTRAINSETUP2_P2)
#define GFV_PPTTRAINSETUP2_P2_RFU_PPTTRAINSETUP2_P2(v) \
    (((v) & FM_PPTTRAINSETUP2_P2_RFU_PPTTRAINSETUP2_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800064U)

#define FM_TRISTATEMODECA_P2_CKDISVAL   (0x3U << 2U)
#define FV_TRISTATEMODECA_P2_CKDISVAL(v) \
    (((v) << 2U) & FM_TRISTATEMODECA_P2_CKDISVAL)
#define GFV_TRISTATEMODECA_P2_CKDISVAL(v) \
    (((v) & FM_TRISTATEMODECA_P2_CKDISVAL) >> 2U)

#define BM_TRISTATEMODECA_P2_DDR2TMODE  (0x01U << 1U)

#define BM_TRISTATEMODECA_P2_DISDYNADRTRI   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTMRL_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800080U)

#define FM_HWTMRL_P2_HWTMRL_P2  (0x1fU << 0U)
#define FV_HWTMRL_P2_HWTMRL_P2(v) \
    (((v) << 0U) & FM_HWTMRL_P2_HWTMRL_P2)
#define GFV_HWTMRL_P2_HWTMRL_P2(v) \
    (((v) & FM_HWTMRL_P2_HWTMRL_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800090U)

#define BM_DQSPREAMBLECONTROL_P2_WDQSEXTENSION  (0x01U << 8U)

#define BM_DQSPREAMBLECONTROL_P2_LP4STTCPREBRIDGERXEN   (0x01U << 7U)

#define BM_DQSPREAMBLECONTROL_P2_LP4POSTAMBLEEXT    (0x01U << 6U)

#define BM_DQSPREAMBLECONTROL_P2_LP4TGLTWOTCKTXDQSPRE   (0x01U << 5U)

#define FM_DQSPREAMBLECONTROL_P2_POSITIONDFEINIT    (0x7U << 2U)
#define FV_DQSPREAMBLECONTROL_P2_POSITIONDFEINIT(v) \
    (((v) << 2U) & FM_DQSPREAMBLECONTROL_P2_POSITIONDFEINIT)
#define GFV_DQSPREAMBLECONTROL_P2_POSITIONDFEINIT(v) \
    (((v) & FM_DQSPREAMBLECONTROL_P2_POSITIONDFEINIT) >> 2U)

#define BM_DQSPREAMBLECONTROL_P2_TWOTCKTXDQSPRE (0x01U << 1U)

#define BM_DQSPREAMBLECONTROL_P2_TWOTCKRXDQSPRE (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DMIPINPRESENT_P2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8000b4U)

#define BM_DMIPINPRESENT_P2_RDDBIENABLED    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P2_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8000b8U)

#define FM_ARDPTRINITVAL_P2_ARDPTRINITVAL_P2    (0xfU << 0U)
#define FV_ARDPTRINITVAL_P2_ARDPTRINITVAL_P2(v) \
    (((v) << 0U) & FM_ARDPTRINITVAL_P2_ARDPTRINITVAL_P2)
#define GFV_ARDPTRINITVAL_P2_ARDPTRINITVAL_P2(v) \
    (((v) & FM_ARDPTRINITVAL_P2_ARDPTRINITVAL_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800158U)

#define FM_PROCODTTIMECTL_P2_PODTTAILWIDTHEXT   (0x3U << 4U)
#define FV_PROCODTTIMECTL_P2_PODTTAILWIDTHEXT(v) \
    (((v) << 4U) & FM_PROCODTTIMECTL_P2_PODTTAILWIDTHEXT)
#define GFV_PROCODTTIMECTL_P2_PODTTAILWIDTHEXT(v) \
    (((v) & FM_PROCODTTIMECTL_P2_PODTTAILWIDTHEXT) >> 4U)

#define FM_PROCODTTIMECTL_P2_PODTSTARTDELAY (0x3U << 2U)
#define FV_PROCODTTIMECTL_P2_PODTSTARTDELAY(v) \
    (((v) << 2U) & FM_PROCODTTIMECTL_P2_PODTSTARTDELAY)
#define GFV_PROCODTTIMECTL_P2_PODTSTARTDELAY(v) \
    (((v) & FM_PROCODTTIMECTL_P2_PODTSTARTDELAY) >> 2U)

#define FM_PROCODTTIMECTL_P2_PODTTAILWIDTH  (0x3U << 0U)
#define FV_PROCODTTIMECTL_P2_PODTTAILWIDTH(v) \
    (((v) << 0U) & FM_PROCODTTIMECTL_P2_PODTTAILWIDTH)
#define GFV_PROCODTTIMECTL_P2_PODTTAILWIDTH(v) \
    (((v) & FM_PROCODTTIMECTL_P2_PODTTAILWIDTH) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLGAINCTL_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8001f0U)

#define FM_DLLGAINCTL_P2_DLLSEEDSEL (0xfU << 8U)
#define FV_DLLGAINCTL_P2_DLLSEEDSEL(v) \
    (((v) << 8U) & FM_DLLGAINCTL_P2_DLLSEEDSEL)
#define GFV_DLLGAINCTL_P2_DLLSEEDSEL(v) \
    (((v) & FM_DLLGAINCTL_P2_DLLSEEDSEL) >> 8U)

#define FM_DLLGAINCTL_P2_DLLGAINTV  (0xfU << 4U)
#define FV_DLLGAINCTL_P2_DLLGAINTV(v) \
    (((v) << 4U) & FM_DLLGAINCTL_P2_DLLGAINTV)
#define GFV_DLLGAINCTL_P2_DLLGAINTV(v) \
    (((v) & FM_DLLGAINCTL_P2_DLLGAINTV) >> 4U)

#define FM_DLLGAINCTL_P2_DLLGAINIV  (0xfU << 0U)
#define FV_DLLGAINCTL_P2_DLLGAINIV(v) \
    (((v) << 0U) & FM_DLLGAINCTL_P2_DLLGAINIV)
#define GFV_DLLGAINCTL_P2_DLLGAINIV(v) \
    (((v) & FM_DLLGAINCTL_P2_DLLGAINIV) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P2_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8001f4U)

#define FM_DLLLOCKPARAM_P2_RFU_DLLLOCKPARAM_P2  (0x1fffU << 0U)
#define FV_DLLLOCKPARAM_P2_RFU_DLLLOCKPARAM_P2(v) \
    (((v) << 0U) & FM_DLLLOCKPARAM_P2_RFU_DLLLOCKPARAM_P2)
#define GFV_DLLLOCKPARAM_P2_RFU_DLLLOCKPARAM_P2(v) \
    (((v) & FM_DLLLOCKPARAM_P2_RFU_DLLLOCKPARAM_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIRDDATACSDESTMAP_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8002c0U)

#define FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM3    (0x3U << 6U)
#define FV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM3(v) \
    (((v) << 6U) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM3)
#define GFV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM3(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM3) >> 6U)

#define FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM2    (0x3U << 4U)
#define FV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM2(v) \
    (((v) << 4U) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM2)
#define GFV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM2(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM2) >> 4U)

#define FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM1    (0x3U << 2U)
#define FV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM1(v) \
    (((v) << 2U) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM1)
#define GFV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM1(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM1) >> 2U)

#define FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM0    (0x3U << 0U)
#define FV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM0(v) \
    (((v) << 0U) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM0)
#define GFV_DFIRDDATACSDESTMAP_P2_DFIRDDESTM0(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P2_DFIRDDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P2_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8002c8U)

#define BM_VREFINGLOBAL_P2_GLOBALVREFINMODE (0x01U << 14U)

#define FM_VREFINGLOBAL_P2_GLOBALVREFINTRIM (0xfU << 10U)
#define FV_VREFINGLOBAL_P2_GLOBALVREFINTRIM(v) \
    (((v) << 10U) & FM_VREFINGLOBAL_P2_GLOBALVREFINTRIM)
#define GFV_VREFINGLOBAL_P2_GLOBALVREFINTRIM(v) \
    (((v) & FM_VREFINGLOBAL_P2_GLOBALVREFINTRIM) >> 10U)

#define FM_VREFINGLOBAL_P2_GLOBALVREFINDAC  (0x7fU << 3U)
#define FV_VREFINGLOBAL_P2_GLOBALVREFINDAC(v) \
    (((v) << 3U) & FM_VREFINGLOBAL_P2_GLOBALVREFINDAC)
#define GFV_VREFINGLOBAL_P2_GLOBALVREFINDAC(v) \
    (((v) & FM_VREFINGLOBAL_P2_GLOBALVREFINDAC) >> 3U)

#define FM_VREFINGLOBAL_P2_GLOBALVREFINSEL  (0x7U << 0U)
#define FV_VREFINGLOBAL_P2_GLOBALVREFINSEL(v) \
    (((v) << 0U) & FM_VREFINGLOBAL_P2_GLOBALVREFINSEL)
#define GFV_VREFINGLOBAL_P2_GLOBALVREFINSEL(v) \
    (((v) & FM_VREFINGLOBAL_P2_GLOBALVREFINSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIWRDATACSDESTMAP_P2_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8002d0U)

#define FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM3    (0x3U << 6U)
#define FV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM3(v) \
    (((v) << 6U) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM3)
#define GFV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM3(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM3) >> 6U)

#define FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM2    (0x3U << 4U)
#define FV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM2(v) \
    (((v) << 4U) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM2)
#define GFV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM2(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM2) >> 4U)

#define FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM1    (0x3U << 2U)
#define FV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM1(v) \
    (((v) << 2U) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM1)
#define GFV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM1(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM1) >> 2U)

#define FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM0    (0x3U << 0U)
#define FV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM0(v) \
    (((v) << 0U) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM0)
#define GFV_DFIWRDATACSDESTMAP_P2_DFIWRDESTM0(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P2_DFIWRDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL2_P2_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800314U)

#define FM_PLLCTRL2_P2_PLLFREQSEL   (0x1fU << 0U)
#define FV_PLLCTRL2_P2_PLLFREQSEL(v) \
    (((v) << 0U) & FM_PLLCTRL2_P2_PLLFREQSEL)
#define GFV_PLLCTRL2_P2_PLLFREQSEL(v) \
    (((v) & FM_PLLCTRL2_P2_PLLFREQSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL1_P2_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x80031cU)

#define FM_PLLCTRL1_P2_PLLCPPROPCTRL    (0xfU << 5U)
#define FV_PLLCTRL1_P2_PLLCPPROPCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL1_P2_PLLCPPROPCTRL)
#define GFV_PLLCTRL1_P2_PLLCPPROPCTRL(v) \
    (((v) & FM_PLLCTRL1_P2_PLLCPPROPCTRL) >> 5U)

#define FM_PLLCTRL1_P2_PLLCPINTCTRL (0x1fU << 0U)
#define FV_PLLCTRL1_P2_PLLCPINTCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL1_P2_PLLCPINTCTRL)
#define GFV_PLLCTRL1_P2_PLLCPINTCTRL(v) \
    (((v) & FM_PLLCTRL1_P2_PLLCPINTCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLTESTMODE_P2_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800328U)

#define FM_PLLTESTMODE_P2_PLLTESTMODE_P2    (0xffffU << 0U)
#define FV_PLLTESTMODE_P2_PLLTESTMODE_P2(v) \
    (((v) << 0U) & FM_PLLTESTMODE_P2_PLLTESTMODE_P2)
#define GFV_PLLTESTMODE_P2_PLLTESTMODE_P2(v) \
    (((v) & FM_PLLTESTMODE_P2_PLLTESTMODE_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL4_P2_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x800330U)

#define FM_PLLCTRL4_P2_PLLCPPROPGSCTRL  (0xfU << 5U)
#define FV_PLLCTRL4_P2_PLLCPPROPGSCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL4_P2_PLLCPPROPGSCTRL)
#define GFV_PLLCTRL4_P2_PLLCPPROPGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P2_PLLCPPROPGSCTRL) >> 5U)

#define FM_PLLCTRL4_P2_PLLCPINTGSCTRL   (0x1fU << 0U)
#define FV_PLLCTRL4_P2_PLLCPINTGSCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL4_P2_PLLCPINTGSCTRL)
#define GFV_PLLCTRL4_P2_PLLCPINTGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P2_PLLCPINTGSCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P2_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0x8003e8U)

#define FM_DFIFREQRATIO_P2_DFIFREQRATIO_P2  (0x3U << 0U)
#define FV_DFIFREQRATIO_P2_DFIFREQRATIO_P2(v) \
    (((v) << 0U) & FM_DFIFREQRATIO_P2_DFIFREQRATIO_P2)
#define GFV_DFIFREQRATIO_P2_DFIFREQRATIO_P2(v) \
    (((v) & FM_DFIFREQRATIO_P2_DFIFREQRATIO_P2) >> 0U)

#define DWC_DDRPHYA_MASTER0_CALUCLKINFO_P3_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00020U)

#define FM_CALUCLKINFO_P3_CALUCLKTICKSPER1US    (0x7ffU << 0U)
#define FV_CALUCLKINFO_P3_CALUCLKTICKSPER1US(v) \
    (((v) << 0U) & FM_CALUCLKINFO_P3_CALUCLKTICKSPER1US)
#define GFV_CALUCLKINFO_P3_CALUCLKTICKSPER1US(v) \
    (((v) & FM_CALUCLKINFO_P3_CALUCLKTICKSPER1US) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY0_P3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc0002cU)

#define FM_SEQ0BDLY0_P3_SEQ0BDLY0_P3    (0xffffU << 0U)
#define FV_SEQ0BDLY0_P3_SEQ0BDLY0_P3(v) \
    (((v) << 0U) & FM_SEQ0BDLY0_P3_SEQ0BDLY0_P3)
#define GFV_SEQ0BDLY0_P3_SEQ0BDLY0_P3(v) \
    (((v) & FM_SEQ0BDLY0_P3_SEQ0BDLY0_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY1_P3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00030U)

#define FM_SEQ0BDLY1_P3_SEQ0BDLY1_P3    (0xffffU << 0U)
#define FV_SEQ0BDLY1_P3_SEQ0BDLY1_P3(v) \
    (((v) << 0U) & FM_SEQ0BDLY1_P3_SEQ0BDLY1_P3)
#define GFV_SEQ0BDLY1_P3_SEQ0BDLY1_P3(v) \
    (((v) & FM_SEQ0BDLY1_P3_SEQ0BDLY1_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY2_P3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00034U)

#define FM_SEQ0BDLY2_P3_SEQ0BDLY2_P3    (0xffffU << 0U)
#define FV_SEQ0BDLY2_P3_SEQ0BDLY2_P3(v) \
    (((v) << 0U) & FM_SEQ0BDLY2_P3_SEQ0BDLY2_P3)
#define GFV_SEQ0BDLY2_P3_SEQ0BDLY2_P3(v) \
    (((v) & FM_SEQ0BDLY2_P3_SEQ0BDLY2_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_SEQ0BDLY3_P3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00038U)

#define FM_SEQ0BDLY3_P3_SEQ0BDLY3_P3    (0xffffU << 0U)
#define FV_SEQ0BDLY3_P3_SEQ0BDLY3_P3(v) \
    (((v) << 0U) & FM_SEQ0BDLY3_P3_SEQ0BDLY3_P3)
#define GFV_SEQ0BDLY3_P3_SEQ0BDLY3_P3(v) \
    (((v) & FM_SEQ0BDLY3_P3_SEQ0BDLY3_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP_P3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00040U)

#define FM_PPTTRAINSETUP_P3_PHYMSTRMAXREQTOACK  (0x7U << 4U)
#define FV_PPTTRAINSETUP_P3_PHYMSTRMAXREQTOACK(v) \
    (((v) << 4U) & FM_PPTTRAINSETUP_P3_PHYMSTRMAXREQTOACK)
#define GFV_PPTTRAINSETUP_P3_PHYMSTRMAXREQTOACK(v) \
    (((v) & FM_PPTTRAINSETUP_P3_PHYMSTRMAXREQTOACK) >> 4U)

#define FM_PPTTRAINSETUP_P3_PHYMSTRTRAININTERVAL    (0xfU << 0U)
#define FV_PPTTRAINSETUP_P3_PHYMSTRTRAININTERVAL(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP_P3_PHYMSTRTRAININTERVAL)
#define GFV_PPTTRAINSETUP_P3_PHYMSTRTRAININTERVAL(v) \
    (((v) & FM_PPTTRAINSETUP_P3_PHYMSTRTRAININTERVAL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PPTTRAINSETUP2_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00044U)

#define FM_PPTTRAINSETUP2_P3_RFU_PPTTRAINSETUP2_P3  (0x7U << 0U)
#define FV_PPTTRAINSETUP2_P3_RFU_PPTTRAINSETUP2_P3(v) \
    (((v) << 0U) & FM_PPTTRAINSETUP2_P3_RFU_PPTTRAINSETUP2_P3)
#define GFV_PPTTRAINSETUP2_P3_RFU_PPTTRAINSETUP2_P3(v) \
    (((v) & FM_PPTTRAINSETUP2_P3_RFU_PPTTRAINSETUP2_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00064U)

#define FM_TRISTATEMODECA_P3_CKDISVAL   (0x3U << 2U)
#define FV_TRISTATEMODECA_P3_CKDISVAL(v) \
    (((v) << 2U) & FM_TRISTATEMODECA_P3_CKDISVAL)
#define GFV_TRISTATEMODECA_P3_CKDISVAL(v) \
    (((v) & FM_TRISTATEMODECA_P3_CKDISVAL) >> 2U)

#define BM_TRISTATEMODECA_P3_DDR2TMODE  (0x01U << 1U)

#define BM_TRISTATEMODECA_P3_DISDYNADRTRI   (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_HWTMRL_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00080U)

#define FM_HWTMRL_P3_HWTMRL_P3  (0x1fU << 0U)
#define FV_HWTMRL_P3_HWTMRL_P3(v) \
    (((v) << 0U) & FM_HWTMRL_P3_HWTMRL_P3)
#define GFV_HWTMRL_P3_HWTMRL_P3(v) \
    (((v) & FM_HWTMRL_P3_HWTMRL_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00090U)

#define BM_DQSPREAMBLECONTROL_P3_WDQSEXTENSION  (0x01U << 8U)

#define BM_DQSPREAMBLECONTROL_P3_LP4STTCPREBRIDGERXEN   (0x01U << 7U)

#define BM_DQSPREAMBLECONTROL_P3_LP4POSTAMBLEEXT    (0x01U << 6U)

#define BM_DQSPREAMBLECONTROL_P3_LP4TGLTWOTCKTXDQSPRE   (0x01U << 5U)

#define FM_DQSPREAMBLECONTROL_P3_POSITIONDFEINIT    (0x7U << 2U)
#define FV_DQSPREAMBLECONTROL_P3_POSITIONDFEINIT(v) \
    (((v) << 2U) & FM_DQSPREAMBLECONTROL_P3_POSITIONDFEINIT)
#define GFV_DQSPREAMBLECONTROL_P3_POSITIONDFEINIT(v) \
    (((v) & FM_DQSPREAMBLECONTROL_P3_POSITIONDFEINIT) >> 2U)

#define BM_DQSPREAMBLECONTROL_P3_TWOTCKTXDQSPRE (0x01U << 1U)

#define BM_DQSPREAMBLECONTROL_P3_TWOTCKRXDQSPRE (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_DMIPINPRESENT_P3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc000b4U)

#define BM_DMIPINPRESENT_P3_RDDBIENABLED    (0x01U << 0U)

#define DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P3_OFF    (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc000b8U)

#define FM_ARDPTRINITVAL_P3_ARDPTRINITVAL_P3    (0xfU << 0U)
#define FV_ARDPTRINITVAL_P3_ARDPTRINITVAL_P3(v) \
    (((v) << 0U) & FM_ARDPTRINITVAL_P3_ARDPTRINITVAL_P3)
#define GFV_ARDPTRINITVAL_P3_ARDPTRINITVAL_P3(v) \
    (((v) & FM_ARDPTRINITVAL_P3_ARDPTRINITVAL_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00158U)

#define FM_PROCODTTIMECTL_P3_PODTTAILWIDTHEXT   (0x3U << 4U)
#define FV_PROCODTTIMECTL_P3_PODTTAILWIDTHEXT(v) \
    (((v) << 4U) & FM_PROCODTTIMECTL_P3_PODTTAILWIDTHEXT)
#define GFV_PROCODTTIMECTL_P3_PODTTAILWIDTHEXT(v) \
    (((v) & FM_PROCODTTIMECTL_P3_PODTTAILWIDTHEXT) >> 4U)

#define FM_PROCODTTIMECTL_P3_PODTSTARTDELAY (0x3U << 2U)
#define FV_PROCODTTIMECTL_P3_PODTSTARTDELAY(v) \
    (((v) << 2U) & FM_PROCODTTIMECTL_P3_PODTSTARTDELAY)
#define GFV_PROCODTTIMECTL_P3_PODTSTARTDELAY(v) \
    (((v) & FM_PROCODTTIMECTL_P3_PODTSTARTDELAY) >> 2U)

#define FM_PROCODTTIMECTL_P3_PODTTAILWIDTH  (0x3U << 0U)
#define FV_PROCODTTIMECTL_P3_PODTTAILWIDTH(v) \
    (((v) << 0U) & FM_PROCODTTIMECTL_P3_PODTTAILWIDTH)
#define GFV_PROCODTTIMECTL_P3_PODTTAILWIDTH(v) \
    (((v) & FM_PROCODTTIMECTL_P3_PODTTAILWIDTH) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLGAINCTL_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc001f0U)

#define FM_DLLGAINCTL_P3_DLLSEEDSEL (0xfU << 8U)
#define FV_DLLGAINCTL_P3_DLLSEEDSEL(v) \
    (((v) << 8U) & FM_DLLGAINCTL_P3_DLLSEEDSEL)
#define GFV_DLLGAINCTL_P3_DLLSEEDSEL(v) \
    (((v) & FM_DLLGAINCTL_P3_DLLSEEDSEL) >> 8U)

#define FM_DLLGAINCTL_P3_DLLGAINTV  (0xfU << 4U)
#define FV_DLLGAINCTL_P3_DLLGAINTV(v) \
    (((v) << 4U) & FM_DLLGAINCTL_P3_DLLGAINTV)
#define GFV_DLLGAINCTL_P3_DLLGAINTV(v) \
    (((v) & FM_DLLGAINCTL_P3_DLLGAINTV) >> 4U)

#define FM_DLLGAINCTL_P3_DLLGAINIV  (0xfU << 0U)
#define FV_DLLGAINCTL_P3_DLLGAINIV(v) \
    (((v) << 0U) & FM_DLLGAINCTL_P3_DLLGAINIV)
#define GFV_DLLGAINCTL_P3_DLLGAINIV(v) \
    (((v) & FM_DLLGAINCTL_P3_DLLGAINIV) >> 0U)

#define DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P3_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc001f4U)

#define FM_DLLLOCKPARAM_P3_RFU_DLLLOCKPARAM_P3  (0x1fffU << 0U)
#define FV_DLLLOCKPARAM_P3_RFU_DLLLOCKPARAM_P3(v) \
    (((v) << 0U) & FM_DLLLOCKPARAM_P3_RFU_DLLLOCKPARAM_P3)
#define GFV_DLLLOCKPARAM_P3_RFU_DLLLOCKPARAM_P3(v) \
    (((v) & FM_DLLLOCKPARAM_P3_RFU_DLLLOCKPARAM_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIRDDATACSDESTMAP_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc002c0U)

#define FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM3    (0x3U << 6U)
#define FV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM3(v) \
    (((v) << 6U) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM3)
#define GFV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM3(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM3) >> 6U)

#define FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM2    (0x3U << 4U)
#define FV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM2(v) \
    (((v) << 4U) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM2)
#define GFV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM2(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM2) >> 4U)

#define FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM1    (0x3U << 2U)
#define FV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM1(v) \
    (((v) << 2U) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM1)
#define GFV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM1(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM1) >> 2U)

#define FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM0    (0x3U << 0U)
#define FV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM0(v) \
    (((v) << 0U) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM0)
#define GFV_DFIRDDATACSDESTMAP_P3_DFIRDDESTM0(v) \
    (((v) & FM_DFIRDDATACSDESTMAP_P3_DFIRDDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P3_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc002c8U)

#define BM_VREFINGLOBAL_P3_GLOBALVREFINMODE (0x01U << 14U)

#define FM_VREFINGLOBAL_P3_GLOBALVREFINTRIM (0xfU << 10U)
#define FV_VREFINGLOBAL_P3_GLOBALVREFINTRIM(v) \
    (((v) << 10U) & FM_VREFINGLOBAL_P3_GLOBALVREFINTRIM)
#define GFV_VREFINGLOBAL_P3_GLOBALVREFINTRIM(v) \
    (((v) & FM_VREFINGLOBAL_P3_GLOBALVREFINTRIM) >> 10U)

#define FM_VREFINGLOBAL_P3_GLOBALVREFINDAC  (0x7fU << 3U)
#define FV_VREFINGLOBAL_P3_GLOBALVREFINDAC(v) \
    (((v) << 3U) & FM_VREFINGLOBAL_P3_GLOBALVREFINDAC)
#define GFV_VREFINGLOBAL_P3_GLOBALVREFINDAC(v) \
    (((v) & FM_VREFINGLOBAL_P3_GLOBALVREFINDAC) >> 3U)

#define FM_VREFINGLOBAL_P3_GLOBALVREFINSEL  (0x7U << 0U)
#define FV_VREFINGLOBAL_P3_GLOBALVREFINSEL(v) \
    (((v) << 0U) & FM_VREFINGLOBAL_P3_GLOBALVREFINSEL)
#define GFV_VREFINGLOBAL_P3_GLOBALVREFINSEL(v) \
    (((v) & FM_VREFINGLOBAL_P3_GLOBALVREFINSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIWRDATACSDESTMAP_P3_OFF   (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc002d0U)

#define FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM3    (0x3U << 6U)
#define FV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM3(v) \
    (((v) << 6U) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM3)
#define GFV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM3(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM3) >> 6U)

#define FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM2    (0x3U << 4U)
#define FV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM2(v) \
    (((v) << 4U) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM2)
#define GFV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM2(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM2) >> 4U)

#define FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM1    (0x3U << 2U)
#define FV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM1(v) \
    (((v) << 2U) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM1)
#define GFV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM1(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM1) >> 2U)

#define FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM0    (0x3U << 0U)
#define FV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM0(v) \
    (((v) << 0U) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM0)
#define GFV_DFIWRDATACSDESTMAP_P3_DFIWRDESTM0(v) \
    (((v) & FM_DFIWRDATACSDESTMAP_P3_DFIWRDESTM0) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL2_P3_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00314U)

#define FM_PLLCTRL2_P3_PLLFREQSEL   (0x1fU << 0U)
#define FV_PLLCTRL2_P3_PLLFREQSEL(v) \
    (((v) << 0U) & FM_PLLCTRL2_P3_PLLFREQSEL)
#define GFV_PLLCTRL2_P3_PLLFREQSEL(v) \
    (((v) & FM_PLLCTRL2_P3_PLLFREQSEL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL1_P3_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc0031cU)

#define FM_PLLCTRL1_P3_PLLCPPROPCTRL    (0xfU << 5U)
#define FV_PLLCTRL1_P3_PLLCPPROPCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL1_P3_PLLCPPROPCTRL)
#define GFV_PLLCTRL1_P3_PLLCPPROPCTRL(v) \
    (((v) & FM_PLLCTRL1_P3_PLLCPPROPCTRL) >> 5U)

#define FM_PLLCTRL1_P3_PLLCPINTCTRL (0x1fU << 0U)
#define FV_PLLCTRL1_P3_PLLCPINTCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL1_P3_PLLCPINTCTRL)
#define GFV_PLLCTRL1_P3_PLLCPINTCTRL(v) \
    (((v) & FM_PLLCTRL1_P3_PLLCPINTCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLTESTMODE_P3_OFF  (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00328U)

#define FM_PLLTESTMODE_P3_PLLTESTMODE_P3    (0xffffU << 0U)
#define FV_PLLTESTMODE_P3_PLLTESTMODE_P3(v) \
    (((v) << 0U) & FM_PLLTESTMODE_P3_PLLTESTMODE_P3)
#define GFV_PLLTESTMODE_P3_PLLTESTMODE_P3(v) \
    (((v) & FM_PLLTESTMODE_P3_PLLTESTMODE_P3) >> 0U)

#define DWC_DDRPHYA_MASTER0_PLLCTRL4_P3_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc00330U)

#define FM_PLLCTRL4_P3_PLLCPPROPGSCTRL  (0xfU << 5U)
#define FV_PLLCTRL4_P3_PLLCPPROPGSCTRL(v) \
    (((v) << 5U) & FM_PLLCTRL4_P3_PLLCPPROPGSCTRL)
#define GFV_PLLCTRL4_P3_PLLCPPROPGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P3_PLLCPPROPGSCTRL) >> 5U)

#define FM_PLLCTRL4_P3_PLLCPINTGSCTRL   (0x1fU << 0U)
#define FV_PLLCTRL4_P3_PLLCPINTGSCTRL(v) \
    (((v) << 0U) & FM_PLLCTRL4_P3_PLLCPINTGSCTRL)
#define GFV_PLLCTRL4_P3_PLLCPINTGSCTRL(v) \
    (((v) & FM_PLLCTRL4_P3_PLLCPINTGSCTRL) >> 0U)

#define DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P3_OFF (GRP_DWC_DDRPHYA_MASTER0_BASE + 0xc003e8U)

#define FM_DFIFREQRATIO_P3_DFIFREQRATIO_P3  (0x3U << 0U)
#define FV_DFIFREQRATIO_P3_DFIFREQRATIO_P3(v) \
    (((v) << 0U) & FM_DFIFREQRATIO_P3_DFIFREQRATIO_P3)
#define GFV_DFIFREQRATIO_P3_DFIFREQRATIO_P3(v) \
    (((v) & FM_DFIFREQRATIO_P3_DFIFREQRATIO_P3) >> 0U)

#define DWC_DDRPHYA_PPGC0_PPGCCTRL1_OFF (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x44U)

#define FM_PPGCCTRL1_RFU_PPGCCTRL1  (0xfU << 1U)
#define FV_PPGCCTRL1_RFU_PPGCCTRL1(v) \
    (((v) << 1U) & FM_PPGCCTRL1_RFU_PPGCCTRL1)
#define GFV_PPGCCTRL1_RFU_PPGCCTRL1(v) \
    (((v) & FM_PPGCCTRL1_RFU_PPGCCTRL1) >> 1U)

#define DWC_DDRPHYA_PPGC0_PPGCLANE2CRCINMAP0_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x54U)

#define FM_PPGCLANE2CRCINMAP0_RFU_PPGCLANE2CRCINMAP0    (0xfffU << 0U)
#define FV_PPGCLANE2CRCINMAP0_RFU_PPGCLANE2CRCINMAP0(v) \
    (((v) << 0U) & FM_PPGCLANE2CRCINMAP0_RFU_PPGCLANE2CRCINMAP0)
#define GFV_PPGCLANE2CRCINMAP0_RFU_PPGCLANE2CRCINMAP0(v) \
    (((v) & FM_PPGCLANE2CRCINMAP0_RFU_PPGCLANE2CRCINMAP0) >> 0U)

#define DWC_DDRPHYA_PPGC0_PPGCLANE2CRCINMAP1_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x58U)

#define FM_PPGCLANE2CRCINMAP1_RFU_PPGCLANE2CRCINMAP1    (0xfffU << 0U)
#define FV_PPGCLANE2CRCINMAP1_RFU_PPGCLANE2CRCINMAP1(v) \
    (((v) << 0U) & FM_PPGCLANE2CRCINMAP1_RFU_PPGCLANE2CRCINMAP1)
#define GFV_PPGCLANE2CRCINMAP1_RFU_PPGCLANE2CRCINMAP1(v) \
    (((v) & FM_PPGCLANE2CRCINMAP1_RFU_PPGCLANE2CRCINMAP1) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I0_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x90U)

#define FM_PRBSTAPDLY0_I0_PRBSTAPDLY0_I0    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I0_PRBSTAPDLY0_I0(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I0_PRBSTAPDLY0_I0)
#define GFV_PRBSTAPDLY0_I0_PRBSTAPDLY0_I0(v) \
    (((v) & FM_PRBSTAPDLY0_I0_PRBSTAPDLY0_I0) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I0_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x94U)

#define FM_PRBSTAPDLY1_I0_PRBSTAPDLY1_I0    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I0_PRBSTAPDLY1_I0(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I0_PRBSTAPDLY1_I0)
#define GFV_PRBSTAPDLY1_I0_PRBSTAPDLY1_I0(v) \
    (((v) & FM_PRBSTAPDLY1_I0_PRBSTAPDLY1_I0) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I0_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x98U)

#define FM_PRBSTAPDLY2_I0_PRBSTAPDLY2_I0    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I0_PRBSTAPDLY2_I0(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I0_PRBSTAPDLY2_I0)
#define GFV_PRBSTAPDLY2_I0_PRBSTAPDLY2_I0(v) \
    (((v) & FM_PRBSTAPDLY2_I0_PRBSTAPDLY2_I0) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I0_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x9cU)

#define FM_PRBSTAPDLY3_I0_PRBSTAPDLY3_I0    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I0_PRBSTAPDLY3_I0(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I0_PRBSTAPDLY3_I0)
#define GFV_PRBSTAPDLY3_I0_PRBSTAPDLY3_I0(v) \
    (((v) & FM_PRBSTAPDLY3_I0_PRBSTAPDLY3_I0) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE0_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xc0U)

#define FM_GENPRBSBYTE0_GENPRBSBYTE0    (0xffffU << 0U)
#define FV_GENPRBSBYTE0_GENPRBSBYTE0(v) \
    (((v) << 0U) & FM_GENPRBSBYTE0_GENPRBSBYTE0)
#define GFV_GENPRBSBYTE0_GENPRBSBYTE0(v) \
    (((v) & FM_GENPRBSBYTE0_GENPRBSBYTE0) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE1_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xc4U)

#define FM_GENPRBSBYTE1_GENPRBSBYTE1    (0xffffU << 0U)
#define FV_GENPRBSBYTE1_GENPRBSBYTE1(v) \
    (((v) << 0U) & FM_GENPRBSBYTE1_GENPRBSBYTE1)
#define GFV_GENPRBSBYTE1_GENPRBSBYTE1(v) \
    (((v) & FM_GENPRBSBYTE1_GENPRBSBYTE1) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE2_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xc8U)

#define FM_GENPRBSBYTE2_GENPRBSBYTE2    (0xffffU << 0U)
#define FV_GENPRBSBYTE2_GENPRBSBYTE2(v) \
    (((v) << 0U) & FM_GENPRBSBYTE2_GENPRBSBYTE2)
#define GFV_GENPRBSBYTE2_GENPRBSBYTE2(v) \
    (((v) & FM_GENPRBSBYTE2_GENPRBSBYTE2) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE3_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xccU)

#define FM_GENPRBSBYTE3_GENPRBSBYTE3    (0xffffU << 0U)
#define FV_GENPRBSBYTE3_GENPRBSBYTE3(v) \
    (((v) << 0U) & FM_GENPRBSBYTE3_GENPRBSBYTE3)
#define GFV_GENPRBSBYTE3_GENPRBSBYTE3(v) \
    (((v) & FM_GENPRBSBYTE3_GENPRBSBYTE3) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE4_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xd0U)

#define FM_GENPRBSBYTE4_GENPRBSBYTE4    (0xffffU << 0U)
#define FV_GENPRBSBYTE4_GENPRBSBYTE4(v) \
    (((v) << 0U) & FM_GENPRBSBYTE4_GENPRBSBYTE4)
#define GFV_GENPRBSBYTE4_GENPRBSBYTE4(v) \
    (((v) & FM_GENPRBSBYTE4_GENPRBSBYTE4) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE5_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xd4U)

#define FM_GENPRBSBYTE5_GENPRBSBYTE5    (0xffffU << 0U)
#define FV_GENPRBSBYTE5_GENPRBSBYTE5(v) \
    (((v) << 0U) & FM_GENPRBSBYTE5_GENPRBSBYTE5)
#define GFV_GENPRBSBYTE5_GENPRBSBYTE5(v) \
    (((v) & FM_GENPRBSBYTE5_GENPRBSBYTE5) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE6_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xd8U)

#define FM_GENPRBSBYTE6_GENPRBSBYTE6    (0xffffU << 0U)
#define FV_GENPRBSBYTE6_GENPRBSBYTE6(v) \
    (((v) << 0U) & FM_GENPRBSBYTE6_GENPRBSBYTE6)
#define GFV_GENPRBSBYTE6_GENPRBSBYTE6(v) \
    (((v) & FM_GENPRBSBYTE6_GENPRBSBYTE6) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE7_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xdcU)

#define FM_GENPRBSBYTE7_GENPRBSBYTE7    (0xffffU << 0U)
#define FV_GENPRBSBYTE7_GENPRBSBYTE7(v) \
    (((v) << 0U) & FM_GENPRBSBYTE7_GENPRBSBYTE7)
#define GFV_GENPRBSBYTE7_GENPRBSBYTE7(v) \
    (((v) & FM_GENPRBSBYTE7_GENPRBSBYTE7) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE8_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xe0U)

#define FM_GENPRBSBYTE8_GENPRBSBYTE8    (0xffffU << 0U)
#define FV_GENPRBSBYTE8_GENPRBSBYTE8(v) \
    (((v) << 0U) & FM_GENPRBSBYTE8_GENPRBSBYTE8)
#define GFV_GENPRBSBYTE8_GENPRBSBYTE8(v) \
    (((v) & FM_GENPRBSBYTE8_GENPRBSBYTE8) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE9_OFF  (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xe4U)

#define FM_GENPRBSBYTE9_GENPRBSBYTE9    (0xffffU << 0U)
#define FV_GENPRBSBYTE9_GENPRBSBYTE9(v) \
    (((v) << 0U) & FM_GENPRBSBYTE9_GENPRBSBYTE9)
#define GFV_GENPRBSBYTE9_GENPRBSBYTE9(v) \
    (((v) & FM_GENPRBSBYTE9_GENPRBSBYTE9) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE10_OFF (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xe8U)

#define FM_GENPRBSBYTE10_GENPRBSBYTE10  (0xffffU << 0U)
#define FV_GENPRBSBYTE10_GENPRBSBYTE10(v) \
    (((v) << 0U) & FM_GENPRBSBYTE10_GENPRBSBYTE10)
#define GFV_GENPRBSBYTE10_GENPRBSBYTE10(v) \
    (((v) & FM_GENPRBSBYTE10_GENPRBSBYTE10) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE11_OFF (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xecU)

#define FM_GENPRBSBYTE11_GENPRBSBYTE11  (0xffffU << 0U)
#define FV_GENPRBSBYTE11_GENPRBSBYTE11(v) \
    (((v) << 0U) & FM_GENPRBSBYTE11_GENPRBSBYTE11)
#define GFV_GENPRBSBYTE11_GENPRBSBYTE11(v) \
    (((v) & FM_GENPRBSBYTE11_GENPRBSBYTE11) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE12_OFF (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xf0U)

#define FM_GENPRBSBYTE12_GENPRBSBYTE12  (0xffffU << 0U)
#define FV_GENPRBSBYTE12_GENPRBSBYTE12(v) \
    (((v) << 0U) & FM_GENPRBSBYTE12_GENPRBSBYTE12)
#define GFV_GENPRBSBYTE12_GENPRBSBYTE12(v) \
    (((v) & FM_GENPRBSBYTE12_GENPRBSBYTE12) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE13_OFF (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xf4U)

#define FM_GENPRBSBYTE13_GENPRBSBYTE13  (0xffffU << 0U)
#define FV_GENPRBSBYTE13_GENPRBSBYTE13(v) \
    (((v) << 0U) & FM_GENPRBSBYTE13_GENPRBSBYTE13)
#define GFV_GENPRBSBYTE13_GENPRBSBYTE13(v) \
    (((v) & FM_GENPRBSBYTE13_GENPRBSBYTE13) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE14_OFF (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xf8U)

#define FM_GENPRBSBYTE14_GENPRBSBYTE14  (0xffffU << 0U)
#define FV_GENPRBSBYTE14_GENPRBSBYTE14(v) \
    (((v) << 0U) & FM_GENPRBSBYTE14_GENPRBSBYTE14)
#define GFV_GENPRBSBYTE14_GENPRBSBYTE14(v) \
    (((v) & FM_GENPRBSBYTE14_GENPRBSBYTE14) >> 0U)

#define DWC_DDRPHYA_PPGC0_GENPRBSBYTE15_OFF (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xfcU)

#define FM_GENPRBSBYTE15_GENPRBSBYTE15  (0xffffU << 0U)
#define FV_GENPRBSBYTE15_GENPRBSBYTE15(v) \
    (((v) << 0U) & FM_GENPRBSBYTE15_GENPRBSBYTE15)
#define GFV_GENPRBSBYTE15_GENPRBSBYTE15(v) \
    (((v) & FM_GENPRBSBYTE15_GENPRBSBYTE15) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSGENCTL_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x180U)

#define FM_PRBSGENCTL_RFU_PRBSGENCTL    (0x7fU << 0U)
#define FV_PRBSGENCTL_RFU_PRBSGENCTL(v) \
    (((v) << 0U) & FM_PRBSGENCTL_RFU_PRBSGENCTL)
#define GFV_PRBSGENCTL_RFU_PRBSGENCTL(v) \
    (((v) & FM_PRBSGENCTL_RFU_PRBSGENCTL) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSGENSTATELO_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x184U)

#define FM_PRBSGENSTATELO_PRBSGENSTATELO    (0xffffU << 0U)
#define FV_PRBSGENSTATELO_PRBSGENSTATELO(v) \
    (((v) << 0U) & FM_PRBSGENSTATELO_PRBSGENSTATELO)
#define GFV_PRBSGENSTATELO_PRBSGENSTATELO(v) \
    (((v) & FM_PRBSGENSTATELO_PRBSGENSTATELO) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSGENSTATEHI_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x188U)

#define FM_PRBSGENSTATEHI_PRBSGENSTATEHI    (0x7fU << 0U)
#define FV_PRBSGENSTATEHI_PRBSGENSTATEHI(v) \
    (((v) << 0U) & FM_PRBSGENSTATEHI_PRBSGENSTATEHI)
#define GFV_PRBSGENSTATEHI_PRBSGENSTATEHI(v) \
    (((v) & FM_PRBSGENSTATEHI_PRBSGENSTATEHI) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSCHKSTATELO_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x18cU)

#define FM_PRBSCHKSTATELO_PRBSCHKSTATELO    (0xffffU << 0U)
#define FV_PRBSCHKSTATELO_PRBSCHKSTATELO(v) \
    (((v) << 0U) & FM_PRBSCHKSTATELO_PRBSCHKSTATELO)
#define GFV_PRBSCHKSTATELO_PRBSCHKSTATELO(v) \
    (((v) & FM_PRBSCHKSTATELO_PRBSCHKSTATELO) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSCHKSTATEHI_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x190U)

#define FM_PRBSCHKSTATEHI_PRBSCHKSTATEHI    (0x7fU << 0U)
#define FV_PRBSCHKSTATEHI_PRBSCHKSTATEHI(v) \
    (((v) << 0U) & FM_PRBSCHKSTATEHI_PRBSCHKSTATEHI)
#define GFV_PRBSCHKSTATEHI_PRBSCHKSTATEHI(v) \
    (((v) & FM_PRBSCHKSTATEHI_PRBSCHKSTATEHI) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSGENCTL1_OFF   (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x194U)

#define FM_PRBSGENCTL1_RFU_PRBSGENCTL1  (0x1ffU << 0U)
#define FV_PRBSGENCTL1_RFU_PRBSGENCTL1(v) \
    (((v) << 0U) & FM_PRBSGENCTL1_RFU_PRBSGENCTL1)
#define GFV_PRBSGENCTL1_RFU_PRBSGENCTL1(v) \
    (((v) & FM_PRBSGENCTL1_RFU_PRBSGENCTL1) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSGENCTL2_OFF   (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x198U)

#define FM_PRBSGENCTL2_RFU_PRBSGENCTL2  (0xffffU << 0U)
#define FV_PRBSGENCTL2_RFU_PRBSGENCTL2(v) \
    (((v) << 0U) & FM_PRBSGENCTL2_RFU_PRBSGENCTL2)
#define GFV_PRBSGENCTL2_RFU_PRBSGENCTL2(v) \
    (((v) & FM_PRBSGENCTL2_RFU_PRBSGENCTL2) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I1_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x490U)

#define FM_PRBSTAPDLY0_I1_PRBSTAPDLY0_I1    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I1_PRBSTAPDLY0_I1(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I1_PRBSTAPDLY0_I1)
#define GFV_PRBSTAPDLY0_I1_PRBSTAPDLY0_I1(v) \
    (((v) & FM_PRBSTAPDLY0_I1_PRBSTAPDLY0_I1) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I1_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x494U)

#define FM_PRBSTAPDLY1_I1_PRBSTAPDLY1_I1    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I1_PRBSTAPDLY1_I1(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I1_PRBSTAPDLY1_I1)
#define GFV_PRBSTAPDLY1_I1_PRBSTAPDLY1_I1(v) \
    (((v) & FM_PRBSTAPDLY1_I1_PRBSTAPDLY1_I1) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I1_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x498U)

#define FM_PRBSTAPDLY2_I1_PRBSTAPDLY2_I1    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I1_PRBSTAPDLY2_I1(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I1_PRBSTAPDLY2_I1)
#define GFV_PRBSTAPDLY2_I1_PRBSTAPDLY2_I1(v) \
    (((v) & FM_PRBSTAPDLY2_I1_PRBSTAPDLY2_I1) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I1_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x49cU)

#define FM_PRBSTAPDLY3_I1_PRBSTAPDLY3_I1    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I1_PRBSTAPDLY3_I1(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I1_PRBSTAPDLY3_I1)
#define GFV_PRBSTAPDLY3_I1_PRBSTAPDLY3_I1(v) \
    (((v) & FM_PRBSTAPDLY3_I1_PRBSTAPDLY3_I1) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I2_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x890U)

#define FM_PRBSTAPDLY0_I2_PRBSTAPDLY0_I2    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I2_PRBSTAPDLY0_I2(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I2_PRBSTAPDLY0_I2)
#define GFV_PRBSTAPDLY0_I2_PRBSTAPDLY0_I2(v) \
    (((v) & FM_PRBSTAPDLY0_I2_PRBSTAPDLY0_I2) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I2_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x894U)

#define FM_PRBSTAPDLY1_I2_PRBSTAPDLY1_I2    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I2_PRBSTAPDLY1_I2(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I2_PRBSTAPDLY1_I2)
#define GFV_PRBSTAPDLY1_I2_PRBSTAPDLY1_I2(v) \
    (((v) & FM_PRBSTAPDLY1_I2_PRBSTAPDLY1_I2) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I2_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x898U)

#define FM_PRBSTAPDLY2_I2_PRBSTAPDLY2_I2    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I2_PRBSTAPDLY2_I2(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I2_PRBSTAPDLY2_I2)
#define GFV_PRBSTAPDLY2_I2_PRBSTAPDLY2_I2(v) \
    (((v) & FM_PRBSTAPDLY2_I2_PRBSTAPDLY2_I2) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I2_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x89cU)

#define FM_PRBSTAPDLY3_I2_PRBSTAPDLY3_I2    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I2_PRBSTAPDLY3_I2(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I2_PRBSTAPDLY3_I2)
#define GFV_PRBSTAPDLY3_I2_PRBSTAPDLY3_I2(v) \
    (((v) & FM_PRBSTAPDLY3_I2_PRBSTAPDLY3_I2) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I3_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xc90U)

#define FM_PRBSTAPDLY0_I3_PRBSTAPDLY0_I3    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I3_PRBSTAPDLY0_I3(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I3_PRBSTAPDLY0_I3)
#define GFV_PRBSTAPDLY0_I3_PRBSTAPDLY0_I3(v) \
    (((v) & FM_PRBSTAPDLY0_I3_PRBSTAPDLY0_I3) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I3_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xc94U)

#define FM_PRBSTAPDLY1_I3_PRBSTAPDLY1_I3    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I3_PRBSTAPDLY1_I3(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I3_PRBSTAPDLY1_I3)
#define GFV_PRBSTAPDLY1_I3_PRBSTAPDLY1_I3(v) \
    (((v) & FM_PRBSTAPDLY1_I3_PRBSTAPDLY1_I3) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I3_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xc98U)

#define FM_PRBSTAPDLY2_I3_PRBSTAPDLY2_I3    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I3_PRBSTAPDLY2_I3(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I3_PRBSTAPDLY2_I3)
#define GFV_PRBSTAPDLY2_I3_PRBSTAPDLY2_I3(v) \
    (((v) & FM_PRBSTAPDLY2_I3_PRBSTAPDLY2_I3) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I3_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0xc9cU)

#define FM_PRBSTAPDLY3_I3_PRBSTAPDLY3_I3    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I3_PRBSTAPDLY3_I3(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I3_PRBSTAPDLY3_I3)
#define GFV_PRBSTAPDLY3_I3_PRBSTAPDLY3_I3(v) \
    (((v) & FM_PRBSTAPDLY3_I3_PRBSTAPDLY3_I3) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I4_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1090U)

#define FM_PRBSTAPDLY0_I4_PRBSTAPDLY0_I4    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I4_PRBSTAPDLY0_I4(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I4_PRBSTAPDLY0_I4)
#define GFV_PRBSTAPDLY0_I4_PRBSTAPDLY0_I4(v) \
    (((v) & FM_PRBSTAPDLY0_I4_PRBSTAPDLY0_I4) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I4_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1094U)

#define FM_PRBSTAPDLY1_I4_PRBSTAPDLY1_I4    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I4_PRBSTAPDLY1_I4(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I4_PRBSTAPDLY1_I4)
#define GFV_PRBSTAPDLY1_I4_PRBSTAPDLY1_I4(v) \
    (((v) & FM_PRBSTAPDLY1_I4_PRBSTAPDLY1_I4) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I4_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1098U)

#define FM_PRBSTAPDLY2_I4_PRBSTAPDLY2_I4    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I4_PRBSTAPDLY2_I4(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I4_PRBSTAPDLY2_I4)
#define GFV_PRBSTAPDLY2_I4_PRBSTAPDLY2_I4(v) \
    (((v) & FM_PRBSTAPDLY2_I4_PRBSTAPDLY2_I4) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I4_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x109cU)

#define FM_PRBSTAPDLY3_I4_PRBSTAPDLY3_I4    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I4_PRBSTAPDLY3_I4(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I4_PRBSTAPDLY3_I4)
#define GFV_PRBSTAPDLY3_I4_PRBSTAPDLY3_I4(v) \
    (((v) & FM_PRBSTAPDLY3_I4_PRBSTAPDLY3_I4) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I5_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1490U)

#define FM_PRBSTAPDLY0_I5_PRBSTAPDLY0_I5    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I5_PRBSTAPDLY0_I5(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I5_PRBSTAPDLY0_I5)
#define GFV_PRBSTAPDLY0_I5_PRBSTAPDLY0_I5(v) \
    (((v) & FM_PRBSTAPDLY0_I5_PRBSTAPDLY0_I5) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I5_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1494U)

#define FM_PRBSTAPDLY1_I5_PRBSTAPDLY1_I5    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I5_PRBSTAPDLY1_I5(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I5_PRBSTAPDLY1_I5)
#define GFV_PRBSTAPDLY1_I5_PRBSTAPDLY1_I5(v) \
    (((v) & FM_PRBSTAPDLY1_I5_PRBSTAPDLY1_I5) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I5_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1498U)

#define FM_PRBSTAPDLY2_I5_PRBSTAPDLY2_I5    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I5_PRBSTAPDLY2_I5(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I5_PRBSTAPDLY2_I5)
#define GFV_PRBSTAPDLY2_I5_PRBSTAPDLY2_I5(v) \
    (((v) & FM_PRBSTAPDLY2_I5_PRBSTAPDLY2_I5) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I5_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x149cU)

#define FM_PRBSTAPDLY3_I5_PRBSTAPDLY3_I5    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I5_PRBSTAPDLY3_I5(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I5_PRBSTAPDLY3_I5)
#define GFV_PRBSTAPDLY3_I5_PRBSTAPDLY3_I5(v) \
    (((v) & FM_PRBSTAPDLY3_I5_PRBSTAPDLY3_I5) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I6_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1890U)

#define FM_PRBSTAPDLY0_I6_PRBSTAPDLY0_I6    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I6_PRBSTAPDLY0_I6(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I6_PRBSTAPDLY0_I6)
#define GFV_PRBSTAPDLY0_I6_PRBSTAPDLY0_I6(v) \
    (((v) & FM_PRBSTAPDLY0_I6_PRBSTAPDLY0_I6) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I6_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1894U)

#define FM_PRBSTAPDLY1_I6_PRBSTAPDLY1_I6    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I6_PRBSTAPDLY1_I6(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I6_PRBSTAPDLY1_I6)
#define GFV_PRBSTAPDLY1_I6_PRBSTAPDLY1_I6(v) \
    (((v) & FM_PRBSTAPDLY1_I6_PRBSTAPDLY1_I6) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I6_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1898U)

#define FM_PRBSTAPDLY2_I6_PRBSTAPDLY2_I6    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I6_PRBSTAPDLY2_I6(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I6_PRBSTAPDLY2_I6)
#define GFV_PRBSTAPDLY2_I6_PRBSTAPDLY2_I6(v) \
    (((v) & FM_PRBSTAPDLY2_I6_PRBSTAPDLY2_I6) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I6_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x189cU)

#define FM_PRBSTAPDLY3_I6_PRBSTAPDLY3_I6    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I6_PRBSTAPDLY3_I6(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I6_PRBSTAPDLY3_I6)
#define GFV_PRBSTAPDLY3_I6_PRBSTAPDLY3_I6(v) \
    (((v) & FM_PRBSTAPDLY3_I6_PRBSTAPDLY3_I6) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I7_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1c90U)

#define FM_PRBSTAPDLY0_I7_PRBSTAPDLY0_I7    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I7_PRBSTAPDLY0_I7(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I7_PRBSTAPDLY0_I7)
#define GFV_PRBSTAPDLY0_I7_PRBSTAPDLY0_I7(v) \
    (((v) & FM_PRBSTAPDLY0_I7_PRBSTAPDLY0_I7) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I7_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1c94U)

#define FM_PRBSTAPDLY1_I7_PRBSTAPDLY1_I7    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I7_PRBSTAPDLY1_I7(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I7_PRBSTAPDLY1_I7)
#define GFV_PRBSTAPDLY1_I7_PRBSTAPDLY1_I7(v) \
    (((v) & FM_PRBSTAPDLY1_I7_PRBSTAPDLY1_I7) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I7_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1c98U)

#define FM_PRBSTAPDLY2_I7_PRBSTAPDLY2_I7    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I7_PRBSTAPDLY2_I7(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I7_PRBSTAPDLY2_I7)
#define GFV_PRBSTAPDLY2_I7_PRBSTAPDLY2_I7(v) \
    (((v) & FM_PRBSTAPDLY2_I7_PRBSTAPDLY2_I7) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I7_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x1c9cU)

#define FM_PRBSTAPDLY3_I7_PRBSTAPDLY3_I7    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I7_PRBSTAPDLY3_I7(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I7_PRBSTAPDLY3_I7)
#define GFV_PRBSTAPDLY3_I7_PRBSTAPDLY3_I7(v) \
    (((v) & FM_PRBSTAPDLY3_I7_PRBSTAPDLY3_I7) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY0_I8_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x2090U)

#define FM_PRBSTAPDLY0_I8_PRBSTAPDLY0_I8    (0xffffU << 0U)
#define FV_PRBSTAPDLY0_I8_PRBSTAPDLY0_I8(v) \
    (((v) << 0U) & FM_PRBSTAPDLY0_I8_PRBSTAPDLY0_I8)
#define GFV_PRBSTAPDLY0_I8_PRBSTAPDLY0_I8(v) \
    (((v) & FM_PRBSTAPDLY0_I8_PRBSTAPDLY0_I8) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY1_I8_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x2094U)

#define FM_PRBSTAPDLY1_I8_PRBSTAPDLY1_I8    (0xffffU << 0U)
#define FV_PRBSTAPDLY1_I8_PRBSTAPDLY1_I8(v) \
    (((v) << 0U) & FM_PRBSTAPDLY1_I8_PRBSTAPDLY1_I8)
#define GFV_PRBSTAPDLY1_I8_PRBSTAPDLY1_I8(v) \
    (((v) & FM_PRBSTAPDLY1_I8_PRBSTAPDLY1_I8) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY2_I8_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x2098U)

#define FM_PRBSTAPDLY2_I8_PRBSTAPDLY2_I8    (0xffffU << 0U)
#define FV_PRBSTAPDLY2_I8_PRBSTAPDLY2_I8(v) \
    (((v) << 0U) & FM_PRBSTAPDLY2_I8_PRBSTAPDLY2_I8)
#define GFV_PRBSTAPDLY2_I8_PRBSTAPDLY2_I8(v) \
    (((v) & FM_PRBSTAPDLY2_I8_PRBSTAPDLY2_I8) >> 0U)

#define DWC_DDRPHYA_PPGC0_PRBSTAPDLY3_I8_OFF    (GRP_DWC_DDRPHYA_PPGC0_BASE + 0x209cU)

#define FM_PRBSTAPDLY3_I8_PRBSTAPDLY3_I8    (0xffffU << 0U)
#define FV_PRBSTAPDLY3_I8_PRBSTAPDLY3_I8(v) \
    (((v) << 0U) & FM_PRBSTAPDLY3_I8_PRBSTAPDLY3_I8)
#define GFV_PRBSTAPDLY3_I8_PRBSTAPDLY3_I8(v) \
    (((v) & FM_PRBSTAPDLY3_I8_PRBSTAPDLY3_I8) >> 0U)


#endif  /* __DWC_DDRPHY_TOP_REG_H__ */
