#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Feb  5 16:43:13 2025
# Process ID: 18444
# Current directory: D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15816 D:\project\SoC\winter_lab\sequential\uart_receiver\baud_rate_generator\baud_rate_generator.xpr
# Log file: D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/vivado.log
# Journal file: D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator\vivado.jou
# Running On: DESKTOP-QHOD7IL, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 21305 MB
#-----------------------------------------------------------
start_gui
open_project D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.082 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'baud_rate_generator_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'baud_rate_generator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj baud_rate_generator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.srcs/sources_1/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.srcs/sim_1/new/test_baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot baud_rate_generator_tb_behav xil_defaultlib.baud_rate_generator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot baud_rate_generator_tb_behav xil_defaultlib.baud_rate_generator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_generator
Compiling module xil_defaultlib.baud_rate_generator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot baud_rate_generator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/SoC/winter_lab/sequential/uart_receiver/baud_rate_generator/baud_rate_generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "baud_rate_generator_tb_behav -key {Behavioral:sim_1:Functional:baud_rate_generator_tb} -tclbatch {baud_rate_generator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source baud_rate_generator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=0 | clk=0 | rst=1 | baud_rate_signal=0 | counter=   19
Time=5000 | clk=1 | rst=1 | baud_rate_signal=0 | counter=   19
Time=10000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   19
Time=15000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   18
Time=20000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   18
Time=25000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   17
Time=30000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   17
Time=35000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   16
Time=40000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   16
Time=45000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   15
Time=50000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   15
Time=55000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   14
Time=60000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   14
Time=65000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   13
Time=70000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   13
Time=75000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   12
Time=80000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   12
Time=85000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   11
Time=90000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   11
Time=95000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   10
Time=100000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   10
Time=105000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    9
Time=110000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    9
Time=115000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    8
Time=120000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    8
Time=125000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    7
Time=130000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    7
Time=135000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    6
Time=140000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    6
Time=145000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    5
Time=150000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    5
Time=155000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    4
Time=160000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    4
Time=165000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    3
Time=170000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    3
Time=175000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    2
Time=180000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    2
Time=185000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    1
Time=190000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    1
Time=195000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    0
Time=200000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    0
Time=205000 | clk=1 | rst=0 | baud_rate_signal=1 | counter=   19
Time=210000 | clk=0 | rst=0 | baud_rate_signal=1 | counter=   19
Time=215000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   18
Time=220000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   18
Time=225000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   17
Time=230000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   17
Time=235000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   16
Time=240000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   16
Time=245000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   15
Time=250000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   15
Time=255000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   14
Time=260000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   14
Time=265000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   13
Time=270000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   13
Time=275000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   12
Time=280000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   12
Time=285000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   11
Time=290000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   11
Time=295000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   10
Time=300000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   10
Time=305000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    9
Time=310000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    9
Time=315000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    8
Time=320000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    8
Time=325000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    7
Time=330000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    7
Time=335000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    6
Time=340000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    6
Time=345000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    5
Time=350000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    5
Time=355000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    4
Time=360000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    4
Time=365000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    3
Time=370000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    3
Time=375000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    2
Time=380000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    2
Time=385000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    1
Time=390000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    1
Time=395000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    0
Time=400000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    0
Time=405000 | clk=1 | rst=0 | baud_rate_signal=1 | counter=   19
Time=410000 | clk=0 | rst=0 | baud_rate_signal=1 | counter=   19
Time=415000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   18
Time=420000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   18
Time=425000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   17
Time=430000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   17
Time=435000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   16
Time=440000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   16
Time=445000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   15
Time=450000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   15
Time=455000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   14
Time=460000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   14
Time=465000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   13
Time=470000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   13
Time=475000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   12
Time=480000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   12
Time=485000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   11
Time=490000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   11
Time=495000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   10
Time=500000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   10
Time=505000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    9
Time=510000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    9
Time=515000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    8
Time=520000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    8
Time=525000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    7
Time=530000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    7
Time=535000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    6
Time=540000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    6
Time=545000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    5
Time=550000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    5
Time=555000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    4
Time=560000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    4
Time=565000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    3
Time=570000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    3
Time=575000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    2
Time=580000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    2
Time=585000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    1
Time=590000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    1
Time=595000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    0
Time=600000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    0
Time=605000 | clk=1 | rst=0 | baud_rate_signal=1 | counter=   19
Time=610000 | clk=0 | rst=0 | baud_rate_signal=1 | counter=   19
Time=615000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   18
Time=620000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   18
Time=625000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   17
Time=630000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   17
Time=635000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   16
Time=640000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   16
Time=645000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   15
Time=650000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   15
Time=655000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   14
Time=660000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   14
Time=665000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   13
Time=670000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   13
Time=675000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   12
Time=680000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   12
Time=685000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   11
Time=690000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   11
Time=695000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   10
Time=700000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   10
Time=705000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    9
Time=710000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    9
Time=715000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    8
Time=720000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    8
Time=725000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    7
Time=730000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    7
Time=735000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    6
Time=740000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    6
Time=745000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    5
Time=750000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    5
Time=755000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    4
Time=760000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    4
Time=765000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    3
Time=770000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    3
Time=775000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    2
Time=780000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    2
Time=785000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    1
Time=790000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    1
Time=795000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    0
Time=800000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    0
Time=805000 | clk=1 | rst=0 | baud_rate_signal=1 | counter=   19
Time=810000 | clk=0 | rst=0 | baud_rate_signal=1 | counter=   19
Time=815000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   18
Time=820000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   18
Time=825000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   17
Time=830000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   17
Time=835000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   16
Time=840000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   16
Time=845000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   15
Time=850000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   15
Time=855000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   14
Time=860000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   14
Time=865000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   13
Time=870000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   13
Time=875000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   12
Time=880000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   12
Time=885000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   11
Time=890000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   11
Time=895000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=   10
Time=900000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=   10
Time=905000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    9
Time=910000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    9
Time=915000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    8
Time=920000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    8
Time=925000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    7
Time=930000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    7
Time=935000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    6
Time=940000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    6
Time=945000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    5
Time=950000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    5
Time=955000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    4
Time=960000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    4
Time=965000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    3
Time=970000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    3
Time=975000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    2
Time=980000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    2
Time=985000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    1
Time=990000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    1
Time=995000 | clk=1 | rst=0 | baud_rate_signal=0 | counter=    0
Time=1000000 | clk=0 | rst=0 | baud_rate_signal=0 | counter=    0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'baud_rate_generator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.082 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project serial_display D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
file mkdir D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sources_1/new
close [ open D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sources_1/new/serial_display.v w ]
add_files D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sources_1/new/serial_display.v
update_compile_order -fileset sources_1
file mkdir D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sim_1/new/test_serial_display.v w ]
add_files -fileset sim_1 D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sim_1/new/test_serial_display.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_serial_display'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_serial_display' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_serial_display_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sources_1/new/serial_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_display
WARNING: [VRFC 10-8497] literal value 'd16 truncated to fit in 4 bits [D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sources_1/new/serial_display.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sim_1/new/test_serial_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_serial_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_serial_display_behav xil_defaultlib.test_serial_display xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_serial_display_behav xil_defaultlib.test_serial_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_display
Compiling module xil_defaultlib.test_serial_display
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_serial_display_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_serial_display_behav -key {Behavioral:sim_1:Functional:test_serial_display} -tclbatch {test_serial_display.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_serial_display.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Testbench...
Testing valid ASCII range: '0'-'9'
Time: 5000 | ASCII Data: 30 | Data Valid: 0 | 7-Segment Data: xxxxxxxx | Enable: xxxx
Time: 10000 | ASCII Data: 30 | Data Valid: 1 | 7-Segment Data: 00000011 | Enable: 1110
Time: 20000 | ASCII Data: 31 | Data Valid: 0 | 7-Segment Data: 00000011 | Enable: 1110
Time: 25000 | ASCII Data: 31 | Data Valid: 1 | 7-Segment Data: 10011111 | Enable: 1110
Time: 35000 | ASCII Data: 32 | Data Valid: 0 | 7-Segment Data: 10011111 | Enable: 1110
Time: 40000 | ASCII Data: 32 | Data Valid: 1 | 7-Segment Data: 00100101 | Enable: 1110
Time: 50000 | ASCII Data: 33 | Data Valid: 0 | 7-Segment Data: 00100101 | Enable: 1110
Time: 55000 | ASCII Data: 33 | Data Valid: 1 | 7-Segment Data: 00001101 | Enable: 1110
Time: 65000 | ASCII Data: 34 | Data Valid: 0 | 7-Segment Data: 00001101 | Enable: 1110
Time: 70000 | ASCII Data: 34 | Data Valid: 1 | 7-Segment Data: 10011001 | Enable: 1110
Time: 80000 | ASCII Data: 35 | Data Valid: 0 | 7-Segment Data: 10011001 | Enable: 1110
Time: 85000 | ASCII Data: 35 | Data Valid: 1 | 7-Segment Data: 01001001 | Enable: 1110
Time: 95000 | ASCII Data: 36 | Data Valid: 0 | 7-Segment Data: 01001001 | Enable: 1110
Time: 100000 | ASCII Data: 36 | Data Valid: 1 | 7-Segment Data: 01000001 | Enable: 1110
Time: 110000 | ASCII Data: 37 | Data Valid: 0 | 7-Segment Data: 01000001 | Enable: 1110
Time: 115000 | ASCII Data: 37 | Data Valid: 1 | 7-Segment Data: 00011111 | Enable: 1110
Time: 125000 | ASCII Data: 38 | Data Valid: 0 | 7-Segment Data: 00011111 | Enable: 1110
Time: 130000 | ASCII Data: 38 | Data Valid: 1 | 7-Segment Data: 00000001 | Enable: 1110
Time: 140000 | ASCII Data: 39 | Data Valid: 0 | 7-Segment Data: 00000001 | Enable: 1110
Time: 145000 | ASCII Data: 39 | Data Valid: 1 | 7-Segment Data: 00001001 | Enable: 1110
Testing valid ASCII range: 'A'-'F'
Time: 155000 | ASCII Data: 41 | Data Valid: 0 | 7-Segment Data: 00001001 | Enable: 1110
Time: 160000 | ASCII Data: 41 | Data Valid: 1 | 7-Segment Data: 00010001 | Enable: 1110
Time: 170000 | ASCII Data: 42 | Data Valid: 0 | 7-Segment Data: 00010001 | Enable: 1110
Time: 175000 | ASCII Data: 42 | Data Valid: 1 | 7-Segment Data: 11000001 | Enable: 1110
Time: 185000 | ASCII Data: 43 | Data Valid: 0 | 7-Segment Data: 11000001 | Enable: 1110
Time: 190000 | ASCII Data: 43 | Data Valid: 1 | 7-Segment Data: 01100011 | Enable: 1110
Time: 200000 | ASCII Data: 44 | Data Valid: 0 | 7-Segment Data: 01100011 | Enable: 1110
Time: 205000 | ASCII Data: 44 | Data Valid: 1 | 7-Segment Data: 10000101 | Enable: 1110
Time: 215000 | ASCII Data: 45 | Data Valid: 0 | 7-Segment Data: 10000101 | Enable: 1110
Time: 220000 | ASCII Data: 45 | Data Valid: 1 | 7-Segment Data: 01100001 | Enable: 1110
Time: 230000 | ASCII Data: 46 | Data Valid: 0 | 7-Segment Data: 01100001 | Enable: 1110
Time: 235000 | ASCII Data: 46 | Data Valid: 1 | 7-Segment Data: 01110001 | Enable: 1110
Time: 245000 | ASCII Data: 46 | Data Valid: 0 | 7-Segment Data: 01110001 | Enable: 1110
All tests passed.
Testbench completed.
$stop called at time : 255 ns : File "D:/project/SoC/winter_lab/sequential/uart_receiver/serial_display/serial_display.srcs/sim_1/new/test_serial_display.v" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_serial_display_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 16:50:50 2025...
