

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Sun Dec  1 11:18:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9295|     9295| 92.950 us | 92.950 us |  9295|  9295|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3  |     9293|     9293|        82|          4|          1|  2304|    yes   |
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 82


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 1
  Pipeline-0 : II = 4, D = 82, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 84 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 2 
84 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %w_scale_V)" [./layer.h:112]   --->   Operation 85 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %scales_0_V_read)" [./layer.h:112]   --->   Operation 86 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i22 %w_scale_V_read to i61" [./layer.h:119]   --->   Operation 87 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:119]   --->   Operation 88 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %scales_0_V_read_1 to i61" [./layer.h:134]   --->   Operation 89 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (8.51ns)   --->   "%mul_ln1148 = mul i61 %zext_ln119, %sext_ln1148" [./layer.h:134]   --->   Operation 90 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i61 %mul_ln1148 to i72" [./layer.h:120]   --->   Operation 91 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120_1, %ifFalse ]" [./layer.h:120]   --->   Operation 93 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln124_1, %ifFalse ]" [./layer.h:124]   --->   Operation 94 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln121, %ifFalse ]" [./layer.h:121]   --->   Operation 95 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.99ns)   --->   "%icmp_ln120 = icmp eq i12 %indvar_flatten, -1792" [./layer.h:120]   --->   Operation 96 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.54ns)   --->   "%add_ln120_1 = add i12 %indvar_flatten, 1" [./layer.h:120]   --->   Operation 97 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3" [./layer.h:120]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln120 = add i9 1, %j_0_0" [./layer.h:120]   --->   Operation 99 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp eq i3 %ko_0_0, -2" [./layer.h:121]   --->   Operation 100 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.98ns)   --->   "%select_ln124 = select i1 %icmp_ln121, i3 0, i3 %ko_0_0" [./layer.h:124]   --->   Operation 101 'select' 'select_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i3 %select_ln124 to i64" [./layer.h:124]   --->   Operation 102 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%input_0_0_0_V_add = getelementptr [6 x i8]* %input_0_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 103 'getelementptr' 'input_0_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 104 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%input_0_1_0_V_add = getelementptr [6 x i8]* %input_0_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 105 'getelementptr' 'input_0_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 106 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%input_0_2_0_V_add = getelementptr [6 x i8]* %input_0_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 107 'getelementptr' 'input_0_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 108 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%input_0_3_0_V_add = getelementptr [6 x i8]* %input_0_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 109 'getelementptr' 'input_0_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 110 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%input_1_0_0_V_add = getelementptr [6 x i8]* %input_1_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 111 'getelementptr' 'input_1_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 112 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%input_1_1_0_V_add = getelementptr [6 x i8]* %input_1_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 113 'getelementptr' 'input_1_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 114 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%input_1_2_0_V_add = getelementptr [6 x i8]* %input_1_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 115 'getelementptr' 'input_1_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 116 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%input_1_3_0_V_add = getelementptr [6 x i8]* %input_1_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 117 'getelementptr' 'input_1_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 118 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%input_2_0_0_V_add = getelementptr [6 x i8]* %input_2_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 119 'getelementptr' 'input_2_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 120 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%input_2_1_0_V_add = getelementptr [6 x i8]* %input_2_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 121 'getelementptr' 'input_2_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 122 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%input_2_2_0_V_add = getelementptr [6 x i8]* %input_2_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 123 'getelementptr' 'input_2_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 124 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%input_2_3_0_V_add = getelementptr [6 x i8]* %input_2_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 125 'getelementptr' 'input_2_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 126 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%input_3_0_0_V_add = getelementptr [6 x i8]* %input_3_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 127 'getelementptr' 'input_3_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 128 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%input_3_1_0_V_add = getelementptr [6 x i8]* %input_3_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 129 'getelementptr' 'input_3_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 130 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%input_3_2_0_V_add = getelementptr [6 x i8]* %input_3_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 131 'getelementptr' 'input_3_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 132 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%input_3_3_0_V_add = getelementptr [6 x i8]* %input_3_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 133 'getelementptr' 'input_3_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 134 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%input_4_0_0_V_add = getelementptr [6 x i8]* %input_4_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 135 'getelementptr' 'input_4_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (2.32ns)   --->   "%input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 136 'load' 'input_4_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%input_4_1_0_V_add = getelementptr [6 x i8]* %input_4_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 137 'getelementptr' 'input_4_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (2.32ns)   --->   "%input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 138 'load' 'input_4_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%input_4_2_0_V_add = getelementptr [6 x i8]* %input_4_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 139 'getelementptr' 'input_4_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (2.32ns)   --->   "%input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 140 'load' 'input_4_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%input_4_3_0_V_add = getelementptr [6 x i8]* %input_4_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 141 'getelementptr' 'input_4_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (2.32ns)   --->   "%input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 142 'load' 'input_4_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%input_5_0_0_V_add = getelementptr [6 x i8]* %input_5_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 143 'getelementptr' 'input_5_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (2.32ns)   --->   "%input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 144 'load' 'input_5_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%input_5_1_0_V_add = getelementptr [6 x i8]* %input_5_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 145 'getelementptr' 'input_5_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (2.32ns)   --->   "%input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 146 'load' 'input_5_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%input_5_2_0_V_add = getelementptr [6 x i8]* %input_5_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 147 'getelementptr' 'input_5_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (2.32ns)   --->   "%input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 148 'load' 'input_5_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%input_5_3_0_V_add = getelementptr [6 x i8]* %input_5_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 149 'getelementptr' 'input_5_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (2.32ns)   --->   "%input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 150 'load' 'input_5_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%input_6_0_0_V_add = getelementptr [6 x i8]* %input_6_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 151 'getelementptr' 'input_6_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (2.32ns)   --->   "%input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 152 'load' 'input_6_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%input_6_1_0_V_add = getelementptr [6 x i8]* %input_6_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 153 'getelementptr' 'input_6_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (2.32ns)   --->   "%input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 154 'load' 'input_6_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%input_6_2_0_V_add = getelementptr [6 x i8]* %input_6_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 155 'getelementptr' 'input_6_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 156 'load' 'input_6_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%input_6_3_0_V_add = getelementptr [6 x i8]* %input_6_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 157 'getelementptr' 'input_6_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (2.32ns)   --->   "%input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 158 'load' 'input_6_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%input_7_0_0_V_add = getelementptr [6 x i8]* %input_7_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 159 'getelementptr' 'input_7_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (2.32ns)   --->   "%input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 160 'load' 'input_7_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%input_7_1_0_V_add = getelementptr [6 x i8]* %input_7_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 161 'getelementptr' 'input_7_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (2.32ns)   --->   "%input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 162 'load' 'input_7_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%input_7_2_0_V_add = getelementptr [6 x i8]* %input_7_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 163 'getelementptr' 'input_7_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (2.32ns)   --->   "%input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 164 'load' 'input_7_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%input_7_3_0_V_add = getelementptr [6 x i8]* %input_7_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 165 'getelementptr' 'input_7_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (2.32ns)   --->   "%input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 166 'load' 'input_7_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%input_8_0_0_V_add = getelementptr [6 x i8]* %input_8_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 167 'getelementptr' 'input_8_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (2.32ns)   --->   "%input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 168 'load' 'input_8_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%input_8_1_0_V_add = getelementptr [6 x i8]* %input_8_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 169 'getelementptr' 'input_8_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 170 [2/2] (2.32ns)   --->   "%input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 170 'load' 'input_8_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%input_8_2_0_V_add = getelementptr [6 x i8]* %input_8_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 171 'getelementptr' 'input_8_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (2.32ns)   --->   "%input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 172 'load' 'input_8_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%input_8_3_0_V_add = getelementptr [6 x i8]* %input_8_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 173 'getelementptr' 'input_8_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (2.32ns)   --->   "%input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 174 'load' 'input_8_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%input_9_0_0_V_add = getelementptr [6 x i8]* %input_9_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 175 'getelementptr' 'input_9_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 176 [2/2] (2.32ns)   --->   "%input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 176 'load' 'input_9_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%input_9_1_0_V_add = getelementptr [6 x i8]* %input_9_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 177 'getelementptr' 'input_9_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 178 [2/2] (2.32ns)   --->   "%input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 178 'load' 'input_9_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%input_9_2_0_V_add = getelementptr [6 x i8]* %input_9_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 179 'getelementptr' 'input_9_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (2.32ns)   --->   "%input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 180 'load' 'input_9_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%input_9_3_0_V_add = getelementptr [6 x i8]* %input_9_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 181 'getelementptr' 'input_9_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (2.32ns)   --->   "%input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 182 'load' 'input_9_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%input_10_0_0_V_ad = getelementptr [6 x i8]* %input_10_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 183 'getelementptr' 'input_10_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 184 [2/2] (2.32ns)   --->   "%input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 184 'load' 'input_10_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%input_10_1_0_V_ad = getelementptr [6 x i8]* %input_10_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 185 'getelementptr' 'input_10_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 186 [2/2] (2.32ns)   --->   "%input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 186 'load' 'input_10_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%input_10_2_0_V_ad = getelementptr [6 x i8]* %input_10_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 187 'getelementptr' 'input_10_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (2.32ns)   --->   "%input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 188 'load' 'input_10_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%input_10_3_0_V_ad = getelementptr [6 x i8]* %input_10_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 189 'getelementptr' 'input_10_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (2.32ns)   --->   "%input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 190 'load' 'input_10_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%input_11_0_0_V_ad = getelementptr [6 x i8]* %input_11_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 191 'getelementptr' 'input_11_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (2.32ns)   --->   "%input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 192 'load' 'input_11_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%input_11_1_0_V_ad = getelementptr [6 x i8]* %input_11_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 193 'getelementptr' 'input_11_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (2.32ns)   --->   "%input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 194 'load' 'input_11_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%input_11_2_0_V_ad = getelementptr [6 x i8]* %input_11_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 195 'getelementptr' 'input_11_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (2.32ns)   --->   "%input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 196 'load' 'input_11_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%input_11_3_0_V_ad = getelementptr [6 x i8]* %input_11_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 197 'getelementptr' 'input_11_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (2.32ns)   --->   "%input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 198 'load' 'input_11_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%input_12_0_0_V_ad = getelementptr [6 x i8]* %input_12_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 199 'getelementptr' 'input_12_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (2.32ns)   --->   "%input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 200 'load' 'input_12_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%input_12_1_0_V_ad = getelementptr [6 x i8]* %input_12_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 201 'getelementptr' 'input_12_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 202 [2/2] (2.32ns)   --->   "%input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 202 'load' 'input_12_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%input_12_2_0_V_ad = getelementptr [6 x i8]* %input_12_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 203 'getelementptr' 'input_12_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (2.32ns)   --->   "%input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 204 'load' 'input_12_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%input_12_3_0_V_ad = getelementptr [6 x i8]* %input_12_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 205 'getelementptr' 'input_12_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 206 [2/2] (2.32ns)   --->   "%input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 206 'load' 'input_12_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%input_13_0_0_V_ad = getelementptr [6 x i8]* %input_13_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 207 'getelementptr' 'input_13_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 208 [2/2] (2.32ns)   --->   "%input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 208 'load' 'input_13_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%input_13_1_0_V_ad = getelementptr [6 x i8]* %input_13_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 209 'getelementptr' 'input_13_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (2.32ns)   --->   "%input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 210 'load' 'input_13_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%input_13_2_0_V_ad = getelementptr [6 x i8]* %input_13_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 211 'getelementptr' 'input_13_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 212 [2/2] (2.32ns)   --->   "%input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 212 'load' 'input_13_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%input_13_3_0_V_ad = getelementptr [6 x i8]* %input_13_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 213 'getelementptr' 'input_13_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (2.32ns)   --->   "%input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 214 'load' 'input_13_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%input_14_0_0_V_ad = getelementptr [6 x i8]* %input_14_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 215 'getelementptr' 'input_14_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (2.32ns)   --->   "%input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 216 'load' 'input_14_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%input_14_1_0_V_ad = getelementptr [6 x i8]* %input_14_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 217 'getelementptr' 'input_14_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 218 [2/2] (2.32ns)   --->   "%input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 218 'load' 'input_14_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%input_14_2_0_V_ad = getelementptr [6 x i8]* %input_14_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 219 'getelementptr' 'input_14_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 220 [2/2] (2.32ns)   --->   "%input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 220 'load' 'input_14_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%input_14_3_0_V_ad = getelementptr [6 x i8]* %input_14_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 221 'getelementptr' 'input_14_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (2.32ns)   --->   "%input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 222 'load' 'input_14_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%input_15_0_0_V_ad = getelementptr [6 x i8]* %input_15_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 223 'getelementptr' 'input_15_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (2.32ns)   --->   "%input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 224 'load' 'input_15_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%input_15_1_0_V_ad = getelementptr [6 x i8]* %input_15_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 225 'getelementptr' 'input_15_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 226 [2/2] (2.32ns)   --->   "%input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 226 'load' 'input_15_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%input_15_2_0_V_ad = getelementptr [6 x i8]* %input_15_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 227 'getelementptr' 'input_15_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.32ns)   --->   "%input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 228 'load' 'input_15_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%input_15_3_0_V_ad = getelementptr [6 x i8]* %input_15_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 229 'getelementptr' 'input_15_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (2.32ns)   --->   "%input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 230 'load' 'input_15_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 231 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.03>
ST_3 : Operation 232 [1/1] (0.96ns)   --->   "%select_ln124_1 = select i1 %icmp_ln121, i9 %add_ln120, i9 %j_0_0" [./layer.h:124]   --->   Operation 232 'select' 'select_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %select_ln124_1 to i13" [./layer.h:121]   --->   Operation 233 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %select_ln124, i9 0)" [./layer.h:124]   --->   Operation 234 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i12 %tmp_56 to i13" [./layer.h:124]   --->   Operation 235 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_57 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln124, i7 0)" [./layer.h:124]   --->   Operation 236 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i10 %tmp_57 to i13" [./layer.h:124]   --->   Operation 237 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i13 %zext_ln124_2, %zext_ln124_3" [./layer.h:124]   --->   Operation 238 'sub' 'sub_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 239 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i13 %zext_ln121, %sub_ln124" [./layer.h:124]   --->   Operation 239 'add' 'add_ln124' <Predicate = (!icmp_ln120)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i13 %add_ln124 to i64" [./layer.h:124]   --->   Operation 240 'sext' 'sext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%packed_weights_0_ad = getelementptr [2304 x i8]* %packed_weights_0, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 241 'getelementptr' 'packed_weights_0_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%packed_weights_1_ad = getelementptr [2304 x i8]* %packed_weights_1, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 242 'getelementptr' 'packed_weights_1_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%packed_weights_2_ad = getelementptr [2304 x i8]* %packed_weights_2, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 243 'getelementptr' 'packed_weights_2_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%packed_weights_3_ad = getelementptr [2304 x i8]* %packed_weights_3, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 244 'getelementptr' 'packed_weights_3_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%packed_weights_4_ad = getelementptr [2304 x i8]* %packed_weights_4, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 245 'getelementptr' 'packed_weights_4_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%packed_weights_5_ad = getelementptr [2304 x i8]* %packed_weights_5, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 246 'getelementptr' 'packed_weights_5_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%packed_weights_6_ad = getelementptr [2304 x i8]* %packed_weights_6, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 247 'getelementptr' 'packed_weights_6_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%packed_weights_7_ad = getelementptr [2304 x i8]* %packed_weights_7, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 248 'getelementptr' 'packed_weights_7_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%packed_weights_8_ad = getelementptr [2304 x i8]* %packed_weights_8, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 249 'getelementptr' 'packed_weights_8_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%packed_weights_9_ad = getelementptr [2304 x i8]* %packed_weights_9, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 250 'getelementptr' 'packed_weights_9_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%packed_weights_10_a = getelementptr [2304 x i8]* %packed_weights_10, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 251 'getelementptr' 'packed_weights_10_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%packed_weights_11_a = getelementptr [2304 x i8]* %packed_weights_11, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 252 'getelementptr' 'packed_weights_11_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%packed_weights_12_a = getelementptr [2304 x i8]* %packed_weights_12, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 253 'getelementptr' 'packed_weights_12_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%packed_weights_13_a = getelementptr [2304 x i8]* %packed_weights_13, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 254 'getelementptr' 'packed_weights_13_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%packed_weights_14_a = getelementptr [2304 x i8]* %packed_weights_14, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 255 'getelementptr' 'packed_weights_14_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%packed_weights_15_a = getelementptr [2304 x i8]* %packed_weights_15, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 256 'getelementptr' 'packed_weights_15_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 257 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 258 [1/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 258 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 259 [1/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 259 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 260 [1/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 260 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 261 [1/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 261 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 262 [2/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 262 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 263 [1/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 263 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 264 [1/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 264 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 265 [1/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 265 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 266 [1/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 266 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 267 [2/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 267 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 268 [1/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 268 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 269 [1/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 269 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 270 [1/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 270 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 271 [1/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 271 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 272 [2/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 272 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 273 [1/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 273 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 274 [1/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 274 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 275 [1/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 275 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 276 [1/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 276 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 277 [2/2] (3.25ns)   --->   "%packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1" [./layer.h:124]   --->   Operation 277 'load' 'packed_weights_4_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 278 [1/2] (2.32ns)   --->   "%input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 278 'load' 'input_4_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 279 [1/2] (2.32ns)   --->   "%input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 279 'load' 'input_4_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 280 [1/2] (2.32ns)   --->   "%input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 280 'load' 'input_4_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 281 [1/2] (2.32ns)   --->   "%input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 281 'load' 'input_4_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 282 [2/2] (3.25ns)   --->   "%packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1" [./layer.h:124]   --->   Operation 282 'load' 'packed_weights_5_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 283 [1/2] (2.32ns)   --->   "%input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 283 'load' 'input_5_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 284 [1/2] (2.32ns)   --->   "%input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 284 'load' 'input_5_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 285 [1/2] (2.32ns)   --->   "%input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 285 'load' 'input_5_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 286 [1/2] (2.32ns)   --->   "%input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 286 'load' 'input_5_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 287 [2/2] (3.25ns)   --->   "%packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1" [./layer.h:124]   --->   Operation 287 'load' 'packed_weights_6_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 288 [1/2] (2.32ns)   --->   "%input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 288 'load' 'input_6_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 289 [1/2] (2.32ns)   --->   "%input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 289 'load' 'input_6_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 290 [1/2] (2.32ns)   --->   "%input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 290 'load' 'input_6_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 291 [1/2] (2.32ns)   --->   "%input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 291 'load' 'input_6_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 292 [2/2] (3.25ns)   --->   "%packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1" [./layer.h:124]   --->   Operation 292 'load' 'packed_weights_7_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 293 [1/2] (2.32ns)   --->   "%input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 293 'load' 'input_7_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 294 [1/2] (2.32ns)   --->   "%input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 294 'load' 'input_7_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 295 [1/2] (2.32ns)   --->   "%input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 295 'load' 'input_7_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 296 [1/2] (2.32ns)   --->   "%input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 296 'load' 'input_7_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 297 [2/2] (3.25ns)   --->   "%packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1" [./layer.h:124]   --->   Operation 297 'load' 'packed_weights_8_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 298 [1/2] (2.32ns)   --->   "%input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 298 'load' 'input_8_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 299 [1/2] (2.32ns)   --->   "%input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 299 'load' 'input_8_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 300 [1/2] (2.32ns)   --->   "%input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 300 'load' 'input_8_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 301 [1/2] (2.32ns)   --->   "%input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 301 'load' 'input_8_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 302 [2/2] (3.25ns)   --->   "%packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1" [./layer.h:124]   --->   Operation 302 'load' 'packed_weights_9_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 303 [1/2] (2.32ns)   --->   "%input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 303 'load' 'input_9_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 304 [1/2] (2.32ns)   --->   "%input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 304 'load' 'input_9_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 305 [1/2] (2.32ns)   --->   "%input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 305 'load' 'input_9_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 306 [1/2] (2.32ns)   --->   "%input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 306 'load' 'input_9_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 307 [2/2] (3.25ns)   --->   "%packed_weights_10_l = load i8* %packed_weights_10_a, align 1" [./layer.h:124]   --->   Operation 307 'load' 'packed_weights_10_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 308 [1/2] (2.32ns)   --->   "%input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 308 'load' 'input_10_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 309 [1/2] (2.32ns)   --->   "%input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 309 'load' 'input_10_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 310 [1/2] (2.32ns)   --->   "%input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 310 'load' 'input_10_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 311 [1/2] (2.32ns)   --->   "%input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 311 'load' 'input_10_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 312 [2/2] (3.25ns)   --->   "%packed_weights_11_l = load i8* %packed_weights_11_a, align 1" [./layer.h:124]   --->   Operation 312 'load' 'packed_weights_11_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 313 [1/2] (2.32ns)   --->   "%input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 313 'load' 'input_11_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 314 [1/2] (2.32ns)   --->   "%input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 314 'load' 'input_11_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 315 [1/2] (2.32ns)   --->   "%input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 315 'load' 'input_11_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 316 [1/2] (2.32ns)   --->   "%input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 316 'load' 'input_11_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 317 [2/2] (3.25ns)   --->   "%packed_weights_12_l = load i8* %packed_weights_12_a, align 1" [./layer.h:124]   --->   Operation 317 'load' 'packed_weights_12_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 318 [1/2] (2.32ns)   --->   "%input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 318 'load' 'input_12_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 319 [1/2] (2.32ns)   --->   "%input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 319 'load' 'input_12_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 320 [1/2] (2.32ns)   --->   "%input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 320 'load' 'input_12_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 321 [1/2] (2.32ns)   --->   "%input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 321 'load' 'input_12_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 322 [2/2] (3.25ns)   --->   "%packed_weights_13_l = load i8* %packed_weights_13_a, align 1" [./layer.h:124]   --->   Operation 322 'load' 'packed_weights_13_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 323 [1/2] (2.32ns)   --->   "%input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 323 'load' 'input_13_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 324 [1/2] (2.32ns)   --->   "%input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 324 'load' 'input_13_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 325 [1/2] (2.32ns)   --->   "%input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 325 'load' 'input_13_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 326 [1/2] (2.32ns)   --->   "%input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 326 'load' 'input_13_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 327 [2/2] (3.25ns)   --->   "%packed_weights_14_l = load i8* %packed_weights_14_a, align 1" [./layer.h:124]   --->   Operation 327 'load' 'packed_weights_14_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 328 [1/2] (2.32ns)   --->   "%input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 328 'load' 'input_14_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 329 [1/2] (2.32ns)   --->   "%input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 329 'load' 'input_14_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 330 [1/2] (2.32ns)   --->   "%input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 330 'load' 'input_14_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 331 [1/2] (2.32ns)   --->   "%input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 331 'load' 'input_14_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 332 [2/2] (3.25ns)   --->   "%packed_weights_15_l = load i8* %packed_weights_15_a, align 1" [./layer.h:124]   --->   Operation 332 'load' 'packed_weights_15_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 333 [1/2] (2.32ns)   --->   "%input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 333 'load' 'input_15_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 334 [1/2] (2.32ns)   --->   "%input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 334 'load' 'input_15_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 335 [1/2] (2.32ns)   --->   "%input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 335 'load' 'input_15_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 336 [1/2] (2.32ns)   --->   "%input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 336 'load' 'input_15_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i9 %select_ln124_1 to i64" [./layer.h:124]   --->   Operation 337 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 338 [1/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 338 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %packed_weights_0_lo to i2" [./layer.h:126]   --->   Operation 339 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %trunc_ln126, 1" [./layer.h:128]   --->   Operation 340 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %trunc_ln126, -2" [./layer.h:129]   --->   Operation 341 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_0_0_V_loa" [./layer.h:129]   --->   Operation 342 'sub' 'sub_ln701' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%xor_ln128 = xor i1 %icmp_ln128, true" [./layer.h:128]   --->   Operation 343 'xor' 'xor_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%and_ln129 = and i1 %icmp_ln129, %xor_ln128" [./layer.h:129]   --->   Operation 344 'and' 'and_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [384 x i40]* %output_0_V, i64 0, i64 %zext_ln124" [./layer.h:130]   --->   Operation 345 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 346 [2/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 346 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %input_0_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 347 'select' 'select_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128" [./layer.h:129]   --->   Operation 348 'select' 'select_ln129' <Predicate = (!icmp_ln120)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 349 'partselect' 'trunc_ln126_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.95ns)   --->   "%icmp_ln128_1 = icmp eq i2 %trunc_ln126_3, 1" [./layer.h:128]   --->   Operation 350 'icmp' 'icmp_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.95ns)   --->   "%icmp_ln129_1 = icmp eq i2 %trunc_ln126_3, -2" [./layer.h:129]   --->   Operation 351 'icmp' 'icmp_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (1.91ns)   --->   "%sub_ln701_1 = sub i8 0, %input_0_1_0_V_loa" [./layer.h:129]   --->   Operation 352 'sub' 'sub_ln701_1' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%xor_ln128_1 = xor i1 %icmp_ln128_1, true" [./layer.h:128]   --->   Operation 353 'xor' 'xor_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%and_ln129_1 = and i1 %icmp_ln129_1, %xor_ln128_1" [./layer.h:129]   --->   Operation 354 'and' 'and_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln128_1 = select i1 %icmp_ln128_1, i8 %input_0_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 355 'select' 'select_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln129_1 = select i1 %and_ln129_1, i8 %sub_ln701_1, i8 %select_ln128_1" [./layer.h:129]   --->   Operation 356 'select' 'select_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%shl_ln703_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_1, i16 0)" [./layer.h:130]   --->   Operation 357 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_1 = sext i24 %shl_ln703_1 to i25" [./layer.h:130]   --->   Operation 358 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 359 'partselect' 'trunc_ln126_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.95ns)   --->   "%icmp_ln128_2 = icmp eq i2 %trunc_ln126_4, 1" [./layer.h:128]   --->   Operation 360 'icmp' 'icmp_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.95ns)   --->   "%icmp_ln129_2 = icmp eq i2 %trunc_ln126_4, -2" [./layer.h:129]   --->   Operation 361 'icmp' 'icmp_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (1.91ns)   --->   "%sub_ln701_2 = sub i8 0, %input_0_2_0_V_loa" [./layer.h:129]   --->   Operation 362 'sub' 'sub_ln701_2' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%xor_ln128_2 = xor i1 %icmp_ln128_2, true" [./layer.h:128]   --->   Operation 363 'xor' 'xor_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%and_ln129_2 = and i1 %icmp_ln129_2, %xor_ln128_2" [./layer.h:129]   --->   Operation 364 'and' 'and_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln128_2 = select i1 %icmp_ln128_2, i8 %input_0_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 365 'select' 'select_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln129_2 = select i1 %and_ln129_2, i8 %sub_ln701_2, i8 %select_ln128_2" [./layer.h:129]   --->   Operation 366 'select' 'select_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_2, i16 0)" [./layer.h:130]   --->   Operation 367 'bitconcatenate' 'shl_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_2 = sext i24 %shl_ln703_2 to i25" [./layer.h:130]   --->   Operation 368 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 369 'partselect' 'trunc_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 370 [1/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 370 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = trunc i8 %packed_weights_1_lo to i2" [./layer.h:126]   --->   Operation 371 'trunc' 'trunc_ln126_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln126_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 372 'partselect' 'trunc_ln126_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln126_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 373 'partselect' 'trunc_ln126_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 374 'partselect' 'trunc_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.95ns)   --->   "%icmp_ln128_7 = icmp eq i2 %trunc_ln128_1, 1" [./layer.h:128]   --->   Operation 375 'icmp' 'icmp_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.95ns)   --->   "%icmp_ln129_7 = icmp eq i2 %trunc_ln128_1, -2" [./layer.h:129]   --->   Operation 376 'icmp' 'icmp_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (1.91ns)   --->   "%sub_ln701_7 = sub i8 0, %input_1_3_0_V_loa" [./layer.h:129]   --->   Operation 377 'sub' 'sub_ln701_7' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%xor_ln128_7 = xor i1 %icmp_ln128_7, true" [./layer.h:128]   --->   Operation 378 'xor' 'xor_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%and_ln129_7 = and i1 %icmp_ln129_7, %xor_ln128_7" [./layer.h:129]   --->   Operation 379 'and' 'and_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln128_7 = select i1 %icmp_ln128_7, i8 %input_1_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 380 'select' 'select_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln129_7 = select i1 %and_ln129_7, i8 %sub_ln701_7, i8 %select_ln128_7" [./layer.h:129]   --->   Operation 381 'select' 'select_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%shl_ln703_7 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_7, i16 0)" [./layer.h:130]   --->   Operation 382 'bitconcatenate' 'shl_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_7 = sext i24 %shl_ln703_7 to i25" [./layer.h:130]   --->   Operation 383 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 384 [1/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 384 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = trunc i8 %packed_weights_2_lo to i2" [./layer.h:126]   --->   Operation 385 'trunc' 'trunc_ln126_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.95ns)   --->   "%icmp_ln128_8 = icmp eq i2 %trunc_ln126_6, 1" [./layer.h:128]   --->   Operation 386 'icmp' 'icmp_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.95ns)   --->   "%icmp_ln129_8 = icmp eq i2 %trunc_ln126_6, -2" [./layer.h:129]   --->   Operation 387 'icmp' 'icmp_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (1.91ns)   --->   "%sub_ln701_8 = sub i8 0, %input_2_0_0_V_loa" [./layer.h:129]   --->   Operation 388 'sub' 'sub_ln701_8' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%xor_ln128_8 = xor i1 %icmp_ln128_8, true" [./layer.h:128]   --->   Operation 389 'xor' 'xor_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%and_ln129_8 = and i1 %icmp_ln129_8, %xor_ln128_8" [./layer.h:129]   --->   Operation 390 'and' 'and_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln128_8 = select i1 %icmp_ln128_8, i8 %input_2_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 391 'select' 'select_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln129_8 = select i1 %and_ln129_8, i8 %sub_ln701_8, i8 %select_ln128_8" [./layer.h:129]   --->   Operation 392 'select' 'select_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_8 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_8, i16 0)" [./layer.h:130]   --->   Operation 393 'bitconcatenate' 'shl_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_8 = sext i24 %shl_ln703_8 to i25" [./layer.h:130]   --->   Operation 394 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 395 'partselect' 'trunc_ln126_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.95ns)   --->   "%icmp_ln128_9 = icmp eq i2 %trunc_ln126_1, 1" [./layer.h:128]   --->   Operation 396 'icmp' 'icmp_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.95ns)   --->   "%icmp_ln129_9 = icmp eq i2 %trunc_ln126_1, -2" [./layer.h:129]   --->   Operation 397 'icmp' 'icmp_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (1.91ns)   --->   "%sub_ln701_9 = sub i8 0, %input_2_1_0_V_loa" [./layer.h:129]   --->   Operation 398 'sub' 'sub_ln701_9' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%xor_ln128_9 = xor i1 %icmp_ln128_9, true" [./layer.h:128]   --->   Operation 399 'xor' 'xor_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%and_ln129_9 = and i1 %icmp_ln129_9, %xor_ln128_9" [./layer.h:129]   --->   Operation 400 'and' 'and_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln128_9 = select i1 %icmp_ln128_9, i8 %input_2_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 401 'select' 'select_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln129_9 = select i1 %and_ln129_9, i8 %sub_ln701_9, i8 %select_ln128_9" [./layer.h:129]   --->   Operation 402 'select' 'select_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%shl_ln703_9 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_9, i16 0)" [./layer.h:130]   --->   Operation 403 'bitconcatenate' 'shl_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_9 = sext i24 %shl_ln703_9 to i25" [./layer.h:130]   --->   Operation 404 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 405 'partselect' 'trunc_ln126_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.95ns)   --->   "%icmp_ln128_10 = icmp eq i2 %trunc_ln126_5, 1" [./layer.h:128]   --->   Operation 406 'icmp' 'icmp_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.95ns)   --->   "%icmp_ln129_10 = icmp eq i2 %trunc_ln126_5, -2" [./layer.h:129]   --->   Operation 407 'icmp' 'icmp_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (1.91ns)   --->   "%sub_ln701_10 = sub i8 0, %input_2_2_0_V_loa" [./layer.h:129]   --->   Operation 408 'sub' 'sub_ln701_10' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%xor_ln128_10 = xor i1 %icmp_ln128_10, true" [./layer.h:128]   --->   Operation 409 'xor' 'xor_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%and_ln129_10 = and i1 %icmp_ln129_10, %xor_ln128_10" [./layer.h:129]   --->   Operation 410 'and' 'and_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln128_10 = select i1 %icmp_ln128_10, i8 %input_2_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 411 'select' 'select_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln129_10 = select i1 %and_ln129_10, i8 %sub_ln701_10, i8 %select_ln128_10" [./layer.h:129]   --->   Operation 412 'select' 'select_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_10, i16 0)" [./layer.h:130]   --->   Operation 413 'bitconcatenate' 'shl_ln703_s' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_10 = sext i24 %shl_ln703_s to i25" [./layer.h:130]   --->   Operation 414 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln128_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 415 'partselect' 'trunc_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.95ns)   --->   "%icmp_ln128_11 = icmp eq i2 %trunc_ln128_2, 1" [./layer.h:128]   --->   Operation 416 'icmp' 'icmp_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.95ns)   --->   "%icmp_ln129_11 = icmp eq i2 %trunc_ln128_2, -2" [./layer.h:129]   --->   Operation 417 'icmp' 'icmp_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (1.91ns)   --->   "%sub_ln701_11 = sub i8 0, %input_2_3_0_V_loa" [./layer.h:129]   --->   Operation 418 'sub' 'sub_ln701_11' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%xor_ln128_11 = xor i1 %icmp_ln128_11, true" [./layer.h:128]   --->   Operation 419 'xor' 'xor_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%and_ln129_11 = and i1 %icmp_ln129_11, %xor_ln128_11" [./layer.h:129]   --->   Operation 420 'and' 'and_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln128_11 = select i1 %icmp_ln128_11, i8 %input_2_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 421 'select' 'select_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln129_11 = select i1 %and_ln129_11, i8 %sub_ln701_11, i8 %select_ln128_11" [./layer.h:129]   --->   Operation 422 'select' 'select_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%shl_ln703_10 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_11, i16 0)" [./layer.h:130]   --->   Operation 423 'bitconcatenate' 'shl_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_11 = sext i24 %shl_ln703_10 to i25" [./layer.h:130]   --->   Operation 424 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 425 [1/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 425 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = trunc i8 %packed_weights_3_lo to i2" [./layer.h:126]   --->   Operation 426 'trunc' 'trunc_ln126_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.95ns)   --->   "%icmp_ln128_12 = icmp eq i2 %trunc_ln126_7, 1" [./layer.h:128]   --->   Operation 427 'icmp' 'icmp_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.95ns)   --->   "%icmp_ln129_12 = icmp eq i2 %trunc_ln126_7, -2" [./layer.h:129]   --->   Operation 428 'icmp' 'icmp_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (1.91ns)   --->   "%sub_ln701_12 = sub i8 0, %input_3_0_0_V_loa" [./layer.h:129]   --->   Operation 429 'sub' 'sub_ln701_12' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%xor_ln128_12 = xor i1 %icmp_ln128_12, true" [./layer.h:128]   --->   Operation 430 'xor' 'xor_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%and_ln129_12 = and i1 %icmp_ln129_12, %xor_ln128_12" [./layer.h:129]   --->   Operation 431 'and' 'and_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln128_12 = select i1 %icmp_ln128_12, i8 %input_3_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 432 'select' 'select_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln129_12 = select i1 %and_ln129_12, i8 %sub_ln701_12, i8 %select_ln128_12" [./layer.h:129]   --->   Operation 433 'select' 'select_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_12, i16 0)" [./layer.h:130]   --->   Operation 434 'bitconcatenate' 'shl_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_12 = sext i24 %shl_ln703_11 to i25" [./layer.h:130]   --->   Operation 435 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln126_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 436 'partselect' 'trunc_ln126_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.95ns)   --->   "%icmp_ln128_13 = icmp eq i2 %trunc_ln126_s, 1" [./layer.h:128]   --->   Operation 437 'icmp' 'icmp_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.95ns)   --->   "%icmp_ln129_13 = icmp eq i2 %trunc_ln126_s, -2" [./layer.h:129]   --->   Operation 438 'icmp' 'icmp_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (1.91ns)   --->   "%sub_ln701_13 = sub i8 0, %input_3_1_0_V_loa" [./layer.h:129]   --->   Operation 439 'sub' 'sub_ln701_13' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%xor_ln128_13 = xor i1 %icmp_ln128_13, true" [./layer.h:128]   --->   Operation 440 'xor' 'xor_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%and_ln129_13 = and i1 %icmp_ln129_13, %xor_ln128_13" [./layer.h:129]   --->   Operation 441 'and' 'and_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln128_13 = select i1 %icmp_ln128_13, i8 %input_3_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 442 'select' 'select_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln129_13 = select i1 %and_ln129_13, i8 %sub_ln701_13, i8 %select_ln128_13" [./layer.h:129]   --->   Operation 443 'select' 'select_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%shl_ln703_12 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_13, i16 0)" [./layer.h:130]   --->   Operation 444 'bitconcatenate' 'shl_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_13 = sext i24 %shl_ln703_12 to i25" [./layer.h:130]   --->   Operation 445 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln126_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 446 'partselect' 'trunc_ln126_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.95ns)   --->   "%icmp_ln128_14 = icmp eq i2 %trunc_ln126_10, 1" [./layer.h:128]   --->   Operation 447 'icmp' 'icmp_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.95ns)   --->   "%icmp_ln129_14 = icmp eq i2 %trunc_ln126_10, -2" [./layer.h:129]   --->   Operation 448 'icmp' 'icmp_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (1.91ns)   --->   "%sub_ln701_14 = sub i8 0, %input_3_2_0_V_loa" [./layer.h:129]   --->   Operation 449 'sub' 'sub_ln701_14' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%xor_ln128_14 = xor i1 %icmp_ln128_14, true" [./layer.h:128]   --->   Operation 450 'xor' 'xor_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%and_ln129_14 = and i1 %icmp_ln129_14, %xor_ln128_14" [./layer.h:129]   --->   Operation 451 'and' 'and_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%select_ln128_14 = select i1 %icmp_ln128_14, i8 %input_3_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 452 'select' 'select_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%select_ln129_14 = select i1 %and_ln129_14, i8 %sub_ln701_14, i8 %select_ln128_14" [./layer.h:129]   --->   Operation 453 'select' 'select_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_13 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_14, i16 0)" [./layer.h:130]   --->   Operation 454 'bitconcatenate' 'shl_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_14 = sext i24 %shl_ln703_13 to i25" [./layer.h:130]   --->   Operation 455 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln128_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 456 'partselect' 'trunc_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.95ns)   --->   "%icmp_ln128_15 = icmp eq i2 %trunc_ln128_3, 1" [./layer.h:128]   --->   Operation 457 'icmp' 'icmp_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.95ns)   --->   "%icmp_ln129_15 = icmp eq i2 %trunc_ln128_3, -2" [./layer.h:129]   --->   Operation 458 'icmp' 'icmp_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (1.91ns)   --->   "%sub_ln701_15 = sub i8 0, %input_3_3_0_V_loa" [./layer.h:129]   --->   Operation 459 'sub' 'sub_ln701_15' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%xor_ln128_15 = xor i1 %icmp_ln128_15, true" [./layer.h:128]   --->   Operation 460 'xor' 'xor_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%and_ln129_15 = and i1 %icmp_ln129_15, %xor_ln128_15" [./layer.h:129]   --->   Operation 461 'and' 'and_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%select_ln128_15 = select i1 %icmp_ln128_15, i8 %input_3_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 462 'select' 'select_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%select_ln129_15 = select i1 %and_ln129_15, i8 %sub_ln701_15, i8 %select_ln128_15" [./layer.h:129]   --->   Operation 463 'select' 'select_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%shl_ln703_14 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_15, i16 0)" [./layer.h:130]   --->   Operation 464 'bitconcatenate' 'shl_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%sext_ln703_15 = sext i24 %shl_ln703_14 to i25" [./layer.h:130]   --->   Operation 465 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 466 [1/2] (3.25ns)   --->   "%packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1" [./layer.h:124]   --->   Operation 466 'load' 'packed_weights_4_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln126_11 = trunc i8 %packed_weights_4_lo to i2" [./layer.h:126]   --->   Operation 467 'trunc' 'trunc_ln126_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.95ns)   --->   "%icmp_ln128_16 = icmp eq i2 %trunc_ln126_11, 1" [./layer.h:128]   --->   Operation 468 'icmp' 'icmp_ln128_16' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.95ns)   --->   "%icmp_ln129_16 = icmp eq i2 %trunc_ln126_11, -2" [./layer.h:129]   --->   Operation 469 'icmp' 'icmp_ln129_16' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/1] (1.91ns)   --->   "%sub_ln701_16 = sub i8 0, %input_4_0_0_V_loa" [./layer.h:129]   --->   Operation 470 'sub' 'sub_ln701_16' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%xor_ln128_16 = xor i1 %icmp_ln128_16, true" [./layer.h:128]   --->   Operation 471 'xor' 'xor_ln128_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%and_ln129_16 = and i1 %icmp_ln129_16, %xor_ln128_16" [./layer.h:129]   --->   Operation 472 'and' 'and_ln129_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%select_ln128_16 = select i1 %icmp_ln128_16, i8 %input_4_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 473 'select' 'select_ln128_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%select_ln129_16 = select i1 %and_ln129_16, i8 %sub_ln701_16, i8 %select_ln128_16" [./layer.h:129]   --->   Operation 474 'select' 'select_ln129_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_15 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_16, i16 0)" [./layer.h:130]   --->   Operation 475 'bitconcatenate' 'shl_ln703_15' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%sext_ln703_16 = sext i24 %shl_ln703_15 to i25" [./layer.h:130]   --->   Operation 476 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln126_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 477 'partselect' 'trunc_ln126_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.95ns)   --->   "%icmp_ln128_17 = icmp eq i2 %trunc_ln126_12, 1" [./layer.h:128]   --->   Operation 478 'icmp' 'icmp_ln128_17' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [1/1] (0.95ns)   --->   "%icmp_ln129_17 = icmp eq i2 %trunc_ln126_12, -2" [./layer.h:129]   --->   Operation 479 'icmp' 'icmp_ln129_17' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (1.91ns)   --->   "%sub_ln701_17 = sub i8 0, %input_4_1_0_V_loa" [./layer.h:129]   --->   Operation 480 'sub' 'sub_ln701_17' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%xor_ln128_17 = xor i1 %icmp_ln128_17, true" [./layer.h:128]   --->   Operation 481 'xor' 'xor_ln128_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%and_ln129_17 = and i1 %icmp_ln129_17, %xor_ln128_17" [./layer.h:129]   --->   Operation 482 'and' 'and_ln129_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln128_17 = select i1 %icmp_ln128_17, i8 %input_4_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 483 'select' 'select_ln128_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln129_17 = select i1 %and_ln129_17, i8 %sub_ln701_17, i8 %select_ln128_17" [./layer.h:129]   --->   Operation 484 'select' 'select_ln129_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%shl_ln703_16 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_17, i16 0)" [./layer.h:130]   --->   Operation 485 'bitconcatenate' 'shl_ln703_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_17 = sext i24 %shl_ln703_16 to i25" [./layer.h:130]   --->   Operation 486 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln126_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 487 'partselect' 'trunc_ln126_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.95ns)   --->   "%icmp_ln128_18 = icmp eq i2 %trunc_ln126_13, 1" [./layer.h:128]   --->   Operation 488 'icmp' 'icmp_ln128_18' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/1] (0.95ns)   --->   "%icmp_ln129_18 = icmp eq i2 %trunc_ln126_13, -2" [./layer.h:129]   --->   Operation 489 'icmp' 'icmp_ln129_18' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (1.91ns)   --->   "%sub_ln701_18 = sub i8 0, %input_4_2_0_V_loa" [./layer.h:129]   --->   Operation 490 'sub' 'sub_ln701_18' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%xor_ln128_18 = xor i1 %icmp_ln128_18, true" [./layer.h:128]   --->   Operation 491 'xor' 'xor_ln128_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%and_ln129_18 = and i1 %icmp_ln129_18, %xor_ln128_18" [./layer.h:129]   --->   Operation 492 'and' 'and_ln129_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%select_ln128_18 = select i1 %icmp_ln128_18, i8 %input_4_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 493 'select' 'select_ln128_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%select_ln129_18 = select i1 %and_ln129_18, i8 %sub_ln701_18, i8 %select_ln128_18" [./layer.h:129]   --->   Operation 494 'select' 'select_ln129_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 495 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_17 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_18, i16 0)" [./layer.h:130]   --->   Operation 495 'bitconcatenate' 'shl_ln703_17' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_18 = sext i24 %shl_ln703_17 to i25" [./layer.h:130]   --->   Operation 496 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln128_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 497 'partselect' 'trunc_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.95ns)   --->   "%icmp_ln128_19 = icmp eq i2 %trunc_ln128_4, 1" [./layer.h:128]   --->   Operation 498 'icmp' 'icmp_ln128_19' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/1] (0.95ns)   --->   "%icmp_ln129_19 = icmp eq i2 %trunc_ln128_4, -2" [./layer.h:129]   --->   Operation 499 'icmp' 'icmp_ln129_19' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (1.91ns)   --->   "%sub_ln701_19 = sub i8 0, %input_4_3_0_V_loa" [./layer.h:129]   --->   Operation 500 'sub' 'sub_ln701_19' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%xor_ln128_19 = xor i1 %icmp_ln128_19, true" [./layer.h:128]   --->   Operation 501 'xor' 'xor_ln128_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%and_ln129_19 = and i1 %icmp_ln129_19, %xor_ln128_19" [./layer.h:129]   --->   Operation 502 'and' 'and_ln129_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln128_19 = select i1 %icmp_ln128_19, i8 %input_4_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 503 'select' 'select_ln128_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln129_19 = select i1 %and_ln129_19, i8 %sub_ln701_19, i8 %select_ln128_19" [./layer.h:129]   --->   Operation 504 'select' 'select_ln129_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%shl_ln703_18 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_19, i16 0)" [./layer.h:130]   --->   Operation 505 'bitconcatenate' 'shl_ln703_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_19 = sext i24 %shl_ln703_18 to i25" [./layer.h:130]   --->   Operation 506 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 507 [1/2] (3.25ns)   --->   "%packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1" [./layer.h:124]   --->   Operation 507 'load' 'packed_weights_5_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln126_14 = trunc i8 %packed_weights_5_lo to i2" [./layer.h:126]   --->   Operation 508 'trunc' 'trunc_ln126_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.95ns)   --->   "%icmp_ln128_20 = icmp eq i2 %trunc_ln126_14, 1" [./layer.h:128]   --->   Operation 509 'icmp' 'icmp_ln128_20' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.95ns)   --->   "%icmp_ln129_20 = icmp eq i2 %trunc_ln126_14, -2" [./layer.h:129]   --->   Operation 510 'icmp' 'icmp_ln129_20' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [1/1] (1.91ns)   --->   "%sub_ln701_20 = sub i8 0, %input_5_0_0_V_loa" [./layer.h:129]   --->   Operation 511 'sub' 'sub_ln701_20' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%xor_ln128_20 = xor i1 %icmp_ln128_20, true" [./layer.h:128]   --->   Operation 512 'xor' 'xor_ln128_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%and_ln129_20 = and i1 %icmp_ln129_20, %xor_ln128_20" [./layer.h:129]   --->   Operation 513 'and' 'and_ln129_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%select_ln128_20 = select i1 %icmp_ln128_20, i8 %input_5_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 514 'select' 'select_ln128_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%select_ln129_20 = select i1 %and_ln129_20, i8 %sub_ln701_20, i8 %select_ln128_20" [./layer.h:129]   --->   Operation 515 'select' 'select_ln129_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_19 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_20, i16 0)" [./layer.h:130]   --->   Operation 516 'bitconcatenate' 'shl_ln703_19' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_20 = sext i24 %shl_ln703_19 to i25" [./layer.h:130]   --->   Operation 517 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln126_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 518 'partselect' 'trunc_ln126_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.95ns)   --->   "%icmp_ln128_21 = icmp eq i2 %trunc_ln126_15, 1" [./layer.h:128]   --->   Operation 519 'icmp' 'icmp_ln128_21' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (0.95ns)   --->   "%icmp_ln129_21 = icmp eq i2 %trunc_ln126_15, -2" [./layer.h:129]   --->   Operation 520 'icmp' 'icmp_ln129_21' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (1.91ns)   --->   "%sub_ln701_21 = sub i8 0, %input_5_1_0_V_loa" [./layer.h:129]   --->   Operation 521 'sub' 'sub_ln701_21' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%xor_ln128_21 = xor i1 %icmp_ln128_21, true" [./layer.h:128]   --->   Operation 522 'xor' 'xor_ln128_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%and_ln129_21 = and i1 %icmp_ln129_21, %xor_ln128_21" [./layer.h:129]   --->   Operation 523 'and' 'and_ln129_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%select_ln128_21 = select i1 %icmp_ln128_21, i8 %input_5_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 524 'select' 'select_ln128_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%select_ln129_21 = select i1 %and_ln129_21, i8 %sub_ln701_21, i8 %select_ln128_21" [./layer.h:129]   --->   Operation 525 'select' 'select_ln129_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%shl_ln703_20 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_21, i16 0)" [./layer.h:130]   --->   Operation 526 'bitconcatenate' 'shl_ln703_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%sext_ln703_21 = sext i24 %shl_ln703_20 to i25" [./layer.h:130]   --->   Operation 527 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln126_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 528 'partselect' 'trunc_ln126_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.95ns)   --->   "%icmp_ln128_22 = icmp eq i2 %trunc_ln126_16, 1" [./layer.h:128]   --->   Operation 529 'icmp' 'icmp_ln128_22' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/1] (0.95ns)   --->   "%icmp_ln129_22 = icmp eq i2 %trunc_ln126_16, -2" [./layer.h:129]   --->   Operation 530 'icmp' 'icmp_ln129_22' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (1.91ns)   --->   "%sub_ln701_22 = sub i8 0, %input_5_2_0_V_loa" [./layer.h:129]   --->   Operation 531 'sub' 'sub_ln701_22' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%xor_ln128_22 = xor i1 %icmp_ln128_22, true" [./layer.h:128]   --->   Operation 532 'xor' 'xor_ln128_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%and_ln129_22 = and i1 %icmp_ln129_22, %xor_ln128_22" [./layer.h:129]   --->   Operation 533 'and' 'and_ln129_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%select_ln128_22 = select i1 %icmp_ln128_22, i8 %input_5_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 534 'select' 'select_ln128_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%select_ln129_22 = select i1 %and_ln129_22, i8 %sub_ln701_22, i8 %select_ln128_22" [./layer.h:129]   --->   Operation 535 'select' 'select_ln129_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 536 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_21 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_22, i16 0)" [./layer.h:130]   --->   Operation 536 'bitconcatenate' 'shl_ln703_21' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%sext_ln703_22 = sext i24 %shl_ln703_21 to i25" [./layer.h:130]   --->   Operation 537 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln128_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 538 'partselect' 'trunc_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.95ns)   --->   "%icmp_ln128_23 = icmp eq i2 %trunc_ln128_5, 1" [./layer.h:128]   --->   Operation 539 'icmp' 'icmp_ln128_23' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.95ns)   --->   "%icmp_ln129_23 = icmp eq i2 %trunc_ln128_5, -2" [./layer.h:129]   --->   Operation 540 'icmp' 'icmp_ln129_23' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (1.91ns)   --->   "%sub_ln701_23 = sub i8 0, %input_5_3_0_V_loa" [./layer.h:129]   --->   Operation 541 'sub' 'sub_ln701_23' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%xor_ln128_23 = xor i1 %icmp_ln128_23, true" [./layer.h:128]   --->   Operation 542 'xor' 'xor_ln128_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%and_ln129_23 = and i1 %icmp_ln129_23, %xor_ln128_23" [./layer.h:129]   --->   Operation 543 'and' 'and_ln129_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%select_ln128_23 = select i1 %icmp_ln128_23, i8 %input_5_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 544 'select' 'select_ln128_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%select_ln129_23 = select i1 %and_ln129_23, i8 %sub_ln701_23, i8 %select_ln128_23" [./layer.h:129]   --->   Operation 545 'select' 'select_ln129_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%shl_ln703_22 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_23, i16 0)" [./layer.h:130]   --->   Operation 546 'bitconcatenate' 'shl_ln703_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%sext_ln703_23 = sext i24 %shl_ln703_22 to i25" [./layer.h:130]   --->   Operation 547 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 548 [1/2] (3.25ns)   --->   "%packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1" [./layer.h:124]   --->   Operation 548 'load' 'packed_weights_6_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln126_17 = trunc i8 %packed_weights_6_lo to i2" [./layer.h:126]   --->   Operation 549 'trunc' 'trunc_ln126_17' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.95ns)   --->   "%icmp_ln128_24 = icmp eq i2 %trunc_ln126_17, 1" [./layer.h:128]   --->   Operation 550 'icmp' 'icmp_ln128_24' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.95ns)   --->   "%icmp_ln129_24 = icmp eq i2 %trunc_ln126_17, -2" [./layer.h:129]   --->   Operation 551 'icmp' 'icmp_ln129_24' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (1.91ns)   --->   "%sub_ln701_24 = sub i8 0, %input_6_0_0_V_loa" [./layer.h:129]   --->   Operation 552 'sub' 'sub_ln701_24' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%xor_ln128_24 = xor i1 %icmp_ln128_24, true" [./layer.h:128]   --->   Operation 553 'xor' 'xor_ln128_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%and_ln129_24 = and i1 %icmp_ln129_24, %xor_ln128_24" [./layer.h:129]   --->   Operation 554 'and' 'and_ln129_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%select_ln128_24 = select i1 %icmp_ln128_24, i8 %input_6_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 555 'select' 'select_ln128_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%select_ln129_24 = select i1 %and_ln129_24, i8 %sub_ln701_24, i8 %select_ln128_24" [./layer.h:129]   --->   Operation 556 'select' 'select_ln129_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_23 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_24, i16 0)" [./layer.h:130]   --->   Operation 557 'bitconcatenate' 'shl_ln703_23' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%sext_ln703_24 = sext i24 %shl_ln703_23 to i25" [./layer.h:130]   --->   Operation 558 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln126_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 559 'partselect' 'trunc_ln126_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.95ns)   --->   "%icmp_ln128_25 = icmp eq i2 %trunc_ln126_18, 1" [./layer.h:128]   --->   Operation 560 'icmp' 'icmp_ln128_25' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.95ns)   --->   "%icmp_ln129_25 = icmp eq i2 %trunc_ln126_18, -2" [./layer.h:129]   --->   Operation 561 'icmp' 'icmp_ln129_25' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (1.91ns)   --->   "%sub_ln701_25 = sub i8 0, %input_6_1_0_V_loa" [./layer.h:129]   --->   Operation 562 'sub' 'sub_ln701_25' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%xor_ln128_25 = xor i1 %icmp_ln128_25, true" [./layer.h:128]   --->   Operation 563 'xor' 'xor_ln128_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%and_ln129_25 = and i1 %icmp_ln129_25, %xor_ln128_25" [./layer.h:129]   --->   Operation 564 'and' 'and_ln129_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%select_ln128_25 = select i1 %icmp_ln128_25, i8 %input_6_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 565 'select' 'select_ln128_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%select_ln129_25 = select i1 %and_ln129_25, i8 %sub_ln701_25, i8 %select_ln128_25" [./layer.h:129]   --->   Operation 566 'select' 'select_ln129_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%shl_ln703_24 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_25, i16 0)" [./layer.h:130]   --->   Operation 567 'bitconcatenate' 'shl_ln703_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%sext_ln703_25 = sext i24 %shl_ln703_24 to i25" [./layer.h:130]   --->   Operation 568 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln126_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 569 'partselect' 'trunc_ln126_19' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.95ns)   --->   "%icmp_ln128_26 = icmp eq i2 %trunc_ln126_19, 1" [./layer.h:128]   --->   Operation 570 'icmp' 'icmp_ln128_26' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 571 [1/1] (0.95ns)   --->   "%icmp_ln129_26 = icmp eq i2 %trunc_ln126_19, -2" [./layer.h:129]   --->   Operation 571 'icmp' 'icmp_ln129_26' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 572 [1/1] (1.91ns)   --->   "%sub_ln701_26 = sub i8 0, %input_6_2_0_V_loa" [./layer.h:129]   --->   Operation 572 'sub' 'sub_ln701_26' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%xor_ln128_26 = xor i1 %icmp_ln128_26, true" [./layer.h:128]   --->   Operation 573 'xor' 'xor_ln128_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%and_ln129_26 = and i1 %icmp_ln129_26, %xor_ln128_26" [./layer.h:129]   --->   Operation 574 'and' 'and_ln129_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%select_ln128_26 = select i1 %icmp_ln128_26, i8 %input_6_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 575 'select' 'select_ln128_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%select_ln129_26 = select i1 %and_ln129_26, i8 %sub_ln701_26, i8 %select_ln128_26" [./layer.h:129]   --->   Operation 576 'select' 'select_ln129_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 577 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_25 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_26, i16 0)" [./layer.h:130]   --->   Operation 577 'bitconcatenate' 'shl_ln703_25' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%sext_ln703_26 = sext i24 %shl_ln703_25 to i25" [./layer.h:130]   --->   Operation 578 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln128_6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 579 'partselect' 'trunc_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.95ns)   --->   "%icmp_ln128_27 = icmp eq i2 %trunc_ln128_6, 1" [./layer.h:128]   --->   Operation 580 'icmp' 'icmp_ln128_27' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.95ns)   --->   "%icmp_ln129_27 = icmp eq i2 %trunc_ln128_6, -2" [./layer.h:129]   --->   Operation 581 'icmp' 'icmp_ln129_27' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (1.91ns)   --->   "%sub_ln701_27 = sub i8 0, %input_6_3_0_V_loa" [./layer.h:129]   --->   Operation 582 'sub' 'sub_ln701_27' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%xor_ln128_27 = xor i1 %icmp_ln128_27, true" [./layer.h:128]   --->   Operation 583 'xor' 'xor_ln128_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%and_ln129_27 = and i1 %icmp_ln129_27, %xor_ln128_27" [./layer.h:129]   --->   Operation 584 'and' 'and_ln129_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%select_ln128_27 = select i1 %icmp_ln128_27, i8 %input_6_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 585 'select' 'select_ln128_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%select_ln129_27 = select i1 %and_ln129_27, i8 %sub_ln701_27, i8 %select_ln128_27" [./layer.h:129]   --->   Operation 586 'select' 'select_ln129_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%shl_ln703_26 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_27, i16 0)" [./layer.h:130]   --->   Operation 587 'bitconcatenate' 'shl_ln703_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%sext_ln703_27 = sext i24 %shl_ln703_26 to i25" [./layer.h:130]   --->   Operation 588 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 589 [1/2] (3.25ns)   --->   "%packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1" [./layer.h:124]   --->   Operation 589 'load' 'packed_weights_7_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln126_20 = trunc i8 %packed_weights_7_lo to i2" [./layer.h:126]   --->   Operation 590 'trunc' 'trunc_ln126_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.95ns)   --->   "%icmp_ln128_28 = icmp eq i2 %trunc_ln126_20, 1" [./layer.h:128]   --->   Operation 591 'icmp' 'icmp_ln128_28' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.95ns)   --->   "%icmp_ln129_28 = icmp eq i2 %trunc_ln126_20, -2" [./layer.h:129]   --->   Operation 592 'icmp' 'icmp_ln129_28' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (1.91ns)   --->   "%sub_ln701_28 = sub i8 0, %input_7_0_0_V_loa" [./layer.h:129]   --->   Operation 593 'sub' 'sub_ln701_28' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%xor_ln128_28 = xor i1 %icmp_ln128_28, true" [./layer.h:128]   --->   Operation 594 'xor' 'xor_ln128_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%and_ln129_28 = and i1 %icmp_ln129_28, %xor_ln128_28" [./layer.h:129]   --->   Operation 595 'and' 'and_ln129_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%select_ln128_28 = select i1 %icmp_ln128_28, i8 %input_7_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 596 'select' 'select_ln128_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%select_ln129_28 = select i1 %and_ln129_28, i8 %sub_ln701_28, i8 %select_ln128_28" [./layer.h:129]   --->   Operation 597 'select' 'select_ln129_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_27 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_28, i16 0)" [./layer.h:130]   --->   Operation 598 'bitconcatenate' 'shl_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%sext_ln703_28 = sext i24 %shl_ln703_27 to i25" [./layer.h:130]   --->   Operation 599 'sext' 'sext_ln703_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln126_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 600 'partselect' 'trunc_ln126_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.95ns)   --->   "%icmp_ln128_29 = icmp eq i2 %trunc_ln126_21, 1" [./layer.h:128]   --->   Operation 601 'icmp' 'icmp_ln128_29' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.95ns)   --->   "%icmp_ln129_29 = icmp eq i2 %trunc_ln126_21, -2" [./layer.h:129]   --->   Operation 602 'icmp' 'icmp_ln129_29' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (1.91ns)   --->   "%sub_ln701_29 = sub i8 0, %input_7_1_0_V_loa" [./layer.h:129]   --->   Operation 603 'sub' 'sub_ln701_29' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%xor_ln128_29 = xor i1 %icmp_ln128_29, true" [./layer.h:128]   --->   Operation 604 'xor' 'xor_ln128_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%and_ln129_29 = and i1 %icmp_ln129_29, %xor_ln128_29" [./layer.h:129]   --->   Operation 605 'and' 'and_ln129_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%select_ln128_29 = select i1 %icmp_ln128_29, i8 %input_7_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 606 'select' 'select_ln128_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%select_ln129_29 = select i1 %and_ln129_29, i8 %sub_ln701_29, i8 %select_ln128_29" [./layer.h:129]   --->   Operation 607 'select' 'select_ln129_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%shl_ln703_28 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_29, i16 0)" [./layer.h:130]   --->   Operation 608 'bitconcatenate' 'shl_ln703_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%sext_ln703_29 = sext i24 %shl_ln703_28 to i25" [./layer.h:130]   --->   Operation 609 'sext' 'sext_ln703_29' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln126_22 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 610 'partselect' 'trunc_ln126_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.95ns)   --->   "%icmp_ln128_30 = icmp eq i2 %trunc_ln126_22, 1" [./layer.h:128]   --->   Operation 611 'icmp' 'icmp_ln128_30' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.95ns)   --->   "%icmp_ln129_30 = icmp eq i2 %trunc_ln126_22, -2" [./layer.h:129]   --->   Operation 612 'icmp' 'icmp_ln129_30' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (1.91ns)   --->   "%sub_ln701_30 = sub i8 0, %input_7_2_0_V_loa" [./layer.h:129]   --->   Operation 613 'sub' 'sub_ln701_30' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%xor_ln128_30 = xor i1 %icmp_ln128_30, true" [./layer.h:128]   --->   Operation 614 'xor' 'xor_ln128_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%and_ln129_30 = and i1 %icmp_ln129_30, %xor_ln128_30" [./layer.h:129]   --->   Operation 615 'and' 'and_ln129_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%select_ln128_30 = select i1 %icmp_ln128_30, i8 %input_7_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 616 'select' 'select_ln128_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%select_ln129_30 = select i1 %and_ln129_30, i8 %sub_ln701_30, i8 %select_ln128_30" [./layer.h:129]   --->   Operation 617 'select' 'select_ln129_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 618 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_29 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_30, i16 0)" [./layer.h:130]   --->   Operation 618 'bitconcatenate' 'shl_ln703_29' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%sext_ln703_30 = sext i24 %shl_ln703_29 to i25" [./layer.h:130]   --->   Operation 619 'sext' 'sext_ln703_30' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln128_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 620 'partselect' 'trunc_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.95ns)   --->   "%icmp_ln128_31 = icmp eq i2 %trunc_ln128_7, 1" [./layer.h:128]   --->   Operation 621 'icmp' 'icmp_ln128_31' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 622 [1/1] (0.95ns)   --->   "%icmp_ln129_31 = icmp eq i2 %trunc_ln128_7, -2" [./layer.h:129]   --->   Operation 622 'icmp' 'icmp_ln129_31' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/1] (1.91ns)   --->   "%sub_ln701_31 = sub i8 0, %input_7_3_0_V_loa" [./layer.h:129]   --->   Operation 623 'sub' 'sub_ln701_31' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%xor_ln128_31 = xor i1 %icmp_ln128_31, true" [./layer.h:128]   --->   Operation 624 'xor' 'xor_ln128_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%and_ln129_31 = and i1 %icmp_ln129_31, %xor_ln128_31" [./layer.h:129]   --->   Operation 625 'and' 'and_ln129_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%select_ln128_31 = select i1 %icmp_ln128_31, i8 %input_7_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 626 'select' 'select_ln128_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%select_ln129_31 = select i1 %and_ln129_31, i8 %sub_ln701_31, i8 %select_ln128_31" [./layer.h:129]   --->   Operation 627 'select' 'select_ln129_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%shl_ln703_30 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_31, i16 0)" [./layer.h:130]   --->   Operation 628 'bitconcatenate' 'shl_ln703_30' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%sext_ln703_31 = sext i24 %shl_ln703_30 to i25" [./layer.h:130]   --->   Operation 629 'sext' 'sext_ln703_31' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 630 [1/2] (3.25ns)   --->   "%packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1" [./layer.h:124]   --->   Operation 630 'load' 'packed_weights_8_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln126_23 = trunc i8 %packed_weights_8_lo to i2" [./layer.h:126]   --->   Operation 631 'trunc' 'trunc_ln126_23' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 632 [1/1] (0.95ns)   --->   "%icmp_ln128_32 = icmp eq i2 %trunc_ln126_23, 1" [./layer.h:128]   --->   Operation 632 'icmp' 'icmp_ln128_32' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.95ns)   --->   "%icmp_ln129_32 = icmp eq i2 %trunc_ln126_23, -2" [./layer.h:129]   --->   Operation 633 'icmp' 'icmp_ln129_32' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (1.91ns)   --->   "%sub_ln701_32 = sub i8 0, %input_8_0_0_V_loa" [./layer.h:129]   --->   Operation 634 'sub' 'sub_ln701_32' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%xor_ln128_32 = xor i1 %icmp_ln128_32, true" [./layer.h:128]   --->   Operation 635 'xor' 'xor_ln128_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%and_ln129_32 = and i1 %icmp_ln129_32, %xor_ln128_32" [./layer.h:129]   --->   Operation 636 'and' 'and_ln129_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%select_ln128_32 = select i1 %icmp_ln128_32, i8 %input_8_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 637 'select' 'select_ln128_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%select_ln129_32 = select i1 %and_ln129_32, i8 %sub_ln701_32, i8 %select_ln128_32" [./layer.h:129]   --->   Operation 638 'select' 'select_ln129_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 639 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_31 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_32, i16 0)" [./layer.h:130]   --->   Operation 639 'bitconcatenate' 'shl_ln703_31' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%sext_ln703_32 = sext i24 %shl_ln703_31 to i25" [./layer.h:130]   --->   Operation 640 'sext' 'sext_ln703_32' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln126_24 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 641 'partselect' 'trunc_ln126_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.95ns)   --->   "%icmp_ln128_33 = icmp eq i2 %trunc_ln126_24, 1" [./layer.h:128]   --->   Operation 642 'icmp' 'icmp_ln128_33' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.95ns)   --->   "%icmp_ln129_33 = icmp eq i2 %trunc_ln126_24, -2" [./layer.h:129]   --->   Operation 643 'icmp' 'icmp_ln129_33' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (1.91ns)   --->   "%sub_ln701_33 = sub i8 0, %input_8_1_0_V_loa" [./layer.h:129]   --->   Operation 644 'sub' 'sub_ln701_33' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%xor_ln128_33 = xor i1 %icmp_ln128_33, true" [./layer.h:128]   --->   Operation 645 'xor' 'xor_ln128_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%and_ln129_33 = and i1 %icmp_ln129_33, %xor_ln128_33" [./layer.h:129]   --->   Operation 646 'and' 'and_ln129_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%select_ln128_33 = select i1 %icmp_ln128_33, i8 %input_8_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 647 'select' 'select_ln128_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%select_ln129_33 = select i1 %and_ln129_33, i8 %sub_ln701_33, i8 %select_ln128_33" [./layer.h:129]   --->   Operation 648 'select' 'select_ln129_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%shl_ln703_32 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_33, i16 0)" [./layer.h:130]   --->   Operation 649 'bitconcatenate' 'shl_ln703_32' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%sext_ln703_33 = sext i24 %shl_ln703_32 to i25" [./layer.h:130]   --->   Operation 650 'sext' 'sext_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln126_25 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 651 'partselect' 'trunc_ln126_25' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 652 [1/1] (0.95ns)   --->   "%icmp_ln128_34 = icmp eq i2 %trunc_ln126_25, 1" [./layer.h:128]   --->   Operation 652 'icmp' 'icmp_ln128_34' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.95ns)   --->   "%icmp_ln129_34 = icmp eq i2 %trunc_ln126_25, -2" [./layer.h:129]   --->   Operation 653 'icmp' 'icmp_ln129_34' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (1.91ns)   --->   "%sub_ln701_34 = sub i8 0, %input_8_2_0_V_loa" [./layer.h:129]   --->   Operation 654 'sub' 'sub_ln701_34' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%xor_ln128_34 = xor i1 %icmp_ln128_34, true" [./layer.h:128]   --->   Operation 655 'xor' 'xor_ln128_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%and_ln129_34 = and i1 %icmp_ln129_34, %xor_ln128_34" [./layer.h:129]   --->   Operation 656 'and' 'and_ln129_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%select_ln128_34 = select i1 %icmp_ln128_34, i8 %input_8_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 657 'select' 'select_ln128_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%select_ln129_34 = select i1 %and_ln129_34, i8 %sub_ln701_34, i8 %select_ln128_34" [./layer.h:129]   --->   Operation 658 'select' 'select_ln129_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 659 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_33 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_34, i16 0)" [./layer.h:130]   --->   Operation 659 'bitconcatenate' 'shl_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%sext_ln703_34 = sext i24 %shl_ln703_33 to i25" [./layer.h:130]   --->   Operation 660 'sext' 'sext_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln128_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 661 'partselect' 'trunc_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.95ns)   --->   "%icmp_ln128_35 = icmp eq i2 %trunc_ln128_8, 1" [./layer.h:128]   --->   Operation 662 'icmp' 'icmp_ln128_35' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.95ns)   --->   "%icmp_ln129_35 = icmp eq i2 %trunc_ln128_8, -2" [./layer.h:129]   --->   Operation 663 'icmp' 'icmp_ln129_35' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 664 [1/1] (1.91ns)   --->   "%sub_ln701_35 = sub i8 0, %input_8_3_0_V_loa" [./layer.h:129]   --->   Operation 664 'sub' 'sub_ln701_35' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%xor_ln128_35 = xor i1 %icmp_ln128_35, true" [./layer.h:128]   --->   Operation 665 'xor' 'xor_ln128_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%and_ln129_35 = and i1 %icmp_ln129_35, %xor_ln128_35" [./layer.h:129]   --->   Operation 666 'and' 'and_ln129_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%select_ln128_35 = select i1 %icmp_ln128_35, i8 %input_8_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 667 'select' 'select_ln128_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%select_ln129_35 = select i1 %and_ln129_35, i8 %sub_ln701_35, i8 %select_ln128_35" [./layer.h:129]   --->   Operation 668 'select' 'select_ln129_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%shl_ln703_34 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_35, i16 0)" [./layer.h:130]   --->   Operation 669 'bitconcatenate' 'shl_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%sext_ln703_35 = sext i24 %shl_ln703_34 to i25" [./layer.h:130]   --->   Operation 670 'sext' 'sext_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 671 [1/2] (3.25ns)   --->   "%packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1" [./layer.h:124]   --->   Operation 671 'load' 'packed_weights_9_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln126_26 = trunc i8 %packed_weights_9_lo to i2" [./layer.h:126]   --->   Operation 672 'trunc' 'trunc_ln126_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 673 [1/1] (0.95ns)   --->   "%icmp_ln128_36 = icmp eq i2 %trunc_ln126_26, 1" [./layer.h:128]   --->   Operation 673 'icmp' 'icmp_ln128_36' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 674 [1/1] (0.95ns)   --->   "%icmp_ln129_36 = icmp eq i2 %trunc_ln126_26, -2" [./layer.h:129]   --->   Operation 674 'icmp' 'icmp_ln129_36' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 675 [1/1] (1.91ns)   --->   "%sub_ln701_36 = sub i8 0, %input_9_0_0_V_loa" [./layer.h:129]   --->   Operation 675 'sub' 'sub_ln701_36' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%xor_ln128_36 = xor i1 %icmp_ln128_36, true" [./layer.h:128]   --->   Operation 676 'xor' 'xor_ln128_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%and_ln129_36 = and i1 %icmp_ln129_36, %xor_ln128_36" [./layer.h:129]   --->   Operation 677 'and' 'and_ln129_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%select_ln128_36 = select i1 %icmp_ln128_36, i8 %input_9_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 678 'select' 'select_ln128_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%select_ln129_36 = select i1 %and_ln129_36, i8 %sub_ln701_36, i8 %select_ln128_36" [./layer.h:129]   --->   Operation 679 'select' 'select_ln129_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_35 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_36, i16 0)" [./layer.h:130]   --->   Operation 680 'bitconcatenate' 'shl_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%sext_ln703_36 = sext i24 %shl_ln703_35 to i25" [./layer.h:130]   --->   Operation 681 'sext' 'sext_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln126_27 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 682 'partselect' 'trunc_ln126_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.95ns)   --->   "%icmp_ln128_37 = icmp eq i2 %trunc_ln126_27, 1" [./layer.h:128]   --->   Operation 683 'icmp' 'icmp_ln128_37' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 684 [1/1] (0.95ns)   --->   "%icmp_ln129_37 = icmp eq i2 %trunc_ln126_27, -2" [./layer.h:129]   --->   Operation 684 'icmp' 'icmp_ln129_37' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 685 [1/1] (1.91ns)   --->   "%sub_ln701_37 = sub i8 0, %input_9_1_0_V_loa" [./layer.h:129]   --->   Operation 685 'sub' 'sub_ln701_37' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%xor_ln128_37 = xor i1 %icmp_ln128_37, true" [./layer.h:128]   --->   Operation 686 'xor' 'xor_ln128_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%and_ln129_37 = and i1 %icmp_ln129_37, %xor_ln128_37" [./layer.h:129]   --->   Operation 687 'and' 'and_ln129_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%select_ln128_37 = select i1 %icmp_ln128_37, i8 %input_9_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 688 'select' 'select_ln128_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%select_ln129_37 = select i1 %and_ln129_37, i8 %sub_ln701_37, i8 %select_ln128_37" [./layer.h:129]   --->   Operation 689 'select' 'select_ln129_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%shl_ln703_36 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_37, i16 0)" [./layer.h:130]   --->   Operation 690 'bitconcatenate' 'shl_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%sext_ln703_37 = sext i24 %shl_ln703_36 to i25" [./layer.h:130]   --->   Operation 691 'sext' 'sext_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln126_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 692 'partselect' 'trunc_ln126_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.95ns)   --->   "%icmp_ln128_38 = icmp eq i2 %trunc_ln126_28, 1" [./layer.h:128]   --->   Operation 693 'icmp' 'icmp_ln128_38' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 694 [1/1] (0.95ns)   --->   "%icmp_ln129_38 = icmp eq i2 %trunc_ln126_28, -2" [./layer.h:129]   --->   Operation 694 'icmp' 'icmp_ln129_38' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (1.91ns)   --->   "%sub_ln701_38 = sub i8 0, %input_9_2_0_V_loa" [./layer.h:129]   --->   Operation 695 'sub' 'sub_ln701_38' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%xor_ln128_38 = xor i1 %icmp_ln128_38, true" [./layer.h:128]   --->   Operation 696 'xor' 'xor_ln128_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%and_ln129_38 = and i1 %icmp_ln129_38, %xor_ln128_38" [./layer.h:129]   --->   Operation 697 'and' 'and_ln129_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%select_ln128_38 = select i1 %icmp_ln128_38, i8 %input_9_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 698 'select' 'select_ln128_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%select_ln129_38 = select i1 %and_ln129_38, i8 %sub_ln701_38, i8 %select_ln128_38" [./layer.h:129]   --->   Operation 699 'select' 'select_ln129_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_37 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_38, i16 0)" [./layer.h:130]   --->   Operation 700 'bitconcatenate' 'shl_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%sext_ln703_38 = sext i24 %shl_ln703_37 to i25" [./layer.h:130]   --->   Operation 701 'sext' 'sext_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln128_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 702 'partselect' 'trunc_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.95ns)   --->   "%icmp_ln128_39 = icmp eq i2 %trunc_ln128_9, 1" [./layer.h:128]   --->   Operation 703 'icmp' 'icmp_ln128_39' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.95ns)   --->   "%icmp_ln129_39 = icmp eq i2 %trunc_ln128_9, -2" [./layer.h:129]   --->   Operation 704 'icmp' 'icmp_ln129_39' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (1.91ns)   --->   "%sub_ln701_39 = sub i8 0, %input_9_3_0_V_loa" [./layer.h:129]   --->   Operation 705 'sub' 'sub_ln701_39' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%xor_ln128_39 = xor i1 %icmp_ln128_39, true" [./layer.h:128]   --->   Operation 706 'xor' 'xor_ln128_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%and_ln129_39 = and i1 %icmp_ln129_39, %xor_ln128_39" [./layer.h:129]   --->   Operation 707 'and' 'and_ln129_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%select_ln128_39 = select i1 %icmp_ln128_39, i8 %input_9_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 708 'select' 'select_ln128_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%select_ln129_39 = select i1 %and_ln129_39, i8 %sub_ln701_39, i8 %select_ln128_39" [./layer.h:129]   --->   Operation 709 'select' 'select_ln129_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%shl_ln703_38 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_39, i16 0)" [./layer.h:130]   --->   Operation 710 'bitconcatenate' 'shl_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%sext_ln703_39 = sext i24 %shl_ln703_38 to i25" [./layer.h:130]   --->   Operation 711 'sext' 'sext_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 712 [1/2] (3.25ns)   --->   "%packed_weights_10_l = load i8* %packed_weights_10_a, align 1" [./layer.h:124]   --->   Operation 712 'load' 'packed_weights_10_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln126_29 = trunc i8 %packed_weights_10_l to i2" [./layer.h:126]   --->   Operation 713 'trunc' 'trunc_ln126_29' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.95ns)   --->   "%icmp_ln128_40 = icmp eq i2 %trunc_ln126_29, 1" [./layer.h:128]   --->   Operation 714 'icmp' 'icmp_ln128_40' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 715 [1/1] (0.95ns)   --->   "%icmp_ln129_40 = icmp eq i2 %trunc_ln126_29, -2" [./layer.h:129]   --->   Operation 715 'icmp' 'icmp_ln129_40' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/1] (1.91ns)   --->   "%sub_ln701_40 = sub i8 0, %input_10_0_0_V_lo" [./layer.h:129]   --->   Operation 716 'sub' 'sub_ln701_40' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%xor_ln128_40 = xor i1 %icmp_ln128_40, true" [./layer.h:128]   --->   Operation 717 'xor' 'xor_ln128_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%and_ln129_40 = and i1 %icmp_ln129_40, %xor_ln128_40" [./layer.h:129]   --->   Operation 718 'and' 'and_ln129_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%select_ln128_40 = select i1 %icmp_ln128_40, i8 %input_10_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 719 'select' 'select_ln128_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%select_ln129_40 = select i1 %and_ln129_40, i8 %sub_ln701_40, i8 %select_ln128_40" [./layer.h:129]   --->   Operation 720 'select' 'select_ln129_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 721 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_39 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_40, i16 0)" [./layer.h:130]   --->   Operation 721 'bitconcatenate' 'shl_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%sext_ln703_40 = sext i24 %shl_ln703_39 to i25" [./layer.h:130]   --->   Operation 722 'sext' 'sext_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln126_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 723 'partselect' 'trunc_ln126_30' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (0.95ns)   --->   "%icmp_ln128_41 = icmp eq i2 %trunc_ln126_30, 1" [./layer.h:128]   --->   Operation 724 'icmp' 'icmp_ln128_41' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/1] (0.95ns)   --->   "%icmp_ln129_41 = icmp eq i2 %trunc_ln126_30, -2" [./layer.h:129]   --->   Operation 725 'icmp' 'icmp_ln129_41' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (1.91ns)   --->   "%sub_ln701_41 = sub i8 0, %input_10_1_0_V_lo" [./layer.h:129]   --->   Operation 726 'sub' 'sub_ln701_41' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%xor_ln128_41 = xor i1 %icmp_ln128_41, true" [./layer.h:128]   --->   Operation 727 'xor' 'xor_ln128_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%and_ln129_41 = and i1 %icmp_ln129_41, %xor_ln128_41" [./layer.h:129]   --->   Operation 728 'and' 'and_ln129_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%select_ln128_41 = select i1 %icmp_ln128_41, i8 %input_10_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 729 'select' 'select_ln128_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%select_ln129_41 = select i1 %and_ln129_41, i8 %sub_ln701_41, i8 %select_ln128_41" [./layer.h:129]   --->   Operation 730 'select' 'select_ln129_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%shl_ln703_40 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_41, i16 0)" [./layer.h:130]   --->   Operation 731 'bitconcatenate' 'shl_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%sext_ln703_41 = sext i24 %shl_ln703_40 to i25" [./layer.h:130]   --->   Operation 732 'sext' 'sext_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln126_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 733 'partselect' 'trunc_ln126_31' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.95ns)   --->   "%icmp_ln128_42 = icmp eq i2 %trunc_ln126_31, 1" [./layer.h:128]   --->   Operation 734 'icmp' 'icmp_ln128_42' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.95ns)   --->   "%icmp_ln129_42 = icmp eq i2 %trunc_ln126_31, -2" [./layer.h:129]   --->   Operation 735 'icmp' 'icmp_ln129_42' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (1.91ns)   --->   "%sub_ln701_42 = sub i8 0, %input_10_2_0_V_lo" [./layer.h:129]   --->   Operation 736 'sub' 'sub_ln701_42' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%xor_ln128_42 = xor i1 %icmp_ln128_42, true" [./layer.h:128]   --->   Operation 737 'xor' 'xor_ln128_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%and_ln129_42 = and i1 %icmp_ln129_42, %xor_ln128_42" [./layer.h:129]   --->   Operation 738 'and' 'and_ln129_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%select_ln128_42 = select i1 %icmp_ln128_42, i8 %input_10_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 739 'select' 'select_ln128_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%select_ln129_42 = select i1 %and_ln129_42, i8 %sub_ln701_42, i8 %select_ln128_42" [./layer.h:129]   --->   Operation 740 'select' 'select_ln129_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 741 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_41 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_42, i16 0)" [./layer.h:130]   --->   Operation 741 'bitconcatenate' 'shl_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%sext_ln703_42 = sext i24 %shl_ln703_41 to i25" [./layer.h:130]   --->   Operation 742 'sext' 'sext_ln703_42' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln128_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 743 'partselect' 'trunc_ln128_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (0.95ns)   --->   "%icmp_ln128_43 = icmp eq i2 %trunc_ln128_s, 1" [./layer.h:128]   --->   Operation 744 'icmp' 'icmp_ln128_43' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 745 [1/1] (0.95ns)   --->   "%icmp_ln129_43 = icmp eq i2 %trunc_ln128_s, -2" [./layer.h:129]   --->   Operation 745 'icmp' 'icmp_ln129_43' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 746 [1/1] (1.91ns)   --->   "%sub_ln701_43 = sub i8 0, %input_10_3_0_V_lo" [./layer.h:129]   --->   Operation 746 'sub' 'sub_ln701_43' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%xor_ln128_43 = xor i1 %icmp_ln128_43, true" [./layer.h:128]   --->   Operation 747 'xor' 'xor_ln128_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%and_ln129_43 = and i1 %icmp_ln129_43, %xor_ln128_43" [./layer.h:129]   --->   Operation 748 'and' 'and_ln129_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%select_ln128_43 = select i1 %icmp_ln128_43, i8 %input_10_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 749 'select' 'select_ln128_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%select_ln129_43 = select i1 %and_ln129_43, i8 %sub_ln701_43, i8 %select_ln128_43" [./layer.h:129]   --->   Operation 750 'select' 'select_ln129_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%shl_ln703_42 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_43, i16 0)" [./layer.h:130]   --->   Operation 751 'bitconcatenate' 'shl_ln703_42' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%sext_ln703_43 = sext i24 %shl_ln703_42 to i25" [./layer.h:130]   --->   Operation 752 'sext' 'sext_ln703_43' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 753 [1/2] (3.25ns)   --->   "%packed_weights_11_l = load i8* %packed_weights_11_a, align 1" [./layer.h:124]   --->   Operation 753 'load' 'packed_weights_11_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln126_32 = trunc i8 %packed_weights_11_l to i2" [./layer.h:126]   --->   Operation 754 'trunc' 'trunc_ln126_32' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.95ns)   --->   "%icmp_ln128_44 = icmp eq i2 %trunc_ln126_32, 1" [./layer.h:128]   --->   Operation 755 'icmp' 'icmp_ln128_44' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.95ns)   --->   "%icmp_ln129_44 = icmp eq i2 %trunc_ln126_32, -2" [./layer.h:129]   --->   Operation 756 'icmp' 'icmp_ln129_44' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/1] (1.91ns)   --->   "%sub_ln701_44 = sub i8 0, %input_11_0_0_V_lo" [./layer.h:129]   --->   Operation 757 'sub' 'sub_ln701_44' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%xor_ln128_44 = xor i1 %icmp_ln128_44, true" [./layer.h:128]   --->   Operation 758 'xor' 'xor_ln128_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%and_ln129_44 = and i1 %icmp_ln129_44, %xor_ln128_44" [./layer.h:129]   --->   Operation 759 'and' 'and_ln129_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%select_ln128_44 = select i1 %icmp_ln128_44, i8 %input_11_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 760 'select' 'select_ln128_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%select_ln129_44 = select i1 %and_ln129_44, i8 %sub_ln701_44, i8 %select_ln128_44" [./layer.h:129]   --->   Operation 761 'select' 'select_ln129_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 762 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_43 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_44, i16 0)" [./layer.h:130]   --->   Operation 762 'bitconcatenate' 'shl_ln703_43' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%sext_ln703_44 = sext i24 %shl_ln703_43 to i25" [./layer.h:130]   --->   Operation 763 'sext' 'sext_ln703_44' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln126_33 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 764 'partselect' 'trunc_ln126_33' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 765 [1/1] (0.95ns)   --->   "%icmp_ln128_45 = icmp eq i2 %trunc_ln126_33, 1" [./layer.h:128]   --->   Operation 765 'icmp' 'icmp_ln128_45' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.95ns)   --->   "%icmp_ln129_45 = icmp eq i2 %trunc_ln126_33, -2" [./layer.h:129]   --->   Operation 766 'icmp' 'icmp_ln129_45' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 767 [1/1] (1.91ns)   --->   "%sub_ln701_45 = sub i8 0, %input_11_1_0_V_lo" [./layer.h:129]   --->   Operation 767 'sub' 'sub_ln701_45' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%xor_ln128_45 = xor i1 %icmp_ln128_45, true" [./layer.h:128]   --->   Operation 768 'xor' 'xor_ln128_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%and_ln129_45 = and i1 %icmp_ln129_45, %xor_ln128_45" [./layer.h:129]   --->   Operation 769 'and' 'and_ln129_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%select_ln128_45 = select i1 %icmp_ln128_45, i8 %input_11_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 770 'select' 'select_ln128_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%select_ln129_45 = select i1 %and_ln129_45, i8 %sub_ln701_45, i8 %select_ln128_45" [./layer.h:129]   --->   Operation 771 'select' 'select_ln129_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%shl_ln703_44 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_45, i16 0)" [./layer.h:130]   --->   Operation 772 'bitconcatenate' 'shl_ln703_44' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%sext_ln703_45 = sext i24 %shl_ln703_44 to i25" [./layer.h:130]   --->   Operation 773 'sext' 'sext_ln703_45' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln126_34 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 774 'partselect' 'trunc_ln126_34' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (0.95ns)   --->   "%icmp_ln128_46 = icmp eq i2 %trunc_ln126_34, 1" [./layer.h:128]   --->   Operation 775 'icmp' 'icmp_ln128_46' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 776 [1/1] (0.95ns)   --->   "%icmp_ln129_46 = icmp eq i2 %trunc_ln126_34, -2" [./layer.h:129]   --->   Operation 776 'icmp' 'icmp_ln129_46' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (1.91ns)   --->   "%sub_ln701_46 = sub i8 0, %input_11_2_0_V_lo" [./layer.h:129]   --->   Operation 777 'sub' 'sub_ln701_46' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%xor_ln128_46 = xor i1 %icmp_ln128_46, true" [./layer.h:128]   --->   Operation 778 'xor' 'xor_ln128_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%and_ln129_46 = and i1 %icmp_ln129_46, %xor_ln128_46" [./layer.h:129]   --->   Operation 779 'and' 'and_ln129_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%select_ln128_46 = select i1 %icmp_ln128_46, i8 %input_11_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 780 'select' 'select_ln128_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%select_ln129_46 = select i1 %and_ln129_46, i8 %sub_ln701_46, i8 %select_ln128_46" [./layer.h:129]   --->   Operation 781 'select' 'select_ln129_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 782 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_45 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_46, i16 0)" [./layer.h:130]   --->   Operation 782 'bitconcatenate' 'shl_ln703_45' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%sext_ln703_46 = sext i24 %shl_ln703_45 to i25" [./layer.h:130]   --->   Operation 783 'sext' 'sext_ln703_46' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln128_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 784 'partselect' 'trunc_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.95ns)   --->   "%icmp_ln128_47 = icmp eq i2 %trunc_ln128_10, 1" [./layer.h:128]   --->   Operation 785 'icmp' 'icmp_ln128_47' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 786 [1/1] (0.95ns)   --->   "%icmp_ln129_47 = icmp eq i2 %trunc_ln128_10, -2" [./layer.h:129]   --->   Operation 786 'icmp' 'icmp_ln129_47' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 787 [1/1] (1.91ns)   --->   "%sub_ln701_47 = sub i8 0, %input_11_3_0_V_lo" [./layer.h:129]   --->   Operation 787 'sub' 'sub_ln701_47' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%xor_ln128_47 = xor i1 %icmp_ln128_47, true" [./layer.h:128]   --->   Operation 788 'xor' 'xor_ln128_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%and_ln129_47 = and i1 %icmp_ln129_47, %xor_ln128_47" [./layer.h:129]   --->   Operation 789 'and' 'and_ln129_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%select_ln128_47 = select i1 %icmp_ln128_47, i8 %input_11_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 790 'select' 'select_ln128_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%select_ln129_47 = select i1 %and_ln129_47, i8 %sub_ln701_47, i8 %select_ln128_47" [./layer.h:129]   --->   Operation 791 'select' 'select_ln129_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%shl_ln703_46 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_47, i16 0)" [./layer.h:130]   --->   Operation 792 'bitconcatenate' 'shl_ln703_46' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%sext_ln703_47 = sext i24 %shl_ln703_46 to i25" [./layer.h:130]   --->   Operation 793 'sext' 'sext_ln703_47' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 794 [1/2] (3.25ns)   --->   "%packed_weights_12_l = load i8* %packed_weights_12_a, align 1" [./layer.h:124]   --->   Operation 794 'load' 'packed_weights_12_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln126_35 = trunc i8 %packed_weights_12_l to i2" [./layer.h:126]   --->   Operation 795 'trunc' 'trunc_ln126_35' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (0.95ns)   --->   "%icmp_ln128_48 = icmp eq i2 %trunc_ln126_35, 1" [./layer.h:128]   --->   Operation 796 'icmp' 'icmp_ln128_48' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.95ns)   --->   "%icmp_ln129_48 = icmp eq i2 %trunc_ln126_35, -2" [./layer.h:129]   --->   Operation 797 'icmp' 'icmp_ln129_48' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 798 [1/1] (1.91ns)   --->   "%sub_ln701_48 = sub i8 0, %input_12_0_0_V_lo" [./layer.h:129]   --->   Operation 798 'sub' 'sub_ln701_48' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%xor_ln128_48 = xor i1 %icmp_ln128_48, true" [./layer.h:128]   --->   Operation 799 'xor' 'xor_ln128_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%and_ln129_48 = and i1 %icmp_ln129_48, %xor_ln128_48" [./layer.h:129]   --->   Operation 800 'and' 'and_ln129_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%select_ln128_48 = select i1 %icmp_ln128_48, i8 %input_12_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 801 'select' 'select_ln128_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%select_ln129_48 = select i1 %and_ln129_48, i8 %sub_ln701_48, i8 %select_ln128_48" [./layer.h:129]   --->   Operation 802 'select' 'select_ln129_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 803 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_47 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_48, i16 0)" [./layer.h:130]   --->   Operation 803 'bitconcatenate' 'shl_ln703_47' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%sext_ln703_48 = sext i24 %shl_ln703_47 to i25" [./layer.h:130]   --->   Operation 804 'sext' 'sext_ln703_48' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln126_36 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 805 'partselect' 'trunc_ln126_36' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 806 [1/1] (0.95ns)   --->   "%icmp_ln128_49 = icmp eq i2 %trunc_ln126_36, 1" [./layer.h:128]   --->   Operation 806 'icmp' 'icmp_ln128_49' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 807 [1/1] (0.95ns)   --->   "%icmp_ln129_49 = icmp eq i2 %trunc_ln126_36, -2" [./layer.h:129]   --->   Operation 807 'icmp' 'icmp_ln129_49' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 808 [1/1] (1.91ns)   --->   "%sub_ln701_49 = sub i8 0, %input_12_1_0_V_lo" [./layer.h:129]   --->   Operation 808 'sub' 'sub_ln701_49' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%xor_ln128_49 = xor i1 %icmp_ln128_49, true" [./layer.h:128]   --->   Operation 809 'xor' 'xor_ln128_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%and_ln129_49 = and i1 %icmp_ln129_49, %xor_ln128_49" [./layer.h:129]   --->   Operation 810 'and' 'and_ln129_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%select_ln128_49 = select i1 %icmp_ln128_49, i8 %input_12_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 811 'select' 'select_ln128_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%select_ln129_49 = select i1 %and_ln129_49, i8 %sub_ln701_49, i8 %select_ln128_49" [./layer.h:129]   --->   Operation 812 'select' 'select_ln129_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%shl_ln703_48 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_49, i16 0)" [./layer.h:130]   --->   Operation 813 'bitconcatenate' 'shl_ln703_48' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%sext_ln703_49 = sext i24 %shl_ln703_48 to i25" [./layer.h:130]   --->   Operation 814 'sext' 'sext_ln703_49' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln126_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 815 'partselect' 'trunc_ln126_37' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (0.95ns)   --->   "%icmp_ln128_50 = icmp eq i2 %trunc_ln126_37, 1" [./layer.h:128]   --->   Operation 816 'icmp' 'icmp_ln128_50' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/1] (0.95ns)   --->   "%icmp_ln129_50 = icmp eq i2 %trunc_ln126_37, -2" [./layer.h:129]   --->   Operation 817 'icmp' 'icmp_ln129_50' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (1.91ns)   --->   "%sub_ln701_50 = sub i8 0, %input_12_2_0_V_lo" [./layer.h:129]   --->   Operation 818 'sub' 'sub_ln701_50' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%xor_ln128_50 = xor i1 %icmp_ln128_50, true" [./layer.h:128]   --->   Operation 819 'xor' 'xor_ln128_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%and_ln129_50 = and i1 %icmp_ln129_50, %xor_ln128_50" [./layer.h:129]   --->   Operation 820 'and' 'and_ln129_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%select_ln128_50 = select i1 %icmp_ln128_50, i8 %input_12_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 821 'select' 'select_ln128_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%select_ln129_50 = select i1 %and_ln129_50, i8 %sub_ln701_50, i8 %select_ln128_50" [./layer.h:129]   --->   Operation 822 'select' 'select_ln129_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_49 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_50, i16 0)" [./layer.h:130]   --->   Operation 823 'bitconcatenate' 'shl_ln703_49' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%sext_ln703_50 = sext i24 %shl_ln703_49 to i25" [./layer.h:130]   --->   Operation 824 'sext' 'sext_ln703_50' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln128_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 825 'partselect' 'trunc_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 826 [1/1] (0.95ns)   --->   "%icmp_ln128_51 = icmp eq i2 %trunc_ln128_11, 1" [./layer.h:128]   --->   Operation 826 'icmp' 'icmp_ln128_51' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/1] (0.95ns)   --->   "%icmp_ln129_51 = icmp eq i2 %trunc_ln128_11, -2" [./layer.h:129]   --->   Operation 827 'icmp' 'icmp_ln129_51' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 828 [1/1] (1.91ns)   --->   "%sub_ln701_51 = sub i8 0, %input_12_3_0_V_lo" [./layer.h:129]   --->   Operation 828 'sub' 'sub_ln701_51' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%xor_ln128_51 = xor i1 %icmp_ln128_51, true" [./layer.h:128]   --->   Operation 829 'xor' 'xor_ln128_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%and_ln129_51 = and i1 %icmp_ln129_51, %xor_ln128_51" [./layer.h:129]   --->   Operation 830 'and' 'and_ln129_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%select_ln128_51 = select i1 %icmp_ln128_51, i8 %input_12_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 831 'select' 'select_ln128_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%select_ln129_51 = select i1 %and_ln129_51, i8 %sub_ln701_51, i8 %select_ln128_51" [./layer.h:129]   --->   Operation 832 'select' 'select_ln129_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%shl_ln703_50 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_51, i16 0)" [./layer.h:130]   --->   Operation 833 'bitconcatenate' 'shl_ln703_50' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%sext_ln703_51 = sext i24 %shl_ln703_50 to i25" [./layer.h:130]   --->   Operation 834 'sext' 'sext_ln703_51' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 835 [1/2] (3.25ns)   --->   "%packed_weights_13_l = load i8* %packed_weights_13_a, align 1" [./layer.h:124]   --->   Operation 835 'load' 'packed_weights_13_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln126_38 = trunc i8 %packed_weights_13_l to i2" [./layer.h:126]   --->   Operation 836 'trunc' 'trunc_ln126_38' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.95ns)   --->   "%icmp_ln128_52 = icmp eq i2 %trunc_ln126_38, 1" [./layer.h:128]   --->   Operation 837 'icmp' 'icmp_ln128_52' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.95ns)   --->   "%icmp_ln129_52 = icmp eq i2 %trunc_ln126_38, -2" [./layer.h:129]   --->   Operation 838 'icmp' 'icmp_ln129_52' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (1.91ns)   --->   "%sub_ln701_52 = sub i8 0, %input_13_0_0_V_lo" [./layer.h:129]   --->   Operation 839 'sub' 'sub_ln701_52' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%xor_ln128_52 = xor i1 %icmp_ln128_52, true" [./layer.h:128]   --->   Operation 840 'xor' 'xor_ln128_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%and_ln129_52 = and i1 %icmp_ln129_52, %xor_ln128_52" [./layer.h:129]   --->   Operation 841 'and' 'and_ln129_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%select_ln128_52 = select i1 %icmp_ln128_52, i8 %input_13_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 842 'select' 'select_ln128_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%select_ln129_52 = select i1 %and_ln129_52, i8 %sub_ln701_52, i8 %select_ln128_52" [./layer.h:129]   --->   Operation 843 'select' 'select_ln129_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_51 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_52, i16 0)" [./layer.h:130]   --->   Operation 844 'bitconcatenate' 'shl_ln703_51' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%sext_ln703_52 = sext i24 %shl_ln703_51 to i25" [./layer.h:130]   --->   Operation 845 'sext' 'sext_ln703_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln126_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 846 'partselect' 'trunc_ln126_39' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.95ns)   --->   "%icmp_ln128_53 = icmp eq i2 %trunc_ln126_39, 1" [./layer.h:128]   --->   Operation 847 'icmp' 'icmp_ln128_53' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.95ns)   --->   "%icmp_ln129_53 = icmp eq i2 %trunc_ln126_39, -2" [./layer.h:129]   --->   Operation 848 'icmp' 'icmp_ln129_53' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (1.91ns)   --->   "%sub_ln701_53 = sub i8 0, %input_13_1_0_V_lo" [./layer.h:129]   --->   Operation 849 'sub' 'sub_ln701_53' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%xor_ln128_53 = xor i1 %icmp_ln128_53, true" [./layer.h:128]   --->   Operation 850 'xor' 'xor_ln128_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%and_ln129_53 = and i1 %icmp_ln129_53, %xor_ln128_53" [./layer.h:129]   --->   Operation 851 'and' 'and_ln129_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%select_ln128_53 = select i1 %icmp_ln128_53, i8 %input_13_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 852 'select' 'select_ln128_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%select_ln129_53 = select i1 %and_ln129_53, i8 %sub_ln701_53, i8 %select_ln128_53" [./layer.h:129]   --->   Operation 853 'select' 'select_ln129_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%shl_ln703_52 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_53, i16 0)" [./layer.h:130]   --->   Operation 854 'bitconcatenate' 'shl_ln703_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%sext_ln703_53 = sext i24 %shl_ln703_52 to i25" [./layer.h:130]   --->   Operation 855 'sext' 'sext_ln703_53' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln126_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 856 'partselect' 'trunc_ln126_40' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.95ns)   --->   "%icmp_ln128_54 = icmp eq i2 %trunc_ln126_40, 1" [./layer.h:128]   --->   Operation 857 'icmp' 'icmp_ln128_54' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 858 [1/1] (0.95ns)   --->   "%icmp_ln129_54 = icmp eq i2 %trunc_ln126_40, -2" [./layer.h:129]   --->   Operation 858 'icmp' 'icmp_ln129_54' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 859 [1/1] (1.91ns)   --->   "%sub_ln701_54 = sub i8 0, %input_13_2_0_V_lo" [./layer.h:129]   --->   Operation 859 'sub' 'sub_ln701_54' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%xor_ln128_54 = xor i1 %icmp_ln128_54, true" [./layer.h:128]   --->   Operation 860 'xor' 'xor_ln128_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%and_ln129_54 = and i1 %icmp_ln129_54, %xor_ln128_54" [./layer.h:129]   --->   Operation 861 'and' 'and_ln129_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%select_ln128_54 = select i1 %icmp_ln128_54, i8 %input_13_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 862 'select' 'select_ln128_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%select_ln129_54 = select i1 %and_ln129_54, i8 %sub_ln701_54, i8 %select_ln128_54" [./layer.h:129]   --->   Operation 863 'select' 'select_ln129_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_53 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_54, i16 0)" [./layer.h:130]   --->   Operation 864 'bitconcatenate' 'shl_ln703_53' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%sext_ln703_54 = sext i24 %shl_ln703_53 to i25" [./layer.h:130]   --->   Operation 865 'sext' 'sext_ln703_54' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln128_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 866 'partselect' 'trunc_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.95ns)   --->   "%icmp_ln128_55 = icmp eq i2 %trunc_ln128_12, 1" [./layer.h:128]   --->   Operation 867 'icmp' 'icmp_ln128_55' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 868 [1/1] (0.95ns)   --->   "%icmp_ln129_55 = icmp eq i2 %trunc_ln128_12, -2" [./layer.h:129]   --->   Operation 868 'icmp' 'icmp_ln129_55' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (1.91ns)   --->   "%sub_ln701_55 = sub i8 0, %input_13_3_0_V_lo" [./layer.h:129]   --->   Operation 869 'sub' 'sub_ln701_55' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%xor_ln128_55 = xor i1 %icmp_ln128_55, true" [./layer.h:128]   --->   Operation 870 'xor' 'xor_ln128_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%and_ln129_55 = and i1 %icmp_ln129_55, %xor_ln128_55" [./layer.h:129]   --->   Operation 871 'and' 'and_ln129_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%select_ln128_55 = select i1 %icmp_ln128_55, i8 %input_13_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 872 'select' 'select_ln128_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%select_ln129_55 = select i1 %and_ln129_55, i8 %sub_ln701_55, i8 %select_ln128_55" [./layer.h:129]   --->   Operation 873 'select' 'select_ln129_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%shl_ln703_54 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_55, i16 0)" [./layer.h:130]   --->   Operation 874 'bitconcatenate' 'shl_ln703_54' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%sext_ln703_55 = sext i24 %shl_ln703_54 to i25" [./layer.h:130]   --->   Operation 875 'sext' 'sext_ln703_55' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 876 [1/2] (3.25ns)   --->   "%packed_weights_14_l = load i8* %packed_weights_14_a, align 1" [./layer.h:124]   --->   Operation 876 'load' 'packed_weights_14_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln126_41 = trunc i8 %packed_weights_14_l to i2" [./layer.h:126]   --->   Operation 877 'trunc' 'trunc_ln126_41' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 878 [1/1] (0.95ns)   --->   "%icmp_ln128_56 = icmp eq i2 %trunc_ln126_41, 1" [./layer.h:128]   --->   Operation 878 'icmp' 'icmp_ln128_56' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 879 [1/1] (0.95ns)   --->   "%icmp_ln129_56 = icmp eq i2 %trunc_ln126_41, -2" [./layer.h:129]   --->   Operation 879 'icmp' 'icmp_ln129_56' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 880 [1/1] (1.91ns)   --->   "%sub_ln701_56 = sub i8 0, %input_14_0_0_V_lo" [./layer.h:129]   --->   Operation 880 'sub' 'sub_ln701_56' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%xor_ln128_56 = xor i1 %icmp_ln128_56, true" [./layer.h:128]   --->   Operation 881 'xor' 'xor_ln128_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%and_ln129_56 = and i1 %icmp_ln129_56, %xor_ln128_56" [./layer.h:129]   --->   Operation 882 'and' 'and_ln129_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%select_ln128_56 = select i1 %icmp_ln128_56, i8 %input_14_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 883 'select' 'select_ln128_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%select_ln129_56 = select i1 %and_ln129_56, i8 %sub_ln701_56, i8 %select_ln128_56" [./layer.h:129]   --->   Operation 884 'select' 'select_ln129_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 885 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_55 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_56, i16 0)" [./layer.h:130]   --->   Operation 885 'bitconcatenate' 'shl_ln703_55' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%sext_ln703_56 = sext i24 %shl_ln703_55 to i25" [./layer.h:130]   --->   Operation 886 'sext' 'sext_ln703_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln126_42 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 887 'partselect' 'trunc_ln126_42' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 888 [1/1] (0.95ns)   --->   "%icmp_ln128_57 = icmp eq i2 %trunc_ln126_42, 1" [./layer.h:128]   --->   Operation 888 'icmp' 'icmp_ln128_57' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 889 [1/1] (0.95ns)   --->   "%icmp_ln129_57 = icmp eq i2 %trunc_ln126_42, -2" [./layer.h:129]   --->   Operation 889 'icmp' 'icmp_ln129_57' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 890 [1/1] (1.91ns)   --->   "%sub_ln701_57 = sub i8 0, %input_14_1_0_V_lo" [./layer.h:129]   --->   Operation 890 'sub' 'sub_ln701_57' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%xor_ln128_57 = xor i1 %icmp_ln128_57, true" [./layer.h:128]   --->   Operation 891 'xor' 'xor_ln128_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%and_ln129_57 = and i1 %icmp_ln129_57, %xor_ln128_57" [./layer.h:129]   --->   Operation 892 'and' 'and_ln129_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%select_ln128_57 = select i1 %icmp_ln128_57, i8 %input_14_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 893 'select' 'select_ln128_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%select_ln129_57 = select i1 %and_ln129_57, i8 %sub_ln701_57, i8 %select_ln128_57" [./layer.h:129]   --->   Operation 894 'select' 'select_ln129_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%shl_ln703_56 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_57, i16 0)" [./layer.h:130]   --->   Operation 895 'bitconcatenate' 'shl_ln703_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%sext_ln703_57 = sext i24 %shl_ln703_56 to i25" [./layer.h:130]   --->   Operation 896 'sext' 'sext_ln703_57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln126_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 897 'partselect' 'trunc_ln126_43' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 898 [1/1] (0.95ns)   --->   "%icmp_ln128_58 = icmp eq i2 %trunc_ln126_43, 1" [./layer.h:128]   --->   Operation 898 'icmp' 'icmp_ln128_58' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.95ns)   --->   "%icmp_ln129_58 = icmp eq i2 %trunc_ln126_43, -2" [./layer.h:129]   --->   Operation 899 'icmp' 'icmp_ln129_58' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 900 [1/1] (1.91ns)   --->   "%sub_ln701_58 = sub i8 0, %input_14_2_0_V_lo" [./layer.h:129]   --->   Operation 900 'sub' 'sub_ln701_58' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%xor_ln128_58 = xor i1 %icmp_ln128_58, true" [./layer.h:128]   --->   Operation 901 'xor' 'xor_ln128_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%and_ln129_58 = and i1 %icmp_ln129_58, %xor_ln128_58" [./layer.h:129]   --->   Operation 902 'and' 'and_ln129_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%select_ln128_58 = select i1 %icmp_ln128_58, i8 %input_14_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 903 'select' 'select_ln128_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%select_ln129_58 = select i1 %and_ln129_58, i8 %sub_ln701_58, i8 %select_ln128_58" [./layer.h:129]   --->   Operation 904 'select' 'select_ln129_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 905 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_57 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_58, i16 0)" [./layer.h:130]   --->   Operation 905 'bitconcatenate' 'shl_ln703_57' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%sext_ln703_58 = sext i24 %shl_ln703_57 to i25" [./layer.h:130]   --->   Operation 906 'sext' 'sext_ln703_58' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln128_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 907 'partselect' 'trunc_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 908 [1/1] (0.95ns)   --->   "%icmp_ln128_59 = icmp eq i2 %trunc_ln128_13, 1" [./layer.h:128]   --->   Operation 908 'icmp' 'icmp_ln128_59' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 909 [1/1] (0.95ns)   --->   "%icmp_ln129_59 = icmp eq i2 %trunc_ln128_13, -2" [./layer.h:129]   --->   Operation 909 'icmp' 'icmp_ln129_59' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (1.91ns)   --->   "%sub_ln701_59 = sub i8 0, %input_14_3_0_V_lo" [./layer.h:129]   --->   Operation 910 'sub' 'sub_ln701_59' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%xor_ln128_59 = xor i1 %icmp_ln128_59, true" [./layer.h:128]   --->   Operation 911 'xor' 'xor_ln128_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%and_ln129_59 = and i1 %icmp_ln129_59, %xor_ln128_59" [./layer.h:129]   --->   Operation 912 'and' 'and_ln129_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%select_ln128_59 = select i1 %icmp_ln128_59, i8 %input_14_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 913 'select' 'select_ln128_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%select_ln129_59 = select i1 %and_ln129_59, i8 %sub_ln701_59, i8 %select_ln128_59" [./layer.h:129]   --->   Operation 914 'select' 'select_ln129_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%shl_ln703_58 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_59, i16 0)" [./layer.h:130]   --->   Operation 915 'bitconcatenate' 'shl_ln703_58' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%sext_ln703_59 = sext i24 %shl_ln703_58 to i25" [./layer.h:130]   --->   Operation 916 'sext' 'sext_ln703_59' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 917 [1/2] (3.25ns)   --->   "%packed_weights_15_l = load i8* %packed_weights_15_a, align 1" [./layer.h:124]   --->   Operation 917 'load' 'packed_weights_15_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln126_44 = trunc i8 %packed_weights_15_l to i2" [./layer.h:126]   --->   Operation 918 'trunc' 'trunc_ln126_44' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.95ns)   --->   "%icmp_ln128_60 = icmp eq i2 %trunc_ln126_44, 1" [./layer.h:128]   --->   Operation 919 'icmp' 'icmp_ln128_60' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 920 [1/1] (0.95ns)   --->   "%icmp_ln129_60 = icmp eq i2 %trunc_ln126_44, -2" [./layer.h:129]   --->   Operation 920 'icmp' 'icmp_ln129_60' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 921 [1/1] (1.91ns)   --->   "%sub_ln701_60 = sub i8 0, %input_15_0_0_V_lo" [./layer.h:129]   --->   Operation 921 'sub' 'sub_ln701_60' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%xor_ln128_60 = xor i1 %icmp_ln128_60, true" [./layer.h:128]   --->   Operation 922 'xor' 'xor_ln128_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%and_ln129_60 = and i1 %icmp_ln129_60, %xor_ln128_60" [./layer.h:129]   --->   Operation 923 'and' 'and_ln129_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%select_ln128_60 = select i1 %icmp_ln128_60, i8 %input_15_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 924 'select' 'select_ln128_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%select_ln129_60 = select i1 %and_ln129_60, i8 %sub_ln701_60, i8 %select_ln128_60" [./layer.h:129]   --->   Operation 925 'select' 'select_ln129_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 926 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_59 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_60, i16 0)" [./layer.h:130]   --->   Operation 926 'bitconcatenate' 'shl_ln703_59' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%sext_ln703_60 = sext i24 %shl_ln703_59 to i25" [./layer.h:130]   --->   Operation 927 'sext' 'sext_ln703_60' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln126_45 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 928 'partselect' 'trunc_ln126_45' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (1.91ns)   --->   "%sub_ln701_61 = sub i8 0, %input_15_1_0_V_lo" [./layer.h:129]   --->   Operation 929 'sub' 'sub_ln701_61' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln126_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 930 'partselect' 'trunc_ln126_46' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.95ns)   --->   "%icmp_ln128_62 = icmp eq i2 %trunc_ln126_46, 1" [./layer.h:128]   --->   Operation 931 'icmp' 'icmp_ln128_62' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 932 [1/1] (0.95ns)   --->   "%icmp_ln129_62 = icmp eq i2 %trunc_ln126_46, -2" [./layer.h:129]   --->   Operation 932 'icmp' 'icmp_ln129_62' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 933 [1/1] (1.91ns)   --->   "%sub_ln701_62 = sub i8 0, %input_15_2_0_V_lo" [./layer.h:129]   --->   Operation 933 'sub' 'sub_ln701_62' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%xor_ln128_62 = xor i1 %icmp_ln128_62, true" [./layer.h:128]   --->   Operation 934 'xor' 'xor_ln128_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%and_ln129_62 = and i1 %icmp_ln129_62, %xor_ln128_62" [./layer.h:129]   --->   Operation 935 'and' 'and_ln129_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%select_ln128_62 = select i1 %icmp_ln128_62, i8 %input_15_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 936 'select' 'select_ln128_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%select_ln129_62 = select i1 %and_ln129_62, i8 %sub_ln701_62, i8 %select_ln128_62" [./layer.h:129]   --->   Operation 937 'select' 'select_ln129_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%shl_ln703_61 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_62, i16 0)" [./layer.h:130]   --->   Operation 938 'bitconcatenate' 'shl_ln703_61' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%sext_ln703_62 = sext i24 %shl_ln703_61 to i25" [./layer.h:130]   --->   Operation 939 'sext' 'sext_ln703_62' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln128_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 940 'partselect' 'trunc_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.95ns)   --->   "%icmp_ln128_63 = icmp eq i2 %trunc_ln128_14, 1" [./layer.h:128]   --->   Operation 941 'icmp' 'icmp_ln128_63' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 942 [1/1] (0.95ns)   --->   "%icmp_ln129_63 = icmp eq i2 %trunc_ln128_14, -2" [./layer.h:129]   --->   Operation 942 'icmp' 'icmp_ln129_63' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 943 [1/1] (1.91ns)   --->   "%sub_ln701_63 = sub i8 0, %input_15_3_0_V_lo" [./layer.h:129]   --->   Operation 943 'sub' 'sub_ln701_63' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%xor_ln128_63 = xor i1 %icmp_ln128_63, true" [./layer.h:128]   --->   Operation 944 'xor' 'xor_ln128_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%and_ln129_63 = and i1 %icmp_ln129_63, %xor_ln128_63" [./layer.h:129]   --->   Operation 945 'and' 'and_ln129_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%select_ln128_63 = select i1 %icmp_ln128_63, i8 %input_15_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 946 'select' 'select_ln128_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_62)   --->   "%select_ln129_63 = select i1 %and_ln129_63, i8 %sub_ln701_63, i8 %select_ln128_63" [./layer.h:129]   --->   Operation 947 'select' 'select_ln129_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 948 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_62 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_63, i16 0)" [./layer.h:130]   --->   Operation 948 'bitconcatenate' 'shl_ln703_62' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%sext_ln703_63 = sext i24 %shl_ln703_62 to i25" [./layer.h:130]   --->   Operation 949 'sext' 'sext_ln703_63' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_27 = add i25 %sext_ln703_1, %sext_ln703_2" [./layer.h:130]   --->   Operation 950 'add' 'add_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 951 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_33 = add i25 %sext_ln703_7, %sext_ln703_8" [./layer.h:130]   --->   Operation 951 'add' 'add_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 952 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_34 = add i25 %sext_ln703_9, %sext_ln703_10" [./layer.h:130]   --->   Operation 952 'add' 'add_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 953 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_36 = add i25 %sext_ln703_11, %sext_ln703_12" [./layer.h:130]   --->   Operation 953 'add' 'add_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 954 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_37 = add i25 %sext_ln703_13, %sext_ln703_14" [./layer.h:130]   --->   Operation 954 'add' 'add_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 955 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_41 = add i25 %sext_ln703_15, %sext_ln703_16" [./layer.h:130]   --->   Operation 955 'add' 'add_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 956 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_42 = add i25 %sext_ln703_17, %sext_ln703_18" [./layer.h:130]   --->   Operation 956 'add' 'add_ln703_42' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 957 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_44 = add i25 %sext_ln703_19, %sext_ln703_20" [./layer.h:130]   --->   Operation 957 'add' 'add_ln703_44' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 958 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_45 = add i25 %sext_ln703_21, %sext_ln703_22" [./layer.h:130]   --->   Operation 958 'add' 'add_ln703_45' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 959 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_48 = add i25 %sext_ln703_23, %sext_ln703_24" [./layer.h:130]   --->   Operation 959 'add' 'add_ln703_48' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 960 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_49 = add i25 %sext_ln703_25, %sext_ln703_26" [./layer.h:130]   --->   Operation 960 'add' 'add_ln703_49' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 961 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_51 = add i25 %sext_ln703_27, %sext_ln703_28" [./layer.h:130]   --->   Operation 961 'add' 'add_ln703_51' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 962 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_52 = add i25 %sext_ln703_29, %sext_ln703_30" [./layer.h:130]   --->   Operation 962 'add' 'add_ln703_52' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 963 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_57 = add i25 %sext_ln703_31, %sext_ln703_32" [./layer.h:130]   --->   Operation 963 'add' 'add_ln703_57' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 964 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_58 = add i25 %sext_ln703_33, %sext_ln703_34" [./layer.h:130]   --->   Operation 964 'add' 'add_ln703_58' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 965 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_60 = add i25 %sext_ln703_35, %sext_ln703_36" [./layer.h:130]   --->   Operation 965 'add' 'add_ln703_60' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 966 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_61 = add i25 %sext_ln703_37, %sext_ln703_38" [./layer.h:130]   --->   Operation 966 'add' 'add_ln703_61' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 967 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_64 = add i25 %sext_ln703_39, %sext_ln703_40" [./layer.h:130]   --->   Operation 967 'add' 'add_ln703_64' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 968 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_65 = add i25 %sext_ln703_41, %sext_ln703_42" [./layer.h:130]   --->   Operation 968 'add' 'add_ln703_65' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 969 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_67 = add i25 %sext_ln703_43, %sext_ln703_44" [./layer.h:130]   --->   Operation 969 'add' 'add_ln703_67' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 970 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_68 = add i25 %sext_ln703_45, %sext_ln703_46" [./layer.h:130]   --->   Operation 970 'add' 'add_ln703_68' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 971 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_72 = add i25 %sext_ln703_47, %sext_ln703_48" [./layer.h:130]   --->   Operation 971 'add' 'add_ln703_72' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 972 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_73 = add i25 %sext_ln703_49, %sext_ln703_50" [./layer.h:130]   --->   Operation 972 'add' 'add_ln703_73' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 973 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_75 = add i25 %sext_ln703_51, %sext_ln703_52" [./layer.h:130]   --->   Operation 973 'add' 'add_ln703_75' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 974 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_76 = add i25 %sext_ln703_53, %sext_ln703_54" [./layer.h:130]   --->   Operation 974 'add' 'add_ln703_76' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 975 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_79 = add i25 %sext_ln703_55, %sext_ln703_56" [./layer.h:130]   --->   Operation 975 'add' 'add_ln703_79' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 976 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_80 = add i25 %sext_ln703_57, %sext_ln703_58" [./layer.h:130]   --->   Operation 976 'add' 'add_ln703_80' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 977 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_82 = add i25 %sext_ln703_59, %sext_ln703_60" [./layer.h:130]   --->   Operation 977 'add' 'add_ln703_82' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 978 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_83 = add i25 %sext_ln703_62, %sext_ln703_63" [./layer.h:130]   --->   Operation 978 'add' 'add_ln703_83' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 979 [1/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 979 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129, i16 0)" [./layer.h:130]   --->   Operation 980 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %shl_ln to i40" [./layer.h:130]   --->   Operation 981 'sext' 'sext_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 982 [1/1] (0.95ns)   --->   "%icmp_ln128_3 = icmp eq i2 %trunc_ln, 1" [./layer.h:128]   --->   Operation 982 'icmp' 'icmp_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/1] (0.95ns)   --->   "%icmp_ln129_3 = icmp eq i2 %trunc_ln, -2" [./layer.h:129]   --->   Operation 983 'icmp' 'icmp_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 984 [1/1] (1.91ns)   --->   "%sub_ln701_3 = sub i8 0, %input_0_3_0_V_loa" [./layer.h:129]   --->   Operation 984 'sub' 'sub_ln701_3' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%xor_ln128_3 = xor i1 %icmp_ln128_3, true" [./layer.h:128]   --->   Operation 985 'xor' 'xor_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%and_ln129_3 = and i1 %icmp_ln129_3, %xor_ln128_3" [./layer.h:129]   --->   Operation 986 'and' 'and_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln128_3 = select i1 %icmp_ln128_3, i8 %input_0_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 987 'select' 'select_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln129_3 = select i1 %and_ln129_3, i8 %sub_ln701_3, i8 %select_ln128_3" [./layer.h:129]   --->   Operation 988 'select' 'select_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%shl_ln703_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_3, i16 0)" [./layer.h:130]   --->   Operation 989 'bitconcatenate' 'shl_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_3 = sext i24 %shl_ln703_3 to i25" [./layer.h:130]   --->   Operation 990 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 991 [1/1] (0.95ns)   --->   "%icmp_ln128_4 = icmp eq i2 %trunc_ln126_2, 1" [./layer.h:128]   --->   Operation 991 'icmp' 'icmp_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 992 [1/1] (0.95ns)   --->   "%icmp_ln129_4 = icmp eq i2 %trunc_ln126_2, -2" [./layer.h:129]   --->   Operation 992 'icmp' 'icmp_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 993 [1/1] (1.91ns)   --->   "%sub_ln701_4 = sub i8 0, %input_1_0_0_V_loa" [./layer.h:129]   --->   Operation 993 'sub' 'sub_ln701_4' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%xor_ln128_4 = xor i1 %icmp_ln128_4, true" [./layer.h:128]   --->   Operation 994 'xor' 'xor_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%and_ln129_4 = and i1 %icmp_ln129_4, %xor_ln128_4" [./layer.h:129]   --->   Operation 995 'and' 'and_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln128_4 = select i1 %icmp_ln128_4, i8 %input_1_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 996 'select' 'select_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln129_4 = select i1 %and_ln129_4, i8 %sub_ln701_4, i8 %select_ln128_4" [./layer.h:129]   --->   Operation 997 'select' 'select_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 998 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_4 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_4, i16 0)" [./layer.h:130]   --->   Operation 998 'bitconcatenate' 'shl_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_4 = sext i24 %shl_ln703_4 to i25" [./layer.h:130]   --->   Operation 999 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1000 [1/1] (0.95ns)   --->   "%icmp_ln128_5 = icmp eq i2 %trunc_ln126_8, 1" [./layer.h:128]   --->   Operation 1000 'icmp' 'icmp_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.95ns)   --->   "%icmp_ln129_5 = icmp eq i2 %trunc_ln126_8, -2" [./layer.h:129]   --->   Operation 1001 'icmp' 'icmp_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1002 [1/1] (1.91ns)   --->   "%sub_ln701_5 = sub i8 0, %input_1_1_0_V_loa" [./layer.h:129]   --->   Operation 1002 'sub' 'sub_ln701_5' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%xor_ln128_5 = xor i1 %icmp_ln128_5, true" [./layer.h:128]   --->   Operation 1003 'xor' 'xor_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%and_ln129_5 = and i1 %icmp_ln129_5, %xor_ln128_5" [./layer.h:129]   --->   Operation 1004 'and' 'and_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln128_5 = select i1 %icmp_ln128_5, i8 %input_1_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1005 'select' 'select_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln129_5 = select i1 %and_ln129_5, i8 %sub_ln701_5, i8 %select_ln128_5" [./layer.h:129]   --->   Operation 1006 'select' 'select_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%shl_ln703_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_5, i16 0)" [./layer.h:130]   --->   Operation 1007 'bitconcatenate' 'shl_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_5 = sext i24 %shl_ln703_5 to i25" [./layer.h:130]   --->   Operation 1008 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1009 [1/1] (0.95ns)   --->   "%icmp_ln128_6 = icmp eq i2 %trunc_ln126_9, 1" [./layer.h:128]   --->   Operation 1009 'icmp' 'icmp_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1010 [1/1] (0.95ns)   --->   "%icmp_ln129_6 = icmp eq i2 %trunc_ln126_9, -2" [./layer.h:129]   --->   Operation 1010 'icmp' 'icmp_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1011 [1/1] (1.91ns)   --->   "%sub_ln701_6 = sub i8 0, %input_1_2_0_V_loa" [./layer.h:129]   --->   Operation 1011 'sub' 'sub_ln701_6' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%xor_ln128_6 = xor i1 %icmp_ln128_6, true" [./layer.h:128]   --->   Operation 1012 'xor' 'xor_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%and_ln129_6 = and i1 %icmp_ln129_6, %xor_ln128_6" [./layer.h:129]   --->   Operation 1013 'and' 'and_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln128_6 = select i1 %icmp_ln128_6, i8 %input_1_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1014 'select' 'select_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln129_6 = select i1 %and_ln129_6, i8 %sub_ln701_6, i8 %select_ln128_6" [./layer.h:129]   --->   Operation 1015 'select' 'select_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1016 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_6 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_6, i16 0)" [./layer.h:130]   --->   Operation 1016 'bitconcatenate' 'shl_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_6 = sext i24 %shl_ln703_6 to i25" [./layer.h:130]   --->   Operation 1017 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1018 [1/1] (0.95ns)   --->   "%icmp_ln128_61 = icmp eq i2 %trunc_ln126_45, 1" [./layer.h:128]   --->   Operation 1018 'icmp' 'icmp_ln128_61' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1019 [1/1] (0.95ns)   --->   "%icmp_ln129_61 = icmp eq i2 %trunc_ln126_45, -2" [./layer.h:129]   --->   Operation 1019 'icmp' 'icmp_ln129_61' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%xor_ln128_61 = xor i1 %icmp_ln128_61, true" [./layer.h:128]   --->   Operation 1020 'xor' 'xor_ln128_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%and_ln129_61 = and i1 %icmp_ln129_61, %xor_ln128_61" [./layer.h:129]   --->   Operation 1021 'and' 'and_ln129_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%select_ln128_61 = select i1 %icmp_ln128_61, i8 %input_15_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1022 'select' 'select_ln128_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%select_ln129_61 = select i1 %and_ln129_61, i8 %sub_ln701_61, i8 %select_ln128_61" [./layer.h:129]   --->   Operation 1023 'select' 'select_ln129_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%shl_ln703_60 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_61, i16 0)" [./layer.h:130]   --->   Operation 1024 'bitconcatenate' 'shl_ln703_60' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%sext_ln703_61 = sext i24 %shl_ln703_60 to i26" [./layer.h:130]   --->   Operation 1025 'sext' 'sext_ln703_61' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i40 %output_0_V_load, %sext_ln703" [./layer.h:130]   --->   Operation 1026 'add' 'add_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln703_64 = sext i25 %add_ln703_27 to i40" [./layer.h:130]   --->   Operation 1027 'sext' 'sext_ln703_64' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1028 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_28 = add i40 %sext_ln703_64, %add_ln703" [./layer.h:130]   --->   Operation 1028 'add' 'add_ln703_28' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1029 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_29 = add i25 %sext_ln703_3, %sext_ln703_4" [./layer.h:130]   --->   Operation 1029 'add' 'add_ln703_29' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i25 %add_ln703_29 to i26" [./layer.h:130]   --->   Operation 1030 'sext' 'sext_ln703_65' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1031 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_30 = add i25 %sext_ln703_5, %sext_ln703_6" [./layer.h:130]   --->   Operation 1031 'add' 'add_ln703_30' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln703_66 = sext i25 %add_ln703_30 to i26" [./layer.h:130]   --->   Operation 1032 'sext' 'sext_ln703_66' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1033 [1/1] (2.34ns)   --->   "%add_ln703_31 = add i26 %sext_ln703_66, %sext_ln703_65" [./layer.h:130]   --->   Operation 1033 'add' 'add_ln703_31' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln703_68 = sext i25 %add_ln703_33 to i26" [./layer.h:130]   --->   Operation 1034 'sext' 'sext_ln703_68' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i25 %add_ln703_34 to i26" [./layer.h:130]   --->   Operation 1035 'sext' 'sext_ln703_69' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1036 [1/1] (2.34ns)   --->   "%add_ln703_35 = add i26 %sext_ln703_69, %sext_ln703_68" [./layer.h:130]   --->   Operation 1036 'add' 'add_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln703_70 = sext i26 %add_ln703_35 to i27" [./layer.h:130]   --->   Operation 1037 'sext' 'sext_ln703_70' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln703_71 = sext i25 %add_ln703_36 to i26" [./layer.h:130]   --->   Operation 1038 'sext' 'sext_ln703_71' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln703_72 = sext i25 %add_ln703_37 to i26" [./layer.h:130]   --->   Operation 1039 'sext' 'sext_ln703_72' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1040 [1/1] (2.34ns)   --->   "%add_ln703_38 = add i26 %sext_ln703_72, %sext_ln703_71" [./layer.h:130]   --->   Operation 1040 'add' 'add_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln703_73 = sext i26 %add_ln703_38 to i27" [./layer.h:130]   --->   Operation 1041 'sext' 'sext_ln703_73' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1042 [1/1] (2.37ns)   --->   "%add_ln703_39 = add i27 %sext_ln703_73, %sext_ln703_70" [./layer.h:130]   --->   Operation 1042 'add' 'add_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln703_75 = sext i25 %add_ln703_41 to i26" [./layer.h:130]   --->   Operation 1043 'sext' 'sext_ln703_75' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln703_76 = sext i25 %add_ln703_42 to i26" [./layer.h:130]   --->   Operation 1044 'sext' 'sext_ln703_76' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1045 [1/1] (2.34ns)   --->   "%add_ln703_43 = add i26 %sext_ln703_76, %sext_ln703_75" [./layer.h:130]   --->   Operation 1045 'add' 'add_ln703_43' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln703_77 = sext i26 %add_ln703_43 to i27" [./layer.h:130]   --->   Operation 1046 'sext' 'sext_ln703_77' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln703_78 = sext i25 %add_ln703_44 to i26" [./layer.h:130]   --->   Operation 1047 'sext' 'sext_ln703_78' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln703_79 = sext i25 %add_ln703_45 to i26" [./layer.h:130]   --->   Operation 1048 'sext' 'sext_ln703_79' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1049 [1/1] (2.34ns)   --->   "%add_ln703_46 = add i26 %sext_ln703_79, %sext_ln703_78" [./layer.h:130]   --->   Operation 1049 'add' 'add_ln703_46' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i26 %add_ln703_46 to i27" [./layer.h:130]   --->   Operation 1050 'sext' 'sext_ln703_80' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1051 [1/1] (2.37ns)   --->   "%add_ln703_47 = add i27 %sext_ln703_80, %sext_ln703_77" [./layer.h:130]   --->   Operation 1051 'add' 'add_ln703_47' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i27 %add_ln703_47 to i28" [./layer.h:130]   --->   Operation 1052 'sext' 'sext_ln703_81' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln703_82 = sext i25 %add_ln703_48 to i26" [./layer.h:130]   --->   Operation 1053 'sext' 'sext_ln703_82' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln703_83 = sext i25 %add_ln703_49 to i26" [./layer.h:130]   --->   Operation 1054 'sext' 'sext_ln703_83' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1055 [1/1] (2.34ns)   --->   "%add_ln703_50 = add i26 %sext_ln703_83, %sext_ln703_82" [./layer.h:130]   --->   Operation 1055 'add' 'add_ln703_50' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln703_84 = sext i26 %add_ln703_50 to i27" [./layer.h:130]   --->   Operation 1056 'sext' 'sext_ln703_84' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln703_85 = sext i25 %add_ln703_51 to i26" [./layer.h:130]   --->   Operation 1057 'sext' 'sext_ln703_85' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln703_86 = sext i25 %add_ln703_52 to i26" [./layer.h:130]   --->   Operation 1058 'sext' 'sext_ln703_86' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1059 [1/1] (2.34ns)   --->   "%add_ln703_53 = add i26 %sext_ln703_86, %sext_ln703_85" [./layer.h:130]   --->   Operation 1059 'add' 'add_ln703_53' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln703_87 = sext i26 %add_ln703_53 to i27" [./layer.h:130]   --->   Operation 1060 'sext' 'sext_ln703_87' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1061 [1/1] (2.37ns)   --->   "%add_ln703_54 = add i27 %sext_ln703_87, %sext_ln703_84" [./layer.h:130]   --->   Operation 1061 'add' 'add_ln703_54' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln703_88 = sext i27 %add_ln703_54 to i28" [./layer.h:130]   --->   Operation 1062 'sext' 'sext_ln703_88' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1063 [1/1] (2.40ns)   --->   "%add_ln703_55 = add i28 %sext_ln703_88, %sext_ln703_81" [./layer.h:130]   --->   Operation 1063 'add' 'add_ln703_55' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln703_90 = sext i25 %add_ln703_57 to i26" [./layer.h:130]   --->   Operation 1064 'sext' 'sext_ln703_90' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln703_91 = sext i25 %add_ln703_58 to i26" [./layer.h:130]   --->   Operation 1065 'sext' 'sext_ln703_91' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1066 [1/1] (2.34ns)   --->   "%add_ln703_59 = add i26 %sext_ln703_91, %sext_ln703_90" [./layer.h:130]   --->   Operation 1066 'add' 'add_ln703_59' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln703_92 = sext i26 %add_ln703_59 to i27" [./layer.h:130]   --->   Operation 1067 'sext' 'sext_ln703_92' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln703_93 = sext i25 %add_ln703_60 to i26" [./layer.h:130]   --->   Operation 1068 'sext' 'sext_ln703_93' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln703_94 = sext i25 %add_ln703_61 to i26" [./layer.h:130]   --->   Operation 1069 'sext' 'sext_ln703_94' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1070 [1/1] (2.34ns)   --->   "%add_ln703_62 = add i26 %sext_ln703_94, %sext_ln703_93" [./layer.h:130]   --->   Operation 1070 'add' 'add_ln703_62' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln703_95 = sext i26 %add_ln703_62 to i27" [./layer.h:130]   --->   Operation 1071 'sext' 'sext_ln703_95' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1072 [1/1] (2.37ns)   --->   "%add_ln703_63 = add i27 %sext_ln703_95, %sext_ln703_92" [./layer.h:130]   --->   Operation 1072 'add' 'add_ln703_63' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln703_96 = sext i27 %add_ln703_63 to i28" [./layer.h:130]   --->   Operation 1073 'sext' 'sext_ln703_96' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln703_97 = sext i25 %add_ln703_64 to i26" [./layer.h:130]   --->   Operation 1074 'sext' 'sext_ln703_97' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln703_98 = sext i25 %add_ln703_65 to i26" [./layer.h:130]   --->   Operation 1075 'sext' 'sext_ln703_98' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1076 [1/1] (2.34ns)   --->   "%add_ln703_66 = add i26 %sext_ln703_98, %sext_ln703_97" [./layer.h:130]   --->   Operation 1076 'add' 'add_ln703_66' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln703_99 = sext i26 %add_ln703_66 to i27" [./layer.h:130]   --->   Operation 1077 'sext' 'sext_ln703_99' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln703_100 = sext i25 %add_ln703_67 to i26" [./layer.h:130]   --->   Operation 1078 'sext' 'sext_ln703_100' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln703_101 = sext i25 %add_ln703_68 to i26" [./layer.h:130]   --->   Operation 1079 'sext' 'sext_ln703_101' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1080 [1/1] (2.34ns)   --->   "%add_ln703_69 = add i26 %sext_ln703_101, %sext_ln703_100" [./layer.h:130]   --->   Operation 1080 'add' 'add_ln703_69' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln703_102 = sext i26 %add_ln703_69 to i27" [./layer.h:130]   --->   Operation 1081 'sext' 'sext_ln703_102' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1082 [1/1] (2.37ns)   --->   "%add_ln703_70 = add i27 %sext_ln703_102, %sext_ln703_99" [./layer.h:130]   --->   Operation 1082 'add' 'add_ln703_70' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln703_103 = sext i27 %add_ln703_70 to i28" [./layer.h:130]   --->   Operation 1083 'sext' 'sext_ln703_103' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1084 [1/1] (2.40ns)   --->   "%add_ln703_71 = add i28 %sext_ln703_103, %sext_ln703_96" [./layer.h:130]   --->   Operation 1084 'add' 'add_ln703_71' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln703_105 = sext i25 %add_ln703_72 to i26" [./layer.h:130]   --->   Operation 1085 'sext' 'sext_ln703_105' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln703_106 = sext i25 %add_ln703_73 to i26" [./layer.h:130]   --->   Operation 1086 'sext' 'sext_ln703_106' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1087 [1/1] (2.34ns)   --->   "%add_ln703_74 = add i26 %sext_ln703_106, %sext_ln703_105" [./layer.h:130]   --->   Operation 1087 'add' 'add_ln703_74' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln703_107 = sext i26 %add_ln703_74 to i27" [./layer.h:130]   --->   Operation 1088 'sext' 'sext_ln703_107' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln703_108 = sext i25 %add_ln703_75 to i26" [./layer.h:130]   --->   Operation 1089 'sext' 'sext_ln703_108' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln703_109 = sext i25 %add_ln703_76 to i26" [./layer.h:130]   --->   Operation 1090 'sext' 'sext_ln703_109' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1091 [1/1] (2.34ns)   --->   "%add_ln703_77 = add i26 %sext_ln703_109, %sext_ln703_108" [./layer.h:130]   --->   Operation 1091 'add' 'add_ln703_77' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln703_110 = sext i26 %add_ln703_77 to i27" [./layer.h:130]   --->   Operation 1092 'sext' 'sext_ln703_110' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1093 [1/1] (2.37ns)   --->   "%add_ln703_78 = add i27 %sext_ln703_110, %sext_ln703_107" [./layer.h:130]   --->   Operation 1093 'add' 'add_ln703_78' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln703_112 = sext i25 %add_ln703_79 to i26" [./layer.h:130]   --->   Operation 1094 'sext' 'sext_ln703_112' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln703_113 = sext i25 %add_ln703_80 to i26" [./layer.h:130]   --->   Operation 1095 'sext' 'sext_ln703_113' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1096 [1/1] (2.34ns)   --->   "%add_ln703_81 = add i26 %sext_ln703_113, %sext_ln703_112" [./layer.h:130]   --->   Operation 1096 'add' 'add_ln703_81' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln703_114 = sext i26 %add_ln703_81 to i28" [./layer.h:130]   --->   Operation 1097 'sext' 'sext_ln703_114' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln703_115 = sext i25 %add_ln703_82 to i27" [./layer.h:130]   --->   Operation 1098 'sext' 'sext_ln703_115' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_84)   --->   "%sext_ln703_116 = sext i25 %add_ln703_83 to i26" [./layer.h:130]   --->   Operation 1099 'sext' 'sext_ln703_116' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (2.34ns) (out node of the LUT)   --->   "%add_ln703_84 = add i26 %sext_ln703_116, %sext_ln703_61" [./layer.h:130]   --->   Operation 1100 'add' 'add_ln703_84' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln703_117 = sext i26 %add_ln703_84 to i27" [./layer.h:130]   --->   Operation 1101 'sext' 'sext_ln703_117' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (2.37ns)   --->   "%add_ln703_85 = add i27 %sext_ln703_117, %sext_ln703_115" [./layer.h:130]   --->   Operation 1102 'add' 'add_ln703_85' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln703_118 = sext i27 %add_ln703_85 to i28" [./layer.h:130]   --->   Operation 1103 'sext' 'sext_ln703_118' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 1104 [1/1] (2.40ns)   --->   "%add_ln703_86 = add i28 %sext_ln703_118, %sext_ln703_114" [./layer.h:130]   --->   Operation 1104 'add' 'add_ln703_86' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 1, %select_ln124" [./layer.h:121]   --->   Operation 1105 'add' 'add_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln703_67 = sext i26 %add_ln703_31 to i40" [./layer.h:130]   --->   Operation 1106 'sext' 'sext_ln703_67' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_32 = add i40 %sext_ln703_67, %add_ln703_28" [./layer.h:130]   --->   Operation 1107 'add' 'add_ln703_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln703_74 = sext i27 %add_ln703_39 to i40" [./layer.h:130]   --->   Operation 1108 'sext' 'sext_ln703_74' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 1109 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_40 = add i40 %sext_ln703_74, %add_ln703_32" [./layer.h:130]   --->   Operation 1109 'add' 'add_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln703_104 = sext i28 %add_ln703_71 to i30" [./layer.h:130]   --->   Operation 1110 'sext' 'sext_ln703_104' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln703_111 = sext i27 %add_ln703_78 to i29" [./layer.h:130]   --->   Operation 1111 'sext' 'sext_ln703_111' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln703_119 = sext i28 %add_ln703_86 to i29" [./layer.h:130]   --->   Operation 1112 'sext' 'sext_ln703_119' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 1113 [1/1] (2.43ns)   --->   "%add_ln703_87 = add i29 %sext_ln703_119, %sext_ln703_111" [./layer.h:130]   --->   Operation 1113 'add' 'add_ln703_87' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln703_120 = sext i29 %add_ln703_87 to i30" [./layer.h:130]   --->   Operation 1114 'sext' 'sext_ln703_120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 1115 [1/1] (2.46ns)   --->   "%add_ln703_88 = add i30 %sext_ln703_120, %sext_ln703_104" [./layer.h:130]   --->   Operation 1115 'add' 'add_ln703_88' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.85>
ST_7 : Operation 1116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)"   --->   Operation 1116 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1117 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 1117 'speclooptripcount' 'empty_96' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind" [./layer.h:121]   --->   Operation 1118 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)" [./layer.h:121]   --->   Operation 1119 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [./layer.h:122]   --->   Operation 1120 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln703_89 = sext i28 %add_ln703_55 to i40" [./layer.h:130]   --->   Operation 1121 'sext' 'sext_ln703_89' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_56 = add i40 %sext_ln703_89, %add_ln703_40" [./layer.h:130]   --->   Operation 1122 'add' 'add_ln703_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln703_121 = sext i30 %add_ln703_88 to i40" [./layer.h:130]   --->   Operation 1123 'sext' 'sext_ln703_121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1124 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_89 = add i40 %sext_ln703_121, %add_ln703_56" [./layer.h:130]   --->   Operation 1124 'add' 'add_ln703_89' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1125 [1/1] (3.25ns)   --->   "store i40 %add_ln703_89, i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 1125 'store' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_7 : Operation 1126 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)" [./layer.h:133]   --->   Operation 1126 'specregionend' 'empty_97' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 1127 [1/1] (1.13ns)   --->   "%icmp_ln121_1 = icmp eq i3 %add_ln121, -2" [./layer.h:121]   --->   Operation 1127 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121_1, label %ifTrue, label %ifFalse" [./layer.h:121]   --->   Operation 1128 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 1129 [1/1] (0.00ns)   --->   "%shl_ln2 = call i72 @_ssdm_op_BitConcatenate.i72.i40.i32(i40 %add_ln703_89, i32 0)" [./layer.h:134]   --->   Operation 1129 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_8 : Operation 1130 [76/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1130 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 1131 [75/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1131 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 1132 [74/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1132 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 1133 [73/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1133 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 1134 [72/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1134 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 1135 [71/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1135 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 1136 [70/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1136 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 1137 [69/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1137 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 1138 [68/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1138 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 1139 [67/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1139 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 1140 [66/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1140 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 1141 [65/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1141 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 1142 [64/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1142 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 1143 [63/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1143 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 1144 [62/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1144 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 1145 [61/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1145 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 1146 [60/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1146 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 1147 [59/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1147 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 1148 [58/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1148 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 1149 [57/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1149 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 1150 [56/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1150 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 1151 [55/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1151 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 1152 [54/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1152 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 1153 [53/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1153 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 1154 [52/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1154 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 1155 [51/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1155 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 1156 [50/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1156 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 1157 [49/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1157 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 1158 [48/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1158 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 1159 [47/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1159 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 1160 [46/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1160 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 1161 [45/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1161 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 1162 [44/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1162 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 1163 [43/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1163 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 1164 [42/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1164 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 1165 [41/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1165 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 1166 [40/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1166 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 1167 [39/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1167 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 1168 [38/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1168 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 1169 [37/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1169 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 1170 [36/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1170 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 1171 [35/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1171 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 1172 [34/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1172 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 1173 [33/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1173 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 1174 [32/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1174 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 1175 [31/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1175 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 1176 [30/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1176 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 1177 [29/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1177 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 1178 [28/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1178 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 1179 [27/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1179 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 1180 [26/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1180 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 1181 [25/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1181 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 1182 [24/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1182 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 1183 [23/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1183 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 1184 [22/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1184 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 1185 [21/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1185 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 1186 [20/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1186 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 1187 [19/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1187 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 1188 [18/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1188 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 1189 [17/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1189 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 1190 [16/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1190 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.27>
ST_69 : Operation 1191 [15/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1191 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.27>
ST_70 : Operation 1192 [14/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1192 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.27>
ST_71 : Operation 1193 [13/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1193 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.27>
ST_72 : Operation 1194 [12/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1194 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.27>
ST_73 : Operation 1195 [11/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1195 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.27>
ST_74 : Operation 1196 [10/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1196 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.27>
ST_75 : Operation 1197 [9/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1197 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.27>
ST_76 : Operation 1198 [8/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1198 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.27>
ST_77 : Operation 1199 [7/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1199 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.27>
ST_78 : Operation 1200 [6/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1200 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.27>
ST_79 : Operation 1201 [5/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1201 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.27>
ST_80 : Operation 1202 [4/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1202 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.27>
ST_81 : Operation 1203 [3/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1203 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.27>
ST_82 : Operation 1204 [2/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1204 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 8.52>
ST_83 : Operation 1205 [1/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 1205 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i72 %sdiv_ln1148 to i40" [./layer.h:134]   --->   Operation 1206 'trunc' 'trunc_ln703' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_83 : Operation 1207 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703, i40* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 1207 'store' <Predicate = (icmp_ln121_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_83 : Operation 1208 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 1208 'br' <Predicate = (icmp_ln121_1)> <Delay = 0.00>

State 84 <SV = 2> <Delay = 0.00>
ST_84 : Operation 1209 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)" [./layer.h:136]   --->   Operation 1209 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1210 [1/1] (0.00ns)   --->   "ret void" [./layer.h:137]   --->   Operation 1210 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'w_scale_V' (./layer.h:112) [84]  (0 ns)
	'mul' operation ('mul_ln1148', ./layer.h:134) [89]  (8.51 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'phi' operation ('ko_0_0', ./layer.h:121) with incoming values : ('add_ln121', ./layer.h:121) [95]  (0 ns)
	'icmp' operation ('icmp_ln121', ./layer.h:121) [103]  (1.13 ns)
	'select' operation ('select_ln124', ./layer.h:124) [104]  (0.98 ns)
	'getelementptr' operation ('input_0_0_0_V_add', ./layer.h:128) [138]  (0 ns)
	'load' operation ('input_0_0_0_V_loa', ./layer.h:128) on array 'input_0_0_0_V' [139]  (2.32 ns)

 <State 3>: 8.04ns
The critical path consists of the following:
	'select' operation ('select_ln124_1', ./layer.h:124) [105]  (0.968 ns)
	'add' operation ('add_ln124', ./layer.h:124) [117]  (3.82 ns)
	'getelementptr' operation ('packed_weights_0_ad', ./layer.h:124) [119]  (0 ns)
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [135]  (3.25 ns)

 <State 4>: 7.78ns
The critical path consists of the following:
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [135]  (3.25 ns)
	'icmp' operation ('icmp_ln129_2', ./layer.h:129) [166]  (0.959 ns)
	'and' operation ('and_ln129_2', ./layer.h:129) [169]  (0 ns)
	'select' operation ('select_ln129_2', ./layer.h:129) [171]  (0 ns)
	'add' operation ('add_ln703_27', ./layer.h:130) [922]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 5>: 8.08ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln128_61', ./layer.h:128) [886]  (0.959 ns)
	'xor' operation ('xor_ln128_61', ./layer.h:128) [891]  (0 ns)
	'and' operation ('and_ln129_61', ./layer.h:129) [892]  (0 ns)
	'select' operation ('select_ln129_61', ./layer.h:129) [894]  (0 ns)
	'add' operation ('add_ln703_84', ./layer.h:130) [1032]  (2.34 ns)
	'add' operation ('add_ln703_85', ./layer.h:130) [1034]  (2.37 ns)
	'add' operation ('add_ln703_86', ./layer.h:130) [1036]  (2.4 ns)

 <State 6>: 4.9ns
The critical path consists of the following:
	'add' operation ('add_ln703_87', ./layer.h:130) [1038]  (2.43 ns)
	'add' operation ('add_ln703_88', ./layer.h:130) [1040]  (2.46 ns)

 <State 7>: 7.86ns
The critical path consists of the following:
	'add' operation ('add_ln703_56', ./layer.h:130) [977]  (0 ns)
	'add' operation ('add_ln703_89', ./layer.h:130) [1042]  (4.61 ns)
	'store' operation ('store_ln130', ./layer.h:130) of variable 'add_ln703_89', ./layer.h:130 on array 'output_0_V' [1043]  (3.25 ns)

 <State 8>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 61>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 62>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 63>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 64>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 65>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 66>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 67>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 68>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 69>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 70>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 71>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 72>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 73>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 74>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 75>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 76>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 77>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 78>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 79>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 80>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 81>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 82>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)

 <State 83>: 8.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [1050]  (5.27 ns)
	'store' operation ('store_ln134', ./layer.h:134) of variable 'trunc_ln703', ./layer.h:134 on array 'output_0_V' [1052]  (3.25 ns)

 <State 84>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
