<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>rocev2_prj</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/.apc/.tb</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.tcls</location>
		</link>
		<link>
			<name>source/axi_utils.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/axi_utils.cpp</location>
		</link>
		<link>
			<name>source/conn_table.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/conn_table.cpp</location>
		</link>
		<link>
			<name>source/ib_transport_protocol.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/ib_transport_protocol.cpp</location>
		</link>
		<link>
			<name>source/ib_utils.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/ib_utils.cpp</location>
		</link>
		<link>
			<name>source/ipv4.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ipv4/ipv4.cpp</location>
		</link>
		<link>
			<name>source/ipv4_utils.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ipv4/ipv4_utils.cpp</location>
		</link>
		<link>
			<name>source/ipv6.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ipv6/ipv6.cpp</location>
		</link>
		<link>
			<name>source/msn_table.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/msn_table.cpp</location>
		</link>
		<link>
			<name>source/read_req_table.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/read_req_table.cpp</location>
		</link>
		<link>
			<name>source/retransmitter.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/retransmitter/retransmitter.cpp</location>
		</link>
		<link>
			<name>source/rocev2.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp</location>
		</link>
		<link>
			<name>source/state_table.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/state_table.cpp</location>
		</link>
		<link>
			<name>source/transport_timer.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/ib_transport_protocol/transport_timer.cpp</location>
		</link>
		<link>
			<name>source/udp.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/udp/udp.cpp</location>
		</link>
		<link>
			<name>testbench/test_rocev2.cpp</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
