<profile>

<section name = "Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_31_1'" level="0">
<item name = "Date">Tue Oct 14 17:42:44 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">fir.comp</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">132, 132, 1.320 us, 1.320 us, 127, 127, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_31_1">130, 130, 5, 1, 1, 127, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 69, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 165, 50, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 217, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_6s_32s_32_2_1_U1">mul_6s_32s_32_2_1, 0, 2, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fir_int_int_c_U">fir_Pipeline_VITIS_LOOP_31_1_fir_int_int_c_ROM_AUTO_1R, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_2_out">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_108_p2">+, 0, 0, 14, 7, 2</column>
<column name="icmp_ln31_fu_119_p2">icmp, 0, 0, 14, 7, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc3_fu_36">9, 2, 32, 64</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 7, 14</column>
<column name="i1_fu_32">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc3_fu_36">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="fir_int_int_c_load_reg_182">32, 0, 32, 0</column>
<column name="i1_fu_32">7, 0, 7, 0</column>
<column name="icmp_ln31_reg_173">1, 0, 1, 0</column>
<column name="mul_ln34_reg_187">32, 0, 32, 0</column>
<column name="shift_reg_load_reg_177">32, 0, 32, 0</column>
<column name="zext_ln31_reg_158">7, 0, 64, 57</column>
<column name="icmp_ln31_reg_173">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_31_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_31_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_31_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_31_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_31_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_Pipeline_VITIS_LOOP_31_1, return value</column>
<column name="acc_2_out">out, 32, ap_vld, acc_2_out, pointer</column>
<column name="acc_2_out_ap_vld">out, 1, ap_vld, acc_2_out, pointer</column>
<column name="shift_reg_address0">out, 7, ap_memory, shift_reg, array</column>
<column name="shift_reg_ce0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_we0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_d0">out, 32, ap_memory, shift_reg, array</column>
<column name="shift_reg_address1">out, 7, ap_memory, shift_reg, array</column>
<column name="shift_reg_ce1">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_q1">in, 32, ap_memory, shift_reg, array</column>
</table>
</item>
</section>
</profile>
