 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 15:42:48 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[9] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[9] (in)                             0.000      0.000 f
  U260/Y (INVX1)                       576232.875 576232.875 r
  U146/Y (AND2X1)                      2198660.000
                                                  2774893.000 r
  U147/Y (INVX1)                       707942.500 3482835.500 f
  U261/Y (NAND2X1)                     918802.000 4401637.500 r
  U173/Y (AND2X1)                      1830818.500
                                                  6232456.000 r
  U72/Y (AND2X1)                       1836551.500
                                                  8069007.500 r
  U73/Y (INVX1)                        707805.500 8776813.000 f
  U274/Y (NAND2X1)                     924339.000 9701152.000 r
  U164/Y (XNOR2X1)                     6377384.000
                                                  16078536.000 r
  U235/Y (INVX1)                       783740.000 16862276.000 f
  U288/Y (NAND2X1)                     1285662.000
                                                  18147938.000 r
  U114/Y (AND2X1)                      1818770.000
                                                  19966708.000 r
  U115/Y (INVX1)                       710340.000 20677048.000 f
  U197/Y (AND2X1)                      2037080.000
                                                  22714128.000 f
  U198/Y (INVX1)                       -1189008.000
                                                  21525120.000 r
  U209/Y (AND2X1)                      2199080.000
                                                  23724200.000 r
  U210/Y (INVX1)                       707806.000 24432006.000 f
  U290/Y (NAND2X1)                     1285772.000
                                                  25717778.000 r
  U171/Y (AND2X1)                      1830432.000
                                                  27548210.000 r
  U140/Y (AND2X1)                      2181486.000
                                                  29729696.000 r
  U141/Y (INVX1)                       713536.000 30443232.000 f
  U291/Y (NAND2X1)                     1285760.000
                                                  31728992.000 r
  U292/Y (NAND2X1)                     848316.000 32577308.000 f
  U293/Y (NOR2X1)                      1633624.000
                                                  34210932.000 r
  U298/Y (INVX1)                       1004892.000
                                                  35215824.000 f
  U299/Y (NAND2X1)                     1284612.000
                                                  36500436.000 r
  U80/Y (NAND2X1)                      848132.000 37348568.000 f
  U301/Y (NOR2X1)                      1190056.000
                                                  38538624.000 r
  U116/Y (AND2X1)                      2181956.000
                                                  40720580.000 r
  U117/Y (INVX1)                       713160.000 41433740.000 f
  U177/Y (AND2X1)                      2037092.000
                                                  43470832.000 f
  U178/Y (INVX1)                       -1189232.000
                                                  42281600.000 r
  U303/Y (AND2X1)                      1325992.000
                                                  43607592.000 r
  U304/Y (NOR2X1)                      346736.000 43954328.000 f
  U118/Y (AND2X1)                      2440504.000
                                                  46394832.000 f
  U119/Y (INVX1)                       -1300860.000
                                                  45093972.000 r
  U223/Y (AND2X1)                      1881908.000
                                                  46975880.000 r
  U224/Y (INVX1)                       708316.000 47684196.000 f
  U308/Y (NOR2X1)                      1151516.000
                                                  48835712.000 r
  out[0] (out)                            0.000   48835712.000 r
  data arrival time                               48835712.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -48835712.000
  -----------------------------------------------------------
  slack (MET)                                     151164288.000


1
