[eda@eda syn]$ rc -f -64 run.tcl
Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v09.10-p104_1 (64-bit), built Jun 18 2009


Copyright notice: Copyright 1997-2009 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 

[eda@eda syn]$ rc -f -64 run.tcl
Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v09.10-p104_1 (64-bit), built Jun 18 2009


Copyright notice: Copyright 1997-2009 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  dp_perform_rewriting_operations
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  allow_sharing_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './run.tcl' (Sun Apr 22 22:23:48 EDT 2018)...
  Setting attribute of root '/': 'command_log' = command_list.txt
  Setting attribute of root '/': 'lib_search_path' = ../lib
  Setting attribute of root '/': 'hdl_search_path' = ..
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESF'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETT'.
  Setting attribute of root '/': 'library' = fsa0a_c_sc_bc.lib fsa0a_c_io_bc.lib
  Libraries have 288 usable logic and 60 usable sequential lib-cells.
  Elaborating top-level block 'ALU' from file './../rtl/ALU.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALU' in file './../rtl/ALU.v' on line 12.
  Done elaborating 'ALU'.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALU'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 2 CSA groups in module 'ALU'... Accepted.
Mapping ALU to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
        : To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map        506       0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_inc        504       0  N/A
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt         504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0
 io_phase          504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0

  Done mapping ALU
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALU'.
        : Use 'report timing -lint' for more information.

================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.[eda@eda syn]$ rc -f -64 run.tcl
Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v09.10-p104_1 (64-bit), built Jun 18 2009


Copyright notice: Copyright 1997-2009 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  dp_perform_rewriting_operations
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  allow_sharing_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './run.tcl' (Sun Apr 22 22:23:48 EDT 2018)...
  Setting attribute of root '/': 'command_log' = command_list.txt
  Setting attribute of root '/': 'lib_search_path' = ../lib
  Setting attribute of root '/': 'hdl_search_path' = ..
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESF'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETT'.
  Setting attribute of root '/': 'library' = fsa0a_c_sc_bc.lib fsa0a_c_io_bc.lib
  Libraries have 288 usable logic and 60 usable sequential lib-cells.
  Elaborating top-level block 'ALU' from file './../rtl/ALU.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALU' in file './../rtl/ALU.v' on line 12.
  Done elaborating 'ALU'.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALU'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 2 CSA groups in module 'ALU'... Accepted.
Mapping ALU to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
        : To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map        506       0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_inc        504       0  N/A
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt         504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0
 io_phase          504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0

  Done mapping ALU
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALU'.
        : Use 'report timing -lint' for more information.

  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  dp_perform_rewriting_operations
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  allow_sharing_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.[eda@eda syn]$ rc -f -64 run.tcl
Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v09.10-p104_1 (64-bit), built Jun 18 2009


Copyright notice: Copyright 1997-2009 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  dp_perform_rewriting_operations
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  allow_sharing_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './run.tcl' (Sun Apr 22 22:23:48 EDT 2018)...
  Setting attribute of root '/': 'command_log' = command_list.txt
  Setting attribute of root '/': 'lib_search_path' = ../lib
  Setting attribute of root '/': 'hdl_search_path' = ..
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESF'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETT'.
  Setting attribute of root '/': 'library' = fsa0a_c_sc_bc.lib fsa0a_c_io_bc.lib
  Libraries have 288 usable logic and 60 usable sequential lib-cells.
  Elaborating top-level block 'ALU' from file './../rtl/ALU.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALU' in file './../rtl/ALU.v' on line 12.
  Done elaborating 'ALU'.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALU'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 2 CSA groups in module 'ALU'... Accepted.
Mapping ALU to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
        : To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map        506       0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_inc        504       0  N/A
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt         504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0
 io_phase          504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0

  Done mapping ALU
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALU'.
        : Use 'report timing -lint' for more information.

================================================================================

Sourcing './run.tcl' (Sun Apr 22 22:23:48 EDT 2018)...
  Setting attribute of root '/': 'command_log' = command_list.txt
  Setting attribute of root '/': 'lib_search_path' = ../lib
  Setting attribute of root '/': 'hdl_search_path' = ..
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESF'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCBEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKESP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKEST'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETF'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETN'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETP'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'GCKETT'.
  Setting attribute of root '/': 'library' = fsa0a_c_sc_bc.lib fsa0a_c_io_bc.lib
  Libraries have 288 usable logic and 60 usable sequential lib-cells.
  Elaborating top-level block 'ALU' from file './../rtl/ALU.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ALU' in file './../rtl/ALU.v' on line 12.
  Done elaborating 'ALU'.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALU'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 2 CSA groups in module 'ALU'... Accepted.
Mapping ALU to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
        : To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map        506       0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_inc        504       0  N/A
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt         504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0
 io_phase          504       0         0        0        0
 
Incremental optimization status
===============================
                         Worst  - - - - DRC Totals - - - - 
                 Total    Neg       Max       Max    Max   
Operation         Area   Slack     Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay        504       0         0        0        0
 init_drc          504       0         0        0        0
 init_area         504       0         0        0        0

  Done mapping ALU
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALU'.
        : Use 'report timing -lint' for more information.

