// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2034\sampleModel2034_1_sub\Mysubsystem_5.v
// Created: 2024-06-10 21:01:48
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_5
// Source Path: sampleModel2034_1_sub/Subsystem/Mysubsystem_5
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_5
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  signed [31:0] Out1;  // sfix32_En14


  wire [15:0] cfblk11_out1;  // ufix16_En7
  wire signed [15:0] cfblk24_out1;  // int16
  wire signed [15:0] cfblk151_out1;  // int16
  wire signed [31:0] cfblk119_out1;  // sfix32_En14
  wire signed [32:0] cfblk101_y;  // sfix33_En14
  wire signed [32:0] cfblk101_cast;  // sfix33_En14
  wire signed [31:0] cfblk101_out1;  // sfix32_En14
  wire signed [32:0] cfblk44_y;  // sfix33_En14
  wire signed [32:0] cfblk44_cast;  // sfix33_En14
  wire signed [31:0] cfblk44_out1;  // sfix32_En14


  assign cfblk11_out1 = {1'b0, {In1, 7'b0000000}};



  assign cfblk24_out1 = (cfblk11_out1 > 16'b0000000000000000 ? 16'sb0000000000000001 :
              16'sb0000000000000000);



  cfblk151 u_cfblk151 (.In1(cfblk24_out1),  // int16
                       .Out1(cfblk151_out1)  // int16
                       );

  assign cfblk119_out1 = {{2{cfblk151_out1[15]}}, {cfblk151_out1, 14'b00000000000000}};



  assign cfblk101_cast = {cfblk119_out1[31], cfblk119_out1};
  assign cfblk101_y = (cfblk119_out1 < 32'sb00000000000000000000000000000000 ?  - (cfblk101_cast) :
              {cfblk119_out1[31], cfblk119_out1});
  assign cfblk101_out1 = cfblk101_y[31:0];



  assign cfblk44_cast = {cfblk101_out1[31], cfblk101_out1};
  assign cfblk44_y = (cfblk101_out1 < 32'sb00000000000000000000000000000000 ?  - (cfblk44_cast) :
              {cfblk101_out1[31], cfblk101_out1});
  assign cfblk44_out1 = cfblk44_y[31:0];



  assign Out1 = cfblk44_out1;

endmodule  // Mysubsystem_5

