module edge_detect(clk,rst_n,signal,up_edge,down_edge,both_edge);

input clk;
input signal;
input rst_n;
output up_edge;
output down_edge;
output both_edge;

reg signal_r;

always@(posedge clk or negedge rst_n)
begin
if(!rst_n)
signal_r <= 1'b0;
else
signal_r <= signal;
end

assign up_edge   = !signal_r & signal;
assign down_edge = signal_r & !signal;
assign both_edge = signal_r  ^  signal;

endmodule

