// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Web Edition"

// DATE "01/02/2013 21:52:19"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SDR_REV_A (
	CLOCK_50,
	LED,
	KEY,
	SW,
	EPCS_ASDO,
	EPCS_DATA0,
	EPCS_DCLK,
	EPCS_NCSO,
	GPIO_2,
	GPIO_2_IN,
	A,
	A_IN,
	B,
	B_IN);
input 	CLOCK_50;
output 	[7:0] LED;
input 	[1:0] KEY;
input 	[3:0] SW;
output 	EPCS_ASDO;
input 	EPCS_DATA0;
output 	EPCS_DCLK;
output 	EPCS_NCSO;
inout 	[12:0] GPIO_2;
input 	[2:0] GPIO_2_IN;
inout 	[33:0] A;
input 	[1:0] A_IN;
inout 	[33:0] B;
input 	[1:0] B_IN;

// Design Ports Information
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_ASDO	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_DATA0	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_DCLK	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_NCSO	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[1]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A_IN[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A_IN[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B_IN[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B_IN[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[8]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[12]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[2]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[15]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[16]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[17]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[18]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[22]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[4]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[5]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[10]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[12]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[16]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[19]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[20]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[21]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[24]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[25]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[28]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[32]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[33]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[27]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B[29]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SDR_REV_A_v.sdo");
// synopsys translate_on

wire \pll_counter[4]~19 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita4~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita4~combout ;
wire \sdr_heartbeat|Add0~6_combout ;
wire \sdr_heartbeat|Add0~18_combout ;
wire \sdr_heartbeat|Add0~26_combout ;
wire \sdr_heartbeat|Add0~38_combout ;
wire \sdr_heartbeat|Add0~54_combout ;
wire \freq_up|count[3]~22_combout ;
wire \freq_up|count[5]~26_combout ;
wire \freq_up|count[6]~28_combout ;
wire \freq_up|count[11]~38_combout ;
wire \freq_up|count[13]~42_combout ;
wire \freq_down|count[3]~22_combout ;
wire \freq_down|count[14]~45 ;
wire \freq_down|count[15]~46_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita5~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~2 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~1_combout ;
wire \pll_counter[5]~21 ;
wire \pll_counter[5]~20_combout ;
wire \pll_counter[6]~23 ;
wire \pll_counter[6]~22_combout ;
wire \pll_counter[7]~25 ;
wire \pll_counter[7]~24_combout ;
wire \pll_counter[8]~26_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~2 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~2 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~2 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~2 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~2 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~2 ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0_combout ;
wire \lo_synth|reconfig_state_machine|fstate.START_UPDATE~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q ;
wire \sdr_heartbeat|Equal0~1_combout ;
wire \sdr_heartbeat|Equal0~7_combout ;
wire \freq_up|button_state~0_combout ;
wire \freq_up|button_state~1_combout ;
wire \freq_up|button_state~2_combout ;
wire \freq_up|button_state~3_combout ;
wire \freq_up|button_state~4_combout ;
wire \lo_strobe~q ;
wire \lo_synth|reconfig_state_machine|fstate.IDLE~q ;
wire \lo_synth|reconfig_state_machine|reg_fstate~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~2_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q ;
wire \sdr_heartbeat|counter~4_combout ;
wire \sdr_heartbeat|counter~8_combout ;
wire \lo_strobe_rdy~q ;
wire \lo_synth|reconfig_state_machine|fstate.RECONFIG~q ;
wire \lo_synth|reconfig_state_machine|Selector0~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~2_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~3_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~4_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~5_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~6_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~7_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \always1~0_combout ;
wire \lo_synth|reconfig_state_machine|Selector1~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \EPCS_DATA0~input_o ;
wire \GPIO_2_IN[0]~input_o ;
wire \GPIO_2_IN[1]~input_o ;
wire \GPIO_2_IN[2]~input_o ;
wire \A_IN[0]~input_o ;
wire \A_IN[1]~input_o ;
wire \B_IN[0]~input_o ;
wire \B_IN[1]~input_o ;
wire \GPIO_2[0]~input_o ;
wire \GPIO_2[1]~input_o ;
wire \GPIO_2[2]~input_o ;
wire \GPIO_2[3]~input_o ;
wire \GPIO_2[4]~input_o ;
wire \GPIO_2[5]~input_o ;
wire \GPIO_2[6]~input_o ;
wire \GPIO_2[7]~input_o ;
wire \GPIO_2[8]~input_o ;
wire \GPIO_2[9]~input_o ;
wire \GPIO_2[10]~input_o ;
wire \GPIO_2[11]~input_o ;
wire \GPIO_2[12]~input_o ;
wire \A[0]~input_o ;
wire \A[1]~input_o ;
wire \A[2]~input_o ;
wire \A[3]~input_o ;
wire \A[4]~input_o ;
wire \A[5]~input_o ;
wire \A[6]~input_o ;
wire \A[8]~input_o ;
wire \A[9]~input_o ;
wire \A[10]~input_o ;
wire \A[11]~input_o ;
wire \A[12]~input_o ;
wire \A[13]~input_o ;
wire \A[14]~input_o ;
wire \A[15]~input_o ;
wire \A[16]~input_o ;
wire \A[17]~input_o ;
wire \A[18]~input_o ;
wire \A[19]~input_o ;
wire \A[20]~input_o ;
wire \A[21]~input_o ;
wire \A[22]~input_o ;
wire \A[23]~input_o ;
wire \A[24]~input_o ;
wire \A[26]~input_o ;
wire \A[27]~input_o ;
wire \A[28]~input_o ;
wire \A[29]~input_o ;
wire \A[30]~input_o ;
wire \A[31]~input_o ;
wire \A[32]~input_o ;
wire \A[33]~input_o ;
wire \B[1]~input_o ;
wire \B[2]~input_o ;
wire \B[3]~input_o ;
wire \B[4]~input_o ;
wire \B[5]~input_o ;
wire \B[6]~input_o ;
wire \B[7]~input_o ;
wire \B[8]~input_o ;
wire \B[10]~input_o ;
wire \B[12]~input_o ;
wire \B[14]~input_o ;
wire \B[16]~input_o ;
wire \B[17]~input_o ;
wire \B[18]~input_o ;
wire \B[19]~input_o ;
wire \B[20]~input_o ;
wire \B[21]~input_o ;
wire \B[22]~input_o ;
wire \B[23]~input_o ;
wire \B[24]~input_o ;
wire \B[25]~input_o ;
wire \B[26]~input_o ;
wire \B[28]~input_o ;
wire \B[30]~input_o ;
wire \B[31]~input_o ;
wire \B[32]~input_o ;
wire \B[33]~input_o ;
wire \A[7]~input_o ;
wire \A[25]~input_o ;
wire \B[0]~input_o ;
wire \B[9]~input_o ;
wire \B[11]~input_o ;
wire \B[13]~input_o ;
wire \B[15]~input_o ;
wire \_pll_counter[0]~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]~feeder_combout ;
wire \_pll_counter[5]~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]~feeder_combout ;
wire \_pll_counter[8]~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]~feeder_combout ;
wire \lo_strobe~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~COUT ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scanclkena~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_configupdate~combout ;
wire \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~2_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ;
wire \lo_synth|reconfig_state_machine|Selector2~0_combout ;
wire \lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS~q ;
wire \lo_synth|reconfig_state_machine|reg_fstate~1_combout ;
wire \lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~4_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~0_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scandata~0_combout ;
wire \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \lo_synth|quad_gen|counter[0]~1_combout ;
wire \lo_synth|quad_gen|counter[1]~0_combout ;
wire \lo_synth|quad_gen|ShiftLeft0~0_combout ;
wire \lo_synth|quad_gen|ShiftLeft0~1_combout ;
wire \lo_synth|quad_gen|ShiftLeft0~2_combout ;
wire \lo_synth|quad_gen|ShiftLeft0~3_combout ;
wire \pll_counter[0]~9_combout ;
wire \freq_up|count[0]~16_combout ;
wire \KEY[0]~input_o ;
wire \freq_up|button_sync_0~0_combout ;
wire \freq_up|button_sync_0~q ;
wire \freq_up|button_sync_1~q ;
wire \freq_up|comb~0_combout ;
wire \freq_up|count[0]~17 ;
wire \freq_up|count[1]~18_combout ;
wire \freq_up|count[1]~19 ;
wire \freq_up|count[2]~20_combout ;
wire \freq_up|count[2]~21 ;
wire \freq_up|count[3]~23 ;
wire \freq_up|count[4]~24_combout ;
wire \freq_up|count[4]~25 ;
wire \freq_up|count[5]~27 ;
wire \freq_up|count[6]~29 ;
wire \freq_up|count[7]~30_combout ;
wire \freq_up|count[7]~31 ;
wire \freq_up|count[8]~32_combout ;
wire \freq_up|count[8]~33 ;
wire \freq_up|count[9]~34_combout ;
wire \freq_up|count[9]~35 ;
wire \freq_up|count[10]~36_combout ;
wire \freq_up|count[10]~37 ;
wire \freq_up|count[11]~39 ;
wire \freq_up|count[12]~40_combout ;
wire \freq_up|count[12]~41 ;
wire \freq_up|count[13]~43 ;
wire \freq_up|count[14]~44_combout ;
wire \freq_up|count[14]~45 ;
wire \freq_up|count[15]~46_combout ;
wire \freq_up|button_state~5_combout ;
wire \freq_up|button_state~q ;
wire \freq_down|count[0]~16_combout ;
wire \KEY[1]~input_o ;
wire \freq_down|button_sync_0~0_combout ;
wire \freq_down|button_sync_0~q ;
wire \freq_down|button_sync_1~q ;
wire \freq_down|comb~0_combout ;
wire \freq_down|count[0]~17 ;
wire \freq_down|count[1]~18_combout ;
wire \freq_down|count[1]~19 ;
wire \freq_down|count[2]~20_combout ;
wire \freq_down|count[2]~21 ;
wire \freq_down|count[3]~23 ;
wire \freq_down|count[4]~24_combout ;
wire \freq_down|count[4]~25 ;
wire \freq_down|count[5]~27 ;
wire \freq_down|count[6]~29 ;
wire \freq_down|count[7]~30_combout ;
wire \freq_down|count[7]~31 ;
wire \freq_down|count[8]~32_combout ;
wire \freq_down|count[8]~33 ;
wire \freq_down|count[9]~34_combout ;
wire \freq_down|count[9]~35 ;
wire \freq_down|count[10]~36_combout ;
wire \freq_down|count[10]~37 ;
wire \freq_down|count[11]~39 ;
wire \freq_down|count[12]~40_combout ;
wire \freq_down|count[12]~41 ;
wire \freq_down|count[13]~43 ;
wire \freq_down|count[14]~44_combout ;
wire \freq_down|count[6]~28_combout ;
wire \freq_down|button_state~2_combout ;
wire \freq_down|count[13]~42_combout ;
wire \freq_down|count[11]~38_combout ;
wire \freq_down|button_state~3_combout ;
wire \freq_down|count[5]~26_combout ;
wire \freq_down|button_state~0_combout ;
wire \freq_down|button_state~1_combout ;
wire \freq_down|button_state~4_combout ;
wire \freq_down|button_state~5_combout ;
wire \freq_down|button_state~q ;
wire \always0~0_combout ;
wire \B[27]~input_o ;
wire \tuning_knob|a_sync[0]~feeder_combout ;
wire \tuning_knob|a_sync[1]~feeder_combout ;
wire \tuning_knob|a_ff~q ;
wire \B[29]~input_o ;
wire \tuning_knob|b_sync[0]~feeder_combout ;
wire \tuning_knob|b_sync[1]~feeder_combout ;
wire \tuning_knob|b_ff~q ;
wire \tuning_knob|dir~0_combout ;
wire \pll_counter[8]~11_combout ;
wire \pll_counter[0]~10 ;
wire \pll_counter[1]~12_combout ;
wire \pll_counter[1]~13 ;
wire \pll_counter[2]~14_combout ;
wire \pll_counter[2]~15 ;
wire \pll_counter[3]~16_combout ;
wire \pll_counter[3]~17 ;
wire \pll_counter[4]~18_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout ;
wire \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0_combout ;
wire \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~q ;
wire \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_locked ;
wire \lo_synth|dds_pll|altpll_component|auto_generated|locked~combout ;
wire \sdr_heartbeat|Add0~0_combout ;
wire \sdr_heartbeat|counter~10_combout ;
wire \sdr_heartbeat|Add0~1 ;
wire \sdr_heartbeat|Add0~2_combout ;
wire \sdr_heartbeat|Add0~3 ;
wire \sdr_heartbeat|Add0~4_combout ;
wire \sdr_heartbeat|Add0~5 ;
wire \sdr_heartbeat|Add0~7 ;
wire \sdr_heartbeat|Add0~8_combout ;
wire \sdr_heartbeat|Add0~9 ;
wire \sdr_heartbeat|Add0~11 ;
wire \sdr_heartbeat|Add0~13 ;
wire \sdr_heartbeat|Add0~15 ;
wire \sdr_heartbeat|Add0~16_combout ;
wire \sdr_heartbeat|Add0~17 ;
wire \sdr_heartbeat|Add0~19 ;
wire \sdr_heartbeat|Add0~20_combout ;
wire \sdr_heartbeat|counter~7_combout ;
wire \sdr_heartbeat|Add0~21 ;
wire \sdr_heartbeat|Add0~23 ;
wire \sdr_heartbeat|Add0~24_combout ;
wire \sdr_heartbeat|counter~6_combout ;
wire \sdr_heartbeat|Add0~22_combout ;
wire \sdr_heartbeat|Equal0~2_combout ;
wire \sdr_heartbeat|Add0~25 ;
wire \sdr_heartbeat|Add0~27 ;
wire \sdr_heartbeat|Add0~28_combout ;
wire \sdr_heartbeat|Add0~29 ;
wire \sdr_heartbeat|Add0~30_combout ;
wire \sdr_heartbeat|Equal0~5_combout ;
wire \sdr_heartbeat|Add0~41 ;
wire \sdr_heartbeat|Add0~43 ;
wire \sdr_heartbeat|Add0~44_combout ;
wire \sdr_heartbeat|Add0~42_combout ;
wire \sdr_heartbeat|Equal0~6_combout ;
wire \sdr_heartbeat|Add0~45 ;
wire \sdr_heartbeat|Add0~46_combout ;
wire \sdr_heartbeat|counter~12_combout ;
wire \sdr_heartbeat|Add0~47 ;
wire \sdr_heartbeat|Add0~48_combout ;
wire \sdr_heartbeat|Add0~49 ;
wire \sdr_heartbeat|Add0~50_combout ;
wire \sdr_heartbeat|Add0~51 ;
wire \sdr_heartbeat|Add0~52_combout ;
wire \sdr_heartbeat|Add0~53 ;
wire \sdr_heartbeat|Add0~55 ;
wire \sdr_heartbeat|Add0~56_combout ;
wire \sdr_heartbeat|Add0~57 ;
wire \sdr_heartbeat|Add0~59 ;
wire \sdr_heartbeat|Add0~60_combout ;
wire \sdr_heartbeat|Add0~61 ;
wire \sdr_heartbeat|Add0~62_combout ;
wire \sdr_heartbeat|Add0~58_combout ;
wire \sdr_heartbeat|Equal0~8_combout ;
wire \sdr_heartbeat|Equal0~9_combout ;
wire \sdr_heartbeat|counter~5_combout ;
wire \sdr_heartbeat|Add0~31 ;
wire \sdr_heartbeat|Add0~32_combout ;
wire \sdr_heartbeat|Add0~33 ;
wire \sdr_heartbeat|Add0~34_combout ;
wire \sdr_heartbeat|Add0~35 ;
wire \sdr_heartbeat|Add0~36_combout ;
wire \sdr_heartbeat|Add0~37 ;
wire \sdr_heartbeat|Add0~39 ;
wire \sdr_heartbeat|Add0~40_combout ;
wire \sdr_heartbeat|counter~11_combout ;
wire \sdr_heartbeat|Equal0~0_combout ;
wire \sdr_heartbeat|Add0~14_combout ;
wire \sdr_heartbeat|counter~9_combout ;
wire \sdr_heartbeat|Add0~10_combout ;
wire \sdr_heartbeat|Add0~12_combout ;
wire \sdr_heartbeat|Equal0~3_combout ;
wire \sdr_heartbeat|Equal0~4_combout ;
wire \sdr_heartbeat|beat~0_combout ;
wire \sdr_heartbeat|beat~q ;
wire [15:0] \freq_down|count ;
wire [7:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit ;
wire [4:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit ;
wire [8:0] _pll_counter;
wire [1:0] \tuning_knob|a_sync ;
wire [31:0] \sdr_heartbeat|counter ;
wire [1:0] \lo_synth|quad_gen|counter ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1 ;
wire [7:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0 ;
wire [2:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire ;
wire [7:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit ;
wire [8:0] pll_counter;
wire [15:0] \freq_up|count ;
wire [1:0] \tuning_knob|b_sync ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1 ;
wire [0:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|q_a ;
wire [7:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit ;
wire [5:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit ;
wire [4:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit ;
wire [4:0] \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \lo_synth|dds_pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \lo_synth|dds_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \lo_synth|dds_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \lo_synth|dds_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \lo_synth|dds_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \lo_synth|dds_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|q_a [0] = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \pll_counter[4]~18 (
// Equation(s):
// \pll_counter[4]~18_combout  = ((pll_counter[4] $ (\tuning_knob|dir~0_combout  $ (\pll_counter[3]~17 )))) # (GND)
// \pll_counter[4]~19  = CARRY((pll_counter[4] & ((!\pll_counter[3]~17 ) # (!\tuning_knob|dir~0_combout ))) # (!pll_counter[4] & (!\tuning_knob|dir~0_combout  & !\pll_counter[3]~17 )))

	.dataa(pll_counter[4]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll_counter[3]~17 ),
	.combout(\pll_counter[4]~18_combout ),
	.cout(\pll_counter[4]~19 ));
// synopsys translate_off
defparam \pll_counter[4]~18 .lut_mask = 16'h962B;
defparam \pll_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 (
	.portawe(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17 [0]}),
	.portaaddr({\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [7],\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [6],
\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [5],\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [4],
\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [3],\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [2],
\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [1],\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .logical_ram_name = "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ALTSYNCRAM";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 144;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N7
dffeas \freq_up|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[3] .is_wysiwyg = "true";
defparam \freq_up|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N11
dffeas \freq_up|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[5] .is_wysiwyg = "true";
defparam \freq_up|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N13
dffeas \freq_up|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[6] .is_wysiwyg = "true";
defparam \freq_up|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N23
dffeas \freq_up|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[11] .is_wysiwyg = "true";
defparam \freq_up|count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N27
dffeas \freq_up|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[13] .is_wysiwyg = "true";
defparam \freq_up|count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \freq_down|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[15] .is_wysiwyg = "true";
defparam \freq_down|count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \freq_down|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[3] .is_wysiwyg = "true";
defparam \freq_down|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0]
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~COUT  = CARRY(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [1] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [1]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [2] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [2] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [2] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita1~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [3] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [3]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita2~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita4~combout  = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~COUT  $ 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [4]),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita3~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita4 .lut_mask = 16'hF00F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N11
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N15
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita5~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~combout ),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [3] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [3]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita4~combout  = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~COUT  $ 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [4]),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita4 .lut_mask = 16'hF00F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneive_lcell_comb \sdr_heartbeat|Add0~6 (
// Equation(s):
// \sdr_heartbeat|Add0~6_combout  = (\sdr_heartbeat|counter [3] & (!\sdr_heartbeat|Add0~5 )) # (!\sdr_heartbeat|counter [3] & ((\sdr_heartbeat|Add0~5 ) # (GND)))
// \sdr_heartbeat|Add0~7  = CARRY((!\sdr_heartbeat|Add0~5 ) # (!\sdr_heartbeat|counter [3]))

	.dataa(\sdr_heartbeat|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~5 ),
	.combout(\sdr_heartbeat|Add0~6_combout ),
	.cout(\sdr_heartbeat|Add0~7 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~6 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \sdr_heartbeat|Add0~18 (
// Equation(s):
// \sdr_heartbeat|Add0~18_combout  = (\sdr_heartbeat|counter [9] & (!\sdr_heartbeat|Add0~17 )) # (!\sdr_heartbeat|counter [9] & ((\sdr_heartbeat|Add0~17 ) # (GND)))
// \sdr_heartbeat|Add0~19  = CARRY((!\sdr_heartbeat|Add0~17 ) # (!\sdr_heartbeat|counter [9]))

	.dataa(\sdr_heartbeat|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~17 ),
	.combout(\sdr_heartbeat|Add0~18_combout ),
	.cout(\sdr_heartbeat|Add0~19 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~18 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \sdr_heartbeat|Add0~26 (
// Equation(s):
// \sdr_heartbeat|Add0~26_combout  = (\sdr_heartbeat|counter [13] & (!\sdr_heartbeat|Add0~25 )) # (!\sdr_heartbeat|counter [13] & ((\sdr_heartbeat|Add0~25 ) # (GND)))
// \sdr_heartbeat|Add0~27  = CARRY((!\sdr_heartbeat|Add0~25 ) # (!\sdr_heartbeat|counter [13]))

	.dataa(\sdr_heartbeat|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~25 ),
	.combout(\sdr_heartbeat|Add0~26_combout ),
	.cout(\sdr_heartbeat|Add0~27 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~26 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \sdr_heartbeat|Add0~38 (
// Equation(s):
// \sdr_heartbeat|Add0~38_combout  = (\sdr_heartbeat|counter [19] & (!\sdr_heartbeat|Add0~37 )) # (!\sdr_heartbeat|counter [19] & ((\sdr_heartbeat|Add0~37 ) # (GND)))
// \sdr_heartbeat|Add0~39  = CARRY((!\sdr_heartbeat|Add0~37 ) # (!\sdr_heartbeat|counter [19]))

	.dataa(\sdr_heartbeat|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~37 ),
	.combout(\sdr_heartbeat|Add0~38_combout ),
	.cout(\sdr_heartbeat|Add0~39 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~38 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \sdr_heartbeat|Add0~54 (
// Equation(s):
// \sdr_heartbeat|Add0~54_combout  = (\sdr_heartbeat|counter [27] & (!\sdr_heartbeat|Add0~53 )) # (!\sdr_heartbeat|counter [27] & ((\sdr_heartbeat|Add0~53 ) # (GND)))
// \sdr_heartbeat|Add0~55  = CARRY((!\sdr_heartbeat|Add0~53 ) # (!\sdr_heartbeat|counter [27]))

	.dataa(\sdr_heartbeat|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~53 ),
	.combout(\sdr_heartbeat|Add0~54_combout ),
	.cout(\sdr_heartbeat|Add0~55 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~54 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N6
cycloneive_lcell_comb \freq_up|count[3]~22 (
// Equation(s):
// \freq_up|count[3]~22_combout  = (\freq_up|count [3] & (!\freq_up|count[2]~21 )) # (!\freq_up|count [3] & ((\freq_up|count[2]~21 ) # (GND)))
// \freq_up|count[3]~23  = CARRY((!\freq_up|count[2]~21 ) # (!\freq_up|count [3]))

	.dataa(\freq_up|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[2]~21 ),
	.combout(\freq_up|count[3]~22_combout ),
	.cout(\freq_up|count[3]~23 ));
// synopsys translate_off
defparam \freq_up|count[3]~22 .lut_mask = 16'h5A5F;
defparam \freq_up|count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N10
cycloneive_lcell_comb \freq_up|count[5]~26 (
// Equation(s):
// \freq_up|count[5]~26_combout  = (\freq_up|count [5] & (!\freq_up|count[4]~25 )) # (!\freq_up|count [5] & ((\freq_up|count[4]~25 ) # (GND)))
// \freq_up|count[5]~27  = CARRY((!\freq_up|count[4]~25 ) # (!\freq_up|count [5]))

	.dataa(\freq_up|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[4]~25 ),
	.combout(\freq_up|count[5]~26_combout ),
	.cout(\freq_up|count[5]~27 ));
// synopsys translate_off
defparam \freq_up|count[5]~26 .lut_mask = 16'h5A5F;
defparam \freq_up|count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N12
cycloneive_lcell_comb \freq_up|count[6]~28 (
// Equation(s):
// \freq_up|count[6]~28_combout  = (\freq_up|count [6] & (\freq_up|count[5]~27  $ (GND))) # (!\freq_up|count [6] & (!\freq_up|count[5]~27  & VCC))
// \freq_up|count[6]~29  = CARRY((\freq_up|count [6] & !\freq_up|count[5]~27 ))

	.dataa(\freq_up|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[5]~27 ),
	.combout(\freq_up|count[6]~28_combout ),
	.cout(\freq_up|count[6]~29 ));
// synopsys translate_off
defparam \freq_up|count[6]~28 .lut_mask = 16'hA50A;
defparam \freq_up|count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N22
cycloneive_lcell_comb \freq_up|count[11]~38 (
// Equation(s):
// \freq_up|count[11]~38_combout  = (\freq_up|count [11] & (!\freq_up|count[10]~37 )) # (!\freq_up|count [11] & ((\freq_up|count[10]~37 ) # (GND)))
// \freq_up|count[11]~39  = CARRY((!\freq_up|count[10]~37 ) # (!\freq_up|count [11]))

	.dataa(\freq_up|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[10]~37 ),
	.combout(\freq_up|count[11]~38_combout ),
	.cout(\freq_up|count[11]~39 ));
// synopsys translate_off
defparam \freq_up|count[11]~38 .lut_mask = 16'h5A5F;
defparam \freq_up|count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N26
cycloneive_lcell_comb \freq_up|count[13]~42 (
// Equation(s):
// \freq_up|count[13]~42_combout  = (\freq_up|count [13] & (!\freq_up|count[12]~41 )) # (!\freq_up|count [13] & ((\freq_up|count[12]~41 ) # (GND)))
// \freq_up|count[13]~43  = CARRY((!\freq_up|count[12]~41 ) # (!\freq_up|count [13]))

	.dataa(\freq_up|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[12]~41 ),
	.combout(\freq_up|count[13]~42_combout ),
	.cout(\freq_up|count[13]~43 ));
// synopsys translate_off
defparam \freq_up|count[13]~42 .lut_mask = 16'h5A5F;
defparam \freq_up|count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \freq_down|count[3]~22 (
// Equation(s):
// \freq_down|count[3]~22_combout  = (\freq_down|count [3] & (!\freq_down|count[2]~21 )) # (!\freq_down|count [3] & ((\freq_down|count[2]~21 ) # (GND)))
// \freq_down|count[3]~23  = CARRY((!\freq_down|count[2]~21 ) # (!\freq_down|count [3]))

	.dataa(\freq_down|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[2]~21 ),
	.combout(\freq_down|count[3]~22_combout ),
	.cout(\freq_down|count[3]~23 ));
// synopsys translate_off
defparam \freq_down|count[3]~22 .lut_mask = 16'h5A5F;
defparam \freq_down|count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \freq_down|count[14]~44 (
// Equation(s):
// \freq_down|count[14]~44_combout  = (\freq_down|count [14] & (\freq_down|count[13]~43  $ (GND))) # (!\freq_down|count [14] & (!\freq_down|count[13]~43  & VCC))
// \freq_down|count[14]~45  = CARRY((\freq_down|count [14] & !\freq_down|count[13]~43 ))

	.dataa(gnd),
	.datab(\freq_down|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[13]~43 ),
	.combout(\freq_down|count[14]~44_combout ),
	.cout(\freq_down|count[14]~45 ));
// synopsys translate_off
defparam \freq_down|count[14]~44 .lut_mask = 16'hC30C;
defparam \freq_down|count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \freq_down|count[15]~46 (
// Equation(s):
// \freq_down|count[15]~46_combout  = \freq_down|count [15] $ (\freq_down|count[14]~45 )

	.dataa(\freq_down|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\freq_down|count[14]~45 ),
	.combout(\freq_down|count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|count[15]~46 .lut_mask = 16'h5A5A;
defparam \freq_down|count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [0]
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~COUT  = CARRY(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita0~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita1~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2 .lut_mask = 16'hA505;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita2~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [4] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [4] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [4] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita3~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita4~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita5~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita6~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0_combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [0]
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~COUT  = CARRY(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [0])

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita0~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [2] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [2] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [2] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita1~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [3] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [3]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita2~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita3~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita4~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita5~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6 .lut_mask = 16'hA505;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita6~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0_combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [0]
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~COUT  = CARRY(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb8 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout  & 
// ((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout ) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q )))

	.dataa(\~GND~combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb8 .lut_mask = 16'h0CCC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb9 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout  & 
// ((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout )))

	.dataa(\~GND~combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb9 .lut_mask = 16'h3F00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb10 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2] = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q 

	.dataa(\~GND~combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb10 .lut_mask = 16'hF0F0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|le_comb10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [1] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [1]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita0~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [2] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [2] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [2] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita1~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2 .lut_mask = 16'hA505;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [3] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [3]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita2~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [4] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [4] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [4] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita3~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4 .lut_mask = 16'hA505;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [5] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [5]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita4~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [6] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [6] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [6] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita5~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [7] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [7]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita6~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0_combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [0]
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~COUT  = CARRY(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [1] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [1]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita0~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [2] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [2] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [2] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita1~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [3] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [3]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita2~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [4] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [4] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [4] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita3~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita5 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita5~combout  = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~COUT  $ 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [5]),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita4~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \pll_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[5] .is_wysiwyg = "true";
defparam \pll_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \pll_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[7] .is_wysiwyg = "true";
defparam \pll_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \pll_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[6] .is_wysiwyg = "true";
defparam \pll_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \pll_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[8] .is_wysiwyg = "true";
defparam \pll_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~1_combout  = (pll_counter[1] & (pll_counter[0] $ (VCC))) # (!pll_counter[1] & (pll_counter[0] & VCC))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~2  = CARRY((pll_counter[1] & pll_counter[0]))

	.dataa(pll_counter[1]),
	.datab(pll_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~1_combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~2 ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~1 .lut_mask = 16'h6688;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \pll_counter[5]~20 (
// Equation(s):
// \pll_counter[5]~20_combout  = (pll_counter[5] & ((\tuning_knob|dir~0_combout  & (!\pll_counter[4]~19 )) # (!\tuning_knob|dir~0_combout  & (\pll_counter[4]~19  & VCC)))) # (!pll_counter[5] & ((\tuning_knob|dir~0_combout  & ((\pll_counter[4]~19 ) # (GND))) 
// # (!\tuning_knob|dir~0_combout  & (!\pll_counter[4]~19 ))))
// \pll_counter[5]~21  = CARRY((pll_counter[5] & (\tuning_knob|dir~0_combout  & !\pll_counter[4]~19 )) # (!pll_counter[5] & ((\tuning_knob|dir~0_combout ) # (!\pll_counter[4]~19 ))))

	.dataa(pll_counter[5]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll_counter[4]~19 ),
	.combout(\pll_counter[5]~20_combout ),
	.cout(\pll_counter[5]~21 ));
// synopsys translate_off
defparam \pll_counter[5]~20 .lut_mask = 16'h694D;
defparam \pll_counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \pll_counter[6]~22 (
// Equation(s):
// \pll_counter[6]~22_combout  = ((pll_counter[6] $ (\tuning_knob|dir~0_combout  $ (\pll_counter[5]~21 )))) # (GND)
// \pll_counter[6]~23  = CARRY((pll_counter[6] & ((!\pll_counter[5]~21 ) # (!\tuning_knob|dir~0_combout ))) # (!pll_counter[6] & (!\tuning_knob|dir~0_combout  & !\pll_counter[5]~21 )))

	.dataa(pll_counter[6]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll_counter[5]~21 ),
	.combout(\pll_counter[6]~22_combout ),
	.cout(\pll_counter[6]~23 ));
// synopsys translate_off
defparam \pll_counter[6]~22 .lut_mask = 16'h962B;
defparam \pll_counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \pll_counter[7]~24 (
// Equation(s):
// \pll_counter[7]~24_combout  = (pll_counter[7] & ((\tuning_knob|dir~0_combout  & (!\pll_counter[6]~23 )) # (!\tuning_knob|dir~0_combout  & (\pll_counter[6]~23  & VCC)))) # (!pll_counter[7] & ((\tuning_knob|dir~0_combout  & ((\pll_counter[6]~23 ) # (GND))) 
// # (!\tuning_knob|dir~0_combout  & (!\pll_counter[6]~23 ))))
// \pll_counter[7]~25  = CARRY((pll_counter[7] & (\tuning_knob|dir~0_combout  & !\pll_counter[6]~23 )) # (!pll_counter[7] & ((\tuning_knob|dir~0_combout ) # (!\pll_counter[6]~23 ))))

	.dataa(pll_counter[7]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll_counter[6]~23 ),
	.combout(\pll_counter[7]~24_combout ),
	.cout(\pll_counter[7]~25 ));
// synopsys translate_off
defparam \pll_counter[7]~24 .lut_mask = 16'h694D;
defparam \pll_counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \pll_counter[8]~26 (
// Equation(s):
// \pll_counter[8]~26_combout  = pll_counter[8] $ (\tuning_knob|dir~0_combout  $ (\pll_counter[7]~25 ))

	.dataa(pll_counter[8]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll_counter[7]~25 ),
	.combout(\pll_counter[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pll_counter[8]~26 .lut_mask = 16'h9696;
defparam \pll_counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~1_combout  = (pll_counter[2] & (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~2 )) # (!pll_counter[2] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~2 ) # (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~2  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~2 ) # (!pll_counter[2]))

	.dataa(gnd),
	.datab(pll_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]~2 ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~1_combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~2 ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~1 .lut_mask = 16'h3C3F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~1_combout  = (pll_counter[3] & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~2  $ (GND))) # (!pll_counter[3] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~2  & VCC))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~2  = CARRY((pll_counter[3] & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~2 ))

	.dataa(pll_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]~2 ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~1_combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~2 ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~1 .lut_mask = 16'hA50A;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~1_combout  = (pll_counter[4] & (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~2 )) # (!pll_counter[4] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~2 ) # (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~2  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~2 ) # (!pll_counter[4]))

	.dataa(pll_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]~2 ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~1_combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~2 ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~1 .lut_mask = 16'h5A5F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~1_combout  = (pll_counter[5] & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~2  $ (GND))) # (!pll_counter[5] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~2  & VCC))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~2  = CARRY((pll_counter[5] & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~2 ))

	.dataa(pll_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]~2 ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~1_combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~2 ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~1 .lut_mask = 16'hA50A;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~1_combout  = (pll_counter[6] & (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~2 )) # (!pll_counter[6] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~2 ) # (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~2  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~2 ) # (!pll_counter[6]))

	.dataa(gnd),
	.datab(pll_counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]~2 ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~1_combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~2 ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~1 .lut_mask = 16'h3C3F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~1_combout  = (pll_counter[7] & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~2  $ (GND))) # (!pll_counter[7] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~2  & VCC))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~2  = CARRY((pll_counter[7] & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~2 ))

	.dataa(gnd),
	.datab(pll_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]~2 ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~1_combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~2 ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~1 .lut_mask = 16'hC30C;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]~1_combout  = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~2  $ (pll_counter[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[8]),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]~2 ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]~1 .lut_mask = 16'h0FF0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [3]) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [2]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [1]) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [4])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [3]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [2]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \lo_synth|reconfig_state_machine|fstate.START_UPDATE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|reconfig_state_machine|reg_fstate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|fstate.START_UPDATE .is_wysiwyg = "true";
defparam \lo_synth|reconfig_state_machine|fstate.START_UPDATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1_combout  = ((!\lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q  & (!\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state~q )

	.dataa(\lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state~q ),
	.datac(\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1 .lut_mask = 16'h3733;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \sdr_heartbeat|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[19] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \sdr_heartbeat|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[13] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \sdr_heartbeat|Equal0~1 (
// Equation(s):
// \sdr_heartbeat|Equal0~1_combout  = (!\sdr_heartbeat|counter [13] & (\sdr_heartbeat|counter [15] & (!\sdr_heartbeat|counter [16] & !\sdr_heartbeat|counter [14])))

	.dataa(\sdr_heartbeat|counter [13]),
	.datab(\sdr_heartbeat|counter [15]),
	.datac(\sdr_heartbeat|counter [16]),
	.datad(\sdr_heartbeat|counter [14]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~1 .lut_mask = 16'h0004;
defparam \sdr_heartbeat|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N27
dffeas \sdr_heartbeat|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[9] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \sdr_heartbeat|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[3] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \sdr_heartbeat|counter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[27] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \sdr_heartbeat|Equal0~7 (
// Equation(s):
// \sdr_heartbeat|Equal0~7_combout  = (!\sdr_heartbeat|counter [26] & (!\sdr_heartbeat|counter [27] & (!\sdr_heartbeat|counter [25] & !\sdr_heartbeat|counter [24])))

	.dataa(\sdr_heartbeat|counter [26]),
	.datab(\sdr_heartbeat|counter [27]),
	.datac(\sdr_heartbeat|counter [25]),
	.datad(\sdr_heartbeat|counter [24]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~7 .lut_mask = 16'h0001;
defparam \sdr_heartbeat|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N26
cycloneive_lcell_comb \freq_up|button_state~0 (
// Equation(s):
// \freq_up|button_state~0_combout  = (\freq_up|count [0] & (\freq_up|count [1] & (\freq_up|button_state~q  $ (\freq_up|button_sync_1~q ))))

	.dataa(\freq_up|count [0]),
	.datab(\freq_up|button_state~q ),
	.datac(\freq_up|button_sync_1~q ),
	.datad(\freq_up|count [1]),
	.cin(gnd),
	.combout(\freq_up|button_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|button_state~0 .lut_mask = 16'h2800;
defparam \freq_up|button_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N12
cycloneive_lcell_comb \freq_up|button_state~1 (
// Equation(s):
// \freq_up|button_state~1_combout  = (\freq_up|count [5] & (\freq_up|count [3] & (\freq_up|count [2] & \freq_up|count [4])))

	.dataa(\freq_up|count [5]),
	.datab(\freq_up|count [3]),
	.datac(\freq_up|count [2]),
	.datad(\freq_up|count [4]),
	.cin(gnd),
	.combout(\freq_up|button_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|button_state~1 .lut_mask = 16'h8000;
defparam \freq_up|button_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N22
cycloneive_lcell_comb \freq_up|button_state~2 (
// Equation(s):
// \freq_up|button_state~2_combout  = (\freq_up|count [7] & (\freq_up|count [9] & (\freq_up|count [8] & \freq_up|count [6])))

	.dataa(\freq_up|count [7]),
	.datab(\freq_up|count [9]),
	.datac(\freq_up|count [8]),
	.datad(\freq_up|count [6]),
	.cin(gnd),
	.combout(\freq_up|button_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|button_state~2 .lut_mask = 16'h8000;
defparam \freq_up|button_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N24
cycloneive_lcell_comb \freq_up|button_state~3 (
// Equation(s):
// \freq_up|button_state~3_combout  = (\freq_up|count [12] & (\freq_up|count [11] & (\freq_up|count [13] & \freq_up|count [10])))

	.dataa(\freq_up|count [12]),
	.datab(\freq_up|count [11]),
	.datac(\freq_up|count [13]),
	.datad(\freq_up|count [10]),
	.cin(gnd),
	.combout(\freq_up|button_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|button_state~3 .lut_mask = 16'h8000;
defparam \freq_up|button_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N10
cycloneive_lcell_comb \freq_up|button_state~4 (
// Equation(s):
// \freq_up|button_state~4_combout  = (\freq_up|button_state~1_combout  & (\freq_up|button_state~3_combout  & (\freq_up|button_state~2_combout  & \freq_up|button_state~0_combout )))

	.dataa(\freq_up|button_state~1_combout ),
	.datab(\freq_up|button_state~3_combout ),
	.datac(\freq_up|button_state~2_combout ),
	.datad(\freq_up|button_state~0_combout ),
	.cin(gnd),
	.combout(\freq_up|button_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|button_state~4 .lut_mask = 16'h8000;
defparam \freq_up|button_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas lo_strobe(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_strobe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam lo_strobe.is_wysiwyg = "true";
defparam lo_strobe.power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \lo_synth|reconfig_state_machine|fstate.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|reconfig_state_machine|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|reconfig_state_machine|fstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|fstate.IDLE .is_wysiwyg = "true";
defparam \lo_synth|reconfig_state_machine|fstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \lo_synth|reconfig_state_machine|reg_fstate~0 (
// Equation(s):
// \lo_synth|reconfig_state_machine|reg_fstate~0_combout  = (!\lo_synth|reconfig_state_machine|fstate.IDLE~q  & \lo_strobe~q )

	.dataa(gnd),
	.datab(\lo_synth|reconfig_state_machine|fstate.IDLE~q ),
	.datac(gnd),
	.datad(\lo_strobe~q ),
	.cin(gnd),
	.combout(\lo_synth|reconfig_state_machine|reg_fstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|reg_fstate~0 .lut_mask = 16'h3300;
defparam \lo_synth|reconfig_state_machine|reg_fstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0 .lut_mask = 16'hFFFE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~q ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1 .lut_mask = 16'hFFFE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~2_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0_combout ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~1_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~2_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~2 .lut_mask = 16'hFFEF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|power_up~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [0] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [0] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [0] & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [0] & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [0]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [0] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [0] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0]~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [0]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0] .lut_mask = 16'hFFA2;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [1]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [1] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [1] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1]~1_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [1]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1] .lut_mask = 16'hFBAA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [2]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2] & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [2]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [2]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [2] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [2] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2]~2_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [2]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2] .lut_mask = 16'hFBAA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [3]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3] & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [3]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [3]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [3] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [3] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3]~3_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [3]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [3]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3] .lut_mask = 16'hFCDC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [4]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [4]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [4] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [4] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4]~4_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [4]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [4]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4] .lut_mask = 16'hEAFA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5] & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [5]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [5]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [5] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [5] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5]~5_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [5]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [5]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5] .lut_mask = 16'hFCDC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [6]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [6]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6 .lut_mask = 16'hECA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [6] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [6] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [6]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6]~6_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [6]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6] .lut_mask = 16'hFFC4;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit [7]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit [7]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7 .lut_mask = 16'hECA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [7] = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [7] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7]~7_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address [7]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7] .lut_mask = 16'hFDF0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|scan_cache_address[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [5]) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [3]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [2]) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [4])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [5]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [3]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [2]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [1]) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [0]) # (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0_combout ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|counter_reg_bit [0]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done .lut_mask = 16'hFFFA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~0 .lut_mask = 16'hFAEA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \sdr_heartbeat|counter~4 (
// Equation(s):
// \sdr_heartbeat|counter~4_combout  = (\sdr_heartbeat|Add0~38_combout  & ((!\sdr_heartbeat|Equal0~4_combout ) # (!\sdr_heartbeat|Equal0~9_combout )))

	.dataa(\sdr_heartbeat|Equal0~9_combout ),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~4 .lut_mask = 16'h7070;
defparam \sdr_heartbeat|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \sdr_heartbeat|counter~8 (
// Equation(s):
// \sdr_heartbeat|counter~8_combout  = (\sdr_heartbeat|Add0~18_combout  & ((!\sdr_heartbeat|Equal0~4_combout ) # (!\sdr_heartbeat|Equal0~9_combout )))

	.dataa(\sdr_heartbeat|Equal0~9_combout ),
	.datab(gnd),
	.datac(\sdr_heartbeat|Equal0~4_combout ),
	.datad(\sdr_heartbeat|Add0~18_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~8 .lut_mask = 16'h5F00;
defparam \sdr_heartbeat|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas lo_strobe_rdy(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_strobe_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam lo_strobe_rdy.is_wysiwyg = "true";
defparam lo_strobe_rdy.power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \lo_synth|reconfig_state_machine|fstate.RECONFIG (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|reconfig_state_machine|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|reconfig_state_machine|fstate.RECONFIG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|fstate.RECONFIG .is_wysiwyg = "true";
defparam \lo_synth|reconfig_state_machine|fstate.RECONFIG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \lo_synth|reconfig_state_machine|Selector0~0 (
// Equation(s):
// \lo_synth|reconfig_state_machine|Selector0~0_combout  = (\lo_strobe~q  & (((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout )) # (!\lo_synth|reconfig_state_machine|fstate.RECONFIG~q ))) # (!\lo_strobe~q  & 
// (\lo_synth|reconfig_state_machine|fstate.IDLE~q  & ((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout ) # (!\lo_synth|reconfig_state_machine|fstate.RECONFIG~q ))))

	.dataa(\lo_strobe~q ),
	.datab(\lo_synth|reconfig_state_machine|fstate.RECONFIG~q ),
	.datac(\lo_synth|reconfig_state_machine|fstate.IDLE~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout ),
	.cin(gnd),
	.combout(\lo_synth|reconfig_state_machine|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|Selector0~0 .lut_mask = 16'h32FA;
defparam \lo_synth|reconfig_state_machine|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16 [0]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17~0 .lut_mask = 16'hECA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ) # ((\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datab(gnd),
	.datac(\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0 .lut_mask = 16'hFAAA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0_combout ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_comb_bita7~0_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hFFF0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr12|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q )

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0 .lut_mask = 16'hFFCC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr13|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0_combout ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_comb_bita7~0_combout ),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hFAFA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr1|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q ),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1 .lut_mask = 16'hFAFA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~0_combout  = (((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1])) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2])) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~0 .lut_mask = 16'h37FF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0_combout )

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_comb_bita7~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hFFCC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~1_combout  = ((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0] & 
// ((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1])))) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~1 .lut_mask = 16'h3777;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~2_combout  = ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1] & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2])) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0] & (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]))) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~2 .lut_mask = 16'h37B7;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~3_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2] $ 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]) # (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1])))) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~3 .lut_mask = 16'h37FB;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~4_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout  & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~4 .lut_mask = 16'h0088;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~5 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~5_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1] & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~5 .lut_mask = 16'h00C0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~6 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~6_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout  & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2])

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~6 .lut_mask = 16'h00CC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~7 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~7_combout  = ((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1] & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]))) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [1]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~7 .lut_mask = 16'h3733;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr15|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~0_combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q  & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~0 .lut_mask = 16'h0044;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \_pll_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[1] .is_wysiwyg = "true";
defparam \_pll_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \_pll_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\_pll_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[0] .is_wysiwyg = "true";
defparam \_pll_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (_pll_counter[0] & (pll_counter[0] & (pll_counter[1] $ (!_pll_counter[1])))) # (!_pll_counter[0] & (!pll_counter[0] & (pll_counter[1] $ (!_pll_counter[1]))))

	.dataa(_pll_counter[0]),
	.datab(pll_counter[1]),
	.datac(_pll_counter[1]),
	.datad(pll_counter[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8241;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \_pll_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[3] .is_wysiwyg = "true";
defparam \_pll_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \_pll_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[2] .is_wysiwyg = "true";
defparam \_pll_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (pll_counter[3] & (_pll_counter[3] & (pll_counter[2] $ (!_pll_counter[2])))) # (!pll_counter[3] & (!_pll_counter[3] & (pll_counter[2] $ (!_pll_counter[2]))))

	.dataa(pll_counter[3]),
	.datab(pll_counter[2]),
	.datac(_pll_counter[3]),
	.datad(_pll_counter[2]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8421;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \_pll_counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\_pll_counter[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[5] .is_wysiwyg = "true";
defparam \_pll_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \_pll_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[4] .is_wysiwyg = "true";
defparam \_pll_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (_pll_counter[5] & (pll_counter[5] & (pll_counter[4] $ (!_pll_counter[4])))) # (!_pll_counter[5] & (!pll_counter[5] & (pll_counter[4] $ (!_pll_counter[4]))))

	.dataa(_pll_counter[5]),
	.datab(pll_counter[4]),
	.datac(_pll_counter[4]),
	.datad(pll_counter[5]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8241;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \_pll_counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[6] .is_wysiwyg = "true";
defparam \_pll_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \_pll_counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[7] .is_wysiwyg = "true";
defparam \_pll_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (pll_counter[7] & (_pll_counter[7] & (pll_counter[6] $ (!_pll_counter[6])))) # (!pll_counter[7] & (!_pll_counter[7] & (pll_counter[6] $ (!_pll_counter[6]))))

	.dataa(pll_counter[7]),
	.datab(pll_counter[6]),
	.datac(_pll_counter[6]),
	.datad(_pll_counter[7]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8241;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~2_combout  & (\Equal0~3_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \_pll_counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\_pll_counter[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(_pll_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \_pll_counter[8] .is_wysiwyg = "true";
defparam \_pll_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout  & ((_pll_counter[8] $ (pll_counter[8])) # (!\Equal0~4_combout )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout ),
	.datab(\Equal0~4_combout ),
	.datac(_pll_counter[8]),
	.datad(pll_counter[8]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h2AA2;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \lo_synth|reconfig_state_machine|Selector1~0 (
// Equation(s):
// \lo_synth|reconfig_state_machine|Selector1~0_combout  = (\lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q ) # ((\lo_synth|reconfig_state_machine|fstate.RECONFIG~q  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.datac(\lo_synth|reconfig_state_machine|fstate.RECONFIG~q ),
	.datad(\lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q ),
	.cin(gnd),
	.combout(\lo_synth|reconfig_state_machine|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|Selector1~0 .lut_mask = 16'hFFB0;
defparam \lo_synth|reconfig_state_machine|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3 [0]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14~0 .lut_mask = 16'hECA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10 [0])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10 [0]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11~0 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9 [0])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9 [0]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10~0 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8 [0])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8 [0]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9~0 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7 [0] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7 [0] & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8~0 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5 [0] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5 [0] & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6~0 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4 [0] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4 [0] & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5~0 .lut_mask = 16'hEAC0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13 [0] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13 [0] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13 [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4~0 .lut_mask = 16'hECA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N19
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(pll_counter[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1 [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1 [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1 [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0 [0] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16 [0] & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout )))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0 [0] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16 [0] & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0 [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1~0 .lut_mask = 16'hECA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17 [0]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|q_a [0])))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|q_a [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17 [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0~0 .lut_mask = 16'hF888;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout  = ((pll_counter[3]) # ((pll_counter[2]) # (pll_counter[1]))) # (!pll_counter[0])

	.dataa(pll_counter[0]),
	.datab(pll_counter[3]),
	.datac(pll_counter[2]),
	.datad(pll_counter[1]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0 .lut_mask = 16'hFFFD;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout  = (pll_counter[4]) # ((pll_counter[7]) # ((pll_counter[6]) # (pll_counter[5])))

	.dataa(pll_counter[4]),
	.datab(pll_counter[7]),
	.datac(pll_counter[6]),
	.datad(pll_counter[5]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1 .lut_mask = 16'hFFFE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire [0] = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout  & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0] .lut_mask = 16'h000F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cmpr7|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell_combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell .lut_mask = 16'h00FF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell_combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell .lut_mask = 16'h0F0F;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \_pll_counter[0]~feeder (
// Equation(s):
// \_pll_counter[0]~feeder_combout  = pll_counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[0]),
	.cin(gnd),
	.combout(\_pll_counter[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_pll_counter[0]~feeder .lut_mask = 16'hFF00;
defparam \_pll_counter[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]~feeder_combout  = pll_counter[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[1]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]~feeder_combout  = pll_counter[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[3]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]~feeder_combout  = pll_counter[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[4]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]~feeder_combout  = pll_counter[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[5]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \_pll_counter[5]~feeder (
// Equation(s):
// \_pll_counter[5]~feeder_combout  = pll_counter[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[5]),
	.cin(gnd),
	.combout(\_pll_counter[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_pll_counter[5]~feeder .lut_mask = 16'hFF00;
defparam \_pll_counter[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]~feeder_combout  = pll_counter[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[6]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \_pll_counter[8]~feeder (
// Equation(s):
// \_pll_counter[8]~feeder_combout  = pll_counter[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[8]),
	.cin(gnd),
	.combout(\_pll_counter[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_pll_counter[8]~feeder .lut_mask = 16'hFF00;
defparam \_pll_counter[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]~feeder_combout  = pll_counter[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pll_counter[8]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \lo_strobe~feeder (
// Equation(s):
// \lo_strobe~feeder_combout  = \lo_strobe_rdy~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_strobe_rdy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_strobe~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_strobe~feeder .lut_mask = 16'hF0F0;
defparam \lo_strobe~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(pll_counter[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(pll_counter[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(pll_counter[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(pll_counter[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(pll_counter[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\lo_synth|dds_pll|altpll_component|auto_generated|locked~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\sdr_heartbeat|beat~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \EPCS_ASDO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_ASDO),
	.obar());
// synopsys translate_off
defparam \EPCS_ASDO~output .bus_hold = "false";
defparam \EPCS_ASDO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \EPCS_DCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_DCLK),
	.obar());
// synopsys translate_off
defparam \EPCS_DCLK~output .bus_hold = "false";
defparam \EPCS_DCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \EPCS_NCSO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_NCSO),
	.obar());
// synopsys translate_off
defparam \EPCS_NCSO~output .bus_hold = "false";
defparam \EPCS_NCSO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \GPIO_2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[0]~output .bus_hold = "false";
defparam \GPIO_2[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \GPIO_2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[1]~output .bus_hold = "false";
defparam \GPIO_2[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \GPIO_2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[2]~output .bus_hold = "false";
defparam \GPIO_2[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \GPIO_2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[3]~output .bus_hold = "false";
defparam \GPIO_2[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \GPIO_2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[4]~output .bus_hold = "false";
defparam \GPIO_2[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \GPIO_2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[5]~output .bus_hold = "false";
defparam \GPIO_2[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \GPIO_2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[6]~output .bus_hold = "false";
defparam \GPIO_2[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \GPIO_2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[7]~output .bus_hold = "false";
defparam \GPIO_2[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \GPIO_2[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[8]~output .bus_hold = "false";
defparam \GPIO_2[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \GPIO_2[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[9]~output .bus_hold = "false";
defparam \GPIO_2[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \GPIO_2[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[10]~output .bus_hold = "false";
defparam \GPIO_2[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \GPIO_2[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[11]~output .bus_hold = "false";
defparam \GPIO_2[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \GPIO_2[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[12]~output .bus_hold = "false";
defparam \GPIO_2[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \A[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[0]),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \A[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[1]),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \A[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[2]),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \A[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[3]),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \A[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[4]),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \A[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[5]),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \A[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[6]),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \A[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[8]),
	.obar());
// synopsys translate_off
defparam \A[8]~output .bus_hold = "false";
defparam \A[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \A[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[9]),
	.obar());
// synopsys translate_off
defparam \A[9]~output .bus_hold = "false";
defparam \A[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \A[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[10]),
	.obar());
// synopsys translate_off
defparam \A[10]~output .bus_hold = "false";
defparam \A[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \A[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[11]),
	.obar());
// synopsys translate_off
defparam \A[11]~output .bus_hold = "false";
defparam \A[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \A[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[12]),
	.obar());
// synopsys translate_off
defparam \A[12]~output .bus_hold = "false";
defparam \A[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \A[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[13]),
	.obar());
// synopsys translate_off
defparam \A[13]~output .bus_hold = "false";
defparam \A[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \A[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[14]),
	.obar());
// synopsys translate_off
defparam \A[14]~output .bus_hold = "false";
defparam \A[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \A[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[15]),
	.obar());
// synopsys translate_off
defparam \A[15]~output .bus_hold = "false";
defparam \A[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \A[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[16]),
	.obar());
// synopsys translate_off
defparam \A[16]~output .bus_hold = "false";
defparam \A[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \A[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[17]),
	.obar());
// synopsys translate_off
defparam \A[17]~output .bus_hold = "false";
defparam \A[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \A[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[18]),
	.obar());
// synopsys translate_off
defparam \A[18]~output .bus_hold = "false";
defparam \A[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \A[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[19]),
	.obar());
// synopsys translate_off
defparam \A[19]~output .bus_hold = "false";
defparam \A[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \A[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[20]),
	.obar());
// synopsys translate_off
defparam \A[20]~output .bus_hold = "false";
defparam \A[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \A[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[21]),
	.obar());
// synopsys translate_off
defparam \A[21]~output .bus_hold = "false";
defparam \A[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \A[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[22]),
	.obar());
// synopsys translate_off
defparam \A[22]~output .bus_hold = "false";
defparam \A[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \A[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[23]),
	.obar());
// synopsys translate_off
defparam \A[23]~output .bus_hold = "false";
defparam \A[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \A[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[24]),
	.obar());
// synopsys translate_off
defparam \A[24]~output .bus_hold = "false";
defparam \A[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \A[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[26]),
	.obar());
// synopsys translate_off
defparam \A[26]~output .bus_hold = "false";
defparam \A[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \A[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[27]),
	.obar());
// synopsys translate_off
defparam \A[27]~output .bus_hold = "false";
defparam \A[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \A[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[28]),
	.obar());
// synopsys translate_off
defparam \A[28]~output .bus_hold = "false";
defparam \A[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \A[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[29]),
	.obar());
// synopsys translate_off
defparam \A[29]~output .bus_hold = "false";
defparam \A[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \A[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[30]),
	.obar());
// synopsys translate_off
defparam \A[30]~output .bus_hold = "false";
defparam \A[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \A[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[31]),
	.obar());
// synopsys translate_off
defparam \A[31]~output .bus_hold = "false";
defparam \A[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \A[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[32]),
	.obar());
// synopsys translate_off
defparam \A[32]~output .bus_hold = "false";
defparam \A[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \A[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[33]),
	.obar());
// synopsys translate_off
defparam \A[33]~output .bus_hold = "false";
defparam \A[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \B[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \B[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \B[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \B[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \B[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \B[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \B[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \B[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[8]),
	.obar());
// synopsys translate_off
defparam \B[8]~output .bus_hold = "false";
defparam \B[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \B[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[10]),
	.obar());
// synopsys translate_off
defparam \B[10]~output .bus_hold = "false";
defparam \B[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \B[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[12]),
	.obar());
// synopsys translate_off
defparam \B[12]~output .bus_hold = "false";
defparam \B[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \B[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[14]),
	.obar());
// synopsys translate_off
defparam \B[14]~output .bus_hold = "false";
defparam \B[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \B[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[16]),
	.obar());
// synopsys translate_off
defparam \B[16]~output .bus_hold = "false";
defparam \B[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \B[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[17]),
	.obar());
// synopsys translate_off
defparam \B[17]~output .bus_hold = "false";
defparam \B[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \B[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[18]),
	.obar());
// synopsys translate_off
defparam \B[18]~output .bus_hold = "false";
defparam \B[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \B[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[19]),
	.obar());
// synopsys translate_off
defparam \B[19]~output .bus_hold = "false";
defparam \B[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \B[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[20]),
	.obar());
// synopsys translate_off
defparam \B[20]~output .bus_hold = "false";
defparam \B[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \B[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[21]),
	.obar());
// synopsys translate_off
defparam \B[21]~output .bus_hold = "false";
defparam \B[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \B[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[22]),
	.obar());
// synopsys translate_off
defparam \B[22]~output .bus_hold = "false";
defparam \B[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \B[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[23]),
	.obar());
// synopsys translate_off
defparam \B[23]~output .bus_hold = "false";
defparam \B[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \B[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[24]),
	.obar());
// synopsys translate_off
defparam \B[24]~output .bus_hold = "false";
defparam \B[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \B[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[25]),
	.obar());
// synopsys translate_off
defparam \B[25]~output .bus_hold = "false";
defparam \B[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \B[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[26]),
	.obar());
// synopsys translate_off
defparam \B[26]~output .bus_hold = "false";
defparam \B[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \B[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[28]),
	.obar());
// synopsys translate_off
defparam \B[28]~output .bus_hold = "false";
defparam \B[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \B[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[30]),
	.obar());
// synopsys translate_off
defparam \B[30]~output .bus_hold = "false";
defparam \B[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \B[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[31]),
	.obar());
// synopsys translate_off
defparam \B[31]~output .bus_hold = "false";
defparam \B[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \B[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[32]),
	.obar());
// synopsys translate_off
defparam \B[32]~output .bus_hold = "false";
defparam \B[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \B[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[33]),
	.obar());
// synopsys translate_off
defparam \B[33]~output .bus_hold = "false";
defparam \B[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \A[7]~output (
	.i(\lo_synth|quad_gen|counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[7]),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \A[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[25]),
	.obar());
// synopsys translate_off
defparam \A[25]~output .bus_hold = "false";
defparam \A[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \B[0]~output (
	.i(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \B[9]~output (
	.i(\lo_synth|quad_gen|ShiftLeft0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[9]),
	.obar());
// synopsys translate_off
defparam \B[9]~output .bus_hold = "false";
defparam \B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \B[11]~output (
	.i(\lo_synth|quad_gen|ShiftLeft0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[11]),
	.obar());
// synopsys translate_off
defparam \B[11]~output .bus_hold = "false";
defparam \B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \B[13]~output (
	.i(\lo_synth|quad_gen|ShiftLeft0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[13]),
	.obar());
// synopsys translate_off
defparam \B[13]~output .bus_hold = "false";
defparam \B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \B[15]~output (
	.i(\lo_synth|quad_gen|ShiftLeft0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[15]),
	.obar());
// synopsys translate_off
defparam \B[15]~output .bus_hold = "false";
defparam \B[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \B[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[27]),
	.obar());
// synopsys translate_off
defparam \B[27]~output .bus_hold = "false";
defparam \B[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \B[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[29]),
	.obar());
// synopsys translate_off
defparam \B[29]~output .bus_hold = "false";
defparam \B[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~combout  = !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~COUT  = CARRY(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~COUT ))) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [1] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~COUT  = CARRY((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [1]) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~0 .lut_mask = 16'hFAEA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q  & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q  & (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q  & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0 .lut_mask = 16'h0001;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~0 .lut_mask = 16'hFAEA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3 .lut_mask = 16'hFFCF;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [2] & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [2] & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~COUT ))
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~COUT  = CARRY((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [2] & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita1~COUT ),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~combout ),
	.cout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [4]) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [1]) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [3]) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [2])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [4]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [1]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [3]),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~0 .lut_mask = 16'hFAEA;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~0_combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q  & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~0 .lut_mask = 16'h0050;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q  & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0] & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~0 .lut_mask = 16'h0022;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~q ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0 .lut_mask = 16'hFFF0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scanclkena (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scanclkena~combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ) # 
// ((!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1_combout  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scanclkena~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scanclkena .lut_mask = 16'hF5F4;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scanclkena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~feeder_combout  = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~feeder_combout  = \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_configupdate (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_configupdate~combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_configupdate~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_configupdate .lut_mask = 16'h0F00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_configupdate .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \lo_synth|dds_pll|altpll_component|auto_generated|pll1 (
	.areset(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0_combout ),
	.pfdena(vcc),
	.fbin(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scandata~0_combout ),
	.scanclk(\CLOCK_50~inputclkctrl_outclk ),
	.scanclkena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scanclkena~combout ),
	.configupdate(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_configupdate~combout ),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone ),
	.activeclock(),
	.locked(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\lo_synth|dds_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "low";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c1_high = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c2_high = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c3_high = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c4_high = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c4_initial = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 8;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .m = 108;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .n = 9;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .operation_mode = "no compensation";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 1573;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .scan_chain_mif_file = "dds_pll.mif";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout  & 
// (((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q  & !\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone )))) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q  & !\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ),
	.datad(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~0 .lut_mask = 16'h44F4;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~0_combout  = (\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ) # (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q )))

	.dataa(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone ),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~0 .lut_mask = 16'hAAA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout  = (\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q )

	.dataa(\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0 .lut_mask = 16'hAA00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg_load_nominal_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0_combout ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~0 .lut_mask = 16'hFFE0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q )

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0 .lut_mask = 16'hFFCC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state~q ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0_combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0_combout  & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0] & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|width_counter_done~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0 .lut_mask = 16'h1100;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~2_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0_combout ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q  & 
// !\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~1_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ),
	.datac(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~2 .lut_mask = 16'hFFAE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~feeder (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~feeder_combout  = \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_scandone ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~feeder .lut_mask = 16'hFF00;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1 .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \lo_synth|reconfig_state_machine|Selector2~0 (
// Equation(s):
// \lo_synth|reconfig_state_machine|Selector2~0_combout  = (\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q ) # ((\lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS~q  & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ) # (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ))))

	.dataa(\lo_synth|reconfig_state_machine|fstate.START_UPDATE~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.datac(\lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ),
	.cin(gnd),
	.combout(\lo_synth|reconfig_state_machine|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|Selector2~0 .lut_mask = 16'hFABA;
defparam \lo_synth|reconfig_state_machine|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|reconfig_state_machine|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS .is_wysiwyg = "true";
defparam \lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \lo_synth|reconfig_state_machine|reg_fstate~1 (
// Equation(s):
// \lo_synth|reconfig_state_machine|reg_fstate~1_combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q  & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q  & 
// \lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS~q ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.datac(gnd),
	.datad(\lo_synth|reconfig_state_machine|fstate.WRITE_PARAMS~q ),
	.cin(gnd),
	.combout(\lo_synth|reconfig_state_machine|reg_fstate~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|reg_fstate~1 .lut_mask = 16'h4400;
defparam \lo_synth|reconfig_state_machine|reg_fstate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \lo_synth|reconfig_state_machine|fstate.START_RECONFIG (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|reconfig_state_machine|reg_fstate~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|reconfig_state_machine|fstate.START_RECONFIG .is_wysiwyg = "true";
defparam \lo_synth|reconfig_state_machine|fstate.START_RECONFIG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q  & \lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q )

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.datac(\lo_synth|reconfig_state_machine|fstate.START_RECONFIG~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~0 .lut_mask = 16'hC0C0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~q )))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|encode_out[0]~0_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2 .lut_mask = 16'hFFFE;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.ena(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q  & 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0] & !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state~q ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~0 .lut_mask = 16'h0022;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q  & ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ) # 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~0 .lut_mask = 16'hFCEC;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~4 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~4_combout  = ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~q ) # (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ))) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout )

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~2_combout ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~4 .lut_mask = 16'hFFFD;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~0_combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout  & 
// (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q  & (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~q  & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0])))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_done~0_combout ),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~0 .lut_mask = 16'h0040;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ) # 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_width_counter_done~combout ),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~0 .lut_mask = 16'hFFA0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state .is_wysiwyg = "true";
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout  & 
// !\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~0_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1 .lut_mask = 16'h00F0;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scandata~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scandata~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|q_a [0] & 
// ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ) # ((\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ) # 
// (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1_combout ))))

	.dataa(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram4|auto_generated|q_a [0]),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state~q ),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|rotate_width_counter_enable~1_combout ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scandata~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scandata~0 .lut_mask = 16'hAA8A;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_scandata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N10
cycloneive_lcell_comb \lo_synth|quad_gen|counter[0]~1 (
// Equation(s):
// \lo_synth|quad_gen|counter[0]~1_combout  = !\lo_synth|quad_gen|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|quad_gen|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|quad_gen|counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|quad_gen|counter[0]~1 .lut_mask = 16'h0F0F;
defparam \lo_synth|quad_gen|counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y1_N11
dffeas \lo_synth|quad_gen|counter[0] (
	.clk(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lo_synth|quad_gen|counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|quad_gen|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|quad_gen|counter[0] .is_wysiwyg = "true";
defparam \lo_synth|quad_gen|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N0
cycloneive_lcell_comb \lo_synth|quad_gen|counter[1]~0 (
// Equation(s):
// \lo_synth|quad_gen|counter[1]~0_combout  = \lo_synth|quad_gen|counter [1] $ (\lo_synth|quad_gen|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|quad_gen|counter [1]),
	.datad(\lo_synth|quad_gen|counter [0]),
	.cin(gnd),
	.combout(\lo_synth|quad_gen|counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|quad_gen|counter[1]~0 .lut_mask = 16'h0FF0;
defparam \lo_synth|quad_gen|counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y1_N1
dffeas \lo_synth|quad_gen|counter[1] (
	.clk(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lo_synth|quad_gen|counter[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|quad_gen|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|quad_gen|counter[1] .is_wysiwyg = "true";
defparam \lo_synth|quad_gen|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N28
cycloneive_lcell_comb \lo_synth|quad_gen|ShiftLeft0~0 (
// Equation(s):
// \lo_synth|quad_gen|ShiftLeft0~0_combout  = (!\lo_synth|quad_gen|counter [0] & \lo_synth|quad_gen|counter [1])

	.dataa(\lo_synth|quad_gen|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|quad_gen|counter [1]),
	.cin(gnd),
	.combout(\lo_synth|quad_gen|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|quad_gen|ShiftLeft0~0 .lut_mask = 16'h5500;
defparam \lo_synth|quad_gen|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N30
cycloneive_lcell_comb \lo_synth|quad_gen|ShiftLeft0~1 (
// Equation(s):
// \lo_synth|quad_gen|ShiftLeft0~1_combout  = (\lo_synth|quad_gen|counter [0] & \lo_synth|quad_gen|counter [1])

	.dataa(\lo_synth|quad_gen|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|quad_gen|counter [1]),
	.cin(gnd),
	.combout(\lo_synth|quad_gen|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|quad_gen|ShiftLeft0~1 .lut_mask = 16'hAA00;
defparam \lo_synth|quad_gen|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N8
cycloneive_lcell_comb \lo_synth|quad_gen|ShiftLeft0~2 (
// Equation(s):
// \lo_synth|quad_gen|ShiftLeft0~2_combout  = (\lo_synth|quad_gen|counter [0] & !\lo_synth|quad_gen|counter [1])

	.dataa(\lo_synth|quad_gen|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|quad_gen|counter [1]),
	.cin(gnd),
	.combout(\lo_synth|quad_gen|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|quad_gen|ShiftLeft0~2 .lut_mask = 16'h00AA;
defparam \lo_synth|quad_gen|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N26
cycloneive_lcell_comb \lo_synth|quad_gen|ShiftLeft0~3 (
// Equation(s):
// \lo_synth|quad_gen|ShiftLeft0~3_combout  = (!\lo_synth|quad_gen|counter [0] & !\lo_synth|quad_gen|counter [1])

	.dataa(\lo_synth|quad_gen|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\lo_synth|quad_gen|counter [1]),
	.cin(gnd),
	.combout(\lo_synth|quad_gen|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|quad_gen|ShiftLeft0~3 .lut_mask = 16'h0055;
defparam \lo_synth|quad_gen|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \pll_counter[0]~9 (
// Equation(s):
// \pll_counter[0]~9_combout  = pll_counter[0] $ (VCC)
// \pll_counter[0]~10  = CARRY(pll_counter[0])

	.dataa(pll_counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pll_counter[0]~9_combout ),
	.cout(\pll_counter[0]~10 ));
// synopsys translate_off
defparam \pll_counter[0]~9 .lut_mask = 16'h55AA;
defparam \pll_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N0
cycloneive_lcell_comb \freq_up|count[0]~16 (
// Equation(s):
// \freq_up|count[0]~16_combout  = \freq_up|count [0] $ (VCC)
// \freq_up|count[0]~17  = CARRY(\freq_up|count [0])

	.dataa(gnd),
	.datab(\freq_up|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\freq_up|count[0]~16_combout ),
	.cout(\freq_up|count[0]~17 ));
// synopsys translate_off
defparam \freq_up|count[0]~16 .lut_mask = 16'h33CC;
defparam \freq_up|count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N30
cycloneive_lcell_comb \freq_up|button_sync_0~0 (
// Equation(s):
// \freq_up|button_sync_0~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\freq_up|button_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|button_sync_0~0 .lut_mask = 16'h00FF;
defparam \freq_up|button_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y14_N31
dffeas \freq_up|button_sync_0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|button_sync_0 .is_wysiwyg = "true";
defparam \freq_up|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y14_N27
dffeas \freq_up|button_sync_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\freq_up|button_sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|button_sync_1 .is_wysiwyg = "true";
defparam \freq_up|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N4
cycloneive_lcell_comb \freq_up|comb~0 (
// Equation(s):
// \freq_up|comb~0_combout  = \freq_up|button_sync_1~q  $ (!\freq_up|button_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\freq_up|button_sync_1~q ),
	.datad(\freq_up|button_state~q ),
	.cin(gnd),
	.combout(\freq_up|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|comb~0 .lut_mask = 16'hF00F;
defparam \freq_up|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y14_N1
dffeas \freq_up|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[0] .is_wysiwyg = "true";
defparam \freq_up|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N2
cycloneive_lcell_comb \freq_up|count[1]~18 (
// Equation(s):
// \freq_up|count[1]~18_combout  = (\freq_up|count [1] & (!\freq_up|count[0]~17 )) # (!\freq_up|count [1] & ((\freq_up|count[0]~17 ) # (GND)))
// \freq_up|count[1]~19  = CARRY((!\freq_up|count[0]~17 ) # (!\freq_up|count [1]))

	.dataa(gnd),
	.datab(\freq_up|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[0]~17 ),
	.combout(\freq_up|count[1]~18_combout ),
	.cout(\freq_up|count[1]~19 ));
// synopsys translate_off
defparam \freq_up|count[1]~18 .lut_mask = 16'h3C3F;
defparam \freq_up|count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N3
dffeas \freq_up|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[1] .is_wysiwyg = "true";
defparam \freq_up|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N4
cycloneive_lcell_comb \freq_up|count[2]~20 (
// Equation(s):
// \freq_up|count[2]~20_combout  = (\freq_up|count [2] & (\freq_up|count[1]~19  $ (GND))) # (!\freq_up|count [2] & (!\freq_up|count[1]~19  & VCC))
// \freq_up|count[2]~21  = CARRY((\freq_up|count [2] & !\freq_up|count[1]~19 ))

	.dataa(gnd),
	.datab(\freq_up|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[1]~19 ),
	.combout(\freq_up|count[2]~20_combout ),
	.cout(\freq_up|count[2]~21 ));
// synopsys translate_off
defparam \freq_up|count[2]~20 .lut_mask = 16'hC30C;
defparam \freq_up|count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N5
dffeas \freq_up|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[2] .is_wysiwyg = "true";
defparam \freq_up|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N8
cycloneive_lcell_comb \freq_up|count[4]~24 (
// Equation(s):
// \freq_up|count[4]~24_combout  = (\freq_up|count [4] & (\freq_up|count[3]~23  $ (GND))) # (!\freq_up|count [4] & (!\freq_up|count[3]~23  & VCC))
// \freq_up|count[4]~25  = CARRY((\freq_up|count [4] & !\freq_up|count[3]~23 ))

	.dataa(gnd),
	.datab(\freq_up|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[3]~23 ),
	.combout(\freq_up|count[4]~24_combout ),
	.cout(\freq_up|count[4]~25 ));
// synopsys translate_off
defparam \freq_up|count[4]~24 .lut_mask = 16'hC30C;
defparam \freq_up|count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N9
dffeas \freq_up|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[4] .is_wysiwyg = "true";
defparam \freq_up|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N14
cycloneive_lcell_comb \freq_up|count[7]~30 (
// Equation(s):
// \freq_up|count[7]~30_combout  = (\freq_up|count [7] & (!\freq_up|count[6]~29 )) # (!\freq_up|count [7] & ((\freq_up|count[6]~29 ) # (GND)))
// \freq_up|count[7]~31  = CARRY((!\freq_up|count[6]~29 ) # (!\freq_up|count [7]))

	.dataa(gnd),
	.datab(\freq_up|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[6]~29 ),
	.combout(\freq_up|count[7]~30_combout ),
	.cout(\freq_up|count[7]~31 ));
// synopsys translate_off
defparam \freq_up|count[7]~30 .lut_mask = 16'h3C3F;
defparam \freq_up|count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N15
dffeas \freq_up|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[7] .is_wysiwyg = "true";
defparam \freq_up|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N16
cycloneive_lcell_comb \freq_up|count[8]~32 (
// Equation(s):
// \freq_up|count[8]~32_combout  = (\freq_up|count [8] & (\freq_up|count[7]~31  $ (GND))) # (!\freq_up|count [8] & (!\freq_up|count[7]~31  & VCC))
// \freq_up|count[8]~33  = CARRY((\freq_up|count [8] & !\freq_up|count[7]~31 ))

	.dataa(gnd),
	.datab(\freq_up|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[7]~31 ),
	.combout(\freq_up|count[8]~32_combout ),
	.cout(\freq_up|count[8]~33 ));
// synopsys translate_off
defparam \freq_up|count[8]~32 .lut_mask = 16'hC30C;
defparam \freq_up|count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N17
dffeas \freq_up|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[8] .is_wysiwyg = "true";
defparam \freq_up|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N18
cycloneive_lcell_comb \freq_up|count[9]~34 (
// Equation(s):
// \freq_up|count[9]~34_combout  = (\freq_up|count [9] & (!\freq_up|count[8]~33 )) # (!\freq_up|count [9] & ((\freq_up|count[8]~33 ) # (GND)))
// \freq_up|count[9]~35  = CARRY((!\freq_up|count[8]~33 ) # (!\freq_up|count [9]))

	.dataa(gnd),
	.datab(\freq_up|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[8]~33 ),
	.combout(\freq_up|count[9]~34_combout ),
	.cout(\freq_up|count[9]~35 ));
// synopsys translate_off
defparam \freq_up|count[9]~34 .lut_mask = 16'h3C3F;
defparam \freq_up|count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N19
dffeas \freq_up|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[9] .is_wysiwyg = "true";
defparam \freq_up|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N20
cycloneive_lcell_comb \freq_up|count[10]~36 (
// Equation(s):
// \freq_up|count[10]~36_combout  = (\freq_up|count [10] & (\freq_up|count[9]~35  $ (GND))) # (!\freq_up|count [10] & (!\freq_up|count[9]~35  & VCC))
// \freq_up|count[10]~37  = CARRY((\freq_up|count [10] & !\freq_up|count[9]~35 ))

	.dataa(gnd),
	.datab(\freq_up|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[9]~35 ),
	.combout(\freq_up|count[10]~36_combout ),
	.cout(\freq_up|count[10]~37 ));
// synopsys translate_off
defparam \freq_up|count[10]~36 .lut_mask = 16'hC30C;
defparam \freq_up|count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N21
dffeas \freq_up|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[10] .is_wysiwyg = "true";
defparam \freq_up|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N24
cycloneive_lcell_comb \freq_up|count[12]~40 (
// Equation(s):
// \freq_up|count[12]~40_combout  = (\freq_up|count [12] & (\freq_up|count[11]~39  $ (GND))) # (!\freq_up|count [12] & (!\freq_up|count[11]~39  & VCC))
// \freq_up|count[12]~41  = CARRY((\freq_up|count [12] & !\freq_up|count[11]~39 ))

	.dataa(gnd),
	.datab(\freq_up|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[11]~39 ),
	.combout(\freq_up|count[12]~40_combout ),
	.cout(\freq_up|count[12]~41 ));
// synopsys translate_off
defparam \freq_up|count[12]~40 .lut_mask = 16'hC30C;
defparam \freq_up|count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N25
dffeas \freq_up|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[12] .is_wysiwyg = "true";
defparam \freq_up|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N28
cycloneive_lcell_comb \freq_up|count[14]~44 (
// Equation(s):
// \freq_up|count[14]~44_combout  = (\freq_up|count [14] & (\freq_up|count[13]~43  $ (GND))) # (!\freq_up|count [14] & (!\freq_up|count[13]~43  & VCC))
// \freq_up|count[14]~45  = CARRY((\freq_up|count [14] & !\freq_up|count[13]~43 ))

	.dataa(gnd),
	.datab(\freq_up|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_up|count[13]~43 ),
	.combout(\freq_up|count[14]~44_combout ),
	.cout(\freq_up|count[14]~45 ));
// synopsys translate_off
defparam \freq_up|count[14]~44 .lut_mask = 16'hC30C;
defparam \freq_up|count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N29
dffeas \freq_up|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[14] .is_wysiwyg = "true";
defparam \freq_up|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N30
cycloneive_lcell_comb \freq_up|count[15]~46 (
// Equation(s):
// \freq_up|count[15]~46_combout  = \freq_up|count [15] $ (\freq_up|count[14]~45 )

	.dataa(\freq_up|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\freq_up|count[14]~45 ),
	.combout(\freq_up|count[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|count[15]~46 .lut_mask = 16'h5A5A;
defparam \freq_up|count[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N31
dffeas \freq_up|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|count[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_up|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|count[15] .is_wysiwyg = "true";
defparam \freq_up|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N0
cycloneive_lcell_comb \freq_up|button_state~5 (
// Equation(s):
// \freq_up|button_state~5_combout  = \freq_up|button_state~q  $ (((\freq_up|button_state~4_combout  & (\freq_up|count [15] & \freq_up|count [14]))))

	.dataa(\freq_up|button_state~4_combout ),
	.datab(\freq_up|count [15]),
	.datac(\freq_up|button_state~q ),
	.datad(\freq_up|count [14]),
	.cin(gnd),
	.combout(\freq_up|button_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \freq_up|button_state~5 .lut_mask = 16'h78F0;
defparam \freq_up|button_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y14_N1
dffeas \freq_up|button_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_up|button_state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_up|button_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_up|button_state .is_wysiwyg = "true";
defparam \freq_up|button_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \freq_down|count[0]~16 (
// Equation(s):
// \freq_down|count[0]~16_combout  = \freq_down|count [0] $ (VCC)
// \freq_down|count[0]~17  = CARRY(\freq_down|count [0])

	.dataa(gnd),
	.datab(\freq_down|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\freq_down|count[0]~16_combout ),
	.cout(\freq_down|count[0]~17 ));
// synopsys translate_off
defparam \freq_down|count[0]~16 .lut_mask = 16'h33CC;
defparam \freq_down|count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneive_lcell_comb \freq_down|button_sync_0~0 (
// Equation(s):
// \freq_down|button_sync_0~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\freq_down|button_sync_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|button_sync_0~0 .lut_mask = 16'h00FF;
defparam \freq_down|button_sync_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \freq_down|button_sync_0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|button_sync_0 .is_wysiwyg = "true";
defparam \freq_down|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \freq_down|button_sync_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\freq_down|button_sync_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|button_sync_1 .is_wysiwyg = "true";
defparam \freq_down|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneive_lcell_comb \freq_down|comb~0 (
// Equation(s):
// \freq_down|comb~0_combout  = \freq_down|button_state~q  $ (!\freq_down|button_sync_1~q )

	.dataa(gnd),
	.datab(\freq_down|button_state~q ),
	.datac(\freq_down|button_sync_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\freq_down|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|comb~0 .lut_mask = 16'hC3C3;
defparam \freq_down|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \freq_down|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[0] .is_wysiwyg = "true";
defparam \freq_down|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \freq_down|count[1]~18 (
// Equation(s):
// \freq_down|count[1]~18_combout  = (\freq_down|count [1] & (!\freq_down|count[0]~17 )) # (!\freq_down|count [1] & ((\freq_down|count[0]~17 ) # (GND)))
// \freq_down|count[1]~19  = CARRY((!\freq_down|count[0]~17 ) # (!\freq_down|count [1]))

	.dataa(gnd),
	.datab(\freq_down|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[0]~17 ),
	.combout(\freq_down|count[1]~18_combout ),
	.cout(\freq_down|count[1]~19 ));
// synopsys translate_off
defparam \freq_down|count[1]~18 .lut_mask = 16'h3C3F;
defparam \freq_down|count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \freq_down|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[1] .is_wysiwyg = "true";
defparam \freq_down|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \freq_down|count[2]~20 (
// Equation(s):
// \freq_down|count[2]~20_combout  = (\freq_down|count [2] & (\freq_down|count[1]~19  $ (GND))) # (!\freq_down|count [2] & (!\freq_down|count[1]~19  & VCC))
// \freq_down|count[2]~21  = CARRY((\freq_down|count [2] & !\freq_down|count[1]~19 ))

	.dataa(gnd),
	.datab(\freq_down|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[1]~19 ),
	.combout(\freq_down|count[2]~20_combout ),
	.cout(\freq_down|count[2]~21 ));
// synopsys translate_off
defparam \freq_down|count[2]~20 .lut_mask = 16'hC30C;
defparam \freq_down|count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \freq_down|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[2] .is_wysiwyg = "true";
defparam \freq_down|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \freq_down|count[4]~24 (
// Equation(s):
// \freq_down|count[4]~24_combout  = (\freq_down|count [4] & (\freq_down|count[3]~23  $ (GND))) # (!\freq_down|count [4] & (!\freq_down|count[3]~23  & VCC))
// \freq_down|count[4]~25  = CARRY((\freq_down|count [4] & !\freq_down|count[3]~23 ))

	.dataa(gnd),
	.datab(\freq_down|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[3]~23 ),
	.combout(\freq_down|count[4]~24_combout ),
	.cout(\freq_down|count[4]~25 ));
// synopsys translate_off
defparam \freq_down|count[4]~24 .lut_mask = 16'hC30C;
defparam \freq_down|count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \freq_down|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[4] .is_wysiwyg = "true";
defparam \freq_down|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \freq_down|count[5]~26 (
// Equation(s):
// \freq_down|count[5]~26_combout  = (\freq_down|count [5] & (!\freq_down|count[4]~25 )) # (!\freq_down|count [5] & ((\freq_down|count[4]~25 ) # (GND)))
// \freq_down|count[5]~27  = CARRY((!\freq_down|count[4]~25 ) # (!\freq_down|count [5]))

	.dataa(\freq_down|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[4]~25 ),
	.combout(\freq_down|count[5]~26_combout ),
	.cout(\freq_down|count[5]~27 ));
// synopsys translate_off
defparam \freq_down|count[5]~26 .lut_mask = 16'h5A5F;
defparam \freq_down|count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \freq_down|count[6]~28 (
// Equation(s):
// \freq_down|count[6]~28_combout  = (\freq_down|count [6] & (\freq_down|count[5]~27  $ (GND))) # (!\freq_down|count [6] & (!\freq_down|count[5]~27  & VCC))
// \freq_down|count[6]~29  = CARRY((\freq_down|count [6] & !\freq_down|count[5]~27 ))

	.dataa(\freq_down|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[5]~27 ),
	.combout(\freq_down|count[6]~28_combout ),
	.cout(\freq_down|count[6]~29 ));
// synopsys translate_off
defparam \freq_down|count[6]~28 .lut_mask = 16'hA50A;
defparam \freq_down|count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \freq_down|count[7]~30 (
// Equation(s):
// \freq_down|count[7]~30_combout  = (\freq_down|count [7] & (!\freq_down|count[6]~29 )) # (!\freq_down|count [7] & ((\freq_down|count[6]~29 ) # (GND)))
// \freq_down|count[7]~31  = CARRY((!\freq_down|count[6]~29 ) # (!\freq_down|count [7]))

	.dataa(gnd),
	.datab(\freq_down|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[6]~29 ),
	.combout(\freq_down|count[7]~30_combout ),
	.cout(\freq_down|count[7]~31 ));
// synopsys translate_off
defparam \freq_down|count[7]~30 .lut_mask = 16'h3C3F;
defparam \freq_down|count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \freq_down|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[7] .is_wysiwyg = "true";
defparam \freq_down|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \freq_down|count[8]~32 (
// Equation(s):
// \freq_down|count[8]~32_combout  = (\freq_down|count [8] & (\freq_down|count[7]~31  $ (GND))) # (!\freq_down|count [8] & (!\freq_down|count[7]~31  & VCC))
// \freq_down|count[8]~33  = CARRY((\freq_down|count [8] & !\freq_down|count[7]~31 ))

	.dataa(gnd),
	.datab(\freq_down|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[7]~31 ),
	.combout(\freq_down|count[8]~32_combout ),
	.cout(\freq_down|count[8]~33 ));
// synopsys translate_off
defparam \freq_down|count[8]~32 .lut_mask = 16'hC30C;
defparam \freq_down|count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \freq_down|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[8] .is_wysiwyg = "true";
defparam \freq_down|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \freq_down|count[9]~34 (
// Equation(s):
// \freq_down|count[9]~34_combout  = (\freq_down|count [9] & (!\freq_down|count[8]~33 )) # (!\freq_down|count [9] & ((\freq_down|count[8]~33 ) # (GND)))
// \freq_down|count[9]~35  = CARRY((!\freq_down|count[8]~33 ) # (!\freq_down|count [9]))

	.dataa(gnd),
	.datab(\freq_down|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[8]~33 ),
	.combout(\freq_down|count[9]~34_combout ),
	.cout(\freq_down|count[9]~35 ));
// synopsys translate_off
defparam \freq_down|count[9]~34 .lut_mask = 16'h3C3F;
defparam \freq_down|count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \freq_down|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[9] .is_wysiwyg = "true";
defparam \freq_down|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \freq_down|count[10]~36 (
// Equation(s):
// \freq_down|count[10]~36_combout  = (\freq_down|count [10] & (\freq_down|count[9]~35  $ (GND))) # (!\freq_down|count [10] & (!\freq_down|count[9]~35  & VCC))
// \freq_down|count[10]~37  = CARRY((\freq_down|count [10] & !\freq_down|count[9]~35 ))

	.dataa(gnd),
	.datab(\freq_down|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[9]~35 ),
	.combout(\freq_down|count[10]~36_combout ),
	.cout(\freq_down|count[10]~37 ));
// synopsys translate_off
defparam \freq_down|count[10]~36 .lut_mask = 16'hC30C;
defparam \freq_down|count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \freq_down|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[10] .is_wysiwyg = "true";
defparam \freq_down|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \freq_down|count[11]~38 (
// Equation(s):
// \freq_down|count[11]~38_combout  = (\freq_down|count [11] & (!\freq_down|count[10]~37 )) # (!\freq_down|count [11] & ((\freq_down|count[10]~37 ) # (GND)))
// \freq_down|count[11]~39  = CARRY((!\freq_down|count[10]~37 ) # (!\freq_down|count [11]))

	.dataa(\freq_down|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[10]~37 ),
	.combout(\freq_down|count[11]~38_combout ),
	.cout(\freq_down|count[11]~39 ));
// synopsys translate_off
defparam \freq_down|count[11]~38 .lut_mask = 16'h5A5F;
defparam \freq_down|count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \freq_down|count[12]~40 (
// Equation(s):
// \freq_down|count[12]~40_combout  = (\freq_down|count [12] & (\freq_down|count[11]~39  $ (GND))) # (!\freq_down|count [12] & (!\freq_down|count[11]~39  & VCC))
// \freq_down|count[12]~41  = CARRY((\freq_down|count [12] & !\freq_down|count[11]~39 ))

	.dataa(gnd),
	.datab(\freq_down|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[11]~39 ),
	.combout(\freq_down|count[12]~40_combout ),
	.cout(\freq_down|count[12]~41 ));
// synopsys translate_off
defparam \freq_down|count[12]~40 .lut_mask = 16'hC30C;
defparam \freq_down|count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \freq_down|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[12] .is_wysiwyg = "true";
defparam \freq_down|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \freq_down|count[13]~42 (
// Equation(s):
// \freq_down|count[13]~42_combout  = (\freq_down|count [13] & (!\freq_down|count[12]~41 )) # (!\freq_down|count [13] & ((\freq_down|count[12]~41 ) # (GND)))
// \freq_down|count[13]~43  = CARRY((!\freq_down|count[12]~41 ) # (!\freq_down|count [13]))

	.dataa(\freq_down|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\freq_down|count[12]~41 ),
	.combout(\freq_down|count[13]~42_combout ),
	.cout(\freq_down|count[13]~43 ));
// synopsys translate_off
defparam \freq_down|count[13]~42 .lut_mask = 16'h5A5F;
defparam \freq_down|count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \freq_down|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[14] .is_wysiwyg = "true";
defparam \freq_down|count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \freq_down|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[6] .is_wysiwyg = "true";
defparam \freq_down|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneive_lcell_comb \freq_down|button_state~2 (
// Equation(s):
// \freq_down|button_state~2_combout  = (\freq_down|count [9] & (\freq_down|count [7] & (\freq_down|count [6] & \freq_down|count [8])))

	.dataa(\freq_down|count [9]),
	.datab(\freq_down|count [7]),
	.datac(\freq_down|count [6]),
	.datad(\freq_down|count [8]),
	.cin(gnd),
	.combout(\freq_down|button_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|button_state~2 .lut_mask = 16'h8000;
defparam \freq_down|button_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \freq_down|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[13] .is_wysiwyg = "true";
defparam \freq_down|count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \freq_down|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[11] .is_wysiwyg = "true";
defparam \freq_down|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneive_lcell_comb \freq_down|button_state~3 (
// Equation(s):
// \freq_down|button_state~3_combout  = (\freq_down|count [12] & (\freq_down|count [13] & (\freq_down|count [10] & \freq_down|count [11])))

	.dataa(\freq_down|count [12]),
	.datab(\freq_down|count [13]),
	.datac(\freq_down|count [10]),
	.datad(\freq_down|count [11]),
	.cin(gnd),
	.combout(\freq_down|button_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|button_state~3 .lut_mask = 16'h8000;
defparam \freq_down|button_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \freq_down|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|count[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\freq_down|comb~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|count[5] .is_wysiwyg = "true";
defparam \freq_down|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneive_lcell_comb \freq_down|button_state~0 (
// Equation(s):
// \freq_down|button_state~0_combout  = (\freq_down|count [3] & (\freq_down|count [5] & (\freq_down|count [4] & \freq_down|count [2])))

	.dataa(\freq_down|count [3]),
	.datab(\freq_down|count [5]),
	.datac(\freq_down|count [4]),
	.datad(\freq_down|count [2]),
	.cin(gnd),
	.combout(\freq_down|button_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|button_state~0 .lut_mask = 16'h8000;
defparam \freq_down|button_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneive_lcell_comb \freq_down|button_state~1 (
// Equation(s):
// \freq_down|button_state~1_combout  = (\freq_down|count [1] & (\freq_down|button_state~0_combout  & (\freq_down|count [0] & !\freq_down|comb~0_combout )))

	.dataa(\freq_down|count [1]),
	.datab(\freq_down|button_state~0_combout ),
	.datac(\freq_down|count [0]),
	.datad(\freq_down|comb~0_combout ),
	.cin(gnd),
	.combout(\freq_down|button_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|button_state~1 .lut_mask = 16'h0080;
defparam \freq_down|button_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneive_lcell_comb \freq_down|button_state~4 (
// Equation(s):
// \freq_down|button_state~4_combout  = (\freq_down|button_state~2_combout  & (\freq_down|button_state~3_combout  & \freq_down|button_state~1_combout ))

	.dataa(gnd),
	.datab(\freq_down|button_state~2_combout ),
	.datac(\freq_down|button_state~3_combout ),
	.datad(\freq_down|button_state~1_combout ),
	.cin(gnd),
	.combout(\freq_down|button_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|button_state~4 .lut_mask = 16'hC000;
defparam \freq_down|button_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneive_lcell_comb \freq_down|button_state~5 (
// Equation(s):
// \freq_down|button_state~5_combout  = \freq_down|button_state~q  $ (((\freq_down|count [15] & (\freq_down|count [14] & \freq_down|button_state~4_combout ))))

	.dataa(\freq_down|count [15]),
	.datab(\freq_down|count [14]),
	.datac(\freq_down|button_state~q ),
	.datad(\freq_down|button_state~4_combout ),
	.cin(gnd),
	.combout(\freq_down|button_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \freq_down|button_state~5 .lut_mask = 16'h78F0;
defparam \freq_down|button_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \freq_down|button_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\freq_down|button_state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\freq_down|button_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \freq_down|button_state .is_wysiwyg = "true";
defparam \freq_down|button_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\freq_up|button_state~q ) # (\freq_down|button_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\freq_up|button_state~q ),
	.datad(\freq_down|button_state~q ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hFFF0;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.o(\B[27]~input_o ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \tuning_knob|a_sync[0]~feeder (
// Equation(s):
// \tuning_knob|a_sync[0]~feeder_combout  = \B[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[27]~input_o ),
	.cin(gnd),
	.combout(\tuning_knob|a_sync[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tuning_knob|a_sync[0]~feeder .lut_mask = 16'hFF00;
defparam \tuning_knob|a_sync[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \tuning_knob|a_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\tuning_knob|a_sync[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tuning_knob|a_sync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_knob|a_sync[0] .is_wysiwyg = "true";
defparam \tuning_knob|a_sync[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \tuning_knob|a_sync[1]~feeder (
// Equation(s):
// \tuning_knob|a_sync[1]~feeder_combout  = \tuning_knob|a_sync [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tuning_knob|a_sync [0]),
	.cin(gnd),
	.combout(\tuning_knob|a_sync[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tuning_knob|a_sync[1]~feeder .lut_mask = 16'hFF00;
defparam \tuning_knob|a_sync[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \tuning_knob|a_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\tuning_knob|a_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tuning_knob|a_sync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_knob|a_sync[1] .is_wysiwyg = "true";
defparam \tuning_knob|a_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \tuning_knob|a_ff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tuning_knob|a_sync [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tuning_knob|a_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_knob|a_ff .is_wysiwyg = "true";
defparam \tuning_knob|a_ff .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.o(\B[29]~input_o ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \tuning_knob|b_sync[0]~feeder (
// Equation(s):
// \tuning_knob|b_sync[0]~feeder_combout  = \B[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[29]~input_o ),
	.cin(gnd),
	.combout(\tuning_knob|b_sync[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tuning_knob|b_sync[0]~feeder .lut_mask = 16'hFF00;
defparam \tuning_knob|b_sync[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \tuning_knob|b_sync[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\tuning_knob|b_sync[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tuning_knob|b_sync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_knob|b_sync[0] .is_wysiwyg = "true";
defparam \tuning_knob|b_sync[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \tuning_knob|b_sync[1]~feeder (
// Equation(s):
// \tuning_knob|b_sync[1]~feeder_combout  = \tuning_knob|b_sync [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tuning_knob|b_sync [0]),
	.cin(gnd),
	.combout(\tuning_knob|b_sync[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tuning_knob|b_sync[1]~feeder .lut_mask = 16'hFF00;
defparam \tuning_knob|b_sync[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \tuning_knob|b_sync[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\tuning_knob|b_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tuning_knob|b_sync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_knob|b_sync[1] .is_wysiwyg = "true";
defparam \tuning_knob|b_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \tuning_knob|b_ff (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tuning_knob|b_sync [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tuning_knob|b_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tuning_knob|b_ff .is_wysiwyg = "true";
defparam \tuning_knob|b_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \tuning_knob|dir~0 (
// Equation(s):
// \tuning_knob|dir~0_combout  = \tuning_knob|b_ff~q  $ (\tuning_knob|a_sync [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tuning_knob|b_ff~q ),
	.datad(\tuning_knob|a_sync [1]),
	.cin(gnd),
	.combout(\tuning_knob|dir~0_combout ),
	.cout());
// synopsys translate_off
defparam \tuning_knob|dir~0 .lut_mask = 16'h0FF0;
defparam \tuning_knob|dir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \pll_counter[8]~11 (
// Equation(s):
// \pll_counter[8]~11_combout  = (\always0~0_combout ) # (\tuning_knob|b_sync [1] $ (\tuning_knob|a_ff~q  $ (\tuning_knob|dir~0_combout )))

	.dataa(\tuning_knob|b_sync [1]),
	.datab(\always0~0_combout ),
	.datac(\tuning_knob|a_ff~q ),
	.datad(\tuning_knob|dir~0_combout ),
	.cin(gnd),
	.combout(\pll_counter[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pll_counter[8]~11 .lut_mask = 16'hEDDE;
defparam \pll_counter[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \pll_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[0]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[0] .is_wysiwyg = "true";
defparam \pll_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \pll_counter[1]~12 (
// Equation(s):
// \pll_counter[1]~12_combout  = (pll_counter[1] & ((\tuning_knob|dir~0_combout  & (!\pll_counter[0]~10 )) # (!\tuning_knob|dir~0_combout  & (\pll_counter[0]~10  & VCC)))) # (!pll_counter[1] & ((\tuning_knob|dir~0_combout  & ((\pll_counter[0]~10 ) # (GND))) 
// # (!\tuning_knob|dir~0_combout  & (!\pll_counter[0]~10 ))))
// \pll_counter[1]~13  = CARRY((pll_counter[1] & (\tuning_knob|dir~0_combout  & !\pll_counter[0]~10 )) # (!pll_counter[1] & ((\tuning_knob|dir~0_combout ) # (!\pll_counter[0]~10 ))))

	.dataa(pll_counter[1]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll_counter[0]~10 ),
	.combout(\pll_counter[1]~12_combout ),
	.cout(\pll_counter[1]~13 ));
// synopsys translate_off
defparam \pll_counter[1]~12 .lut_mask = 16'h694D;
defparam \pll_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \pll_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[1] .is_wysiwyg = "true";
defparam \pll_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \pll_counter[2]~14 (
// Equation(s):
// \pll_counter[2]~14_combout  = ((pll_counter[2] $ (\tuning_knob|dir~0_combout  $ (\pll_counter[1]~13 )))) # (GND)
// \pll_counter[2]~15  = CARRY((pll_counter[2] & ((!\pll_counter[1]~13 ) # (!\tuning_knob|dir~0_combout ))) # (!pll_counter[2] & (!\tuning_knob|dir~0_combout  & !\pll_counter[1]~13 )))

	.dataa(pll_counter[2]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll_counter[1]~13 ),
	.combout(\pll_counter[2]~14_combout ),
	.cout(\pll_counter[2]~15 ));
// synopsys translate_off
defparam \pll_counter[2]~14 .lut_mask = 16'h962B;
defparam \pll_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \pll_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[2] .is_wysiwyg = "true";
defparam \pll_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \pll_counter[3]~16 (
// Equation(s):
// \pll_counter[3]~16_combout  = (pll_counter[3] & ((\tuning_knob|dir~0_combout  & (!\pll_counter[2]~15 )) # (!\tuning_knob|dir~0_combout  & (\pll_counter[2]~15  & VCC)))) # (!pll_counter[3] & ((\tuning_knob|dir~0_combout  & ((\pll_counter[2]~15 ) # (GND))) 
// # (!\tuning_knob|dir~0_combout  & (!\pll_counter[2]~15 ))))
// \pll_counter[3]~17  = CARRY((pll_counter[3] & (\tuning_knob|dir~0_combout  & !\pll_counter[2]~15 )) # (!pll_counter[3] & ((\tuning_knob|dir~0_combout ) # (!\pll_counter[2]~15 ))))

	.dataa(pll_counter[3]),
	.datab(\tuning_knob|dir~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll_counter[2]~15 ),
	.combout(\pll_counter[3]~16_combout ),
	.cout(\pll_counter[3]~17 ));
// synopsys translate_off
defparam \pll_counter[3]~16 .lut_mask = 16'h694D;
defparam \pll_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \pll_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[3] .is_wysiwyg = "true";
defparam \pll_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \pll_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll_counter[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~0_combout ),
	.ena(\pll_counter[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pll_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll_counter[4] .is_wysiwyg = "true";
defparam \pll_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout  = (!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q  & \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q )

	.dataa(gnd),
	.datab(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy .lut_mask = 16'h3300;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|busy .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
cycloneive_lcell_comb \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0 (
// Equation(s):
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0_combout  = (\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q  & 
// \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state~q ),
	.datad(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state~q ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0_combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0 .lut_mask = 16'hF000;
defparam \lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y5_N1
dffeas \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync (
	.clk(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(!\lo_synth|dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711_component|pll_areset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
cycloneive_lcell_comb \lo_synth|dds_pll|altpll_component|auto_generated|locked (
// Equation(s):
// \lo_synth|dds_pll|altpll_component|auto_generated|locked~combout  = (\lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~q  & \lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\lo_synth|dds_pll|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(gnd),
	.datad(\lo_synth|dds_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\lo_synth|dds_pll|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \lo_synth|dds_pll|altpll_component|auto_generated|locked .lut_mask = 16'hCC00;
defparam \lo_synth|dds_pll|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \sdr_heartbeat|Add0~0 (
// Equation(s):
// \sdr_heartbeat|Add0~0_combout  = \sdr_heartbeat|counter [0] $ (VCC)
// \sdr_heartbeat|Add0~1  = CARRY(\sdr_heartbeat|counter [0])

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdr_heartbeat|Add0~0_combout ),
	.cout(\sdr_heartbeat|Add0~1 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~0 .lut_mask = 16'h33CC;
defparam \sdr_heartbeat|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \sdr_heartbeat|counter~10 (
// Equation(s):
// \sdr_heartbeat|counter~10_combout  = (\sdr_heartbeat|Add0~0_combout  & ((!\sdr_heartbeat|Equal0~4_combout ) # (!\sdr_heartbeat|Equal0~9_combout )))

	.dataa(\sdr_heartbeat|Equal0~9_combout ),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~10 .lut_mask = 16'h7070;
defparam \sdr_heartbeat|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \sdr_heartbeat|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[0] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \sdr_heartbeat|Add0~2 (
// Equation(s):
// \sdr_heartbeat|Add0~2_combout  = (\sdr_heartbeat|counter [1] & (!\sdr_heartbeat|Add0~1 )) # (!\sdr_heartbeat|counter [1] & ((\sdr_heartbeat|Add0~1 ) # (GND)))
// \sdr_heartbeat|Add0~3  = CARRY((!\sdr_heartbeat|Add0~1 ) # (!\sdr_heartbeat|counter [1]))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~1 ),
	.combout(\sdr_heartbeat|Add0~2_combout ),
	.cout(\sdr_heartbeat|Add0~3 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~2 .lut_mask = 16'h3C3F;
defparam \sdr_heartbeat|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \sdr_heartbeat|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[1] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \sdr_heartbeat|Add0~4 (
// Equation(s):
// \sdr_heartbeat|Add0~4_combout  = (\sdr_heartbeat|counter [2] & (\sdr_heartbeat|Add0~3  $ (GND))) # (!\sdr_heartbeat|counter [2] & (!\sdr_heartbeat|Add0~3  & VCC))
// \sdr_heartbeat|Add0~5  = CARRY((\sdr_heartbeat|counter [2] & !\sdr_heartbeat|Add0~3 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~3 ),
	.combout(\sdr_heartbeat|Add0~4_combout ),
	.cout(\sdr_heartbeat|Add0~5 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~4 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \sdr_heartbeat|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[2] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \sdr_heartbeat|Add0~8 (
// Equation(s):
// \sdr_heartbeat|Add0~8_combout  = (\sdr_heartbeat|counter [4] & (\sdr_heartbeat|Add0~7  $ (GND))) # (!\sdr_heartbeat|counter [4] & (!\sdr_heartbeat|Add0~7  & VCC))
// \sdr_heartbeat|Add0~9  = CARRY((\sdr_heartbeat|counter [4] & !\sdr_heartbeat|Add0~7 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~7 ),
	.combout(\sdr_heartbeat|Add0~8_combout ),
	.cout(\sdr_heartbeat|Add0~9 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~8 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \sdr_heartbeat|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[4] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \sdr_heartbeat|Add0~10 (
// Equation(s):
// \sdr_heartbeat|Add0~10_combout  = (\sdr_heartbeat|counter [5] & (!\sdr_heartbeat|Add0~9 )) # (!\sdr_heartbeat|counter [5] & ((\sdr_heartbeat|Add0~9 ) # (GND)))
// \sdr_heartbeat|Add0~11  = CARRY((!\sdr_heartbeat|Add0~9 ) # (!\sdr_heartbeat|counter [5]))

	.dataa(\sdr_heartbeat|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~9 ),
	.combout(\sdr_heartbeat|Add0~10_combout ),
	.cout(\sdr_heartbeat|Add0~11 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~10 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneive_lcell_comb \sdr_heartbeat|Add0~12 (
// Equation(s):
// \sdr_heartbeat|Add0~12_combout  = (\sdr_heartbeat|counter [6] & (\sdr_heartbeat|Add0~11  $ (GND))) # (!\sdr_heartbeat|counter [6] & (!\sdr_heartbeat|Add0~11  & VCC))
// \sdr_heartbeat|Add0~13  = CARRY((\sdr_heartbeat|counter [6] & !\sdr_heartbeat|Add0~11 ))

	.dataa(\sdr_heartbeat|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~11 ),
	.combout(\sdr_heartbeat|Add0~12_combout ),
	.cout(\sdr_heartbeat|Add0~13 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~12 .lut_mask = 16'hA50A;
defparam \sdr_heartbeat|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneive_lcell_comb \sdr_heartbeat|Add0~14 (
// Equation(s):
// \sdr_heartbeat|Add0~14_combout  = (\sdr_heartbeat|counter [7] & (!\sdr_heartbeat|Add0~13 )) # (!\sdr_heartbeat|counter [7] & ((\sdr_heartbeat|Add0~13 ) # (GND)))
// \sdr_heartbeat|Add0~15  = CARRY((!\sdr_heartbeat|Add0~13 ) # (!\sdr_heartbeat|counter [7]))

	.dataa(\sdr_heartbeat|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~13 ),
	.combout(\sdr_heartbeat|Add0~14_combout ),
	.cout(\sdr_heartbeat|Add0~15 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~14 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \sdr_heartbeat|Add0~16 (
// Equation(s):
// \sdr_heartbeat|Add0~16_combout  = (\sdr_heartbeat|counter [8] & (\sdr_heartbeat|Add0~15  $ (GND))) # (!\sdr_heartbeat|counter [8] & (!\sdr_heartbeat|Add0~15  & VCC))
// \sdr_heartbeat|Add0~17  = CARRY((\sdr_heartbeat|counter [8] & !\sdr_heartbeat|Add0~15 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~15 ),
	.combout(\sdr_heartbeat|Add0~16_combout ),
	.cout(\sdr_heartbeat|Add0~17 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~16 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \sdr_heartbeat|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[8] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \sdr_heartbeat|Add0~20 (
// Equation(s):
// \sdr_heartbeat|Add0~20_combout  = (\sdr_heartbeat|counter [10] & (\sdr_heartbeat|Add0~19  $ (GND))) # (!\sdr_heartbeat|counter [10] & (!\sdr_heartbeat|Add0~19  & VCC))
// \sdr_heartbeat|Add0~21  = CARRY((\sdr_heartbeat|counter [10] & !\sdr_heartbeat|Add0~19 ))

	.dataa(\sdr_heartbeat|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~19 ),
	.combout(\sdr_heartbeat|Add0~20_combout ),
	.cout(\sdr_heartbeat|Add0~21 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~20 .lut_mask = 16'hA50A;
defparam \sdr_heartbeat|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \sdr_heartbeat|counter~7 (
// Equation(s):
// \sdr_heartbeat|counter~7_combout  = (\sdr_heartbeat|Add0~20_combout  & ((!\sdr_heartbeat|Equal0~4_combout ) # (!\sdr_heartbeat|Equal0~9_combout )))

	.dataa(\sdr_heartbeat|Equal0~9_combout ),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~7 .lut_mask = 16'h7070;
defparam \sdr_heartbeat|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \sdr_heartbeat|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[10] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \sdr_heartbeat|Add0~22 (
// Equation(s):
// \sdr_heartbeat|Add0~22_combout  = (\sdr_heartbeat|counter [11] & (!\sdr_heartbeat|Add0~21 )) # (!\sdr_heartbeat|counter [11] & ((\sdr_heartbeat|Add0~21 ) # (GND)))
// \sdr_heartbeat|Add0~23  = CARRY((!\sdr_heartbeat|Add0~21 ) # (!\sdr_heartbeat|counter [11]))

	.dataa(\sdr_heartbeat|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~21 ),
	.combout(\sdr_heartbeat|Add0~22_combout ),
	.cout(\sdr_heartbeat|Add0~23 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~22 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \sdr_heartbeat|Add0~24 (
// Equation(s):
// \sdr_heartbeat|Add0~24_combout  = (\sdr_heartbeat|counter [12] & (\sdr_heartbeat|Add0~23  $ (GND))) # (!\sdr_heartbeat|counter [12] & (!\sdr_heartbeat|Add0~23  & VCC))
// \sdr_heartbeat|Add0~25  = CARRY((\sdr_heartbeat|counter [12] & !\sdr_heartbeat|Add0~23 ))

	.dataa(\sdr_heartbeat|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~23 ),
	.combout(\sdr_heartbeat|Add0~24_combout ),
	.cout(\sdr_heartbeat|Add0~25 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~24 .lut_mask = 16'hA50A;
defparam \sdr_heartbeat|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \sdr_heartbeat|counter~6 (
// Equation(s):
// \sdr_heartbeat|counter~6_combout  = (\sdr_heartbeat|Add0~24_combout  & ((!\sdr_heartbeat|Equal0~4_combout ) # (!\sdr_heartbeat|Equal0~9_combout )))

	.dataa(\sdr_heartbeat|Equal0~9_combout ),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(gnd),
	.datad(\sdr_heartbeat|Add0~24_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~6 .lut_mask = 16'h7700;
defparam \sdr_heartbeat|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \sdr_heartbeat|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[12] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \sdr_heartbeat|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[11] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \sdr_heartbeat|Equal0~2 (
// Equation(s):
// \sdr_heartbeat|Equal0~2_combout  = (\sdr_heartbeat|counter [9] & (\sdr_heartbeat|counter [10] & (\sdr_heartbeat|counter [12] & !\sdr_heartbeat|counter [11])))

	.dataa(\sdr_heartbeat|counter [9]),
	.datab(\sdr_heartbeat|counter [10]),
	.datac(\sdr_heartbeat|counter [12]),
	.datad(\sdr_heartbeat|counter [11]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~2 .lut_mask = 16'h0080;
defparam \sdr_heartbeat|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \sdr_heartbeat|Add0~28 (
// Equation(s):
// \sdr_heartbeat|Add0~28_combout  = (\sdr_heartbeat|counter [14] & (\sdr_heartbeat|Add0~27  $ (GND))) # (!\sdr_heartbeat|counter [14] & (!\sdr_heartbeat|Add0~27  & VCC))
// \sdr_heartbeat|Add0~29  = CARRY((\sdr_heartbeat|counter [14] & !\sdr_heartbeat|Add0~27 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~27 ),
	.combout(\sdr_heartbeat|Add0~28_combout ),
	.cout(\sdr_heartbeat|Add0~29 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~28 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \sdr_heartbeat|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[14] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneive_lcell_comb \sdr_heartbeat|Add0~30 (
// Equation(s):
// \sdr_heartbeat|Add0~30_combout  = (\sdr_heartbeat|counter [15] & (!\sdr_heartbeat|Add0~29 )) # (!\sdr_heartbeat|counter [15] & ((\sdr_heartbeat|Add0~29 ) # (GND)))
// \sdr_heartbeat|Add0~31  = CARRY((!\sdr_heartbeat|Add0~29 ) # (!\sdr_heartbeat|counter [15]))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~29 ),
	.combout(\sdr_heartbeat|Add0~30_combout ),
	.cout(\sdr_heartbeat|Add0~31 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~30 .lut_mask = 16'h3C3F;
defparam \sdr_heartbeat|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \sdr_heartbeat|Equal0~5 (
// Equation(s):
// \sdr_heartbeat|Equal0~5_combout  = (!\sdr_heartbeat|counter [3] & (!\sdr_heartbeat|counter [4] & (!\sdr_heartbeat|counter [2] & !\sdr_heartbeat|counter [1])))

	.dataa(\sdr_heartbeat|counter [3]),
	.datab(\sdr_heartbeat|counter [4]),
	.datac(\sdr_heartbeat|counter [2]),
	.datad(\sdr_heartbeat|counter [1]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~5 .lut_mask = 16'h0001;
defparam \sdr_heartbeat|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \sdr_heartbeat|Add0~40 (
// Equation(s):
// \sdr_heartbeat|Add0~40_combout  = (\sdr_heartbeat|counter [20] & (\sdr_heartbeat|Add0~39  $ (GND))) # (!\sdr_heartbeat|counter [20] & (!\sdr_heartbeat|Add0~39  & VCC))
// \sdr_heartbeat|Add0~41  = CARRY((\sdr_heartbeat|counter [20] & !\sdr_heartbeat|Add0~39 ))

	.dataa(\sdr_heartbeat|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~39 ),
	.combout(\sdr_heartbeat|Add0~40_combout ),
	.cout(\sdr_heartbeat|Add0~41 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~40 .lut_mask = 16'hA50A;
defparam \sdr_heartbeat|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \sdr_heartbeat|Add0~42 (
// Equation(s):
// \sdr_heartbeat|Add0~42_combout  = (\sdr_heartbeat|counter [21] & (!\sdr_heartbeat|Add0~41 )) # (!\sdr_heartbeat|counter [21] & ((\sdr_heartbeat|Add0~41 ) # (GND)))
// \sdr_heartbeat|Add0~43  = CARRY((!\sdr_heartbeat|Add0~41 ) # (!\sdr_heartbeat|counter [21]))

	.dataa(\sdr_heartbeat|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~41 ),
	.combout(\sdr_heartbeat|Add0~42_combout ),
	.cout(\sdr_heartbeat|Add0~43 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~42 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \sdr_heartbeat|Add0~44 (
// Equation(s):
// \sdr_heartbeat|Add0~44_combout  = (\sdr_heartbeat|counter [22] & (\sdr_heartbeat|Add0~43  $ (GND))) # (!\sdr_heartbeat|counter [22] & (!\sdr_heartbeat|Add0~43  & VCC))
// \sdr_heartbeat|Add0~45  = CARRY((\sdr_heartbeat|counter [22] & !\sdr_heartbeat|Add0~43 ))

	.dataa(\sdr_heartbeat|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~43 ),
	.combout(\sdr_heartbeat|Add0~44_combout ),
	.cout(\sdr_heartbeat|Add0~45 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~44 .lut_mask = 16'hA50A;
defparam \sdr_heartbeat|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \sdr_heartbeat|counter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[22] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \sdr_heartbeat|counter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[21] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \sdr_heartbeat|Equal0~6 (
// Equation(s):
// \sdr_heartbeat|Equal0~6_combout  = (\sdr_heartbeat|counter [23] & (!\sdr_heartbeat|counter [22] & (!\sdr_heartbeat|counter [21] & !\sdr_heartbeat|counter [0])))

	.dataa(\sdr_heartbeat|counter [23]),
	.datab(\sdr_heartbeat|counter [22]),
	.datac(\sdr_heartbeat|counter [21]),
	.datad(\sdr_heartbeat|counter [0]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~6 .lut_mask = 16'h0002;
defparam \sdr_heartbeat|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \sdr_heartbeat|Add0~46 (
// Equation(s):
// \sdr_heartbeat|Add0~46_combout  = (\sdr_heartbeat|counter [23] & (!\sdr_heartbeat|Add0~45 )) # (!\sdr_heartbeat|counter [23] & ((\sdr_heartbeat|Add0~45 ) # (GND)))
// \sdr_heartbeat|Add0~47  = CARRY((!\sdr_heartbeat|Add0~45 ) # (!\sdr_heartbeat|counter [23]))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~45 ),
	.combout(\sdr_heartbeat|Add0~46_combout ),
	.cout(\sdr_heartbeat|Add0~47 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~46 .lut_mask = 16'h3C3F;
defparam \sdr_heartbeat|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \sdr_heartbeat|counter~12 (
// Equation(s):
// \sdr_heartbeat|counter~12_combout  = (\sdr_heartbeat|Add0~46_combout  & ((!\sdr_heartbeat|Equal0~9_combout ) # (!\sdr_heartbeat|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|Add0~46_combout ),
	.datad(\sdr_heartbeat|Equal0~9_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~12 .lut_mask = 16'h30F0;
defparam \sdr_heartbeat|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \sdr_heartbeat|counter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[23] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \sdr_heartbeat|Add0~48 (
// Equation(s):
// \sdr_heartbeat|Add0~48_combout  = (\sdr_heartbeat|counter [24] & (\sdr_heartbeat|Add0~47  $ (GND))) # (!\sdr_heartbeat|counter [24] & (!\sdr_heartbeat|Add0~47  & VCC))
// \sdr_heartbeat|Add0~49  = CARRY((\sdr_heartbeat|counter [24] & !\sdr_heartbeat|Add0~47 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~47 ),
	.combout(\sdr_heartbeat|Add0~48_combout ),
	.cout(\sdr_heartbeat|Add0~49 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~48 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \sdr_heartbeat|counter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[24] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \sdr_heartbeat|Add0~50 (
// Equation(s):
// \sdr_heartbeat|Add0~50_combout  = (\sdr_heartbeat|counter [25] & (!\sdr_heartbeat|Add0~49 )) # (!\sdr_heartbeat|counter [25] & ((\sdr_heartbeat|Add0~49 ) # (GND)))
// \sdr_heartbeat|Add0~51  = CARRY((!\sdr_heartbeat|Add0~49 ) # (!\sdr_heartbeat|counter [25]))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~49 ),
	.combout(\sdr_heartbeat|Add0~50_combout ),
	.cout(\sdr_heartbeat|Add0~51 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~50 .lut_mask = 16'h3C3F;
defparam \sdr_heartbeat|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \sdr_heartbeat|counter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[25] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \sdr_heartbeat|Add0~52 (
// Equation(s):
// \sdr_heartbeat|Add0~52_combout  = (\sdr_heartbeat|counter [26] & (\sdr_heartbeat|Add0~51  $ (GND))) # (!\sdr_heartbeat|counter [26] & (!\sdr_heartbeat|Add0~51  & VCC))
// \sdr_heartbeat|Add0~53  = CARRY((\sdr_heartbeat|counter [26] & !\sdr_heartbeat|Add0~51 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~51 ),
	.combout(\sdr_heartbeat|Add0~52_combout ),
	.cout(\sdr_heartbeat|Add0~53 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~52 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \sdr_heartbeat|counter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[26] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \sdr_heartbeat|Add0~56 (
// Equation(s):
// \sdr_heartbeat|Add0~56_combout  = (\sdr_heartbeat|counter [28] & (\sdr_heartbeat|Add0~55  $ (GND))) # (!\sdr_heartbeat|counter [28] & (!\sdr_heartbeat|Add0~55  & VCC))
// \sdr_heartbeat|Add0~57  = CARRY((\sdr_heartbeat|counter [28] & !\sdr_heartbeat|Add0~55 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~55 ),
	.combout(\sdr_heartbeat|Add0~56_combout ),
	.cout(\sdr_heartbeat|Add0~57 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~56 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \sdr_heartbeat|counter[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[28] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \sdr_heartbeat|Add0~58 (
// Equation(s):
// \sdr_heartbeat|Add0~58_combout  = (\sdr_heartbeat|counter [29] & (!\sdr_heartbeat|Add0~57 )) # (!\sdr_heartbeat|counter [29] & ((\sdr_heartbeat|Add0~57 ) # (GND)))
// \sdr_heartbeat|Add0~59  = CARRY((!\sdr_heartbeat|Add0~57 ) # (!\sdr_heartbeat|counter [29]))

	.dataa(\sdr_heartbeat|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~57 ),
	.combout(\sdr_heartbeat|Add0~58_combout ),
	.cout(\sdr_heartbeat|Add0~59 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~58 .lut_mask = 16'h5A5F;
defparam \sdr_heartbeat|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \sdr_heartbeat|Add0~60 (
// Equation(s):
// \sdr_heartbeat|Add0~60_combout  = (\sdr_heartbeat|counter [30] & (\sdr_heartbeat|Add0~59  $ (GND))) # (!\sdr_heartbeat|counter [30] & (!\sdr_heartbeat|Add0~59  & VCC))
// \sdr_heartbeat|Add0~61  = CARRY((\sdr_heartbeat|counter [30] & !\sdr_heartbeat|Add0~59 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~59 ),
	.combout(\sdr_heartbeat|Add0~60_combout ),
	.cout(\sdr_heartbeat|Add0~61 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~60 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \sdr_heartbeat|counter[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[30] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \sdr_heartbeat|Add0~62 (
// Equation(s):
// \sdr_heartbeat|Add0~62_combout  = \sdr_heartbeat|counter [31] $ (\sdr_heartbeat|Add0~61 )

	.dataa(\sdr_heartbeat|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sdr_heartbeat|Add0~61 ),
	.combout(\sdr_heartbeat|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Add0~62 .lut_mask = 16'h5A5A;
defparam \sdr_heartbeat|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \sdr_heartbeat|counter[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[31] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N27
dffeas \sdr_heartbeat|counter[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[29] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \sdr_heartbeat|Equal0~8 (
// Equation(s):
// \sdr_heartbeat|Equal0~8_combout  = (!\sdr_heartbeat|counter [30] & (!\sdr_heartbeat|counter [31] & (!\sdr_heartbeat|counter [29] & !\sdr_heartbeat|counter [28])))

	.dataa(\sdr_heartbeat|counter [30]),
	.datab(\sdr_heartbeat|counter [31]),
	.datac(\sdr_heartbeat|counter [29]),
	.datad(\sdr_heartbeat|counter [28]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~8 .lut_mask = 16'h0001;
defparam \sdr_heartbeat|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \sdr_heartbeat|Equal0~9 (
// Equation(s):
// \sdr_heartbeat|Equal0~9_combout  = (\sdr_heartbeat|Equal0~7_combout  & (\sdr_heartbeat|Equal0~5_combout  & (\sdr_heartbeat|Equal0~6_combout  & \sdr_heartbeat|Equal0~8_combout )))

	.dataa(\sdr_heartbeat|Equal0~7_combout ),
	.datab(\sdr_heartbeat|Equal0~5_combout ),
	.datac(\sdr_heartbeat|Equal0~6_combout ),
	.datad(\sdr_heartbeat|Equal0~8_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~9 .lut_mask = 16'h8000;
defparam \sdr_heartbeat|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \sdr_heartbeat|counter~5 (
// Equation(s):
// \sdr_heartbeat|counter~5_combout  = (\sdr_heartbeat|Add0~30_combout  & ((!\sdr_heartbeat|Equal0~9_combout ) # (!\sdr_heartbeat|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|Add0~30_combout ),
	.datad(\sdr_heartbeat|Equal0~9_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~5 .lut_mask = 16'h30F0;
defparam \sdr_heartbeat|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \sdr_heartbeat|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[15] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \sdr_heartbeat|Add0~32 (
// Equation(s):
// \sdr_heartbeat|Add0~32_combout  = (\sdr_heartbeat|counter [16] & (\sdr_heartbeat|Add0~31  $ (GND))) # (!\sdr_heartbeat|counter [16] & (!\sdr_heartbeat|Add0~31  & VCC))
// \sdr_heartbeat|Add0~33  = CARRY((\sdr_heartbeat|counter [16] & !\sdr_heartbeat|Add0~31 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~31 ),
	.combout(\sdr_heartbeat|Add0~32_combout ),
	.cout(\sdr_heartbeat|Add0~33 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~32 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \sdr_heartbeat|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[16] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \sdr_heartbeat|Add0~34 (
// Equation(s):
// \sdr_heartbeat|Add0~34_combout  = (\sdr_heartbeat|counter [17] & (!\sdr_heartbeat|Add0~33 )) # (!\sdr_heartbeat|counter [17] & ((\sdr_heartbeat|Add0~33 ) # (GND)))
// \sdr_heartbeat|Add0~35  = CARRY((!\sdr_heartbeat|Add0~33 ) # (!\sdr_heartbeat|counter [17]))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~33 ),
	.combout(\sdr_heartbeat|Add0~34_combout ),
	.cout(\sdr_heartbeat|Add0~35 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~34 .lut_mask = 16'h3C3F;
defparam \sdr_heartbeat|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N3
dffeas \sdr_heartbeat|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[17] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \sdr_heartbeat|Add0~36 (
// Equation(s):
// \sdr_heartbeat|Add0~36_combout  = (\sdr_heartbeat|counter [18] & (\sdr_heartbeat|Add0~35  $ (GND))) # (!\sdr_heartbeat|counter [18] & (!\sdr_heartbeat|Add0~35  & VCC))
// \sdr_heartbeat|Add0~37  = CARRY((\sdr_heartbeat|counter [18] & !\sdr_heartbeat|Add0~35 ))

	.dataa(gnd),
	.datab(\sdr_heartbeat|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdr_heartbeat|Add0~35 ),
	.combout(\sdr_heartbeat|Add0~36_combout ),
	.cout(\sdr_heartbeat|Add0~37 ));
// synopsys translate_off
defparam \sdr_heartbeat|Add0~36 .lut_mask = 16'hC30C;
defparam \sdr_heartbeat|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \sdr_heartbeat|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[18] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \sdr_heartbeat|counter~11 (
// Equation(s):
// \sdr_heartbeat|counter~11_combout  = (\sdr_heartbeat|Add0~40_combout  & ((!\sdr_heartbeat|Equal0~9_combout ) # (!\sdr_heartbeat|Equal0~4_combout )))

	.dataa(gnd),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|Add0~40_combout ),
	.datad(\sdr_heartbeat|Equal0~9_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~11 .lut_mask = 16'h30F0;
defparam \sdr_heartbeat|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N3
dffeas \sdr_heartbeat|counter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[20] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \sdr_heartbeat|Equal0~0 (
// Equation(s):
// \sdr_heartbeat|Equal0~0_combout  = (\sdr_heartbeat|counter [19] & (\sdr_heartbeat|counter [20] & (!\sdr_heartbeat|counter [17] & !\sdr_heartbeat|counter [18])))

	.dataa(\sdr_heartbeat|counter [19]),
	.datab(\sdr_heartbeat|counter [20]),
	.datac(\sdr_heartbeat|counter [17]),
	.datad(\sdr_heartbeat|counter [18]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~0 .lut_mask = 16'h0008;
defparam \sdr_heartbeat|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \sdr_heartbeat|counter~9 (
// Equation(s):
// \sdr_heartbeat|counter~9_combout  = (\sdr_heartbeat|Add0~14_combout  & ((!\sdr_heartbeat|Equal0~4_combout ) # (!\sdr_heartbeat|Equal0~9_combout )))

	.dataa(\sdr_heartbeat|Equal0~9_combout ),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdr_heartbeat|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|counter~9 .lut_mask = 16'h7070;
defparam \sdr_heartbeat|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \sdr_heartbeat|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[7] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \sdr_heartbeat|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[5] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \sdr_heartbeat|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|counter[6] .is_wysiwyg = "true";
defparam \sdr_heartbeat|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \sdr_heartbeat|Equal0~3 (
// Equation(s):
// \sdr_heartbeat|Equal0~3_combout  = (!\sdr_heartbeat|counter [8] & (\sdr_heartbeat|counter [7] & (!\sdr_heartbeat|counter [5] & !\sdr_heartbeat|counter [6])))

	.dataa(\sdr_heartbeat|counter [8]),
	.datab(\sdr_heartbeat|counter [7]),
	.datac(\sdr_heartbeat|counter [5]),
	.datad(\sdr_heartbeat|counter [6]),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~3 .lut_mask = 16'h0004;
defparam \sdr_heartbeat|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \sdr_heartbeat|Equal0~4 (
// Equation(s):
// \sdr_heartbeat|Equal0~4_combout  = (\sdr_heartbeat|Equal0~1_combout  & (\sdr_heartbeat|Equal0~2_combout  & (\sdr_heartbeat|Equal0~0_combout  & \sdr_heartbeat|Equal0~3_combout )))

	.dataa(\sdr_heartbeat|Equal0~1_combout ),
	.datab(\sdr_heartbeat|Equal0~2_combout ),
	.datac(\sdr_heartbeat|Equal0~0_combout ),
	.datad(\sdr_heartbeat|Equal0~3_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|Equal0~4 .lut_mask = 16'h8000;
defparam \sdr_heartbeat|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \sdr_heartbeat|beat~0 (
// Equation(s):
// \sdr_heartbeat|beat~0_combout  = \sdr_heartbeat|beat~q  $ (((\sdr_heartbeat|Equal0~4_combout  & \sdr_heartbeat|Equal0~9_combout )))

	.dataa(gnd),
	.datab(\sdr_heartbeat|Equal0~4_combout ),
	.datac(\sdr_heartbeat|beat~q ),
	.datad(\sdr_heartbeat|Equal0~9_combout ),
	.cin(gnd),
	.combout(\sdr_heartbeat|beat~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdr_heartbeat|beat~0 .lut_mask = 16'h3CF0;
defparam \sdr_heartbeat|beat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \sdr_heartbeat|beat (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sdr_heartbeat|beat~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdr_heartbeat|beat~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdr_heartbeat|beat .is_wysiwyg = "true";
defparam \sdr_heartbeat|beat .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneive_io_ibuf \EPCS_DATA0~input (
	.i(EPCS_DATA0),
	.ibar(gnd),
	.o(\EPCS_DATA0~input_o ));
// synopsys translate_off
defparam \EPCS_DATA0~input .bus_hold = "false";
defparam \EPCS_DATA0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \GPIO_2_IN[0]~input (
	.i(GPIO_2_IN[0]),
	.ibar(gnd),
	.o(\GPIO_2_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[0]~input .bus_hold = "false";
defparam \GPIO_2_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \GPIO_2_IN[1]~input (
	.i(GPIO_2_IN[1]),
	.ibar(gnd),
	.o(\GPIO_2_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[1]~input .bus_hold = "false";
defparam \GPIO_2_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \GPIO_2_IN[2]~input (
	.i(GPIO_2_IN[2]),
	.ibar(gnd),
	.o(\GPIO_2_IN[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[2]~input .bus_hold = "false";
defparam \GPIO_2_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \A_IN[0]~input (
	.i(A_IN[0]),
	.ibar(gnd),
	.o(\A_IN[0]~input_o ));
// synopsys translate_off
defparam \A_IN[0]~input .bus_hold = "false";
defparam \A_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \A_IN[1]~input (
	.i(A_IN[1]),
	.ibar(gnd),
	.o(\A_IN[1]~input_o ));
// synopsys translate_off
defparam \A_IN[1]~input .bus_hold = "false";
defparam \A_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \B_IN[0]~input (
	.i(B_IN[0]),
	.ibar(gnd),
	.o(\B_IN[0]~input_o ));
// synopsys translate_off
defparam \B_IN[0]~input .bus_hold = "false";
defparam \B_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \B_IN[1]~input (
	.i(B_IN[1]),
	.ibar(gnd),
	.o(\B_IN[1]~input_o ));
// synopsys translate_off
defparam \B_IN[1]~input .bus_hold = "false";
defparam \B_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \GPIO_2[0]~input (
	.i(GPIO_2[0]),
	.ibar(gnd),
	.o(\GPIO_2[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2[0]~input .bus_hold = "false";
defparam \GPIO_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \GPIO_2[1]~input (
	.i(GPIO_2[1]),
	.ibar(gnd),
	.o(\GPIO_2[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2[1]~input .bus_hold = "false";
defparam \GPIO_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \GPIO_2[2]~input (
	.i(GPIO_2[2]),
	.ibar(gnd),
	.o(\GPIO_2[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2[2]~input .bus_hold = "false";
defparam \GPIO_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \GPIO_2[3]~input (
	.i(GPIO_2[3]),
	.ibar(gnd),
	.o(\GPIO_2[3]~input_o ));
// synopsys translate_off
defparam \GPIO_2[3]~input .bus_hold = "false";
defparam \GPIO_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \GPIO_2[4]~input (
	.i(GPIO_2[4]),
	.ibar(gnd),
	.o(\GPIO_2[4]~input_o ));
// synopsys translate_off
defparam \GPIO_2[4]~input .bus_hold = "false";
defparam \GPIO_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \GPIO_2[5]~input (
	.i(GPIO_2[5]),
	.ibar(gnd),
	.o(\GPIO_2[5]~input_o ));
// synopsys translate_off
defparam \GPIO_2[5]~input .bus_hold = "false";
defparam \GPIO_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \GPIO_2[6]~input (
	.i(GPIO_2[6]),
	.ibar(gnd),
	.o(\GPIO_2[6]~input_o ));
// synopsys translate_off
defparam \GPIO_2[6]~input .bus_hold = "false";
defparam \GPIO_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \GPIO_2[7]~input (
	.i(GPIO_2[7]),
	.ibar(gnd),
	.o(\GPIO_2[7]~input_o ));
// synopsys translate_off
defparam \GPIO_2[7]~input .bus_hold = "false";
defparam \GPIO_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \GPIO_2[8]~input (
	.i(GPIO_2[8]),
	.ibar(gnd),
	.o(\GPIO_2[8]~input_o ));
// synopsys translate_off
defparam \GPIO_2[8]~input .bus_hold = "false";
defparam \GPIO_2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N15
cycloneive_io_ibuf \GPIO_2[9]~input (
	.i(GPIO_2[9]),
	.ibar(gnd),
	.o(\GPIO_2[9]~input_o ));
// synopsys translate_off
defparam \GPIO_2[9]~input .bus_hold = "false";
defparam \GPIO_2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \GPIO_2[10]~input (
	.i(GPIO_2[10]),
	.ibar(gnd),
	.o(\GPIO_2[10]~input_o ));
// synopsys translate_off
defparam \GPIO_2[10]~input .bus_hold = "false";
defparam \GPIO_2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \GPIO_2[11]~input (
	.i(GPIO_2[11]),
	.ibar(gnd),
	.o(\GPIO_2[11]~input_o ));
// synopsys translate_off
defparam \GPIO_2[11]~input .bus_hold = "false";
defparam \GPIO_2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \GPIO_2[12]~input (
	.i(GPIO_2[12]),
	.ibar(gnd),
	.o(\GPIO_2[12]~input_o ));
// synopsys translate_off
defparam \GPIO_2[12]~input .bus_hold = "false";
defparam \GPIO_2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.o(\A[10]~input_o ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.o(\A[11]~input_o ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.o(\A[12]~input_o ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.o(\A[13]~input_o ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.o(\A[14]~input_o ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.o(\A[15]~input_o ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.o(\A[16]~input_o ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.o(\A[17]~input_o ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.o(\A[18]~input_o ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.o(\A[19]~input_o ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.o(\A[20]~input_o ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.o(\A[21]~input_o ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.o(\A[22]~input_o ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.o(\A[23]~input_o ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.o(\A[24]~input_o ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.o(\A[26]~input_o ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.o(\A[27]~input_o ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.o(\A[28]~input_o ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.o(\A[29]~input_o ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.o(\A[30]~input_o ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.o(\A[31]~input_o ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \A[32]~input (
	.i(A[32]),
	.ibar(gnd),
	.o(\A[32]~input_o ));
// synopsys translate_off
defparam \A[32]~input .bus_hold = "false";
defparam \A[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \A[33]~input (
	.i(A[33]),
	.ibar(gnd),
	.o(\A[33]~input_o ));
// synopsys translate_off
defparam \A[33]~input .bus_hold = "false";
defparam \A[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.o(\B[10]~input_o ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.o(\B[12]~input_o ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.o(\B[14]~input_o ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.o(\B[16]~input_o ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.o(\B[17]~input_o ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.o(\B[18]~input_o ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.o(\B[19]~input_o ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.o(\B[20]~input_o ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.o(\B[21]~input_o ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.o(\B[22]~input_o ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneive_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.o(\B[23]~input_o ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.o(\B[24]~input_o ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.o(\B[25]~input_o ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.o(\B[26]~input_o ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.o(\B[28]~input_o ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.o(\B[30]~input_o ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.o(\B[31]~input_o ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \B[32]~input (
	.i(B[32]),
	.ibar(gnd),
	.o(\B[32]~input_o ));
// synopsys translate_off
defparam \B[32]~input .bus_hold = "false";
defparam \B[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \B[33]~input (
	.i(B[33]),
	.ibar(gnd),
	.o(\B[33]~input_o ));
// synopsys translate_off
defparam \B[33]~input .bus_hold = "false";
defparam \B[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.o(\A[25]~input_o ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.o(\B[11]~input_o ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.o(\B[13]~input_o ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.o(\B[15]~input_o ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
