# system info gpu_qsys on 2019.12.14.10:36:52
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1576337721
#
#
# Files generated for gpu_qsys on 2019.12.14.10:36:52
files:
filepath,kind,attributes,module,is_top
simulation/gpu_qsys.v,VERILOG,,gpu_qsys,true
simulation/submodules/gpu_qsys_gpu_main.v,VERILOG,,gpu_qsys_gpu_main,false
simulation/submodules/gpu_qsys_hps.v,VERILOG,,gpu_qsys_hps,false
simulation/submodules/gpu_qsys_instr_fifo.sdc,SDC,,gpu_qsys_instr_fifo,false
simulation/submodules/gpu_qsys_instr_fifo.v,VERILOG,,gpu_qsys_instr_fifo,false
simulation/submodules/gpu_qsys_pixel_dma.v,VERILOG,,gpu_qsys_pixel_dma,false
simulation/submodules/gpu_qsys_pixel_fifo_mod.v,VERILOG,,gpu_qsys_pixel_fifo_mod,false
simulation/submodules/gpu_qsys_sdram.v,VERILOG,,gpu_qsys_sdram,false
simulation/submodules/gpu_qsys_sys_sdram_pll.v,VERILOG,,gpu_qsys_sys_sdram_pll,false
simulation/submodules/altera_up_avalon_video_vga_timing.v,VERILOG,,gpu_qsys_vga_controller,false
simulation/submodules/gpu_qsys_vga_controller.v,VERILOG,,gpu_qsys_vga_controller,false
simulation/submodules/gpu_qsys_video_pll.v,VERILOG,,gpu_qsys_video_pll,false
simulation/submodules/gpu_qsys_mm_interconnect_0.v,VERILOG,,gpu_qsys_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/gpu_qsys_hps_fpga_interfaces.sv,SYSTEM_VERILOG,,gpu_qsys_hps_fpga_interfaces,false
simulation/submodules/gpu_qsys_hps_hps_io.v,VERILOG,,gpu_qsys_hps_hps_io,false
simulation/submodules/gpu_qsys_sys_sdram_pll_sys_pll.vo,VERILOG,,gpu_qsys_sys_sdram_pll_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/gpu_qsys_video_pll_video_pll.vo,VERILOG,,gpu_qsys_video_pll_video_pll,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/gpu_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_router,false
simulation/submodules/gpu_qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_router_001,false
simulation/submodules/gpu_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_router_003,false
simulation/submodules/gpu_qsys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_router_004,false
simulation/submodules/gpu_qsys_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_router_005,false
simulation/submodules/gpu_qsys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_router_006,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/gpu_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/gpu_qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/gpu_qsys_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_demux_003,false
simulation/submodules/gpu_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/gpu_qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/gpu_qsys_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/gpu_qsys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/gpu_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/gpu_qsys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/gpu_qsys_mm_interconnect_0_rsp_mux_003.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/gpu_qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,gpu_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/gpu_qsys_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,gpu_qsys_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,gpu_qsys_hps_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,gpu_qsys_hps_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,gpu_qsys_hps_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,gpu_qsys_hps_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,gpu_qsys_hps_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,gpu_qsys_hps_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,gpu_qsys_hps_hps_io_border,false
simulation/submodules/gpu_qsys_hps_hps_io_border_memory.sv,SYSTEM_VERILOG,,gpu_qsys_hps_hps_io_border,false
simulation/submodules/gpu_qsys_hps_hps_io_border.sv,SYSTEM_VERILOG,,gpu_qsys_hps_hps_io_border,false
simulation/submodules/gpu_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/gpu_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,gpu_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
gpu_qsys.gpu_main,gpu_qsys_gpu_main
gpu_qsys.hps,gpu_qsys_hps
gpu_qsys.hps.fpga_interfaces,gpu_qsys_hps_fpga_interfaces
gpu_qsys.hps.hps_io,gpu_qsys_hps_hps_io
gpu_qsys.hps.hps_io.border,gpu_qsys_hps_hps_io_border
gpu_qsys.instr_fifo,gpu_qsys_instr_fifo
gpu_qsys.pixel_dma,gpu_qsys_pixel_dma
gpu_qsys.pixel_fifo_mod,gpu_qsys_pixel_fifo_mod
gpu_qsys.sdram,gpu_qsys_sdram
gpu_qsys.sys_sdram_pll,gpu_qsys_sys_sdram_pll
gpu_qsys.sys_sdram_pll.sys_pll,gpu_qsys_sys_sdram_pll_sys_pll
gpu_qsys.sys_sdram_pll.reset_from_locked,altera_up_avalon_reset_from_locked_signal
gpu_qsys.vga_controller,gpu_qsys_vga_controller
gpu_qsys.video_pll,gpu_qsys_video_pll
gpu_qsys.video_pll.video_pll,gpu_qsys_video_pll_video_pll
gpu_qsys.video_pll.reset_from_locked,altera_up_avalon_reset_from_locked_signal
gpu_qsys.mm_interconnect_0,gpu_qsys_mm_interconnect_0
gpu_qsys.mm_interconnect_0.gpu_main_avalon_master_translator,altera_merlin_master_translator
gpu_qsys.mm_interconnect_0.pixel_dma_avalon_pixel_dma_master_translator,altera_merlin_master_translator
gpu_qsys.mm_interconnect_0.instr_fifo_out_csr_translator,altera_merlin_slave_translator
gpu_qsys.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
gpu_qsys.mm_interconnect_0.pixel_dma_avalon_control_slave_translator,altera_merlin_slave_translator
gpu_qsys.mm_interconnect_0.instr_fifo_in_translator,altera_merlin_slave_translator
gpu_qsys.mm_interconnect_0.instr_fifo_in_csr_translator,altera_merlin_slave_translator
gpu_qsys.mm_interconnect_0.gpu_main_avalon_master_agent,altera_merlin_master_agent
gpu_qsys.mm_interconnect_0.pixel_dma_avalon_pixel_dma_master_agent,altera_merlin_master_agent
gpu_qsys.mm_interconnect_0.hps_h2f_axi_master_agent,altera_merlin_axi_master_ni
gpu_qsys.mm_interconnect_0.instr_fifo_out_csr_agent,altera_merlin_slave_agent
gpu_qsys.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
gpu_qsys.mm_interconnect_0.pixel_dma_avalon_control_slave_agent,altera_merlin_slave_agent
gpu_qsys.mm_interconnect_0.instr_fifo_in_agent,altera_merlin_slave_agent
gpu_qsys.mm_interconnect_0.instr_fifo_in_csr_agent,altera_merlin_slave_agent
gpu_qsys.mm_interconnect_0.instr_fifo_out_csr_agent_rsp_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.instr_fifo_out_csr_agent_rdata_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.pixel_dma_avalon_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.pixel_dma_avalon_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.instr_fifo_in_agent_rsp_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.instr_fifo_in_agent_rdata_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.instr_fifo_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.instr_fifo_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
gpu_qsys.mm_interconnect_0.router,gpu_qsys_mm_interconnect_0_router
gpu_qsys.mm_interconnect_0.router_001,gpu_qsys_mm_interconnect_0_router_001
gpu_qsys.mm_interconnect_0.router_002,gpu_qsys_mm_interconnect_0_router_001
gpu_qsys.mm_interconnect_0.router_003,gpu_qsys_mm_interconnect_0_router_003
gpu_qsys.mm_interconnect_0.router_004,gpu_qsys_mm_interconnect_0_router_004
gpu_qsys.mm_interconnect_0.router_005,gpu_qsys_mm_interconnect_0_router_005
gpu_qsys.mm_interconnect_0.router_006,gpu_qsys_mm_interconnect_0_router_006
gpu_qsys.mm_interconnect_0.router_007,gpu_qsys_mm_interconnect_0_router_006
gpu_qsys.mm_interconnect_0.router_008,gpu_qsys_mm_interconnect_0_router_006
gpu_qsys.mm_interconnect_0.hps_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
gpu_qsys.mm_interconnect_0.hps_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
gpu_qsys.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
gpu_qsys.mm_interconnect_0.pixel_dma_avalon_control_slave_burst_adapter,altera_merlin_burst_adapter
gpu_qsys.mm_interconnect_0.instr_fifo_in_burst_adapter,altera_merlin_burst_adapter
gpu_qsys.mm_interconnect_0.instr_fifo_in_csr_burst_adapter,altera_merlin_burst_adapter
gpu_qsys.mm_interconnect_0.cmd_demux,gpu_qsys_mm_interconnect_0_cmd_demux
gpu_qsys.mm_interconnect_0.rsp_demux_002,gpu_qsys_mm_interconnect_0_cmd_demux
gpu_qsys.mm_interconnect_0.rsp_demux_003,gpu_qsys_mm_interconnect_0_cmd_demux
gpu_qsys.mm_interconnect_0.rsp_demux_004,gpu_qsys_mm_interconnect_0_cmd_demux
gpu_qsys.mm_interconnect_0.cmd_demux_001,gpu_qsys_mm_interconnect_0_cmd_demux_001
gpu_qsys.mm_interconnect_0.cmd_demux_002,gpu_qsys_mm_interconnect_0_cmd_demux_001
gpu_qsys.mm_interconnect_0.cmd_demux_003,gpu_qsys_mm_interconnect_0_cmd_demux_003
gpu_qsys.mm_interconnect_0.rsp_demux,gpu_qsys_mm_interconnect_0_cmd_demux_003
gpu_qsys.mm_interconnect_0.cmd_mux,gpu_qsys_mm_interconnect_0_cmd_mux
gpu_qsys.mm_interconnect_0.cmd_mux_001,gpu_qsys_mm_interconnect_0_cmd_mux_001
gpu_qsys.mm_interconnect_0.cmd_mux_002,gpu_qsys_mm_interconnect_0_cmd_mux_002
gpu_qsys.mm_interconnect_0.cmd_mux_003,gpu_qsys_mm_interconnect_0_cmd_mux_002
gpu_qsys.mm_interconnect_0.cmd_mux_004,gpu_qsys_mm_interconnect_0_cmd_mux_002
gpu_qsys.mm_interconnect_0.rsp_demux_001,gpu_qsys_mm_interconnect_0_rsp_demux_001
gpu_qsys.mm_interconnect_0.rsp_mux,gpu_qsys_mm_interconnect_0_rsp_mux
gpu_qsys.mm_interconnect_0.rsp_mux_001,gpu_qsys_mm_interconnect_0_rsp_mux_001
gpu_qsys.mm_interconnect_0.rsp_mux_002,gpu_qsys_mm_interconnect_0_rsp_mux_001
gpu_qsys.mm_interconnect_0.rsp_mux_003,gpu_qsys_mm_interconnect_0_rsp_mux_003
gpu_qsys.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
gpu_qsys.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
gpu_qsys.mm_interconnect_0.avalon_st_adapter,gpu_qsys_mm_interconnect_0_avalon_st_adapter
gpu_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,gpu_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
gpu_qsys.mm_interconnect_0.avalon_st_adapter_002,gpu_qsys_mm_interconnect_0_avalon_st_adapter
gpu_qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,gpu_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
gpu_qsys.mm_interconnect_0.avalon_st_adapter_003,gpu_qsys_mm_interconnect_0_avalon_st_adapter
gpu_qsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,gpu_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
gpu_qsys.mm_interconnect_0.avalon_st_adapter_004,gpu_qsys_mm_interconnect_0_avalon_st_adapter
gpu_qsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,gpu_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
gpu_qsys.mm_interconnect_0.avalon_st_adapter_001,gpu_qsys_mm_interconnect_0_avalon_st_adapter_001
gpu_qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,gpu_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
gpu_qsys.rst_controller,altera_reset_controller
gpu_qsys.rst_controller_001,altera_reset_controller
gpu_qsys.rst_controller_002,altera_reset_controller
gpu_qsys.rst_controller_003,altera_reset_controller
