
*** Running vivado
    with args -log ahbarbiter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ahbarbiter.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ahbarbiter.tcl -notrace
Command: synth_design -top ahbarbiter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.438 ; gain = 98.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ahbarbiter' [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/ahbarbiter.vhd:43]
WARNING: [Synth 8-614] signal 'hlockn' is read in the process but is not in the sensitivity list [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/ahbarbiter.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'ahbarbiter' (1#1) [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/ahbarbiter.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.270 ; gain = 156.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.270 ; gain = 156.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.270 ; gain = 156.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/constrs_1/imports/cp/constraints.xdc]
Finished Parsing XDC File [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/constrs_1/imports/cp/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 840.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 840.336 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 840.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'hgrantn_reg' [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/ahbarbiter.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'locked_reg' [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/ahbarbiter.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'index_reg' [C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.srcs/sources_1/imports/cp/ahbarbiter.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 28    
	   4 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 130   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ahbarbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 28    
	   4 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 130   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (index_reg[30]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[29]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[28]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[27]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[26]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[25]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[24]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[23]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[22]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[21]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[20]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[19]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[18]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[17]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[16]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[15]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[14]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[13]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[12]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[11]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[10]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[9]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[8]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[7]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[6]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[5]) is unused and will be removed from module ahbarbiter.
WARNING: [Synth 8-3332] Sequential element (index_reg[4]) is unused and will be removed from module ahbarbiter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |    21|
|5     |LUT5  |     4|
|6     |LUT6  |    16|
|7     |MUXF7 |     1|
|8     |FDCE  |     4|
|9     |LDC   |    15|
|10    |LDCP  |     5|
|11    |LDP   |     1|
|12    |IBUF  |    34|
|13    |OBUF  |    20|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   126|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 840.336 ; gain = 156.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.336 ; gain = 508.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LDC => LDCE: 15 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 5 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 848.262 ; gain = 529.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 848.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Javier/Documents/GitHub/AHBmaster/AHBmaster.runs/synth_1/ahbarbiter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ahbarbiter_utilization_synth.rpt -pb ahbarbiter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 15 22:01:24 2020...
