OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1660.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(5880, 4030), (59850, 57570)].
[INFO CTS-0024]  Normalized sink region: [(0.42, 0.287857), (4.275, 4.11214)].
[INFO CTS-0025]     Width:  3.8550.
[INFO CTS-0026]     Height: 3.8243.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 1.9275 X 3.8243
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 1.9275 X 1.9121
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:1, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.28 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -1.42

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -0.13

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.13

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_686_/CK ^
   0.05
_696_/CK ^
   0.05      0.00      -0.00


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.16    0.00    0.00    0.09 ^ req_msg[19] (in)
                                         req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
     1    1.63    0.01    0.02    0.11 ^ input11/Z (BUF_X1)
                                         net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
     1    1.61    0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
                                         _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
     1    1.27    0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
                                         _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   17.91    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
    10   13.09    0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   17.91    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_2__f_clk/A (BUF_X4)
     8   10.56    0.01    0.02    0.05 ^ clkbuf_2_2__f_clk/Z (BUF_X4)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
     5    9.27    0.02    0.12    0.17 ^ _692_/Q (DFF_X2)
                                         dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.17 ^ _350_/A2 (NOR2_X1)
     1    1.70    0.01    0.01    0.18 v _350_/ZN (NOR2_X1)
                                         _041_ (net)
                  0.01    0.00    0.18 v _351_/B2 (OAI21_X1)
     3    6.10    0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
                                         _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
     1    1.74    0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
                                         _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
     3    6.22    0.02    0.03    0.28 ^ _367_/ZN (NAND2_X1)
                                         _058_ (net)
                  0.02    0.00    0.28 ^ _376_/A1 (NAND2_X1)
     1    3.21    0.01    0.02    0.30 v _376_/ZN (NAND2_X1)
                                         _067_ (net)
                  0.01    0.00    0.30 v _393_/A1 (NAND2_X2)
     5   11.63    0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
                                         _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
     1    1.64    0.01    0.02    0.34 v _404_/ZN (NAND2_X1)
                                         _095_ (net)
                  0.01    0.00    0.34 v _415_/A1 (NAND2_X1)
     3    6.07    0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
                                         _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
     1    1.72    0.01    0.02    0.38 v _421_/ZN (NAND2_X1)
                                         _112_ (net)
                  0.01    0.00    0.38 v _427_/A1 (NAND2_X1)
     2    4.27    0.01    0.02    0.40 ^ _427_/ZN (NAND2_X1)
                                         _118_ (net)
                  0.01    0.00    0.40 ^ _431_/A1 (NAND2_X1)
     2    3.32    0.01    0.02    0.42 v _431_/ZN (NAND2_X1)
                                         _122_ (net)
                  0.01    0.00    0.42 v _433_/A1 (NAND2_X1)
     1    1.76    0.01    0.02    0.44 ^ _433_/ZN (NAND2_X1)
                                         _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
     2    2.85    0.01    0.02    0.45 v _437_/ZN (NAND2_X1)
                                         _128_ (net)
                  0.01    0.00    0.45 v _439_/A1 (AND2_X1)
     1    1.27    0.01    0.03    0.48 v _439_/ZN (AND2_X1)
                                         net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.50 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   17.91    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_2__f_clk/A (BUF_X4)
     8   10.56    0.01    0.02    0.05 ^ clkbuf_2_2__f_clk/Z (BUF_X4)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
     5    9.27    0.02    0.12    0.17 ^ _692_/Q (DFF_X2)
                                         dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.17 ^ _350_/A2 (NOR2_X1)
     1    1.70    0.01    0.01    0.18 v _350_/ZN (NOR2_X1)
                                         _041_ (net)
                  0.01    0.00    0.18 v _351_/B2 (OAI21_X1)
     3    6.10    0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
                                         _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
     1    1.74    0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
                                         _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
     3    6.22    0.02    0.03    0.28 ^ _367_/ZN (NAND2_X1)
                                         _058_ (net)
                  0.02    0.00    0.28 ^ _376_/A1 (NAND2_X1)
     1    3.21    0.01    0.02    0.30 v _376_/ZN (NAND2_X1)
                                         _067_ (net)
                  0.01    0.00    0.30 v _393_/A1 (NAND2_X2)
     5   11.63    0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
                                         _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
     1    1.64    0.01    0.02    0.34 v _404_/ZN (NAND2_X1)
                                         _095_ (net)
                  0.01    0.00    0.34 v _415_/A1 (NAND2_X1)
     3    6.07    0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
                                         _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
     1    1.72    0.01    0.02    0.38 v _421_/ZN (NAND2_X1)
                                         _112_ (net)
                  0.01    0.00    0.38 v _427_/A1 (NAND2_X1)
     2    4.27    0.01    0.02    0.40 ^ _427_/ZN (NAND2_X1)
                                         _118_ (net)
                  0.01    0.00    0.40 ^ _431_/A1 (NAND2_X1)
     2    3.32    0.01    0.02    0.42 v _431_/ZN (NAND2_X1)
                                         _122_ (net)
                  0.01    0.00    0.42 v _433_/A1 (NAND2_X1)
     1    1.76    0.01    0.02    0.44 ^ _433_/ZN (NAND2_X1)
                                         _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
     2    2.85    0.01    0.02    0.45 v _437_/ZN (NAND2_X1)
                                         _128_ (net)
                  0.01    0.00    0.45 v _439_/A1 (AND2_X1)
     1    1.27    0.01    0.03    0.48 v _439_/ZN (AND2_X1)
                                         net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.50 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.09241631627082825

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4655

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
14.230117797851562

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8882

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 43

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
0.5019

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-0.1339

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-26.678621

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.97e-04   9.34e-05   3.16e-06   5.93e-04  30.1%
Combinational          7.32e-04   6.37e-04   9.03e-06   1.38e-03  69.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.23e-03   7.30e-04   1.22e-05   1.97e-03 100.0%
                          62.3%      37.0%       0.6%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 550 u^2 61% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -1.42

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -0.13

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.13

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_686_/CK ^
   0.05
_696_/CK ^
   0.05      0.00      -0.00


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.16    0.00    0.00    0.09 ^ req_msg[19] (in)
                                         req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
     1    1.63    0.01    0.02    0.11 ^ input11/Z (BUF_X1)
                                         net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
     1    1.61    0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
                                         _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
     1    1.27    0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
                                         _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   17.91    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
    10   13.09    0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   17.91    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_2__f_clk/A (BUF_X4)
     8   10.56    0.01    0.02    0.05 ^ clkbuf_2_2__f_clk/Z (BUF_X4)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
     5    9.27    0.02    0.12    0.17 ^ _692_/Q (DFF_X2)
                                         dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.17 ^ _350_/A2 (NOR2_X1)
     1    1.70    0.01    0.01    0.18 v _350_/ZN (NOR2_X1)
                                         _041_ (net)
                  0.01    0.00    0.18 v _351_/B2 (OAI21_X1)
     3    6.10    0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
                                         _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
     1    1.74    0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
                                         _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
     3    6.22    0.02    0.03    0.28 ^ _367_/ZN (NAND2_X1)
                                         _058_ (net)
                  0.02    0.00    0.28 ^ _376_/A1 (NAND2_X1)
     1    3.21    0.01    0.02    0.30 v _376_/ZN (NAND2_X1)
                                         _067_ (net)
                  0.01    0.00    0.30 v _393_/A1 (NAND2_X2)
     5   11.63    0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
                                         _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
     1    1.64    0.01    0.02    0.34 v _404_/ZN (NAND2_X1)
                                         _095_ (net)
                  0.01    0.00    0.34 v _415_/A1 (NAND2_X1)
     3    6.07    0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
                                         _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
     1    1.72    0.01    0.02    0.38 v _421_/ZN (NAND2_X1)
                                         _112_ (net)
                  0.01    0.00    0.38 v _427_/A1 (NAND2_X1)
     2    4.27    0.01    0.02    0.40 ^ _427_/ZN (NAND2_X1)
                                         _118_ (net)
                  0.01    0.00    0.40 ^ _431_/A1 (NAND2_X1)
     2    3.32    0.01    0.02    0.42 v _431_/ZN (NAND2_X1)
                                         _122_ (net)
                  0.01    0.00    0.42 v _433_/A1 (NAND2_X1)
     1    1.76    0.01    0.02    0.44 ^ _433_/ZN (NAND2_X1)
                                         _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
     2    2.85    0.01    0.02    0.45 v _437_/ZN (NAND2_X1)
                                         _128_ (net)
                  0.01    0.00    0.45 v _439_/A1 (AND2_X1)
     1    1.27    0.01    0.03    0.48 v _439_/ZN (AND2_X1)
                                         net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.50 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   17.91    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_2__f_clk/A (BUF_X4)
     8   10.56    0.01    0.02    0.05 ^ clkbuf_2_2__f_clk/Z (BUF_X4)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
     5    9.27    0.02    0.12    0.17 ^ _692_/Q (DFF_X2)
                                         dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.17 ^ _350_/A2 (NOR2_X1)
     1    1.70    0.01    0.01    0.18 v _350_/ZN (NOR2_X1)
                                         _041_ (net)
                  0.01    0.00    0.18 v _351_/B2 (OAI21_X1)
     3    6.10    0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
                                         _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
     1    1.74    0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
                                         _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
     3    6.22    0.02    0.03    0.28 ^ _367_/ZN (NAND2_X1)
                                         _058_ (net)
                  0.02    0.00    0.28 ^ _376_/A1 (NAND2_X1)
     1    3.21    0.01    0.02    0.30 v _376_/ZN (NAND2_X1)
                                         _067_ (net)
                  0.01    0.00    0.30 v _393_/A1 (NAND2_X2)
     5   11.63    0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
                                         _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
     1    1.64    0.01    0.02    0.34 v _404_/ZN (NAND2_X1)
                                         _095_ (net)
                  0.01    0.00    0.34 v _415_/A1 (NAND2_X1)
     3    6.07    0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
                                         _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
     1    1.72    0.01    0.02    0.38 v _421_/ZN (NAND2_X1)
                                         _112_ (net)
                  0.01    0.00    0.38 v _427_/A1 (NAND2_X1)
     2    4.27    0.01    0.02    0.40 ^ _427_/ZN (NAND2_X1)
                                         _118_ (net)
                  0.01    0.00    0.40 ^ _431_/A1 (NAND2_X1)
     2    3.32    0.01    0.02    0.42 v _431_/ZN (NAND2_X1)
                                         _122_ (net)
                  0.01    0.00    0.42 v _433_/A1 (NAND2_X1)
     1    1.76    0.01    0.02    0.44 ^ _433_/ZN (NAND2_X1)
                                         _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
     2    2.85    0.01    0.02    0.45 v _437_/ZN (NAND2_X1)
                                         _128_ (net)
                  0.01    0.00    0.45 v _439_/A1 (AND2_X1)
     1    1.27    0.01    0.03    0.48 v _439_/ZN (AND2_X1)
                                         net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.50 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.13   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.09241631627082825

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4655

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
14.230117797851562

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8882

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 43

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
0.5019

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-0.1339

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-26.678621

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.97e-04   9.34e-05   3.16e-06   5.93e-04  30.1%
Combinational          7.32e-04   6.37e-04   9.03e-06   1.38e-03  69.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.23e-03   7.30e-04   1.22e-05   1.97e-03 100.0%
                          62.3%      37.0%       0.6%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 550 u^2 61% utilization.

Placement Analysis
---------------------------------
total displacement          9.9 u
average displacement        0.0 u
max displacement            2.5 u
original HPWL            1773.8 u
legalized HPWL           1842.1 u
delta HPWL                    4 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 43 endpoints with setup violations.
[INFO RSZ-0040] Inserted 19 buffers.
[INFO RSZ-0041] Resized 79 instances.
[INFO RSZ-0043] Swapped pins on 31 instances.
[INFO RSZ-0049] Cloned 2 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        146.1 u
average displacement        0.3 u
max displacement            3.8 u
original HPWL            2006.9 u
legalized HPWL           2153.6 u
delta HPWL                    7 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.48

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.07

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.07

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_674_/CK ^
   0.05
_696_/CK ^
   0.05      0.00      -0.00


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.16    0.00    0.00    0.09 ^ req_msg[19] (in)
                                         req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
     1    1.66    0.01    0.02    0.11 ^ input11/Z (BUF_X1)
                                         net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
     1    1.58    0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
                                         _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
     1    1.29    0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
                                         _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   18.22    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
    10   13.09    0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   18.22    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_1__f_clk/A (BUF_X4)
    10   13.00    0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _683_/CK (DFF_X1)
     2    5.98    0.02    0.10    0.15 ^ _683_/Q (DFF_X1)
                                         dpath.a_lt_b$in1[8] (net)
                  0.02    0.00    0.15 ^ _410_/A (INV_X1)
     4    6.20    0.01    0.02    0.17 v _410_/ZN (INV_X1)
                                         _101_ (net)
                  0.01    0.00    0.17 v _411_/A1 (AND2_X1)
     2    4.64    0.01    0.03    0.20 v _411_/ZN (AND2_X1)
                                         _102_ (net)
                  0.01    0.00    0.20 v _412_/B2 (AOI21_X1)
     2    5.48    0.04    0.05    0.25 ^ _412_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.04    0.00    0.25 ^ _413_/A (INV_X1)
     1    3.04    0.01    0.01    0.26 v _413_/ZN (INV_X1)
                                         _104_ (net)
                  0.01    0.00    0.26 v _414_/B1 (AOI21_X2)
     2    7.93    0.03    0.04    0.30 ^ _414_/ZN (AOI21_X2)
                                         _105_ (net)
                  0.03    0.00    0.30 ^ _415_/A1 (NAND2_X4)
     3   10.10    0.01    0.02    0.32 v _415_/ZN (NAND2_X4)
                                         _106_ (net)
                  0.01    0.00    0.32 v _421_/A1 (NAND2_X4)
     1    6.14    0.01    0.02    0.34 ^ _421_/ZN (NAND2_X4)
                                         _112_ (net)
                  0.01    0.00    0.34 ^ _427_/A1 (NAND2_X4)
     2    8.52    0.01    0.01    0.35 v _427_/ZN (NAND2_X4)
                                         _118_ (net)
                  0.01    0.00    0.35 v _431_/A1 (NAND2_X4)
     2    7.82    0.01    0.01    0.37 ^ _431_/ZN (NAND2_X4)
                                         _122_ (net)
                  0.01    0.00    0.37 ^ _438_/A1 (NAND3_X1)
     2    3.36    0.02    0.02    0.39 v _438_/ZN (NAND3_X1)
                                         _129_ (net)
                  0.02    0.00    0.39 v _439_/A1 (AND2_X2)
     1    1.29    0.00    0.03    0.42 v _439_/ZN (AND2_X2)
                                         net43 (net)
                  0.00    0.00    0.42 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.44 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.44 v resp_msg[15] (out)
                                  0.44   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   18.22    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_1__f_clk/A (BUF_X4)
    10   13.00    0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _683_/CK (DFF_X1)
     2    5.98    0.02    0.10    0.15 ^ _683_/Q (DFF_X1)
                                         dpath.a_lt_b$in1[8] (net)
                  0.02    0.00    0.15 ^ _410_/A (INV_X1)
     4    6.20    0.01    0.02    0.17 v _410_/ZN (INV_X1)
                                         _101_ (net)
                  0.01    0.00    0.17 v _411_/A1 (AND2_X1)
     2    4.64    0.01    0.03    0.20 v _411_/ZN (AND2_X1)
                                         _102_ (net)
                  0.01    0.00    0.20 v _412_/B2 (AOI21_X1)
     2    5.48    0.04    0.05    0.25 ^ _412_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.04    0.00    0.25 ^ _413_/A (INV_X1)
     1    3.04    0.01    0.01    0.26 v _413_/ZN (INV_X1)
                                         _104_ (net)
                  0.01    0.00    0.26 v _414_/B1 (AOI21_X2)
     2    7.93    0.03    0.04    0.30 ^ _414_/ZN (AOI21_X2)
                                         _105_ (net)
                  0.03    0.00    0.30 ^ _415_/A1 (NAND2_X4)
     3   10.10    0.01    0.02    0.32 v _415_/ZN (NAND2_X4)
                                         _106_ (net)
                  0.01    0.00    0.32 v _421_/A1 (NAND2_X4)
     1    6.14    0.01    0.02    0.34 ^ _421_/ZN (NAND2_X4)
                                         _112_ (net)
                  0.01    0.00    0.34 ^ _427_/A1 (NAND2_X4)
     2    8.52    0.01    0.01    0.35 v _427_/ZN (NAND2_X4)
                                         _118_ (net)
                  0.01    0.00    0.35 v _431_/A1 (NAND2_X4)
     2    7.82    0.01    0.01    0.37 ^ _431_/ZN (NAND2_X4)
                                         _122_ (net)
                  0.01    0.00    0.37 ^ _438_/A1 (NAND3_X1)
     2    3.36    0.02    0.02    0.39 v _438_/ZN (NAND3_X1)
                                         _129_ (net)
                  0.02    0.00    0.39 v _439_/A1 (AND2_X2)
     1    1.29    0.00    0.03    0.42 v _439_/ZN (AND2_X2)
                                         net43 (net)
                  0.00    0.00    0.42 v output43/A (BUF_X1)
     1    0.18    0.00    0.02    0.44 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.44 v resp_msg[15] (out)
                                  0.44   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.09338784962892532

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4704

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.230117797851562

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8882

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 20

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4387

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0707

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-16.115797

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.97e-04   1.01e-04   3.16e-06   6.01e-04  26.6%
Combinational          8.81e-04   7.67e-04   1.14e-05   1.66e-03  73.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.38e-03   8.68e-04   1.45e-05   2.26e-03 100.0%
                          61.0%      38.4%       0.6%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 621 u^2 69% utilization.

Elapsed time: 0:02.49[h:]min:sec. CPU time: user 2.48 sys 0.01 (100%). Peak memory: 110676KB.
