Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 23 22:12:48 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 83 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.556        0.000                      0                 3601        0.093        0.000                      0                 3601        4.500        0.000                       0                   798  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.283        0.000                      0                   38        0.096        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         2.556        0.000                      0                 3435        0.093        0.000                      0                 3435        9.750        0.000                       0                   776  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              3.781        0.000                      0                  128       12.071        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.857ns (36.937%)  route 3.170ns (63.063%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.762    10.121    led_display_memory/clear
    SLICE_X50Y51         FDRE                                         r  led_display_memory/divider_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y51         FDRE (Setup_fdre_C_R)       -0.524    14.404    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.857ns (37.101%)  route 3.148ns (62.899%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.739    10.098    led_display_memory/clear
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[12]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.404    led_display_memory/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.857ns (37.101%)  route 3.148ns (62.899%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.739    10.098    led_display_memory/clear
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[13]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.404    led_display_memory/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.857ns (37.101%)  route 3.148ns (62.899%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.739    10.098    led_display_memory/clear
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.404    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.857ns (37.101%)  route 3.148ns (62.899%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.739    10.098    led_display_memory/clear
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.443    14.784    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.404    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.857ns (37.375%)  route 3.112ns (62.625%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.703    10.062    led_display_memory/clear
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.453    14.794    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524    14.534    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.857ns (37.375%)  route 3.112ns (62.625%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.703    10.062    led_display_memory/clear
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.453    14.794    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[1]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524    14.534    led_display_memory/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.857ns (37.375%)  route 3.112ns (62.625%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.703    10.062    led_display_memory/clear
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.453    14.794    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524    14.534    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.857ns (37.375%)  route 3.112ns (62.625%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.703    10.062    led_display_memory/clear
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.453    14.794    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism              0.299    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y47         FDRE (Setup_fdre_C_R)       -0.524    14.534    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.857ns (37.747%)  route 3.063ns (62.253%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.572     5.093    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.639     6.250    led_display_memory/divider_reg[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.830    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.944    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.166 r  led_display_memory/digit_select_reg[1]_i_5/O[0]
                         net (fo=1, routed)           0.817     7.983    led_display_memory/digit_select_reg[1]_i_5_n_7
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.299     8.282 r  led_display_memory/digit_select[1]_i_2/O
                         net (fo=3, routed)           0.953     9.235    led_display_memory/digit_select[1]_i_2_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.359 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.654    10.013    led_display_memory/clear
    SLICE_X50Y48         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.453    14.794    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y48         FDRE (Setup_fdre_C_R)       -0.524    14.509    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[10]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  led_display_memory/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    led_display_memory/divider_reg[8]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.949 r  led_display_memory/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    led_display_memory/divider_reg[12]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    led_display_memory/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[10]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  led_display_memory/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    led_display_memory/divider_reg[8]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.962 r  led_display_memory/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    led_display_memory/divider_reg[12]_i_1_n_5
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[14]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    led_display_memory/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[10]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  led_display_memory/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    led_display_memory/divider_reg[8]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.985 r  led_display_memory/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    led_display_memory/divider_reg[12]_i_1_n_6
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[13]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    led_display_memory/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[10]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  led_display_memory/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    led_display_memory/divider_reg[8]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.987 r  led_display_memory/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    led_display_memory/divider_reg[12]_i_1_n_4
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  led_display_memory/divider_reg[15]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    led_display_memory/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[10]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.896 r  led_display_memory/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    led_display_memory/divider_reg[8]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.936 r  led_display_memory/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    led_display_memory/divider_reg[12]_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.989 r  led_display_memory/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    led_display_memory/divider_reg[16]_i_1_n_7
    SLICE_X50Y51         FDRE                                         r  led_display_memory/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.853    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.750%)  route 0.185ns (50.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.185     1.774    led_display_memory/digit_select[0]
    SLICE_X51Y51         LUT5 (Prop_lut5_I3_O)        0.042     1.816 r  led_display_memory/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    led_display_memory/digit_select[1]_i_1_n_0
    SLICE_X51Y51         FDRE                                         r  led_display_memory/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  led_display_memory/digit_select_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.107     1.555    led_display_memory/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[10]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.838     1.965    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.134     1.584    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[2]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  led_display_memory/divider_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.850    led_display_memory/divider_reg[0]_i_2_n_5
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.838     1.965    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.134     1.584    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.450    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.125     1.740    led_display_memory/divider_reg[6]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  led_display_memory/divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    led_display_memory/divider_reg[4]_i_1_n_5
    SLICE_X50Y48         FDRE                                         r  led_display_memory/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.838     1.965    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.134     1.584    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.448    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.185     1.774    led_display_memory/digit_select[0]
    SLICE_X51Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.819 r  led_display_memory/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    led_display_memory/digit_select[0]_i_1_n_0
    SLICE_X51Y51         FDRE                                         r  led_display_memory/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.963    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.091     1.539    led_display_memory/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y51   led_display_memory/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y51   led_display_memory/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   led_display_memory/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y49   led_display_memory/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y49   led_display_memory/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y50   led_display_memory/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y50   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   led_display_memory/digit_select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   led_display_memory/digit_select_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   led_display_memory/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   led_display_memory/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y49   led_display_memory/divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y49   led_display_memory/divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y51   led_display_memory/digit_select_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   led_display_memory/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y49   led_display_memory/divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y49   led_display_memory/divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y50   led_display_memory/divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y50   led_display_memory/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y50   led_display_memory/divider_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 1.765ns (21.941%)  route 6.279ns (78.059%))
  Logic Levels:           8  (LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 15.949 - 11.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.539     5.438    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  dp_0/fetch_r/rd_instruction_reg[11]/Q
                         net (fo=30, routed)          1.589     7.545    dp_0/fetch_r/rd_extended_disp_reg[5][2]
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.669 f  dp_0/fetch_r/rd_reg_write_index[2]_i_9/O
                         net (fo=5, routed)           1.119     8.788    dp_0/fetch_r/rd_reg_write_index[2]_i_9_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.146     8.934 f  dp_0/fetch_r/rd_reg_write_index[2]_i_4/O
                         net (fo=2, routed)           0.815     9.749    dp_0/fetch_r/rd_reg_write_index[2]_i_4_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I1_O)        0.328    10.077 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    10.368    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.492 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.351    10.844    dp_0/decode_r/rd_instruction_reg[11]
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.968 f  dp_0/decode_r/stall_count[0]_i_7/O
                         net (fo=1, routed)           0.402    11.370    dp_0/decode_r/stall_count[0]_i_7_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    11.494 r  dp_0/decode_r/stall_count[0]_i_4/O
                         net (fo=1, routed)           0.445    11.939    dp_0/fetch_r/rd_reg_write_index_reg[0]_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.063 f  dp_0/fetch_r/stall_count[0]_i_2/O
                         net (fo=2, routed)           0.742    12.805    dp_0/hazard_detect/rd_instruction_reg[11]_0
    SLICE_X33Y86         LUT5 (Prop_lut5_I0_O)        0.153    12.958 r  dp_0/hazard_detect/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.524    13.482    dp_0/hazard_detect/stall_count[0]_i_1_n_0
    SLICE_X33Y86         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.430    15.949    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.335    
                         clock uncertainty           -0.035    16.300    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.262    16.038    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_pipeline_low_reg/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.736ns (24.195%)  route 5.439ns (75.805%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 15.948 - 11.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.539     5.438    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  dp_0/fetch_r/rd_instruction_reg[11]/Q
                         net (fo=30, routed)          1.589     7.545    dp_0/fetch_r/rd_extended_disp_reg[5][2]
    SLICE_X38Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.669 f  dp_0/fetch_r/rd_reg_write_index[2]_i_9/O
                         net (fo=5, routed)           1.119     8.788    dp_0/fetch_r/rd_reg_write_index[2]_i_9_n_0
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.146     8.934 f  dp_0/fetch_r/rd_reg_write_index[2]_i_4/O
                         net (fo=2, routed)           0.815     9.749    dp_0/fetch_r/rd_reg_write_index[2]_i_4_n_0
    SLICE_X38Y85         LUT5 (Prop_lut5_I1_O)        0.328    10.077 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    10.368    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    10.492 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.351    10.844    dp_0/decode_r/rd_instruction_reg[11]
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.968 r  dp_0/decode_r/stall_count[0]_i_7/O
                         net (fo=1, routed)           0.402    11.370    dp_0/decode_r/stall_count[0]_i_7_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.124    11.494 f  dp_0/decode_r/stall_count[0]_i_4/O
                         net (fo=1, routed)           0.445    11.939    dp_0/fetch_r/rd_reg_write_index_reg[0]_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.063 r  dp_0/fetch_r/stall_count[0]_i_2/O
                         net (fo=2, routed)           0.426    12.489    dp_0/fetch_r/stall_pipeline_low_reg
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.124    12.613 r  dp_0/fetch_r/stall_pipeline_low_i_1/O
                         net (fo=1, routed)           0.000    12.613    dp_0/hazard_detect/stall_pipeline_low_reg_1
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.429    15.948    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
                         clock pessimism              0.387    16.334    
                         clock uncertainty           -0.035    16.299    
    SLICE_X35Y86         FDRE (Setup_fdre_C_D)        0.032    16.331    dp_0/hazard_detect/stall_pipeline_low_reg
  -------------------------------------------------------------------
                         required time                         16.331    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.120ns  (logic 1.078ns (17.613%)  route 5.042ns (82.387%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.380    19.768    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.124    19.892 r  dp_0/fetch_r/rd_reg_data1[15]_i_8/O
                         net (fo=35, routed)          1.083    20.975    dp_0/Register_File_inst/rd_instruction_reg[12]
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124    21.099 r  dp_0/Register_File_inst/rd_reg_data1[2]_i_3/O
                         net (fo=1, routed)           0.000    21.099    dp_0/Register_File_inst/rd_reg_data1[2]_i_3_n_0
    SLICE_X50Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    21.346 r  dp_0/Register_File_inst/rd_reg_data1_reg[2]_i_1/O
                         net (fo=8, routed)           1.220    22.566    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][2]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.536    26.850    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.850    
                         arrival time                         -22.566    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.083ns  (logic 1.107ns (18.198%)  route 4.976ns (81.802%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.171    19.559    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.683 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    19.974    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    20.098 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.124    21.222    dp_0/Register_File_inst/rd_instruction_reg[11]
    SLICE_X51Y84         MUXF7 (Prop_muxf7_S_O)       0.276    21.498 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.031    22.529    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.083ns  (logic 1.107ns (18.198%)  route 4.976ns (81.802%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.171    19.559    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.683 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    19.974    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    20.098 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.124    21.222    dp_0/Register_File_inst/rd_instruction_reg[11]
    SLICE_X51Y84         MUXF7 (Prop_muxf7_S_O)       0.276    21.498 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.031    22.529    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.083ns  (logic 1.107ns (18.198%)  route 4.976ns (81.802%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.171    19.559    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.683 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    19.974    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    20.098 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.124    21.222    dp_0/Register_File_inst/rd_instruction_reg[11]
    SLICE_X51Y84         MUXF7 (Prop_muxf7_S_O)       0.276    21.498 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.031    22.529    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.083ns  (logic 1.107ns (18.198%)  route 4.976ns (81.802%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.171    19.559    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.683 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    19.974    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    20.098 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.124    21.222    dp_0/Register_File_inst/rd_instruction_reg[11]
    SLICE_X51Y84         MUXF7 (Prop_muxf7_S_O)       0.276    21.498 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.031    22.529    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.084ns  (logic 1.123ns (18.460%)  route 4.961ns (81.540%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.171    19.559    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.683 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    19.974    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    20.098 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.984    21.082    dp_0/Register_File_inst/rd_instruction_reg[11]
    SLICE_X50Y85         MUXF7 (Prop_muxf7_S_O)       0.292    21.374 r  dp_0/Register_File_inst/rd_reg_data1_reg[0]_i_1/O
                         net (fo=5, routed)           1.155    22.529    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][0]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.535    26.851    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.851    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.075ns  (logic 1.107ns (18.223%)  route 4.968ns (81.777%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.171    19.559    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.683 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    19.974    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    20.098 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.124    21.222    dp_0/Register_File_inst/rd_instruction_reg[11]
    SLICE_X51Y84         MUXF7 (Prop_muxf7_S_O)       0.276    21.498 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.022    22.520    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.520    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.075ns  (logic 1.107ns (18.223%)  route 4.968ns (81.777%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 27.035 - 22.000 ) 
    Source Clock Delay      (SCD):    5.446ns = ( 16.446 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320    14.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.899 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.547    16.446    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459    16.905 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=68, routed)          1.359    18.264    dp_0/decode_r/E[0]
    SLICE_X43Y75         LUT4 (Prop_lut4_I2_O)        0.124    18.388 r  dp_0/decode_r/rd_reg_data2[15]_i_9/O
                         net (fo=54, routed)          1.171    19.559    dp_0/fetch_r/stall_pipeline_low_reg_2
    SLICE_X38Y85         LUT5 (Prop_lut5_I2_O)        0.124    19.683 r  dp_0/fetch_r/rd_reg_data1[15]_i_6/O
                         net (fo=1, routed)           0.291    19.974    dp_0/fetch_r/rd_reg_data1[15]_i_6_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124    20.098 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.124    21.222    dp_0/Register_File_inst/rd_instruction_reg[11]
    SLICE_X51Y84         MUXF7 (Prop_muxf7_S_O)       0.276    21.498 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.022    22.520    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    25.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.519 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.516    27.035    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.422    
                         clock uncertainty           -0.035    27.386    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.537    26.849    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.849    
                         arrival time                         -22.520    
  -------------------------------------------------------------------
                         slack                                  4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.520%)  route 0.156ns (52.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.156     2.130    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/A5
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.817     2.435    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/WCLK
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.HIGH/CLK
                         clock pessimism             -0.568     1.867    
    SLICE_X42Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.037    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.520%)  route 0.156ns (52.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.156     2.130    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/A5
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.817     2.435    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/WCLK
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.LOW/CLK
                         clock pessimism             -0.568     1.867    
    SLICE_X42Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.037    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.520%)  route 0.156ns (52.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.156     2.130    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/A5
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.817     2.435    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/WCLK
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.HIGH/CLK
                         clock pessimism             -0.568     1.867    
    SLICE_X42Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.037    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.520%)  route 0.156ns (52.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.156     2.130    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/A5
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.817     2.435    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/WCLK
    SLICE_X42Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.LOW/CLK
                         clock pessimism             -0.568     1.867    
    SLICE_X42Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.037    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_7_7/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.715%)  route 0.137ns (49.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.137     2.111    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/A5
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.818     2.436    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/WCLK
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH/CLK
                         clock pessimism             -0.588     1.848    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.018    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.715%)  route 0.137ns (49.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.137     2.111    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/A5
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.818     2.436    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/WCLK
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.LOW/CLK
                         clock pessimism             -0.588     1.848    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.018    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.715%)  route 0.137ns (49.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.137     2.111    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/A5
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.818     2.436    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/WCLK
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.HIGH/CLK
                         clock pessimism             -0.588     1.848    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.018    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.715%)  route 0.137ns (49.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[6]/Q
                         net (fo=387, routed)         0.137     2.111    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/A5
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.818     2.436    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/WCLK
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.LOW/CLK
                         clock pessimism             -0.588     1.848    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.018    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_immidate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_immidate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.769%)  route 0.270ns (62.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.554     1.837    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X34Y82         FDRE                                         r  dp_0/decode_r/rd_immidate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164     2.001 r  dp_0/decode_r/rd_immidate_reg[2]/Q
                         net (fo=7, routed)           0.270     2.271    dp_0/execute_r/rd_immidate_reg[15]_1[2]
    SLICE_X36Y80         FDRE                                         r  dp_0/execute_r/rd_immidate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.819     2.437    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  dp_0/execute_r/rd_immidate_reg[2]/C
                         clock pessimism             -0.339     2.098    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.072     2.170    dp_0/execute_r/rd_immidate_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.978%)  route 0.230ns (62.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007     1.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.550     1.833    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=387, routed)         0.230     2.204    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/A3
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150     1.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.617 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.818     2.436    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/WCLK
    SLICE_X46Y72         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH/CLK
                         clock pessimism             -0.588     1.848    
    SLICE_X46Y72         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.088    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_14_14/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X50Y85   dp_0/Register_File_inst/reg_file_reg[0][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X52Y85   dp_0/Register_File_inst/reg_file_reg[0][10]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X42Y87   dp_0/Register_File_inst/reg_file_reg[0][11]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X42Y87   dp_0/Register_File_inst/reg_file_reg[0][12]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X50Y86   dp_0/Register_File_inst/reg_file_reg[0][13]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X43Y84   dp_0/Register_File_inst/reg_file_reg[0][14]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X50Y85   dp_0/Register_File_inst/reg_file_reg[0][15]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X48Y87   dp_0/Register_File_inst/reg_file_reg[0][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         22.000      21.000     SLICE_X50Y86   dp_0/Register_File_inst/reg_file_reg[0][2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y71   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y71   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y71   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y71   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_11_11/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y69   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y69   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y69   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y69   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_15_15/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X46Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X56Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_10_10/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X54Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X54Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X54Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X54Y65   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_12_12/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.580ns (8.670%)  route 6.109ns (91.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 15.955 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.251    12.123    dp_0/Register_File_inst/SR[0]
    SLICE_X48Y86         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.436    15.955    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.341    
                         clock uncertainty           -0.035    16.306    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.402    15.904    dp_0/Register_File_inst/reg_file_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][13]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.580ns (8.676%)  route 6.105ns (91.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 15.955 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.246    12.119    dp_0/Register_File_inst/SR[0]
    SLICE_X49Y86         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.436    15.955    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][13]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.341    
                         clock uncertainty           -0.035    16.306    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.402    15.904    dp_0/Register_File_inst/reg_file_reg[1][13]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[1][2]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.580ns (8.676%)  route 6.105ns (91.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 15.955 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.246    12.119    dp_0/Register_File_inst/SR[0]
    SLICE_X49Y86         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.436    15.955    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.341    
                         clock uncertainty           -0.035    16.306    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.402    15.904    dp_0/Register_File_inst/reg_file_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][13]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.580ns (8.757%)  route 6.043ns (91.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 15.956 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.185    12.057    dp_0/Register_File_inst/SR[0]
    SLICE_X51Y86         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.437    15.956    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][13]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.342    
                         clock uncertainty           -0.035    16.307    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.402    15.905    dp_0/Register_File_inst/reg_file_reg[2][13]
  -------------------------------------------------------------------
                         required time                         15.905    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[2][2]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.580ns (8.757%)  route 6.043ns (91.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 15.956 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.185    12.057    dp_0/Register_File_inst/SR[0]
    SLICE_X51Y86         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.437    15.956    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.342    
                         clock uncertainty           -0.035    16.307    
    SLICE_X51Y86         FDCE (Recov_fdce_C_CLR)     -0.402    15.905    dp_0/Register_File_inst/reg_file_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.905    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][0]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.580ns (8.821%)  route 5.995ns (91.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 15.955 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.136    12.009    dp_0/Register_File_inst/SR[0]
    SLICE_X53Y84         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.436    15.955    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][0]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.341    
                         clock uncertainty           -0.035    16.306    
    SLICE_X53Y84         FDCE (Recov_fdce_C_CLR)     -0.402    15.904    dp_0/Register_File_inst/reg_file_reg[7][0]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][15]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.580ns (8.821%)  route 5.995ns (91.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 15.955 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.136    12.009    dp_0/Register_File_inst/SR[0]
    SLICE_X53Y84         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.436    15.955    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.341    
                         clock uncertainty           -0.035    16.306    
    SLICE_X53Y84         FDCE (Recov_fdce_C_CLR)     -0.402    15.904    dp_0/Register_File_inst/reg_file_reg[7][15]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][9]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.580ns (8.821%)  route 5.995ns (91.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 15.955 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.136    12.009    dp_0/Register_File_inst/SR[0]
    SLICE_X53Y84         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.436    15.955    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X53Y84         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][9]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.341    
                         clock uncertainty           -0.035    16.306    
    SLICE_X53Y84         FDCE (Recov_fdce_C_CLR)     -0.402    15.904    dp_0/Register_File_inst/reg_file_reg[7][9]
  -------------------------------------------------------------------
                         required time                         15.904    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][13]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.580ns (8.757%)  route 6.043ns (91.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 15.956 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.185    12.057    dp_0/Register_File_inst/SR[0]
    SLICE_X50Y86         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.437    15.956    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y86         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][13]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.342    
                         clock uncertainty           -0.035    16.307    
    SLICE_X50Y86         FDCE (Recov_fdce_C_CLR)     -0.314    15.993    dp_0/Register_File_inst/reg_file_reg[0][13]
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][2]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.580ns (8.757%)  route 6.043ns (91.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 15.956 - 11.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.320     3.803    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.899 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.535     5.434    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  ctrl_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.456     5.890 r  ctrl_0/state_reg[3]/Q
                         net (fo=69, routed)          1.859     7.748    ctrl_0/state[3]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.872 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         4.185    12.057    dp_0/Register_File_inst/SR[0]
    SLICE_X50Y86         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          2.016    14.428    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.519 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         1.437    15.956    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y86         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.342    
                         clock uncertainty           -0.035    16.307    
    SLICE_X50Y86         FDCE (Recov_fdce_C_CLR)     -0.314    15.993    dp_0/Register_File_inst/reg_file_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  3.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.071ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][8]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.524%)  route 0.875ns (82.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 13.442 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.413    24.895    dp_0/Register_File_inst/SR[0]
    SLICE_X41Y84         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.825    13.442    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X41Y84         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][8]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.874    
                         clock uncertainty            0.035    12.909    
    SLICE_X41Y84         FDCE (Remov_fdce_C_CLR)     -0.085    12.824    dp_0/Register_File_inst/reg_file_reg[7][8]
  -------------------------------------------------------------------
                         required time                        -12.824    
                         arrival time                          24.895    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.307ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.301ns  (logic 0.186ns (14.294%)  route 1.115ns (85.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 13.446 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.653    25.135    dp_0/Register_File_inst/SR[0]
    SLICE_X49Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.828    13.446    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][0]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.878    
                         clock uncertainty            0.035    12.913    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.085    12.828    dp_0/Register_File_inst/reg_file_reg[5][0]
  -------------------------------------------------------------------
                         required time                        -12.828    
                         arrival time                          25.135    
  -------------------------------------------------------------------
                         slack                                 12.307    

Slack (MET) :             12.307ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][2]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.301ns  (logic 0.186ns (14.294%)  route 1.115ns (85.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 13.446 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.653    25.135    dp_0/Register_File_inst/SR[0]
    SLICE_X49Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.828    13.446    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][2]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.878    
                         clock uncertainty            0.035    12.913    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.085    12.828    dp_0/Register_File_inst/reg_file_reg[5][2]
  -------------------------------------------------------------------
                         required time                        -12.828    
                         arrival time                          25.135    
  -------------------------------------------------------------------
                         slack                                 12.307    

Slack (MET) :             12.311ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.306ns  (logic 0.186ns (14.246%)  route 1.120ns (85.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 13.446 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.657    25.140    dp_0/Register_File_inst/SR[0]
    SLICE_X48Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.828    13.446    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.878    
                         clock uncertainty            0.035    12.913    
    SLICE_X48Y85         FDCE (Remov_fdce_C_CLR)     -0.085    12.828    dp_0/Register_File_inst/reg_file_reg[4][0]
  -------------------------------------------------------------------
                         required time                        -12.828    
                         arrival time                          25.140    
  -------------------------------------------------------------------
                         slack                                 12.311    

Slack (MET) :             12.340ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.357ns  (logic 0.186ns (13.707%)  route 1.171ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 13.447 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.709    25.191    dp_0/Register_File_inst/SR[0]
    SLICE_X50Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.829    13.447    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.879    
                         clock uncertainty            0.035    12.914    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.063    12.851    dp_0/Register_File_inst/reg_file_reg[0][0]
  -------------------------------------------------------------------
                         required time                        -12.851    
                         arrival time                          25.191    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[0][15]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.357ns  (logic 0.186ns (13.707%)  route 1.171ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 13.447 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.709    25.191    dp_0/Register_File_inst/SR[0]
    SLICE_X50Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.829    13.447    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[0][15]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.879    
                         clock uncertainty            0.035    12.914    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.063    12.851    dp_0/Register_File_inst/reg_file_reg[0][15]
  -------------------------------------------------------------------
                         required time                        -12.851    
                         arrival time                          25.191    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.362ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.357ns  (logic 0.186ns (13.707%)  route 1.171ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 13.447 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.709    25.191    dp_0/Register_File_inst/SR[0]
    SLICE_X51Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.829    13.447    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.879    
                         clock uncertainty            0.035    12.914    
    SLICE_X51Y85         FDCE (Remov_fdce_C_CLR)     -0.085    12.829    dp_0/Register_File_inst/reg_file_reg[6][0]
  -------------------------------------------------------------------
                         required time                        -12.829    
                         arrival time                          25.191    
  -------------------------------------------------------------------
                         slack                                 12.362    

Slack (MET) :             12.362ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.357ns  (logic 0.186ns (13.707%)  route 1.171ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 13.447 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.709    25.191    dp_0/Register_File_inst/SR[0]
    SLICE_X51Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.829    13.447    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][13]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.879    
                         clock uncertainty            0.035    12.914    
    SLICE_X51Y85         FDCE (Remov_fdce_C_CLR)     -0.085    12.829    dp_0/Register_File_inst/reg_file_reg[6][13]
  -------------------------------------------------------------------
                         required time                        -12.829    
                         arrival time                          25.191    
  -------------------------------------------------------------------
                         slack                                 12.362    

Slack (MET) :             12.362ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][15]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.357ns  (logic 0.186ns (13.707%)  route 1.171ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 13.447 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.709    25.191    dp_0/Register_File_inst/SR[0]
    SLICE_X51Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.829    13.447    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][15]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.879    
                         clock uncertainty            0.035    12.914    
    SLICE_X51Y85         FDCE (Remov_fdce_C_CLR)     -0.085    12.829    dp_0/Register_File_inst/reg_file_reg[6][15]
  -------------------------------------------------------------------
                         required time                        -12.829    
                         arrival time                          25.191    
  -------------------------------------------------------------------
                         slack                                 12.362    

Slack (MET) :             12.362ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][2]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.357ns  (logic 0.186ns (13.707%)  route 1.171ns (86.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 13.447 - 11.000 ) 
    Source Clock Delay      (SCD):    1.834ns = ( 23.834 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.007    23.257    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.283 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.551    23.834    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    23.975 r  ctrl_0/state_reg[2]/Q
                         net (fo=68, routed)          0.462    24.437    ctrl_0/state[2]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.045    24.482 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=349, routed)         0.709    25.191    dp_0/Register_File_inst/SR[0]
    SLICE_X51Y85         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=19, routed)          1.150    12.588    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.617 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=776, routed)         0.829    13.447    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][2]/C  (IS_INVERTED)
                         clock pessimism             -0.568    12.879    
                         clock uncertainty            0.035    12.914    
    SLICE_X51Y85         FDCE (Remov_fdce_C_CLR)     -0.085    12.829    dp_0/Register_File_inst/reg_file_reg[6][2]
  -------------------------------------------------------------------
                         required time                        -12.829    
                         arrival time                          25.191    
  -------------------------------------------------------------------
                         slack                                 12.362    





