DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Splitter_test"
duName "lowpass_tester2"
elements [
(GiElement
name "CLOCK_FREQUENCY"
type "real"
value "CLOCK_FREQUENCY"
)
(GiElement
name "SAMPLING_FREQUENCY"
type "real"
value "SAMPLING_FREQUENCY"
)
(GiElement
name "DATA_WIDTH_T"
type "positive"
value "DATA_WIDTH_T"
)
(GiElement
name "DATA_IN_WIDTH_T"
type "positive"
value "DATA_IN_WIDTH_T"
)
]
mwi 0
uid 5982,0
)
(Instance
name "I5"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 6033,0
)
(Instance
name "I2"
duLibraryName "Splitter_test"
duName "iisEncodeurTester"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH_T"
)
]
mwi 0
uid 7466,0
)
(Instance
name "I1"
duLibraryName "Splitter_test"
duName "bascule"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_IN_WIDTH_T"
)
]
mwi 0
uid 8183,0
)
(Instance
name "I_dut"
duLibraryName "Splitter"
duName "leftRightSplitter"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "32"
)
(GiElement
name "signalOBitNb"
type "positive"
value "32"
)
]
mwi 0
uid 8413,0
)
(Instance
name "I0"
duLibraryName "Splitter"
duName "iisDecoder"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_IN_WIDTH_T"
)
]
mwi 0
uid 9006,0
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds\\left@right@splitter_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds\\left@right@splitter_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds\\left@right@splitter_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds\\leftRightSplitter_tb"
)
(vvPair
variable "date"
value "14.06.2023"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "leftRightSplitter_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "maxime.cesalli"
)
(vvPair
variable "graphical_source_date"
value "14.06.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330804"
)
(vvPair
variable "graphical_source_time"
value "08:35:00"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330804"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Splitter_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Splitter_test"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "leftRightSplitter_tb"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds\\left@right@splitter_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter_test\\hds\\leftRightSplitter_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:35:00"
)
(vvPair
variable "unit"
value "leftRightSplitter_tb"
)
(vvPair
variable "user"
value "maxime.cesalli"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1315,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 1316,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-4000,35000,9500,36000"
st "SIGNAL reset       : std_ulogic"
)
)
*2 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-4000,29000,9500,30000"
st "SIGNAL clock       : std_ulogic"
)
)
*3 (Grouping
uid 1487,0
optionalChildren [
*4 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "118000,105000,137000,107000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "118200,105400,133600,106600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,105000,112000,107000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "92150,105300,105850,106700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,111000,112000,113000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,111400,110700,112600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "112000,105000,118000,107000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "112200,105400,116900,106600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,107000,112000,109000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,107400,106400,108600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,107000,91000,109000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,107400,89600,108600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,109000,91000,111000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,109400,89600,110600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "112000,107000,137000,113000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "112200,107200,126300,108400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*12 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,109000,112000,111000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,109400,109900,110600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,111000,91000,113000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,111400,90500,112600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "86000,105000,137000,113000"
)
oxt "13000,22000,64000,30000"
)
*14 (Blk
uid 5982,0
shape (Rectangle
uid 5983,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-2000,88000,93000,98000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5984,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 5985,0
va (VaSet
font "Verdana,12,1"
)
xt "3950,97900,14050,99300"
st "Splitter_test"
blo "3950,99100"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 5986,0
va (VaSet
font "Verdana,12,1"
)
xt "3950,99300,16850,100700"
st "lowpass_tester2"
blo "3950,100500"
tm "BlkNameMgr"
)
*17 (Text
uid 5987,0
va (VaSet
font "Verdana,12,1"
)
xt "3950,100700,10250,102100"
st "I_tester"
blo "3950,101900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5988,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5989,0
text (MLText
uid 5990,0
va (VaSet
)
xt "3000,103400,39600,108200"
st "CLOCK_FREQUENCY    = CLOCK_FREQUENCY       ( real     )  
SAMPLING_FREQUENCY = SAMPLING_FREQUENCY    ( real     )  
DATA_WIDTH_T       = DATA_WIDTH_T          ( positive )  
DATA_IN_WIDTH_T    = DATA_IN_WIDTH_T       ( positive )  "
)
header ""
)
elements [
(GiElement
name "CLOCK_FREQUENCY"
type "real"
value "CLOCK_FREQUENCY"
)
(GiElement
name "SAMPLING_FREQUENCY"
type "real"
value "SAMPLING_FREQUENCY"
)
(GiElement
name "DATA_WIDTH_T"
type "positive"
value "DATA_WIDTH_T"
)
(GiElement
name "DATA_IN_WIDTH_T"
type "positive"
value "DATA_IN_WIDTH_T"
)
]
)
)
*18 (Net
uid 6005,0
lang 11
decl (Decl
n "CLKI2s"
t "std_uLogic"
o 7
suid 39,0
)
declText (MLText
uid 6006,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,2000,14200,3000"
st "SIGNAL CLKI2s      : std_uLogic"
)
)
*19 (SaComponent
uid 6033,0
optionalChildren [
*20 (CptPort
uid 6043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6044,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,65625,30750,66375"
)
tg (CPTG
uid 6045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6046,0
va (VaSet
font "Verdana,12,0"
)
xt "25200,65300,29000,66700"
st "clock"
ju 2
blo "29000,66500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*21 (CptPort
uid 6047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6048,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,68625,30750,69375"
)
tg (CPTG
uid 6049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6050,0
va (VaSet
font "Verdana,12,0"
)
xt "24900,68300,29000,69700"
st "reset"
ju 2
blo "29000,69500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*22 (CptPort
uid 6051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6052,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30000,61625,30750,62375"
)
tg (CPTG
uid 6053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6054,0
va (VaSet
font "Verdana,12,0"
)
xt "22300,61300,29000,62700"
st "dataValid"
ju 2
blo "29000,62500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
)
)
)
*23 (CptPort
uid 6055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6056,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,62625,18000,63375"
)
tg (CPTG
uid 6057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6058,0
va (VaSet
font "Verdana,12,0"
)
xt "19000,62300,21400,63700"
st "en"
blo "19000,63500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 6034,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,59000,30000,71000"
)
oxt "15000,6000,27000,16000"
ttg (MlTextGroup
uid 6035,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 6036,0
va (VaSet
font "Verdana,9,1"
)
xt "19650,71800,24050,73000"
st "Splitter"
blo "19650,72800"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 6037,0
va (VaSet
font "Verdana,9,1"
)
xt "19650,73000,30350,74200"
st "risingEdgeDetector"
blo "19650,74000"
tm "CptNameMgr"
)
*26 (Text
uid 6038,0
va (VaSet
font "Verdana,9,1"
)
xt "19650,74200,21350,75400"
st "I5"
blo "19650,75200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6039,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6040,0
text (MLText
uid 6041,0
va (VaSet
font "Courier New,8,0"
)
xt "-7500,60000,-7500,60000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6042,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,69250,19750,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*27 (Net
uid 6093,0
lang 11
decl (Decl
n "ShiftData"
t "std_ulogic"
o 8
suid 43,0
)
declText (MLText
uid 6094,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,2000,14000,3000"
st "SIGNAL ShiftData   : std_ulogic"
)
)
*28 (Net
uid 6099,0
lang 11
decl (Decl
n "en"
t "std_logic"
o 9
suid 44,0
)
declText (MLText
uid 6100,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,2000,12900,3000"
st "SIGNAL en          : std_logic"
)
)
*29 (Net
uid 6441,0
decl (Decl
n "dataValid"
t "std_ulogic"
o 15
suid 57,0
)
declText (MLText
uid 6442,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "SIGNAL dataValid   : std_ulogic"
)
)
*30 (Net
uid 7016,0
lang 11
decl (Decl
n "SCK_in"
t "std_ulogic"
o 3
suid 62,0
)
declText (MLText
uid 7017,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL SCK_in      : std_ulogic"
)
)
*31 (Net
uid 7018,0
lang 11
decl (Decl
n "DOUT_in"
t "std_ulogic"
o 4
suid 63,0
)
declText (MLText
uid 7019,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14400,1000"
st "SIGNAL DOUT_in     : std_ulogic"
)
)
*32 (Net
uid 7020,0
lang 11
decl (Decl
n "LRCK_in"
t "std_ulogic"
o 5
suid 64,0
)
declText (MLText
uid 7021,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14300,1000"
st "SIGNAL LRCK_in     : std_ulogic"
)
)
*33 (Net
uid 7028,0
decl (Decl
n "CLK_out"
t "std_uLogic"
o 10
suid 65,0
)
declText (MLText
uid 7029,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL CLK_out     : std_uLogic"
)
)
*34 (Net
uid 7030,0
decl (Decl
n "Data_out"
t "std_uLogic"
o 11
suid 66,0
)
declText (MLText
uid 7031,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL Data_out    : std_uLogic"
)
)
*35 (Net
uid 7032,0
decl (Decl
n "LRCK_out"
t "std_ulogic"
o 12
suid 67,0
)
declText (MLText
uid 7033,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14600,1000"
st "SIGNAL LRCK_out    : std_ulogic"
)
)
*36 (SaComponent
uid 7466,0
optionalChildren [
*37 (CptPort
uid 7430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,56625,37000,57375"
)
tg (CPTG
uid 7432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7433,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,56300,44400,57700"
st "audioInR"
blo "38000,57500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioInR"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 6
suid 1,0
)
)
)
*38 (CptPort
uid 7434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,50625,37000,51375"
)
tg (CPTG
uid 7436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7437,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,50300,43200,51700"
st "CLKI2s"
blo "38000,51500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "CLKI2s"
t "std_uLogic"
o 7
suid 2,0
)
)
)
*39 (CptPort
uid 7438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,65625,37000,66375"
)
tg (CPTG
uid 7440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7441,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,65300,41800,66700"
st "clock"
blo "38000,66500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*40 (CptPort
uid 7442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,55625,63750,56375"
)
tg (CPTG
uid 7444,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7445,0
va (VaSet
font "Verdana,12,0"
)
xt "55800,55300,62000,56700"
st "DOUT_in"
ju 2
blo "62000,56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DOUT_in"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*41 (CptPort
uid 7446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,57625,63750,58375"
)
tg (CPTG
uid 7448,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7449,0
va (VaSet
font "Verdana,12,0"
)
xt "56100,57300,62000,58700"
st "LRCK_in"
ju 2
blo "62000,58500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "LRCK_in"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*42 (CptPort
uid 7450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,68625,37000,69375"
)
tg (CPTG
uid 7452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7453,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,68300,42100,69700"
st "reset"
blo "38000,69500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 6,0
)
)
)
*43 (CptPort
uid 7454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,53625,63750,54375"
)
tg (CPTG
uid 7456,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7457,0
va (VaSet
font "Verdana,12,0"
)
xt "56800,53300,62000,54700"
st "SCK_in"
ju 2
blo "62000,54500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SCK_in"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*44 (CptPort
uid 7458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7459,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,61625,37000,62375"
)
tg (CPTG
uid 7460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7461,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,61300,44600,62700"
st "ShiftData"
blo "38000,62500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ShiftData"
t "std_ulogic"
o 8
suid 8,0
)
)
)
*45 (CptPort
uid 7462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,53625,37000,54375"
)
tg (CPTG
uid 7464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7465,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,53300,44300,54700"
st "audioInL"
blo "38000,54500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioInL"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 7467,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,49000,63000,71000"
)
oxt "15000,6000,41000,28000"
ttg (MlTextGroup
uid 7468,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 7469,0
va (VaSet
font "Verdana,9,1"
)
xt "37000,74300,44700,75500"
st "Splitter_test"
blo "37000,75300"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 7470,0
va (VaSet
font "Verdana,9,1"
)
xt "37000,75500,47000,76700"
st "iisEncodeurTester"
blo "37000,76500"
tm "CptNameMgr"
)
*48 (Text
uid 7471,0
va (VaSet
font "Verdana,9,1"
)
xt "37000,76700,38700,77900"
st "I2"
blo "37000,77700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7472,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7473,0
text (MLText
uid 7474,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,73600,71500,74400"
st "DATA_WIDTH = DATA_WIDTH_T    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH_T"
)
]
)
viewicon (ZoomableIcon
uid 7475,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "37250,69250,38750,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 8183,0
optionalChildren [
*50 (CptPort
uid 8155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140250,53625,141000,54375"
)
tg (CPTG
uid 8157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8158,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,53300,150600,54700"
st "audio_R_in"
blo "142000,54500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_R_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*51 (CptPort
uid 8159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140250,56625,141000,57375"
)
tg (CPTG
uid 8161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8162,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,56300,150500,57700"
st "audio_L_in"
blo "142000,57500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_L_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*52 (CptPort
uid 8163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162000,55625,162750,56375"
)
tg (CPTG
uid 8165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8166,0
va (VaSet
font "Verdana,12,0"
)
xt "151500,55300,161000,56700"
st "audio_L_out"
ju 2
blo "161000,56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_L_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*53 (CptPort
uid 8167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "162000,58625,162750,59375"
)
tg (CPTG
uid 8169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8170,0
va (VaSet
font "Verdana,12,0"
)
xt "151400,58300,161000,59700"
st "audio_R_out"
ju 2
blo "161000,59500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*54 (CptPort
uid 8171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140250,61625,141000,62375"
)
tg (CPTG
uid 8173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8174,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,61300,145800,62700"
st "clock"
blo "142000,62500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*55 (CptPort
uid 8175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140250,63625,141000,64375"
)
tg (CPTG
uid 8177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8178,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,63300,146100,64700"
st "reset"
blo "142000,64500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*56 (CptPort
uid 8179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140250,59625,141000,60375"
)
tg (CPTG
uid 8181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8182,0
va (VaSet
font "Verdana,12,0"
)
xt "142000,59300,148700,60700"
st "dataVAlid"
blo "142000,60500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataVAlid"
t "std_ulogic"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 8184,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "141000,53000,162000,65000"
)
oxt "15000,6000,36000,17000"
ttg (MlTextGroup
uid 8185,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 8186,0
va (VaSet
font "Verdana,9,1"
)
xt "141650,65800,149350,67000"
st "Splitter_test"
blo "141650,66800"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 8187,0
va (VaSet
font "Verdana,9,1"
)
xt "141650,67000,145950,68200"
st "bascule"
blo "141650,68000"
tm "CptNameMgr"
)
*59 (Text
uid 8188,0
va (VaSet
font "Verdana,9,1"
)
xt "141650,68200,143350,69400"
st "I1"
blo "141650,69200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8189,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8190,0
text (MLText
uid 8191,0
va (VaSet
font "Courier New,8,0"
)
xt "149000,66600,174000,67400"
st "DATA_WIDTH = DATA_IN_WIDTH_T    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_IN_WIDTH_T"
)
]
)
viewicon (ZoomableIcon
uid 8192,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "141250,63250,142750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*60 (Net
uid 8229,0
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 14
suid 74,0
)
declText (MLText
uid 8230,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27400,1000"
st "SIGNAL audioLeft   : signed(DATA_IN_WIDTH_T-1 DOWNTO 0)"
)
)
*61 (Net
uid 8235,0
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 15
suid 75,0
)
declText (MLText
uid 8236,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27700,1000"
st "SIGNAL audioRight  : signed(DATA_IN_WIDTH_T-1 DOWNTO 0)"
)
)
*62 (Net
uid 8241,0
lang 11
decl (Decl
n "audio_L_out"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 16
suid 76,0
)
declText (MLText
uid 8242,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28000,1000"
st "SIGNAL audio_L_out : signed(DATA_IN_WIDTH_T-1 DOWNTO 0)"
)
)
*63 (Net
uid 8249,0
lang 11
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 17
suid 77,0
)
declText (MLText
uid 8250,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28200,1000"
st "SIGNAL audio_R_out : signed(DATA_IN_WIDTH_T-1 DOWNTO 0)"
)
)
*64 (SaComponent
uid 8413,0
optionalChildren [
*65 (CptPort
uid 8363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,63625,77000,64375"
)
tg (CPTG
uid 8365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8366,0
va (VaSet
)
xt "78000,63400,81400,64600"
st "clock"
blo "78000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*66 (CptPort
uid 8367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,65625,77000,66375"
)
tg (CPTG
uid 8369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8370,0
va (VaSet
)
xt "78000,65400,81300,66600"
st "reset"
blo "78000,66400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 2,0
)
)
)
*67 (CptPort
uid 8371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,53625,93750,54375"
)
tg (CPTG
uid 8373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8374,0
va (VaSet
)
xt "87400,53500,92000,54700"
st "Data_O"
ju 2
blo "92000,54500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 11
suid 3,0
)
)
)
*68 (CptPort
uid 8375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,55625,77000,56375"
)
tg (CPTG
uid 8377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8378,0
va (VaSet
)
xt "78000,55400,81900,56600"
st "CLK_I"
blo "78000,56400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 5,0
)
)
)
*69 (CptPort
uid 8379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,53625,77000,54375"
)
tg (CPTG
uid 8381,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8382,0
va (VaSet
)
xt "78000,53400,82200,54600"
st "Data_I"
blo "78000,54400"
)
)
thePort (LogicalPort
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 6,0
)
)
)
*70 (CptPort
uid 8383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,55625,93750,56375"
)
tg (CPTG
uid 8385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8386,0
va (VaSet
)
xt "87700,55500,92000,56700"
st "CLK_O"
ju 2
blo "92000,56500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 10
suid 7,0
)
)
)
*71 (CptPort
uid 8387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,57625,77000,58375"
)
tg (CPTG
uid 8389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8390,0
va (VaSet
)
xt "78000,57400,81100,58600"
st "LR_I"
blo "78000,58400"
)
)
thePort (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 2013,0
)
)
)
*72 (CptPort
uid 8391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,57625,93750,58375"
)
tg (CPTG
uid 8393,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8394,0
va (VaSet
)
xt "88500,57400,92000,58600"
st "LR_O"
ju 2
blo "92000,58400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 12
suid 2015,0
)
)
)
*73 (CptPort
uid 8395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8396,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,49250,81375,50000"
)
tg (CPTG
uid 8397,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8398,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "80500,51000,81500,53000"
st "S20"
ju 2
blo "81300,51000"
)
)
thePort (LogicalPort
decl (Decl
n "S20"
t "std_ulogic"
o 4
suid 2016,0
)
)
)
*74 (CptPort
uid 8399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8400,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82625,49250,83375,50000"
)
tg (CPTG
uid 8401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8402,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "82500,51000,83500,53000"
st "S21"
ju 2
blo "83300,51000"
)
)
thePort (LogicalPort
decl (Decl
n "S21"
t "std_ulogic"
o 5
suid 2017,0
)
)
)
*75 (CptPort
uid 8403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8404,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84625,49250,85375,50000"
)
tg (CPTG
uid 8405,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8406,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "84500,51000,85500,53000"
st "S22"
ju 2
blo "85300,51000"
)
)
thePort (LogicalPort
decl (Decl
n "S22"
t "std_ulogic"
o 6
suid 2018,0
)
)
)
*76 (CptPort
uid 8407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8408,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86625,49250,87375,50000"
)
tg (CPTG
uid 8409,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8410,0
ro 270
va (VaSet
font "Verdana,8,0"
)
xt "86500,51000,87500,53000"
st "S23"
ju 2
blo "87300,51000"
)
)
thePort (LogicalPort
decl (Decl
n "S23"
t "std_ulogic"
o 7
suid 2019,0
)
)
)
*77 (CommentGraphic
uid 8411,0
shape (PolyLine2D
pts [
"77000,69000"
"93000,69000"
]
uid 8412,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "77000,69000,93000,69000"
)
oxt "38000,22000,54000,22000"
)
]
shape (Rectangle
uid 8414,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,50000,93000,71000"
fos 1
)
oxt "38000,3000,54000,24000"
ttg (MlTextGroup
uid 8415,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 8416,0
va (VaSet
font "Verdana,9,1"
)
xt "78100,73700,82500,74900"
st "Splitter"
blo "78100,74700"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 8417,0
va (VaSet
font "Verdana,9,1"
)
xt "78100,74900,87700,76100"
st "leftRightSplitter"
blo "78100,75900"
tm "CptNameMgr"
)
*80 (Text
uid 8418,0
va (VaSet
font "Verdana,9,1"
)
xt "78100,76100,81500,77300"
st "I_dut"
blo "78100,77100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8419,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8420,0
text (MLText
uid 8421,0
va (VaSet
)
xt "79000,79600,97700,82000"
st "signalBitNb  = 32    ( positive )  
signalOBitNb = 32    ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "32"
)
(GiElement
name "signalOBitNb"
type "positive"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 8422,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,69250,78750,70750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*81 (Net
uid 8562,0
lang 11
decl (Decl
n "sig0"
t "std_ulogic"
o 18
suid 78,0
)
declText (MLText
uid 8563,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13400,1000"
st "SIGNAL sig0        : std_ulogic"
)
)
*82 (Net
uid 8572,0
lang 11
decl (Decl
n "sig1"
t "std_ulogic"
o 19
suid 79,0
)
declText (MLText
uid 8573,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13400,1000"
st "SIGNAL sig1        : std_ulogic"
)
)
*83 (Net
uid 8582,0
lang 11
decl (Decl
n "sig2"
t "std_ulogic"
o 20
suid 80,0
)
declText (MLText
uid 8583,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13400,1000"
st "SIGNAL sig2        : std_ulogic"
)
)
*84 (Net
uid 8592,0
lang 11
decl (Decl
n "sig3"
t "std_ulogic"
o 21
suid 81,0
)
declText (MLText
uid 8593,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13400,1000"
st "SIGNAL sig3        : std_ulogic"
)
)
*85 (Net
uid 8729,0
lang 11
decl (Decl
n "audioIn"
t "signed"
b "(DATA_WIDTH_T-1 DOWNTO 0)"
o 21
suid 83,0
)
declText (MLText
uid 8730,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25900,1000"
st "SIGNAL audioIn     : signed(DATA_WIDTH_T-1 DOWNTO 0)"
)
)
*86 (SaComponent
uid 9006,0
optionalChildren [
*87 (CptPort
uid 8970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,62625,105000,63375"
)
tg (CPTG
uid 8972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8973,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,62300,110100,63700"
st "reset"
blo "106000,63500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*88 (CptPort
uid 8974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,60625,105000,61375"
)
tg (CPTG
uid 8976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8977,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,60300,109800,61700"
st "clock"
blo "106000,61500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*89 (CptPort
uid 8978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,53625,105000,54375"
)
tg (CPTG
uid 8980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8981,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,53300,110000,54700"
st "LRCK"
blo "106000,54500"
)
)
thePort (LogicalPort
decl (Decl
n "LRCK"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*90 (CptPort
uid 8982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,55625,105000,56375"
)
tg (CPTG
uid 8984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8985,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,55300,109300,56700"
st "SCK"
blo "106000,56500"
)
)
thePort (LogicalPort
decl (Decl
n "SCK"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*91 (CptPort
uid 8986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,57625,105000,58375"
)
tg (CPTG
uid 8988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8989,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,57300,110300,58700"
st "DOUT"
blo "106000,58500"
)
)
thePort (LogicalPort
decl (Decl
n "DOUT"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*92 (CptPort
uid 8990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,60625,127750,61375"
)
tg (CPTG
uid 8992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8993,0
va (VaSet
font "Verdana,12,0"
)
xt "119300,60300,126000,61700"
st "dataValid"
ju 2
blo "126000,61500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*93 (CptPort
uid 8994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,53625,127750,54375"
)
tg (CPTG
uid 8996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8997,0
va (VaSet
font "Verdana,12,0"
)
xt "119300,53300,126000,54700"
st "audioLeft"
ju 2
blo "126000,54500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*94 (CptPort
uid 8998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,56625,127750,57375"
)
tg (CPTG
uid 9000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9001,0
va (VaSet
font "Verdana,12,0"
)
xt "117700,56300,126000,57700"
st "audioRight"
ju 2
blo "126000,57500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioRight"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*95 (CptPort
uid 9002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9003,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113625,51250,114375,52000"
)
tg (CPTG
uid 9004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9005,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "113300,53000,114700,55400"
st "lr2"
ju 2
blo "114500,53000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lr2"
t "std_ulogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 9007,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,52000,127000,65000"
)
oxt "15000,20000,37000,33000"
ttg (MlTextGroup
uid 9008,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 9009,0
va (VaSet
font "Verdana,9,1"
)
xt "107850,48000,112250,49200"
st "Splitter"
blo "107850,49000"
tm "BdLibraryNameMgr"
)
*97 (Text
uid 9010,0
va (VaSet
font "Verdana,9,1"
)
xt "107850,49200,114150,50400"
st "iisDecoder"
blo "107850,50200"
tm "CptNameMgr"
)
*98 (Text
uid 9011,0
va (VaSet
font "Verdana,9,1"
)
xt "107850,50400,109550,51600"
st "I0"
blo "107850,51400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9012,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9013,0
text (MLText
uid 9014,0
va (VaSet
font "Courier New,8,0"
)
xt "115000,50200,140000,51000"
st "DATA_WIDTH = DATA_IN_WIDTH_T    ( positive )  
"
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_IN_WIDTH_T"
)
]
)
viewicon (ZoomableIcon
uid 9015,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,63250,106750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*99 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "68000,66000,76250,66000"
pts [
"76250,66000"
"68000,66000"
]
)
start &66
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,64600,77100,66000"
st "reset"
blo "73000,65800"
tm "WireNameMgr"
)
)
on &1
)
*100 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "68000,64000,76250,64000"
pts [
"76250,64000"
"68000,64000"
]
)
start &65
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,62600,76800,64000"
st "clock"
blo "73000,63800"
tm "WireNameMgr"
)
)
on &2
)
*101 (Wire
uid 5950,0
shape (OrthoPolyLine
uid 5951,0
va (VaSet
vasetType 3
)
xt "63750,54000,76250,56000"
pts [
"63750,54000"
"70000,54000"
"70000,56000"
"76250,56000"
]
)
start &43
end &68
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5953,0
va (VaSet
font "Verdana,12,0"
)
xt "65750,52600,70950,54000"
st "SCK_in"
blo "65750,53800"
tm "WireNameMgr"
)
)
on &30
)
*102 (Wire
uid 5956,0
shape (OrthoPolyLine
uid 5957,0
va (VaSet
vasetType 3
)
xt "63750,54000,76250,56000"
pts [
"63750,56000"
"70000,56000"
"70000,54000"
"76250,54000"
]
)
start &40
end &69
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5959,0
va (VaSet
font "Verdana,12,0"
)
xt "65750,54600,71950,56000"
st "DOUT_in"
blo "65750,55800"
tm "WireNameMgr"
)
)
on &31
)
*103 (Wire
uid 5962,0
shape (OrthoPolyLine
uid 5963,0
va (VaSet
vasetType 3
)
xt "63750,58000,76250,58000"
pts [
"63750,58000"
"76250,58000"
]
)
start &41
end &71
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5965,0
va (VaSet
font "Verdana,12,0"
)
xt "65750,56600,71650,58000"
st "LRCK_in"
blo "65750,57800"
tm "WireNameMgr"
)
)
on &32
)
*104 (Wire
uid 6007,0
shape (OrthoPolyLine
uid 6008,0
va (VaSet
vasetType 3
)
xt "4000,51000,36250,88000"
pts [
"36250,51000"
"4000,51000"
"4000,88000"
]
)
start &38
end &14
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 6011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6012,0
va (VaSet
font "Verdana,12,0"
)
xt "30250,49600,35450,51000"
st "CLKI2s"
blo "30250,50800"
tm "WireNameMgr"
)
)
on &18
)
*105 (Wire
uid 6067,0
optionalChildren [
*106 (BdJunction
uid 6160,0
ps "OnConnectorStrategy"
shape (Circle
uid 6161,0
va (VaSet
vasetType 1
)
xt "31600,65600,32400,66400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6068,0
va (VaSet
vasetType 3
)
xt "30750,66000,36250,66000"
pts [
"30750,66000"
"36250,66000"
]
)
start &20
end &39
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6070,0
va (VaSet
font "Verdana,12,0"
)
xt "31750,64600,35550,66000"
st "clock"
blo "31750,65800"
tm "WireNameMgr"
)
)
on &2
)
*107 (Wire
uid 6073,0
optionalChildren [
*108 (BdJunction
uid 6168,0
ps "OnConnectorStrategy"
shape (Circle
uid 6169,0
va (VaSet
vasetType 1
)
xt "34600,68600,35400,69400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6074,0
va (VaSet
vasetType 3
)
xt "30750,69000,36250,69000"
pts [
"30750,69000"
"36250,69000"
]
)
start &21
end &42
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6076,0
va (VaSet
font "Verdana,12,0"
)
xt "31750,67600,35850,69000"
st "reset"
blo "31750,68800"
tm "WireNameMgr"
)
)
on &1
)
*109 (Wire
uid 6095,0
shape (OrthoPolyLine
uid 6096,0
va (VaSet
vasetType 3
)
xt "30750,62000,36250,62000"
pts [
"36250,62000"
"30750,62000"
]
)
start &44
end &22
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6098,0
va (VaSet
font "Verdana,12,0"
)
xt "30000,60600,36600,62000"
st "ShiftData"
blo "30000,61800"
tm "WireNameMgr"
)
)
on &27
)
*110 (Wire
uid 6101,0
shape (OrthoPolyLine
uid 6102,0
va (VaSet
vasetType 3
)
xt "14000,63000,17250,88000"
pts [
"17250,63000"
"14000,63000"
"14000,88000"
]
)
start &23
end &14
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 6105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6106,0
va (VaSet
font "Verdana,12,0"
)
xt "14250,61600,16650,63000"
st "en"
blo "14250,62800"
tm "WireNameMgr"
)
)
on &28
)
*111 (Wire
uid 6154,0
shape (OrthoPolyLine
uid 6155,0
va (VaSet
vasetType 3
)
xt "32000,66000,32000,88000"
pts [
"32000,88000"
"32000,66000"
]
)
start &14
end &106
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6159,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "30600,83000,32000,86800"
st "clock"
blo "31800,86800"
tm "WireNameMgr"
)
)
on &2
)
*112 (Wire
uid 6162,0
shape (OrthoPolyLine
uid 6163,0
va (VaSet
vasetType 3
)
xt "35000,69000,35000,88000"
pts [
"35000,88000"
"35000,69000"
]
)
start &14
end &108
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6167,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "33600,83000,35000,87100"
st "reset"
blo "34800,87100"
tm "WireNameMgr"
)
)
on &1
)
*113 (Wire
uid 6319,0
shape (OrthoPolyLine
uid 6320,0
va (VaSet
vasetType 3
)
xt "93750,56000,104250,56000"
pts [
"93750,56000"
"104250,56000"
]
)
start &70
end &90
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 6321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6322,0
va (VaSet
font "Verdana,12,0"
)
xt "98000,54600,104100,56000"
st "CLK_out"
blo "98000,55800"
tm "WireNameMgr"
)
)
on &33
)
*114 (Wire
uid 6325,0
shape (OrthoPolyLine
uid 6326,0
va (VaSet
vasetType 3
)
xt "93750,54000,104250,58000"
pts [
"93750,54000"
"99000,54000"
"99000,58000"
"104250,58000"
]
)
start &67
end &91
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 6327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6328,0
va (VaSet
font "Verdana,12,0"
)
xt "98000,56600,104700,58000"
st "Data_out"
blo "98000,57800"
tm "WireNameMgr"
)
)
on &34
)
*115 (Wire
uid 6331,0
shape (OrthoPolyLine
uid 6332,0
va (VaSet
vasetType 3
)
xt "93750,54000,104250,58000"
pts [
"93750,58000"
"99000,58000"
"99000,54000"
"104250,54000"
]
)
start &72
end &89
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6336,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,52600,105900,54000"
st "LRCK_out"
blo "99000,53800"
tm "WireNameMgr"
)
)
on &35
)
*116 (Wire
uid 6337,0
shape (OrthoPolyLine
uid 6338,0
va (VaSet
vasetType 3
)
xt "99000,61000,104250,61000"
pts [
"104250,61000"
"99000,61000"
]
)
start &88
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6344,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,59600,104800,61000"
st "clock"
blo "101000,60800"
tm "WireNameMgr"
)
)
on &2
)
*117 (Wire
uid 6345,0
shape (OrthoPolyLine
uid 6346,0
va (VaSet
vasetType 3
)
xt "99000,63000,104250,63000"
pts [
"104250,63000"
"99000,63000"
]
)
start &87
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6352,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,61600,105100,63000"
st "reset"
blo "101000,62800"
tm "WireNameMgr"
)
)
on &1
)
*118 (Wire
uid 6443,0
shape (OrthoPolyLine
uid 6444,0
va (VaSet
vasetType 3
)
xt "127750,60000,140250,61000"
pts [
"127750,61000"
"134000,61000"
"134000,60000"
"140250,60000"
]
)
start &92
end &56
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6446,0
va (VaSet
font "Verdana,12,0"
)
xt "129000,59600,135700,61000"
st "dataValid"
blo "129000,60800"
tm "WireNameMgr"
)
)
on &29
)
*119 (Wire
uid 6659,0
shape (OrthoPolyLine
uid 6660,0
va (VaSet
vasetType 3
)
xt "133000,62000,140250,62000"
pts [
"140250,62000"
"133000,62000"
]
)
start &54
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6666,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,60600,140800,62000"
st "clock"
blo "137000,61800"
tm "WireNameMgr"
)
)
on &2
)
*120 (Wire
uid 6667,0
shape (OrthoPolyLine
uid 6668,0
va (VaSet
vasetType 3
)
xt "133000,64000,140250,64000"
pts [
"140250,64000"
"133000,64000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6674,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,62600,141100,64000"
st "reset"
blo "137000,63800"
tm "WireNameMgr"
)
)
on &1
)
*121 (Wire
uid 8231,0
shape (OrthoPolyLine
uid 8232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "127750,54000,140250,54000"
pts [
"127750,54000"
"140250,54000"
]
)
start &93
end &50
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8234,0
va (VaSet
font "Verdana,12,0"
)
xt "129750,52600,136450,54000"
st "audioLeft"
blo "129750,53800"
tm "WireNameMgr"
)
)
on &60
)
*122 (Wire
uid 8237,0
shape (OrthoPolyLine
uid 8238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "127750,57000,140250,57000"
pts [
"127750,57000"
"140250,57000"
]
)
start &94
end &51
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8240,0
va (VaSet
font "Verdana,12,0"
)
xt "129750,55600,138050,57000"
st "audioRight"
blo "129750,56800"
tm "WireNameMgr"
)
)
on &61
)
*123 (Wire
uid 8243,0
shape (OrthoPolyLine
uid 8244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162750,56000,168000,56000"
pts [
"162750,56000"
"168000,56000"
]
)
start &52
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8248,0
va (VaSet
font "Verdana,12,0"
)
xt "164750,54600,174250,56000"
st "audio_L_out"
blo "164750,55800"
tm "WireNameMgr"
)
)
on &62
)
*124 (Wire
uid 8251,0
shape (OrthoPolyLine
uid 8252,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "162750,59000,168000,59000"
pts [
"162750,59000"
"168000,59000"
]
)
start &53
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8256,0
va (VaSet
font "Verdana,12,0"
)
xt "164750,57600,174350,59000"
st "audio_R_out"
blo "164750,58800"
tm "WireNameMgr"
)
)
on &63
)
*125 (Wire
uid 8564,0
shape (OrthoPolyLine
uid 8565,0
va (VaSet
vasetType 3
)
xt "47000,84000,47000,88000"
pts [
"47000,88000"
"47000,84000"
]
)
start &14
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8571,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "45600,84000,47000,87400"
st "sig0"
blo "46800,87400"
tm "WireNameMgr"
)
)
on &81
)
*126 (Wire
uid 8574,0
shape (OrthoPolyLine
uid 8575,0
va (VaSet
vasetType 3
)
xt "52000,84000,52000,88000"
pts [
"52000,88000"
"52000,84000"
]
)
start &14
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8581,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "50600,84000,52000,87400"
st "sig1"
blo "51800,87400"
tm "WireNameMgr"
)
)
on &82
)
*127 (Wire
uid 8584,0
shape (OrthoPolyLine
uid 8585,0
va (VaSet
vasetType 3
)
xt "57000,84000,57000,88000"
pts [
"57000,88000"
"57000,84000"
]
)
start &14
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8591,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "55600,84000,57000,87400"
st "sig2"
blo "56800,87400"
tm "WireNameMgr"
)
)
on &83
)
*128 (Wire
uid 8594,0
shape (OrthoPolyLine
uid 8595,0
va (VaSet
vasetType 3
)
xt "62000,84000,62000,88000"
pts [
"62000,88000"
"62000,84000"
]
)
start &14
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8601,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "60600,84000,62000,87400"
st "sig3"
blo "61800,87400"
tm "WireNameMgr"
)
)
on &84
)
*129 (Wire
uid 8602,0
shape (OrthoPolyLine
uid 8603,0
va (VaSet
vasetType 3
)
xt "83000,45000,83000,49250"
pts [
"83000,49250"
"83000,45000"
]
)
start &74
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8609,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "81600,45000,83000,48400"
st "sig1"
blo "82800,48400"
tm "WireNameMgr"
)
)
on &82
)
*130 (Wire
uid 8610,0
shape (OrthoPolyLine
uid 8611,0
va (VaSet
vasetType 3
)
xt "85000,45000,85000,49250"
pts [
"85000,49250"
"85000,45000"
]
)
start &75
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8617,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "83600,45000,85000,48400"
st "sig2"
blo "84800,48400"
tm "WireNameMgr"
)
)
on &83
)
*131 (Wire
uid 8618,0
shape (OrthoPolyLine
uid 8619,0
va (VaSet
vasetType 3
)
xt "87000,45000,87000,49250"
pts [
"87000,49250"
"87000,45000"
]
)
start &76
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8625,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "85600,45000,87000,48400"
st "sig3"
blo "86800,48400"
tm "WireNameMgr"
)
)
on &84
)
*132 (Wire
uid 8626,0
shape (OrthoPolyLine
uid 8627,0
va (VaSet
vasetType 3
)
xt "81000,45000,81000,49250"
pts [
"81000,49250"
"81000,45000"
]
)
start &73
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8633,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "79600,45000,81000,48400"
st "sig0"
blo "80800,48400"
tm "WireNameMgr"
)
)
on &81
)
*133 (Wire
uid 8717,0
optionalChildren [
*134 (BdJunction
uid 8727,0
ps "OnConnectorStrategy"
shape (Circle
uid 8728,0
va (VaSet
vasetType 1
)
xt "30600,53600,31400,54400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,54000,36250,88000"
pts [
"9000,88000"
"9000,54000"
"36250,54000"
]
)
start &14
end &45
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8722,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "7600,81700,9000,87300"
st "audioIn"
blo "8800,87300"
tm "WireNameMgr"
)
)
on &85
)
*135 (Wire
uid 8723,0
shape (OrthoPolyLine
uid 8724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,54000,36250,57000"
pts [
"36250,57000"
"31000,57000"
"31000,54000"
]
)
start &37
end &134
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8726,0
va (VaSet
font "Verdana,12,0"
)
xt "29250,55600,34850,57000"
st "audioIn"
blo "29250,56800"
tm "WireNameMgr"
)
)
on &85
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *136 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
uid 1297,0
va (VaSet
font "Verdana,9,1"
)
xt "-7000,19600,600,20800"
st "Package List"
blo "-7000,20600"
)
*138 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,20800,10500,29200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;
LIBRARY Common;
USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*140 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*141 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*142 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*143 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*144 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*145 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1066"
viewArea "51964,26068,180632,95228"
cachedDiagramExtent "-7000,0,174350,113000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 9015,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "150,900,4150,2100"
st "Panel0"
blo "150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1500,2550,6900,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*147 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*148 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1500,4950,3200,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*150 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,8600,5400"
st "MWComponent"
blo "-100,5200"
)
*151 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,2550,3750,3750"
st "Library"
blo "-350,3550"
tm "BdLibraryNameMgr"
)
*153 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3750,7650,4950"
st "SaComponent"
blo "-350,4750"
tm "CptNameMgr"
)
*154 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4950,1350,6150"
st "I0"
blo "-350,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-850,2550,3250,3750"
st "Library"
blo "-850,3550"
)
*156 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-850,3750,8150,4950"
st "VhdlComponent"
blo "-850,4750"
)
*157 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-850,4950,850,6150"
st "I0"
blo "-850,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1600,2550,2500,3750"
st "Library"
blo "-1600,3550"
)
*159 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1600,3750,8700,4950"
st "VerilogComponent"
blo "-1600,4750"
)
*160 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1600,4950,100,6150"
st "I0"
blo "-1600,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2950,3400,5350,4600"
st "eb1"
blo "2950,4400"
tm "HdlTextNameMgr"
)
*162 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2950,4600,4150,5800"
st "1"
blo "2950,5600"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,200,4700,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1400,1500,2600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,9600,2400"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1500,15550,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*164 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1500,9200,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "-150,300,1250,1500"
st "1"
blo "-150,1300"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*166 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "-6000,26600,1400,27800"
st "Declarations"
blo "-6000,27600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "-6000,27800,-2300,29000"
st "Ports:"
blo "-6000,28800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "-6000,27800,-800,29000"
st "Pre User:"
blo "-6000,28800"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-4000,29000,24400,36200"
st "constant CLOCK_FREQUENCY: real := 66.0E6;
constant SAMPLING_FREQUENCY: real := 2.0E6;
constant DATA_WIDTH_T : positive := 24;
constant COEFF_BIT_NB : positive := 32;
constant FILTER_TAP_NB : positive := 49;
constant DATA_IN_WIDTH_T : positive := 32;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "-6000,27800,3500,29000"
st "Diagram Signals:"
blo "-6000,28800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "-6000,27800,400,29000"
st "Post User:"
blo "-6000,28800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-4000,42200,-4000,42200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 83,0
usingSuid 1
emptyRow *167 (LEmptyRow
)
uid 2387,0
optionalChildren [
*168 (RefLabelRowHdr
)
*169 (TitleRowHdr
)
*170 (FilterRowHdr
)
*171 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*172 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*173 (GroupColHdr
tm "GroupColHdrMgr"
)
*174 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*175 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*176 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*177 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*178 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*179 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 2364,0
)
*181 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 2366,0
)
*182 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "CLKI2s"
t "std_uLogic"
o 7
suid 39,0
)
)
uid 6029,0
)
*183 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ShiftData"
t "std_ulogic"
o 8
suid 43,0
)
)
uid 6107,0
)
*184 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "en"
t "std_logic"
o 9
suid 44,0
)
)
uid 6109,0
)
*185 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataValid"
t "std_ulogic"
o 15
suid 57,0
)
)
uid 6467,0
)
*186 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SCK_in"
t "std_ulogic"
o 3
suid 62,0
)
)
uid 7022,0
)
*187 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DOUT_in"
t "std_ulogic"
o 4
suid 63,0
)
)
uid 7024,0
)
*188 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "LRCK_in"
t "std_ulogic"
o 5
suid 64,0
)
)
uid 7026,0
)
*189 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK_out"
t "std_uLogic"
o 10
suid 65,0
)
)
uid 7034,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Data_out"
t "std_uLogic"
o 11
suid 66,0
)
)
uid 7036,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LRCK_out"
t "std_ulogic"
o 12
suid 67,0
)
)
uid 7038,0
)
*192 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 14
suid 74,0
)
)
uid 8257,0
)
*193 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 15
suid 75,0
)
)
uid 8259,0
)
*194 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_L_out"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 16
suid 76,0
)
)
uid 8261,0
)
*195 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_IN_WIDTH_T-1 DOWNTO 0)"
o 17
suid 77,0
)
)
uid 8263,0
)
*196 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sig0"
t "std_ulogic"
o 18
suid 78,0
)
)
uid 8634,0
)
*197 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sig1"
t "std_ulogic"
o 19
suid 79,0
)
)
uid 8636,0
)
*198 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sig2"
t "std_ulogic"
o 20
suid 80,0
)
)
uid 8638,0
)
*199 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sig3"
t "std_ulogic"
o 21
suid 81,0
)
)
uid 8640,0
)
*200 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioIn"
t "signed"
b "(DATA_WIDTH_T-1 DOWNTO 0)"
o 21
suid 83,0
)
)
uid 8731,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2400,0
optionalChildren [
*201 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *202 (MRCItem
litem &167
pos 21
dimension 20
)
uid 2402,0
optionalChildren [
*203 (MRCItem
litem &168
pos 0
dimension 20
uid 2403,0
)
*204 (MRCItem
litem &169
pos 1
dimension 23
uid 2404,0
)
*205 (MRCItem
litem &170
pos 2
hidden 1
dimension 20
uid 2405,0
)
*206 (MRCItem
litem &180
pos 0
dimension 20
uid 2365,0
)
*207 (MRCItem
litem &181
pos 1
dimension 20
uid 2367,0
)
*208 (MRCItem
litem &182
pos 2
dimension 20
uid 6030,0
)
*209 (MRCItem
litem &183
pos 3
dimension 20
uid 6108,0
)
*210 (MRCItem
litem &184
pos 4
dimension 20
uid 6110,0
)
*211 (MRCItem
litem &185
pos 5
dimension 20
uid 6468,0
)
*212 (MRCItem
litem &186
pos 6
dimension 20
uid 7023,0
)
*213 (MRCItem
litem &187
pos 7
dimension 20
uid 7025,0
)
*214 (MRCItem
litem &188
pos 8
dimension 20
uid 7027,0
)
*215 (MRCItem
litem &189
pos 9
dimension 20
uid 7035,0
)
*216 (MRCItem
litem &190
pos 10
dimension 20
uid 7037,0
)
*217 (MRCItem
litem &191
pos 11
dimension 20
uid 7039,0
)
*218 (MRCItem
litem &192
pos 12
dimension 20
uid 8258,0
)
*219 (MRCItem
litem &193
pos 13
dimension 20
uid 8260,0
)
*220 (MRCItem
litem &194
pos 14
dimension 20
uid 8262,0
)
*221 (MRCItem
litem &195
pos 15
dimension 20
uid 8264,0
)
*222 (MRCItem
litem &196
pos 16
dimension 20
uid 8635,0
)
*223 (MRCItem
litem &197
pos 17
dimension 20
uid 8637,0
)
*224 (MRCItem
litem &198
pos 18
dimension 20
uid 8639,0
)
*225 (MRCItem
litem &199
pos 19
dimension 20
uid 8641,0
)
*226 (MRCItem
litem &200
pos 20
dimension 20
uid 8732,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2406,0
optionalChildren [
*227 (MRCItem
litem &171
pos 0
dimension 20
uid 2407,0
)
*228 (MRCItem
litem &173
pos 1
dimension 50
uid 2408,0
)
*229 (MRCItem
litem &174
pos 2
dimension 100
uid 2409,0
)
*230 (MRCItem
litem &175
pos 3
dimension 50
uid 2410,0
)
*231 (MRCItem
litem &176
pos 4
dimension 100
uid 2411,0
)
*232 (MRCItem
litem &177
pos 5
dimension 100
uid 2412,0
)
*233 (MRCItem
litem &178
pos 6
dimension 50
uid 2413,0
)
*234 (MRCItem
litem &179
pos 7
dimension 80
uid 2414,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2401,0
vaOverrides [
]
)
]
)
uid 2386,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *235 (LEmptyRow
)
uid 2416,0
optionalChildren [
*236 (RefLabelRowHdr
)
*237 (TitleRowHdr
)
*238 (FilterRowHdr
)
*239 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*240 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*241 (GroupColHdr
tm "GroupColHdrMgr"
)
*242 (NameColHdr
tm "GenericNameColHdrMgr"
)
*243 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*244 (InitColHdr
tm "GenericValueColHdrMgr"
)
*245 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*246 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 2428,0
optionalChildren [
*247 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *248 (MRCItem
litem &235
pos 0
dimension 20
)
uid 2430,0
optionalChildren [
*249 (MRCItem
litem &236
pos 0
dimension 20
uid 2431,0
)
*250 (MRCItem
litem &237
pos 1
dimension 23
uid 2432,0
)
*251 (MRCItem
litem &238
pos 2
hidden 1
dimension 20
uid 2433,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2434,0
optionalChildren [
*252 (MRCItem
litem &239
pos 0
dimension 20
uid 2435,0
)
*253 (MRCItem
litem &241
pos 1
dimension 50
uid 2436,0
)
*254 (MRCItem
litem &242
pos 2
dimension 100
uid 2437,0
)
*255 (MRCItem
litem &243
pos 3
dimension 100
uid 2438,0
)
*256 (MRCItem
litem &244
pos 4
dimension 50
uid 2439,0
)
*257 (MRCItem
litem &245
pos 5
dimension 50
uid 2440,0
)
*258 (MRCItem
litem &246
pos 6
dimension 80
uid 2441,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2429,0
vaOverrides [
]
)
]
)
uid 2415,0
type 1
)
activeModelName "BlockDiag"
)
