

================================================================
== Vitis HLS Report for 'yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
================================================================
* Date:           Thu Feb 13 15:33:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     |                    Pipeline                    |
    |   min   |     max    |    min    |     max    | min |     max    |                      Type                      |
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+
    |        2|  4294836233|  20.000 ns|  42.948 sec|    1|  4294836226|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                                 |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |            Loop Name            |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +---------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |        0|  4294836231|         8|          1|          1|  0 ~ 4294836225|       yes|
        +---------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 11 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 17 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln30"   --->   Operation 18 'read' 'mul_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln60 = store i16 0, i16 %x" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 20 'store' 'store_ln60' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln60 = store i16 0, i16 %y" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 21 'store' 'store_ln60' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln75 = icmp_eq  i32 %indvar_flatten_load, i32 %mul_ln30_read" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 24 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln75_1 = add i32 %indvar_flatten_load, i32 1" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 25 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc83.i.loopexit, void %rgb2yuv.exit.loopexit.exitStub" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 26 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln75 = store i32 %add_ln75_1, i32 %indvar_flatten" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 27 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [yuv_filter.c:78->yuv_filter.c:49]   --->   Operation 28 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 29 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.07ns)   --->   "%add_ln75 = add i16 %x_load, i16 1" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 30 'add' 'add_ln75' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%icmp_ln78 = icmp_eq  i16 %y_load, i16 %height_read" [yuv_filter.c:78->yuv_filter.c:49]   --->   Operation 31 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%select_ln60 = select i1 %icmp_ln78, i16 0, i16 %y_load" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 32 'select' 'select_ln60' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%select_ln75 = select i1 %icmp_ln78, i16 %add_ln75, i16 %x_load" [yuv_filter.c:75->yuv_filter.c:49]   --->   Operation 33 'select' 'select_ln75' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i16 %select_ln75" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 34 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln80, i10 0" [yuv_filter.c:78->yuv_filter.c:49]   --->   Operation 35 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i16 %select_ln75" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 36 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln80_1, i8 0" [yuv_filter.c:78->yuv_filter.c:49]   --->   Operation 37 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_1 = add i22 %p_shl4, i22 %p_shl5" [yuv_filter.c:78->yuv_filter.c:49]   --->   Operation 38 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i16 %select_ln60" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 39 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln80 = add i22 %add_ln78_1, i22 %zext_ln80" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 40 'add' 'add_ln80' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (2.07ns)   --->   "%add_ln78 = add i16 %select_ln60, i16 1" [yuv_filter.c:78->yuv_filter.c:49]   --->   Operation 41 'add' 'add_ln78' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln60 = store i16 %select_ln75, i16 %x" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 42 'store' 'store_ln60' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln60 = store i16 %add_ln78, i16 %y" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 43 'store' 'store_ln60' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i22 %add_ln80" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 44 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln80_1" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 45 'getelementptr' 'in_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln80_1" [yuv_filter.c:82->yuv_filter.c:49]   --->   Operation 46 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 47 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:82->yuv_filter.c:49]   --->   Operation 48 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln80_1" [yuv_filter.c:81->yuv_filter.c:49]   --->   Operation 49 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:80->yuv_filter.c:49]   --->   Operation 50 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 51 [2/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:81->yuv_filter.c:49]   --->   Operation 51 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:82->yuv_filter.c:49]   --->   Operation 52 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %R" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 53 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i8 %B" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 54 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [3/3] (1.05ns) (grouped into DSP with root node add_ln83_1)   --->   "%mul_ln83 = mul i13 %zext_ln83_2, i13 25" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 55 'mul' 'mul_ln83' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84_1 = mul i15 %zext_ln83, i15 32730" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 56 'mul' 'mul_ln84_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [3/3] (1.05ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i15 %zext_ln83, i15 122" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 57 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/2] ( I:3.25ns O:3.25ns )   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:81->yuv_filter.c:49]   --->   Operation 58 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 59 [2/3] (1.05ns) (grouped into DSP with root node add_ln83_1)   --->   "%mul_ln83 = mul i13 %zext_ln83_2, i13 25" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 59 'mul' 'mul_ln83' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [2/3] (1.05ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84_1 = mul i15 %zext_ln83, i15 32730" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 60 'mul' 'mul_ln84_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [2/3] (1.05ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i15 %zext_ln83, i15 122" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 61 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i8 %G" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 62 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %G, i7 0" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i15 %tmp" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 64 'zext' 'zext_ln83_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.94ns)   --->   "%add_ln83_3 = add i16 %zext_ln83_3, i16 %zext_ln83_1" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 65 'add' 'add_ln83_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln83_1)   --->   "%mul_ln83 = mul i13 %zext_ln83_2, i13 25" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 66 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln83_1 = add i13 %mul_ln83, i13 128" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 67 'add' 'add_ln83_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 68 [1/1] (4.17ns)   --->   "%mul_ln84 = mul i16 %zext_ln83_1, i16 65462" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 68 'mul' 'mul_ln84' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %B, i7 0" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 69 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %B, i4 0" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 70 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i12 %tmp_10" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 71 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84 = sub i15 %p_shl8, i15 %zext_ln84_1" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 72 'sub' 'sub_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84_1 = mul i15 %zext_ln83, i15 32730" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 73 'mul' 'mul_ln84_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%sext_ln84 = sext i15 %mul_ln84_1" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 74 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84 = add i16 %sext_ln84, i16 %mul_ln84" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 75 'add' 'add_ln84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i15 %sub_ln84, i15 128" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 76 'add' 'add_ln84_1' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (4.17ns)   --->   "%mul_ln85 = mul i16 %zext_ln83_1, i16 65442" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 77 'mul' 'mul_ln85' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i12 %tmp_10" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 78 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.54ns)   --->   "%sub_ln85 = sub i14 0, i14 %zext_ln85_1" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 79 'sub' 'sub_ln85' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %B, i1 0" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 80 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i9 %tmp_11" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 81 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85_1 = sub i14 %sub_ln85, i14 %zext_ln85_2" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 82 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i15 %zext_ln83, i15 122" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 83 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node add_ln85)   --->   "%zext_ln85 = zext i15 %mul_ln85_1" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 84 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i16 %zext_ln85, i16 %mul_ln85" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 85 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln85_1 = add i14 %sub_ln85_1, i14 128" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 86 'add' 'add_ln85_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %R, i6 0" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 87 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i14 %tmp_8" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 88 'zext' 'zext_ln83_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 89 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln83_7 = zext i9 %tmp_9" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 90 'zext' 'zext_ln83_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.81ns)   --->   "%add_ln83_4 = add i15 %zext_ln83_4, i15 %zext_ln83_7" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 91 'add' 'add_ln83_4' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i15 %add_ln83_4" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 92 'zext' 'zext_ln83_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83 = add i16 %zext_ln83_5, i16 %add_ln83_3" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 93 'add' 'add_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln83_1 = add i13 %mul_ln83, i13 128" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 94 'add' 'add_ln83_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i13 %add_ln83_1" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 95 'zext' 'zext_ln83_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln83_2 = add i16 %zext_ln83_6, i16 %add_ln83" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 96 'add' 'add_ln83_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln83_2, i32 8, i32 15" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 97 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84 = add i16 %sext_ln84, i16 %mul_ln84" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 98 'add' 'add_ln84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i15 %add_ln84_1" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 99 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.07ns)   --->   "%add_ln84_2 = add i16 %zext_ln84, i16 %add_ln84" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 100 'add' 'add_ln84_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln84_2, i32 15" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 101 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%part_sel3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln84_2, i32 8, i32 14" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 102 'partselect' 'part_sel3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i16 %zext_ln85, i16 %mul_ln85" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 103 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i14 %add_ln85_1" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 104 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.07ns)   --->   "%add_ln85_2 = add i16 %sext_ln85, i16 %add_ln85" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 105 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln85_2, i32 15" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 106 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%part_sel = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln85_2, i32 8, i32 14" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 107 'partselect' 'part_sel' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4294836225, i64 1073676289"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch1_addr = getelementptr i8 %p_yuv_channels_ch1, i64 0, i64 %zext_ln80_1" [yuv_filter.c:86->yuv_filter.c:49]   --->   Operation 110 'getelementptr' 'p_yuv_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch2_addr = getelementptr i8 %p_yuv_channels_ch2, i64 0, i64 %zext_ln80_1" [yuv_filter.c:87->yuv_filter.c:49]   --->   Operation 111 'getelementptr' 'p_yuv_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%p_yuv_channels_ch3_addr = getelementptr i8 %p_yuv_channels_ch3, i64 0, i64 %zext_ln80_1" [yuv_filter.c:88->yuv_filter.c:49]   --->   Operation 112 'getelementptr' 'p_yuv_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [yuv_filter.c:60->yuv_filter.c:49]   --->   Operation 113 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.91ns)   --->   "%Y = add i8 %trunc_ln, i8 16" [yuv_filter.c:83->yuv_filter.c:49]   --->   Operation 114 'add' 'Y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.97ns)   --->   "%xor_ln84 = xor i1 %bit_sel1, i1 1" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 115 'xor' 'xor_ln84' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%U = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln84, i7 %part_sel3" [yuv_filter.c:84->yuv_filter.c:49]   --->   Operation 116 'bitconcatenate' 'U' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.97ns)   --->   "%xor_ln85 = xor i1 %bit_sel, i1 1" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 117 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%V = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln85, i7 %part_sel" [yuv_filter.c:85->yuv_filter.c:49]   --->   Operation 118 'bitconcatenate' 'V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln86 = store i8 %Y, i22 %p_yuv_channels_ch1_addr" [yuv_filter.c:86->yuv_filter.c:49]   --->   Operation 119 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 120 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln87 = store i8 %U, i22 %p_yuv_channels_ch2_addr" [yuv_filter.c:87->yuv_filter.c:49]   --->   Operation 120 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 121 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln88 = store i8 %V, i22 %p_yuv_channels_ch3_addr" [yuv_filter.c:88->yuv_filter.c:49]   --->   Operation 121 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc.i" [yuv_filter.c:78->yuv_filter.c:49]   --->   Operation 122 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [17]  (1.588 ns)
	'load' operation 32 bit ('indvar_flatten_load', yuv_filter.c:75->yuv_filter.c:49) on local variable 'indvar_flatten' [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', yuv_filter.c:75->yuv_filter.c:49) [23]  (2.552 ns)
	'store' operation 0 bit ('store_ln75', yuv_filter.c:75->yuv_filter.c:49) of variable 'add_ln75_1', yuv_filter.c:75->yuv_filter.c:49 on local variable 'indvar_flatten' [107]  (1.588 ns)

 <State 2>: 6.960ns
The critical path consists of the following:
	'load' operation 16 bit ('y_load', yuv_filter.c:78->yuv_filter.c:49) on local variable 'y', yuv_filter.c:60->yuv_filter.c:49 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln78', yuv_filter.c:78->yuv_filter.c:49) [32]  (2.077 ns)
	'select' operation 16 bit ('select_ln60', yuv_filter.c:60->yuv_filter.c:49) [33]  (0.805 ns)
	'add' operation 22 bit ('add_ln80', yuv_filter.c:80->yuv_filter.c:49) [41]  (4.079 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 22 bit ('in_channels_ch1_addr', yuv_filter.c:80->yuv_filter.c:49) [43]  (0.000 ns)
	'load' operation 8 bit ('R', yuv_filter.c:80->yuv_filter.c:49) on array 'in_channels_ch1' [50]  (3.254 ns)

 <State 4>: 4.304ns
The critical path consists of the following:
	'load' operation 8 bit ('B', yuv_filter.c:82->yuv_filter.c:49) on array 'in_channels_ch3' [52]  (3.254 ns)
	'mul' operation 13 bit of DSP[67] ('mul_ln83', yuv_filter.c:83->yuv_filter.c:49) [59]  (1.050 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('G', yuv_filter.c:81->yuv_filter.c:49) on array 'in_channels_ch2' [51]  (3.254 ns)

 <State 6>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln84', yuv_filter.c:84->yuv_filter.c:49) [72]  (4.170 ns)
	'add' operation 16 bit of DSP[79] ('add_ln84', yuv_filter.c:84->yuv_filter.c:49) [79]  (2.100 ns)

 <State 7>: 6.003ns
The critical path consists of the following:
	'add' operation 13 bit of DSP[67] ('add_ln83_1', yuv_filter.c:83->yuv_filter.c:49) [67]  (2.100 ns)
	'add' operation 16 bit ('add_ln83_2', yuv_filter.c:83->yuv_filter.c:49) [69]  (3.903 ns)

 <State 8>: 5.169ns
The critical path consists of the following:
	'add' operation 8 bit ('Y', yuv_filter.c:83->yuv_filter.c:49) [71]  (1.915 ns)
	'store' operation 0 bit ('store_ln86', yuv_filter.c:86->yuv_filter.c:49) of variable 'Y', yuv_filter.c:83->yuv_filter.c:49 on array 'p_yuv_channels_ch1' [103]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
