#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Aug  5 20:57:29 2025
# Process ID: 13728
# Current directory: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch
# Command line: vivado
# Log file: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/vivado.log
# Journal file: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/vivado.jou
# Running On: Aurora, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 24, Host memory: 66621 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/tools/Xilinx/Vivado/2023.2/scripts/Vivado_init.tcl'
130 Beta devices matching pattern found, 0 enabled.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madlink306/Desktop/antsdr_e200/my_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
open_bd_design {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - sys_rgmii
Adding component instance block -- user.org:user:axi_vcxo_ctrl:1.0 - axi_vcxo_ctrl
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'DMA_AXI_PROTOCOL_DEST' of cell '/axi_ad9361_dac_dma' is ignored
Adding component instance block -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding component instance block -- xilinx.com:module_ref:util_pulse_gen:1.0 - rate_gen
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_0
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_1
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_32
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - interp_slice
Adding component instance block -- analog.com:user:util_upack2:1.0 - tx_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'DMA_AXI_PROTOCOL_SRC' of cell '/axi_ad9361_adc_dma' is ignored
Adding component instance block -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_0
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_1
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - decim_slice
Adding component instance block -- analog.com:user:util_cpack2:1.0 - cpack
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_or
Adding component instance block -- analog.com:user:axi_tdd:1.0 - tdd_core
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tdd_ch_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tdd_ch_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tdd_ch_slice_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_inv
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_or_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_gp0_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- user.org:user:top:1.0 - top_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from block design file </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 9521.199 ; gain = 0.000 ; free physical = 40142 ; free virtual = 51698
update_compile_order -fileset sources_1
set_property name ctrl_mode [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 1192 3710} [get_bd_cells axi_gpio_0]
set_property name ctrl_enable [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins ctrl_enable/s_axi_aclk] [get_bd_pins sys_ps7/FCLK_CLK0]
connect_bd_net [get_bd_pins ctrl_enable/s_axi_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells ctrl_enable]
endgroup
set_property  ip_repo_paths  {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/library /home/madlink306/Desktop/antsdr_e200/my_ip_repo /home/madlink306/Desktop/antsdr_e200/antsdr_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madlink306/Desktop/antsdr_e200/my_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madlink306/Desktop/antsdr_e200/antsdr_ip'.
create_ip -name main -vendor user.org -library user -version 1.0 -module_name main_0
generate_target {instantiation_template} [get_files /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'main_0'...
catch { config_ip_cache -export [get_ips -all main_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_0
export_ip_user_files -of_objects [get_files /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci'
export_simulation -of_objects [get_files /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci] -directory /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.ip_user_files/sim_scripts -ip_user_files_dir /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.ip_user_files -ipstatic_source_dir /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/modelsim} {questa=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/questa} {xcelium=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/xcelium} {vcs=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/vcs} {riviera=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv user.org:user:main:1.0 main_0
endgroup
set_property location {4 1598 3263} [get_bd_cells main_0]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_intf_nets top_0_m_axis_data] [get_bd_cells top_0]
connect_bd_net [get_bd_pins ctrl_mode/gpio_io_o] [get_bd_pins main_0/mode]
WARNING: [BD 41-1306] The connection to interface pin </ctrl_mode/gpio_io_o> is being overridden by the user with net <ctrl_mode_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins ctrl_enable/gpio_io_o] [get_bd_pins main_0/block_enable]
WARNING: [BD 41-1306] The connection to interface pin </ctrl_enable/gpio_io_o> is being overridden by the user with net <ctrl_enable_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins main_0/l_clk] [get_bd_pins axi_ad9361/l_clk]
connect_bd_net [get_bd_pins main_0/proc_clk] [get_bd_pins sys_ps7/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins main_0/m_axis_data] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK2_PORT {1} \
  CONFIG.PCW_EN_CLK3_PORT {1} \
  CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {20} \
  CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {40} \
] [get_bd_cells sys_ps7]
endgroup
connect_bd_net [get_bd_pins sys_ps7/FCLK_CLK2] [get_bd_pins main_0/clk20]
connect_bd_net [get_bd_pins sys_ps7/FCLK_CLK3] [get_bd_pins main_0/clk40]
connect_bd_net [get_bd_pins main_0/aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins main_0/adc_data_i] [get_bd_pins rx_fir_decimator/data_out_0]
connect_bd_net [get_bd_pins main_0/adc_valid] [get_bd_pins rx_fir_decimator/data_out_1]
disconnect_bd_net /rx_fir_decimator_data_out_1 [get_bd_pins main_0/adc_valid]
connect_bd_net [get_bd_pins main_0/adc_valid] [get_bd_pins rx_fir_decimator/data_out_0]
disconnect_bd_net /rx_fir_decimator_data_out_0 [get_bd_pins main_0/adc_valid]
connect_bd_net [get_bd_pins main_0/adc_data_q] [get_bd_pins rx_fir_decimator/data_out_1]
connect_bd_net [get_bd_pins rx_fir_decimator/valid_out_0] [get_bd_pins main_0/adc_valid]
delete_bd_objs [get_bd_nets tx_fir_interpolator_data_out_0]
delete_bd_objs [get_bd_nets tx_fir_interpolator_data_out_1]
connect_bd_net [get_bd_pins axi_ad9361/dac_data_i0] [get_bd_pins main_0/dac_data_i]
connect_bd_net [get_bd_pins main_0/dac_data_q] [get_bd_pins axi_ad9361/dac_data_q0]
delete_bd_objs [get_bd_nets up_enable_1]
delete_bd_objs [get_bd_nets up_txnrx_1]
connect_bd_net [get_bd_pins axi_ad9361/up_enable] [get_bd_pins main_0/up_enable]
connect_bd_net [get_bd_pins axi_ad9361/up_txnrx] [get_bd_pins main_0/up_txnrx]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/sys_ps7/FCLK_CLK0 (100 MHz)} Clk_slave {/sys_ps7/FCLK_CLK0 (100 MHz)} Clk_xbar {/sys_ps7/FCLK_CLK0 (100 MHz)} Master {/sys_ps7/M_AXI_GP0} Slave {/ctrl_enable/S_AXI} ddr_seg {Auto} intc_ip {/axi_gp0_interconnect} master_apm {0}}  [get_bd_intf_pins ctrl_enable/S_AXI]
Slave segment '/ctrl_enable/S_AXI/Reg' is being assigned into address space '/sys_ps7/Data' at <0x4121_0000 [ 64K ]>.
validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1761] Reset pin '/main_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/main_0/clk20
/main_0/clk40

INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /logic_or_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
save_bd_design
Wrote  : </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/utils_1/imports/synth_1/system_top.dcp with file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/synth_1/system_top.dcp
reset_run system_sys_ps7_0_synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gp0_interconnect/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gp0_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ctrl_enable .
INFO: [BD 41-1029] Generation completed for the IP Integrator block main_0 .
Exporting to file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_gpio_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_main_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b1c2e753b7017356 to dir: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_sim_netlist.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_stub.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0.dcp to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_stub.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_sim_netlist.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b1c2e753b7017356.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpio_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 33a372e3c19b0a03 to dir: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/3/3/33a372e3c19b0a03/system_axi_gpio_0_0_stub.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/3/3/33a372e3c19b0a03/system_axi_gpio_0_0.dcp to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/3/3/33a372e3c19b0a03/system_axi_gpio_0_0_stub.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/3/3/33a372e3c19b0a03/system_axi_gpio_0_0_sim_netlist.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/3/3/33a372e3c19b0a03/system_axi_gpio_0_0_sim_netlist.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_sim_netlist.v
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_axi_gpio_0_1, cache-ID = 33a372e3c19b0a03.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ac01be5599b7bfa2 to dir: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_stub.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_sim_netlist.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_stub.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1.dcp to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_sim_netlist.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = ac01be5599b7bfa2.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_main_0_0
[Tue Aug  5 21:47:32 2025] Launched system_sys_ps7_0_synth_1, system_xbar_0_synth_1, system_main_0_0_synth_1, synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/system_sys_ps7_0_synth_1/runme.log
system_xbar_0_synth_1: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/system_xbar_0_synth_1/runme.log
system_main_0_0_synth_1: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/system_main_0_0_synth_1/runme.log
synth_1: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/synth_1/runme.log
[Tue Aug  5 21:47:33 2025] Launched impl_1...
Run output will be captured here: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 11287.391 ; gain = 1333.133 ; free physical = 34640 ; free virtual = 47567
set_property range 4K [get_bd_addr_segs {sys_ps7/Data/SEG_ctrl_enable_Reg}]
open_bd_design {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd}
save_bd_design
Wrote  : </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/utils_1/imports/synth_1/system_top.dcp with file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/synth_1/system_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 22
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1761] Reset pin '/main_0/aresetn' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/main_0/clk20
/main_0/clk40

INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /logic_or_1 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd> 
Verilog Output written to : /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gp0_interconnect/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gp0_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b1c2e753b7017356 to dir: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_sim_netlist.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_stub.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0.dcp to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_stub.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/b/1/b1c2e753b7017356/system_auto_pc_0_sim_netlist.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b1c2e753b7017356.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ac01be5599b7bfa2 to dir: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_stub.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_sim_netlist.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_stub.vhdl to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1.dcp to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/ipcache/a/c/ac01be5599b7bfa2/system_auto_pc_1_sim_netlist.v to /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = ac01be5599b7bfa2.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
[Tue Aug  5 21:55:31 2025] Launched system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/system_xbar_0_synth_1/runme.log
synth_1: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/synth_1/runme.log
[Tue Aug  5 21:55:31 2025] Launched impl_1...
Run output will be captured here: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 12239.574 ; gain = 952.184 ; free physical = 34236 ; free virtual = 47355
open_bd_design {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd}
write_hw_platform -fixed -include_bit -force -file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hw/system_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hw/system_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hw/system_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 22:15:14 2025...
