INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/digital_4_1/digital_4_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bits_binary_counter
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/verilog/digital_4_1/digital_4_1.srcs/sources_1/new/main.v:26]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/verilog/digital_4_1/digital_4_1.srcs/sources_1/new/main.v:29]
INFO: [VRFC 10-311] analyzing module eight_counter_with_initial_two
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/digital_4_1/digital_4_1.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/digital_4_1/digital_4_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
