/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [4:0] _02_;
  reg [4:0] _03_;
  wire [18:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [40:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  reg [9:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [21:0] celloutsig_0_43z;
  wire [17:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [45:0] celloutsig_0_47z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_60z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = !(celloutsig_0_1z ? celloutsig_0_12z[1] : celloutsig_0_20z);
  assign celloutsig_0_0z = ~(in_data[51] | in_data[47]);
  assign celloutsig_0_46z = ~(_00_ | celloutsig_0_37z[2]);
  assign celloutsig_1_16z = ~(celloutsig_1_2z[2] | celloutsig_1_13z);
  assign celloutsig_0_20z = ~(celloutsig_0_16z | celloutsig_0_17z);
  assign celloutsig_0_32z = ~(celloutsig_0_20z | celloutsig_0_24z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_6z) & celloutsig_0_4z[11]);
  assign celloutsig_1_1z = ~((in_data[162] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_41z = celloutsig_0_40z[5] ^ celloutsig_0_34z[0];
  assign celloutsig_0_45z = celloutsig_0_14z[26] ^ celloutsig_0_30z;
  assign celloutsig_0_24z = celloutsig_0_18z ^ celloutsig_0_6z;
  assign celloutsig_0_27z = celloutsig_0_8z ^ celloutsig_0_6z;
  assign celloutsig_1_13z = ~(celloutsig_1_9z ^ celloutsig_1_5z);
  assign celloutsig_0_43z = { celloutsig_0_35z[2], celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_34z } + { in_data[94:83], celloutsig_0_35z };
  assign celloutsig_1_19z = in_data[107:97] + { celloutsig_1_15z, celloutsig_1_12z, _01_[8:5], celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_0_14z = in_data[82:42] + { celloutsig_0_12z[4:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_22z = { in_data[58:49], celloutsig_0_17z } + { celloutsig_0_13z[15:6], celloutsig_0_17z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 5'h00;
    else _03_ <= _02_;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _23_ <= 4'h0;
    else _23_ <= celloutsig_1_7z[5:2];
  assign _01_[8:5] = _23_;
  reg [18:0] _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 19'h00000;
    else _24_ <= { celloutsig_0_13z[11:8], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_17z };
  assign { _04_[18:16], _00_, _02_, _04_[9:0] } = _24_;
  assign celloutsig_0_6z = { in_data[80:79], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } === { celloutsig_0_4z[10:1], celloutsig_0_2z };
  assign celloutsig_0_81z = { celloutsig_0_6z, _03_, celloutsig_0_7z, celloutsig_0_58z } >= { in_data[57:51], celloutsig_0_67z };
  assign celloutsig_0_10z = { in_data[54:40], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z } >= { in_data[46:36], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[141:138] > in_data[124:121];
  assign celloutsig_1_17z = { celloutsig_1_4z[0], celloutsig_1_5z, celloutsig_1_9z } > { in_data[113:112], celloutsig_1_12z };
  assign celloutsig_1_12z = { celloutsig_1_2z[3:2], celloutsig_1_5z } <= celloutsig_1_7z[12:10];
  assign celloutsig_0_85z = { celloutsig_0_47z[40:35], celloutsig_0_70z, celloutsig_0_81z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_45z, celloutsig_0_7z } && { celloutsig_0_80z[7:5], celloutsig_0_40z };
  assign celloutsig_1_15z = { celloutsig_1_7z[10:3], celloutsig_1_5z, celloutsig_1_3z } && { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_9z, _01_[8:5], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_21z = ! { celloutsig_0_13z[4:2], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_31z = ! { celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_33z = ! { celloutsig_0_22z[10:7], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_11z[13:3], celloutsig_0_11z[4], celloutsig_0_11z[1:0], celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_6z } < { in_data[174:171], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_4z[10:2], celloutsig_0_6z } < celloutsig_0_4z[12:3];
  assign celloutsig_0_30z = celloutsig_0_27z & ~(celloutsig_0_8z);
  assign celloutsig_0_34z = { celloutsig_0_12z[3:0], celloutsig_0_18z } * { _02_[0], _04_[9:6] };
  assign celloutsig_0_56z = celloutsig_0_38z[8:4] * { celloutsig_0_52z[4:1], celloutsig_0_24z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } * { celloutsig_1_4z[7:3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_14z[29:25] * celloutsig_0_4z[6:2];
  assign celloutsig_0_38z = celloutsig_0_11z[11] ? celloutsig_0_23z[9:0] : { celloutsig_0_11z[7:3], celloutsig_0_11z[4], celloutsig_0_11z[1], celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_32z };
  assign { celloutsig_0_11z[13:5], celloutsig_0_11z[3], celloutsig_0_11z[4], celloutsig_0_11z[1:0] } = celloutsig_0_7z ? { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_17z, 1'h1, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } : { celloutsig_0_4z[4], 1'h0, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z, 1'h0, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2:0], celloutsig_1_4z } != { celloutsig_1_4z[7:2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_23z = - { celloutsig_0_4z[12:5], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_42z = { celloutsig_0_21z, celloutsig_0_37z } | celloutsig_0_35z[7:1];
  assign celloutsig_1_4z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_2z } | in_data[175:168];
  assign celloutsig_0_17z = & in_data[67:64];
  assign celloutsig_0_86z = & { celloutsig_0_60z, celloutsig_0_46z, celloutsig_0_43z[21:16], celloutsig_0_27z, celloutsig_0_7z };
  assign celloutsig_1_0z = & in_data[170:157];
  assign celloutsig_1_9z = & { _01_[8:6], celloutsig_1_3z, in_data[170:157] };
  assign celloutsig_0_2z = & in_data[57:52];
  assign celloutsig_1_6z = in_data[107] & celloutsig_1_1z;
  assign celloutsig_0_18z = celloutsig_0_13z[10] & celloutsig_0_11z[13];
  assign celloutsig_0_26z = celloutsig_0_10z & celloutsig_0_18z;
  assign celloutsig_0_28z = | celloutsig_0_22z[10:1];
  assign celloutsig_0_58z = ^ { celloutsig_0_56z[4:3], celloutsig_0_25z };
  assign celloutsig_0_73z = ^ { celloutsig_0_13z[14:4], celloutsig_0_15z, celloutsig_0_34z };
  assign celloutsig_0_8z = ^ { celloutsig_0_4z[2:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_1z = ^ in_data[30:18];
  assign celloutsig_0_37z = { celloutsig_0_18z, celloutsig_0_15z } >> celloutsig_0_23z[8:3];
  assign celloutsig_0_52z = { celloutsig_0_44z[14:9], celloutsig_0_24z } >> celloutsig_0_44z[7:1];
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z[13:3], celloutsig_0_11z[4], celloutsig_0_11z[1:0], celloutsig_0_2z } >> { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z[13:3], celloutsig_0_11z[4], celloutsig_0_11z[1:0] };
  assign celloutsig_0_4z = { in_data[48:37], celloutsig_0_2z } << { in_data[78:69], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_38z, celloutsig_0_32z } >> celloutsig_0_22z;
  assign celloutsig_0_44z = { celloutsig_0_13z[13], celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_10z } >> { celloutsig_0_35z[7:1], celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_12z = { celloutsig_0_4z[5:4], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z } >> { celloutsig_0_11z[9:6], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[151:149], celloutsig_1_0z } <<< { in_data[172:170], celloutsig_1_1z };
  assign celloutsig_0_60z = { celloutsig_0_42z[0], celloutsig_0_50z, celloutsig_0_30z } ~^ { celloutsig_0_43z[15:14], celloutsig_0_18z };
  assign celloutsig_0_47z = { celloutsig_0_14z[37:35], celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_45z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_40z, celloutsig_0_42z, celloutsig_0_17z } ^ { celloutsig_0_14z[23:9], celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_46z, celloutsig_0_2z };
  assign celloutsig_0_70z = { celloutsig_0_0z, celloutsig_0_46z, celloutsig_0_2z } ^ celloutsig_0_47z[14:12];
  assign celloutsig_0_80z = { celloutsig_0_43z[9:5], celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_73z } ^ { celloutsig_0_37z[0], celloutsig_0_45z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_60z };
  assign celloutsig_0_67z = ~((celloutsig_0_33z & celloutsig_0_15z[4]) | celloutsig_0_33z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z[12] & celloutsig_0_3z) | celloutsig_0_0z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_1z) | in_data[72]);
  always_latch
    if (!clkin_data[96]) celloutsig_0_35z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_35z = { celloutsig_0_14z[32:24], celloutsig_0_9z };
  assign celloutsig_0_50z = ~((celloutsig_0_15z[0] & celloutsig_0_33z) | (celloutsig_0_27z & _03_[3]));
  assign { _01_[10:9], _01_[4:0] } = { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_16z };
  assign _04_[15:10] = { _00_, _02_ };
  assign celloutsig_0_11z[2] = celloutsig_0_11z[4];
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
