
---------- Begin Simulation Statistics ----------
final_tick                               240261521000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116888                       # Simulator instruction rate (inst/s)
host_mem_usage                               15545904                       # Number of bytes of host memory used
host_op_rate                                   136908                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4277.61                       # Real time elapsed on the host
host_tick_rate                               56167298                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     585639931                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.240262                       # Number of seconds simulated
sim_ticks                                240261521000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 171498024                       # number of cc regfile reads
system.cpu.cc_regfile_writes                173216911                       # number of cc regfile writes
system.cpu.committedInsts                   500000001                       # Number of Instructions Simulated
system.cpu.committedOps                     585639931                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.961049                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.961049                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses          61227                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                        17753465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4099238                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                145218077                       # Number of branches executed
system.cpu.iew.exec_nop                       4619889                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.345744                       # Inst execution rate
system.cpu.iew.exec_refs                    226263850                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   54014309                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23296115                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             171677140                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4432                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            906080                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             55414781                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           667471254                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             172249541                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3925716                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             646662966                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                2271551                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              18642710                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3411567                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              21088591                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          29039                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1633890                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2465348                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 612815030                       # num instructions consuming a value
system.cpu.iew.wb_count                     636267218                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576896                       # average fanout of values written-back
system.cpu.iew.wb_producers                 353530803                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.324110                       # insts written-back per cycle
system.cpu.iew.wb_sent                      637353250                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                759081779                       # number of integer regfile reads
system.cpu.int_regfile_writes               458429733                       # number of integer regfile writes
system.cpu.ipc                               1.040530                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.040530                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2305      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             419634293     64.50%     64.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2108721      0.32%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                197227      0.03%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1805      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                729      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               9      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             297354      0.05%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               122143      0.02%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               207131      0.03%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60560      0.01%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                255      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            173672519     26.69%     91.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            54283631      8.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              650588686                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     9165332                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014088                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3421783     37.33%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     68      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       2      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3254364     35.51%     72.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2489115     27.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              654480701                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1763219229                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    631597554                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         734391872                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  662846932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 650588686                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4433                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        77211373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            264337                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1378                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     41274146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     462770948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.405855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.929234                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           237650569     51.35%     51.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            60298143     13.03%     64.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            57339627     12.39%     76.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            39758005      8.59%     85.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            26675886      5.76%     91.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            15193736      3.28%     94.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            12903591      2.79%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7367624      1.59%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5583767      1.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       462770948                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.353914                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                5271012                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           10158756                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      4669664                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           5699409                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1801347                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4542182                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            171677140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            55414781                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1726803959                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   3381                       # number of misc regfile writes
system.cpu.numCycles                        480524413                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  551775                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 206018                       # number of predicate regfile writes
system.cpu.timesIdled                         4107873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2933149                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1753721                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   154                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       238441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        607716                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5172                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1292                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17839687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        53169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     34928933                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          54461                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               162349616                       # Number of BP lookups
system.cpu.branchPred.condPredicted         134385738                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3872608                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             77810460                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                76135452                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.847323                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                11079555                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              87297                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4582141                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3970908                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           611233                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       275117                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        77751799                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3055                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3387027                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    451031781                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.307525                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.449736                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       294228513     65.23%     65.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        53373369     11.83%     77.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        20846005      4.62%     81.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        18878781      4.19%     85.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        10957011      2.43%     88.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4735127      1.05%     89.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4123320      0.91%     90.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         5327021      1.18%     91.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        38562634      8.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    451031781                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            504095610                       # Number of instructions committed
system.cpu.commit.opsCommitted              589735540                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   201936870                       # Number of memory references committed
system.cpu.commit.loads                     151156300                       # Number of loads committed
system.cpu.commit.amos                           1296                       # Number of atomic instructions committed
system.cpu.commit.membars                        1325                       # Number of memory barriers committed
system.cpu.commit.branches                  133093609                       # Number of branches committed
system.cpu.commit.vector                      4529843                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   536306193                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               8556553                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         1749      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    384980850     65.28%     65.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      2045066      0.35%     65.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       177536      0.03%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            1      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          500      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult          245      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            5      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc       268039      0.05%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       106674      0.02%     65.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       159194      0.03%     65.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        58573      0.01%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          236      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    151156300     25.63%     91.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     50780570      8.61%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    589735540                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      38562634                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    183555646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        183555646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    183555646                       # number of overall hits
system.cpu.dcache.overall_hits::total       183555646                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     30838250                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       30838250                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     30838250                       # number of overall misses
system.cpu.dcache.overall_misses::total      30838250                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 429874892715                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 429874892715                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 429874892715                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 429874892715                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    214393896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    214393896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    214393896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    214393896                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.143839                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.143839                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.143839                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.143839                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13939.665601                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13939.665601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13939.665601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13939.665601                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12517408                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       212315                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            794427                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           53031                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.756524                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.003602                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses        42873                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               9382804                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs               126141                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     19519401                       # number of writebacks
system.cpu.dcache.writebacks::total          19519401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     19425166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     19425166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     19425166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     19425166                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     11413084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11413084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     11413084                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11413084                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157413046262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157413046262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157413046262                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157413046262                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.053234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.053234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053234                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13792.332227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13792.332227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13792.332227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13792.332227                       # average overall mshr miss latency
system.cpu.dcache.replacements               10135748                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    137562541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       137562541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     26032514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26032514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 343597943500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 343597943500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    163595055                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    163595055                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.159128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.159128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13198.799912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13198.799912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     16083072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16083072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      9949442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9949442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 132945284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 132945284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.060817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.060817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13362.084426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13362.084426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     45993097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45993097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4804325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4804325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  86233961745                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  86233961745                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50797422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50797422                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17949.235688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17949.235688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      3342094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3342094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1462231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1462231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24426185792                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24426185792                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16704.738028                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16704.738028                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            8                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1411                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1411                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     42987470                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     42987470                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1419                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1419                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.994362                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.994362                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30465.960312                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30465.960312                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1411                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1411                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     41576470                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     41576470                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.994362                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.994362                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29465.960312                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29465.960312                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       490000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       490000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 163333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 163333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.230769                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.230769                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 162333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 162333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        62000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        62000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        60000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        60000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data         1283                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total            1283                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data           13                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total            13                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       206500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       206500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data         1296                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total         1296                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.010031                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.010031                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 15884.615385                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 15884.615385                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data           13                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total           13                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       193500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       193500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.010031                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.010031                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 14884.615385                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 14884.615385                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -4622549.533903                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 4536676.818655                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data 141771.150583                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 141771.150583                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     72236421                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     72236421                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -4516678.182212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           204768475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20039805                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.218087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -4516678.182212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data -8821.637075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -8821.637075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1725297047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1725297047                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                198023343                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             124412828                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 125714611                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              11208599                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3411567                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             74662955                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                489234                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              688062857                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1481155                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          224746130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      606937521                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   162349616                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           91185915                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     234109188                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7795198                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 4902                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4253                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         8876                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  99144860                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1999832                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          462770948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.526595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.545827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                300338894     64.90%     64.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 19503306      4.21%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 26627878      5.75%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 32134559      6.94%     81.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 20989441      4.54%     86.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  7021457      1.52%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 11189976      2.42%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  8627261      1.86%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 36338176      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            462770948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.337859                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.263073                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     92465159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         92465159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     92465159                       # number of overall hits
system.cpu.icache.overall_hits::total        92465159                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      6679658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6679658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      6679658                       # number of overall misses
system.cpu.icache.overall_misses::total       6679658                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 102740390297                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 102740390297                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 102740390297                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 102740390297                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     99144817                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     99144817                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     99144817                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     99144817                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067373                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067373                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15381.085423                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15381.085423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15381.085423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15381.085423                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       114923                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7416                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.496629                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits               5187927                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks     10384315                       # number of writebacks
system.cpu.icache.writebacks::total          10384315                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       250723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       250723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       250723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       250723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      6428935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      6428935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      6428935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      6428935                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  93481711803                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  93481711803                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  93481711803                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  93481711803                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.064844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.064844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14540.777252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14540.777252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14540.777252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14540.777252                       # average overall mshr miss latency
system.cpu.icache.replacements                5187687                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     92465159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        92465159                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      6679658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6679658                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 102740390297                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 102740390297                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     99144817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     99144817                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15381.085423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15381.085423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       250723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       250723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      6428935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      6428935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  93481711803                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  93481711803                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.064844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14540.777252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14540.777252                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -2730895.142866                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              1                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs                1                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst 3387198.158991                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst 105849.942468                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total 105849.942468                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.icache.ghosttags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.ghosttags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu.icache.ghosttags.tag_accesses     21740705                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses     21740705                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -3386685.828479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104073048                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11607889                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.965717                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst -3386685.828479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst -6614.620759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total -6614.620759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         798346465                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        798346465                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2437802                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                20520821                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 7936                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               29039                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4634201                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              3877622                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 769393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 240261521000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3411567                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                204193342                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                47306836                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        9698854                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 129401193                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              68759156                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              680069539                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 91350                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11964950                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               55256343                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2927870                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           675023134                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   996606746                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                793077129                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  3312276                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               426684                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             583622720                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 91400350                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  428516                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1149                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  59065031                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1079927678                       # The number of ROB reads
system.cpu.rob.writes                      1346733430                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   585639931                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              6230313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             10570874                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16801187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             6230313                       # number of overall hits
system.l2.overall_hits::.cpu.data            10570874                       # number of overall hits
system.l2.overall_hits::total                16801187                       # number of overall hits
system.l2.demand_misses::.cpu.inst             198314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             125661                       # number of demand (read+write) misses
system.l2.demand_misses::total                 323975                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst            198314                       # number of overall misses
system.l2.overall_misses::.cpu.data            125661                       # number of overall misses
system.l2.overall_misses::total                323975                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst  17639469000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10451601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28091070500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst  17639469000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10451601500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28091070500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          6428627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10696535                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17125162                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         6428627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10696535                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17125162                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.030849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.011748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018918                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.030849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.011748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018918                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88947.169640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83172.993212                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86707.525272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88947.169640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83172.993212                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86707.525272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     41608                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            1                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks                3991                       # number of writebacks
system.l2.writebacks::total                      3991                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            6797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6798                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           6797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6798                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst        198313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        118864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            317177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst       198313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       118864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       104549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           421726                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst  15656257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8979021502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24635278502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst  15656257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8979021502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3512765827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28148044329                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.030848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.011112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.030848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.011112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024626                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78947.204671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75540.293966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77670.444269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78947.204671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75540.293966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 33599.229328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66744.863558                       # average overall mshr miss latency
system.l2.replacements                          22611                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1463522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1463522                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1463522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1463522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     13869461                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13869461                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     13869461                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13869461                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       215588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        215588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       104549                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         104549                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3512765827                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3512765827                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 33599.229328                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 33599.229328                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data           711302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               711302                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data            216                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                216                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       292500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       292500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data       711518                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           711518                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.000304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1354.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1354.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data          216                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           216                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      4128500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4128500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.000304                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19113.425926                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19113.425926                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        37000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        37000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            660060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                660060                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           87067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87067                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7227926500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7227926500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        747127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            747127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.116536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.116536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83015.683324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83015.683324                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         6728                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6728                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        80339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6143770502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6143770502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.107531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76473.076613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76473.076613                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6230313                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data        9910814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16141127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst       198314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data        38594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           236908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst  17639469000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data   3223675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  20863144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      6428627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data      9949408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16378035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.030849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.003879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88947.169640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 83527.879981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88064.328769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu.data           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       198313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data        38525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       236838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  15656257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data   2835251000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18491508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.030848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.003872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78947.204671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 73595.094095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78076.609328                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          3243                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3243                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2026                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2026                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data      1366500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1366500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data         5269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          5269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.384513                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.384513                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data   674.481737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   674.481737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data         1978                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1978                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     37823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     37823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.375403                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.375403                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19122.093023                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19122.093023                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 3276936                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3281556                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 3065                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                748188                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 92378.895027                       # Cycle average of tags in use
system.l2.tags.total_refs                    34435959                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1528246                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.532995                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   5188000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   87777.231610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  4601.663418                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.669687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.035108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.704795                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          6954                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        123883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         6733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       118252                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.053055                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.945152                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 560369702                       # Number of tag accesses
system.l2.tags.data_accesses                560369702                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    198313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     50085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.093490002652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              792671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3724                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      367312                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3991                       # Number of write requests accepted
system.mem_ctrls.readBursts                    367312                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3991                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                367312                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3991                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  289301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1676.529680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  21037.767426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191          218     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-319487            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.940639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.888786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     19.63%     19.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.83%     21.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              136     62.10%     83.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      7.31%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      4.57%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      3.20%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.46%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.46%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23507968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               255424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     97.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  240260978000                       # Total gap between requests
system.mem_ctrls.avgGap                     647075.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst     12692032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      7610112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3205440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       251456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 52825903.820029504597                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 31674285.454973042011                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 13341462.197769071907                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1046592.891584999161                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst       198313                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       118909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        50090                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3991                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   7493754427                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4080711927                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1925664305                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3142310218269                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     37787.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34317.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     38444.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 787349090.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst     12692032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      7610176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3205760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23507968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst     12692032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     12692032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       255424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       255424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst       198313                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       118909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        50090                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         367312                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3991                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3991                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     52825904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     31674552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     13342794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         97843250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     52825904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     52825904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1063108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1063108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1063108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     52825904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     31674552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     13342794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        98906358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               367306                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3929                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7783                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        31891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        19333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         9359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        38643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         6921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        10919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        14505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         9804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        25937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         9219                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         7230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        12091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         9637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        13789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          102                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7075214107                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1223863592                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13500130659                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19262.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36754.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              160090                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3043                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       208094                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   114.171788                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.084489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   145.768883                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       147238     70.76%     70.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        47051     22.61%     93.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5057      2.43%     95.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2165      1.04%     96.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1206      0.58%     97.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1308      0.63%     98.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          682      0.33%     98.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          570      0.27%     98.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2817      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       208094                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23507584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             251456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               97.841651                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.046593                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               43.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    136573268.831995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    241093336.075214                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   457946755.996778                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3557456.448000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20855550549.555321                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 62396324220.896133                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 35345725492.218979                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  119436771080.016479                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.111525                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 107570304979                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10800300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 121890916021                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    187935995.519991                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    331768303.574416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   549537752.937576                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  5711274.576000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20855550549.555321                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 68446084552.414276                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 31169241202.440090                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  121545829631.013489                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.889704                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  94749409819                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10800300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 134711811181                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             286929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3991                       # Transaction distribution
system.membus.trans_dist::CleanEvict           234206                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              227                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80383                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80383                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         286929                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1978                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       975028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 975028                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23763392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23763392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            369519                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  369519    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              369519                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           765777810                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1958875798                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          16378342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1467513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13869463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1772309                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           133102                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          711518                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         711520                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           747127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          747127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16378343                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5269                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         5269                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     19285972                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33484919                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              52770891                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    744000896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1333320960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2077321856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          156029                       # Total snoops (count)
system.tol2bus.snoopTraffic                    275648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17997972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17938336     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  58344      0.32%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1292      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17997972                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 240261521000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        38415437511                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        9652574117                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16404781325                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
