{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Module 5: Hierarchical Generators\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## What you will learn\n",
    "* How to write layout generators that instantiate other generators\n",
    "* How to write schematic generators that instantiate other generators\n",
    "* Implement an amplifier chain example"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## AmpChain Example\n",
    "<img src=\"bootcamp_pics/5_hierarchical_generator/hierachical_generator_1.PNG\" />\n",
    "* AmpCS and AmpSF\n",
    "* Connect bottom VSS together\n",
    "    * Ignore AmpSF top VSS\n",
    "* Connect vmid with vertical track in middle\n",
    "* Connect VDD to top-most M5 track\n",
    "* Export other ports in-place"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## AmpChain Class\n",
    "```python\n",
    "class AmpChain(TemplateBase):\n",
    "    def __init__(self, temp_db, lib_name, params, used_names, **kwargs):\n",
    "        super(AmpChain, self).__init__(temp_db, lib_name, params, used_names, **kwargs)\n",
    "        self._sch_params = None\n",
    "\n",
    "    @property\n",
    "    def sch_params(self):\n",
    "        return self._sch_params\n",
    "\n",
    "    @classmethod\n",
    "    def get_params_info(cls):\n",
    "        return dict(\n",
    "            cs_params='common source amplifier parameters.',\n",
    "            sf_params='source follower parameters.',\n",
    "            show_pins='True to draw pin geometries.',\n",
    "        )\n",
    "```\n",
    "* Subclass TemplateBase (the most basic layout class)\n",
    "* Layout parameters don't have to be scalars; they can be complex python data structures (dictionaries, lists, etc.)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Creating Layout Master\n",
    "```python\n",
    "# create layout masters for subcells we will add later\n",
    "cs_master = self.new_template(params=cs_params, temp_cls=AmpCS)\n",
    "# TODO: create sf_master\n",
    "sf_master = None'\n",
    "```\n",
    "* self.new_template() creates a new layout master which is an instance of the Python class temp_cls\n",
    "    * Master: a layout cellview\n",
    "    * Instance: and instance of a layout cellview in the current layout, shifted/rotated\n",
    "        "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Create Layout Instance\n",
    "```python\n",
    "# add subcell instances\n",
    "cs_inst = self.add_instance(cs_master, 'XCS')\n",
    "# add source follower to the right of common source\n",
    "x0 = cs_inst.bound_box.right_unit\n",
    "sf_inst = self.add_instance(sf_master, 'XSF', loc=(x0, 0), unit_mode=True)\n",
    "```\n",
    "* self.add_instance() creates an instance of a layout master\n",
    "    * Default location at (0, 0), no rotation\n",
    "* The `bound_box` attribute returns the bounding box of the instance\n",
    "    * Used here to abut AmpSF to the right of AmpCS"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Get Instance Ports\n",
    "```python\n",
    "# get subcell ports as WireArrays so we can connect them\n",
    "vmid0 = cs_inst.get_all_port_pins('vout')[0]\n",
    "vmid1 = sf_inst.get_all_port_pins('vin')[0]\n",
    "vdd0 = cs_inst.get_all_port_pins('VDD')[0]\n",
    "vdd1 = sf_inst.get_all_port_pins('VDD')[0]\n",
    "```\n",
    "* get_all_port_pins() returns a list of all pins (as WireArrays) on the given port on the given layer\n",
    "    * Port: a logical net. A port can contain many pins on many layers\n",
    "    * Pin: a physical rectangle\n",
    "* Here we know there's only one pin, so we just get the first element of the list"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Routing Grid Object\n",
    "```python\n",
    "# get vertical VDD TrackIDs\n",
    "vdd0_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd0.middle))\n",
    "vdd1_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd1.middle))\n",
    "```\n",
    "* self.grid is a RoutingGrid object, which contains many useful functions related to the routing grid\n",
    "    * See documentation for more information\n",
    "* coord_to_nearest_track() returns the track index on the given layer closest to the given coordinate\n",
    "    * Used here to find vertical tracks to connect VDDs to"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Re-export Pins on Instances\n",
    "```python\n",
    " # re-export pins on subcells.\n",
    "self.reexport(cs_inst.get_port('vin'), show=show_pins)\n",
    "self.reexport(cs_inst.get_port('vbias'), net_name='vb1', show=show_pins)\n",
    "# TODO: reexport vout and vbias of source follower\n",
    "# TODO: vbias should be renamed to vb2\n",
    "```\n",
    "* self.reexport() is a convenience function to re-export a port on an instance as a port of the current layout\n",
    "* can rename the port by using net_name parameter"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Layout Exercises\n",
    "* Create layout master for AmpSF\n",
    "* Using RoutingGrid, connect vmid wires together using the vertical track between the two blocks\n",
    "    * Hint: variable x0 is the X coordinate of the boundary between the two blocks\n",
    "* Re-export vout and vbias of source follower. Rename vbias to vb2\n",
    "* See AmpChainSoln if you're stuck"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.append('BAG_XBase_demo/demo_scripts')\n",
    "sys.path.append('BAG_XBase_demo/xbase_demo/demo_layout')\n",
    "import bootcamp_demo as d\n",
    "#import core\n",
    "from __future__ import (absolute_import, division,\n",
    "                        print_function, unicode_literals)\n",
    "# noinspection PyUnresolvedReferences,PyCompatibility\n",
    "from builtins import *\n",
    "\n",
    "from bag.layout.routing import TrackID\n",
    "from bag.layout.template import TemplateBase\n",
    "\n",
    "from abs_templates_ec.analog_core import AnalogBase"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "class AmpChain_new(TemplateBase):\n",
    "    def __init__(self, temp_db, lib_name, params, used_names, **kwargs):\n",
    "        super(AmpChain, self).__init__(temp_db, lib_name, params, used_names, **kwargs)\n",
    "        self._sch_params = None\n",
    "\n",
    "    @property\n",
    "    def sch_params(self):\n",
    "        return self._sch_params\n",
    "\n",
    "    @classmethod\n",
    "    def get_params_info(cls):\n",
    "        return dict(\n",
    "            cs_params='common source amplifier parameters.',\n",
    "            sf_params='source follower parameters.',\n",
    "            show_pins='True to draw pin geometries.',\n",
    "        )\n",
    "\n",
    "    def draw_layout(self):\n",
    "        \"\"\"Draw the layout of a transistor for characterization.\n",
    "        \"\"\"\n",
    "\n",
    "        # make copies of given dictionaries to avoid modifying external data.\n",
    "        cs_params = self.params['cs_params'].copy()\n",
    "        sf_params = self.params['sf_params'].copy()\n",
    "        show_pins = self.params['show_pins']\n",
    "\n",
    "        # disable pins in subcells\n",
    "        cs_params['show_pins'] = False\n",
    "        sf_params['show_pins'] = False\n",
    "\n",
    "        # create layout masters for subcells we will add later\n",
    "        cs_master = self.new_template(params=cs_params, temp_cls=AmpCS)\n",
    "        # TODO: create sf_master\n",
    "        sf_master = None\n",
    "\n",
    "        if sf_master is None:\n",
    "            return\n",
    "\n",
    "        # add subcell instances\n",
    "        cs_inst = self.add_instance(cs_master, 'XCS')\n",
    "        # add source follower to the right of common source\n",
    "        x0 = cs_inst.bound_box.right_unit\n",
    "        sf_inst = self.add_instance(sf_master, 'XSF', loc=(x0, 0), unit_mode=True)\n",
    "\n",
    "        # get VSS wires from AmpCS/AmpSF\n",
    "        cs_vss_warr = cs_inst.get_all_port_pins('VSS')[0]\n",
    "        sf_vss_warrs = sf_inst.get_all_port_pins('VSS')\n",
    "        # only connect bottom VSS wire of source follower\n",
    "        if sf_vss_warrs[0].track_id.base_index < sf_vss_warrs[1].track_id.base_index:\n",
    "            sf_vss_warr = sf_vss_warrs[0]\n",
    "        else:\n",
    "            sf_vss_warr = sf_vss_warrs[1]\n",
    "\n",
    "        # connect VSS of the two blocks together\n",
    "        vss = self.connect_wires([cs_vss_warr, sf_vss_warr])[0]\n",
    "\n",
    "        # get layer IDs from VSS wire\n",
    "        hm_layer = vss.layer_id\n",
    "        vm_layer = hm_layer + 1\n",
    "        top_layer = vm_layer + 1\n",
    "\n",
    "        # calculate template size\n",
    "        tot_box = cs_inst.bound_box.merge(sf_inst.bound_box)\n",
    "        self.set_size_from_bound_box(top_layer, tot_box, round_up=True)\n",
    "\n",
    "        # get subcell ports as WireArrays so we can connect them\n",
    "        vmid0 = cs_inst.get_all_port_pins('vout')[0]\n",
    "        vmid1 = sf_inst.get_all_port_pins('vin')[0]\n",
    "        vdd0 = cs_inst.get_all_port_pins('VDD')[0]\n",
    "        vdd1 = sf_inst.get_all_port_pins('VDD')[0]\n",
    "\n",
    "        # get vertical VDD TrackIDs\n",
    "        vdd0_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd0.middle))\n",
    "        vdd1_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd1.middle))\n",
    "\n",
    "        # connect VDD of each block to vertical M5\n",
    "        vdd0 = self.connect_to_tracks(vdd0, vdd0_tid)\n",
    "        vdd1 = self.connect_to_tracks(vdd1, vdd1_tid)\n",
    "        # connect M5 VDD to top M6 horizontal track\n",
    "        vdd_tidx = self.grid.get_num_tracks(self.size, top_layer) - 1\n",
    "        vdd_tid = TrackID(top_layer, vdd_tidx)\n",
    "        vdd = self.connect_to_tracks([vdd0, vdd1], vdd_tid)\n",
    "\n",
    "        # TODO: connect vmid0 and vmid1 to vertical track in the middle of two templates\n",
    "        # hint: use x0\n",
    "        vmid = None\n",
    "\n",
    "        if vmid is None:\n",
    "            return\n",
    "\n",
    "        # add pins on wires\n",
    "        self.add_pin('vmid', vmid, show=show_pins)\n",
    "        self.add_pin('VDD', vdd, show=show_pins)\n",
    "        self.add_pin('VSS', vss, show=show_pins)\n",
    "        # re-export pins on subcells.\n",
    "        self.reexport(cs_inst.get_port('vin'), show=show_pins)\n",
    "        self.reexport(cs_inst.get_port('vbias'), net_name='vb1', show=show_pins)\n",
    "        # TODO: reexport vout and vbias of source follower\n",
    "        # TODO: vbias should be renamed to vb2\n",
    "\n",
    "        # compute schematic parameters.\n",
    "        self._sch_params = dict(\n",
    "            cs_params=cs_master.sch_params,\n",
    "            sf_params=sf_master.sch_params,\n",
    "        )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing Layout\n",
    "* Run the below cell to generate the AmpChain layout\n",
    "* Cellviews should be generated in DEMO_AMP_CHAIN library"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "spec_fname = 'demo_specs/demo.yaml'\n",
    "\n",
    "# load specifications from file\n",
    "top_specs = d.read_yaml(spec_fname)\n",
    "\n",
    "# create BagProject object\n",
    "local_dict = locals()\n",
    "if 'bprj' in local_dict:\n",
    "    print('using existing BagProject')\n",
    "    bprj = local_dict['bprj']\n",
    "else:\n",
    "    print('creating BagProject')\n",
    "    bprj = d.BagProject()\n",
    "    \n",
    "d.gen_layout(bprj, top_specs, 'amp_sf', AmpChain_new)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## AmpChain Schematic\n",
    "<img src=\"bootcamp_pics/5_hierarchical_generator/hierachical_generator_2.PNG\" />\n",
    "* Hierarchical schematic is siple; just instantiate the schematic template\n",
    "    * NOT the generated schematic\n",
    "* Exercise: instantiate amp_sf, name it XSF, connect it, then use import_design_library() to import schematic to Python"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "## AmpChain Layout Solution\n",
    "```python\n",
    "class AmpChainSoln(TemplateBase):\n",
    "    def __init__(self, temp_db, lib_name, params, used_names, **kwargs):\n",
    "        super(AmpChainSoln, self).__init__(temp_db, lib_name, params, used_names, **kwargs)\n",
    "        self._sch_params = None\n",
    "\n",
    "    @property\n",
    "    def sch_params(self):\n",
    "        return self._sch_params\n",
    "\n",
    "    @classmethod\n",
    "    def get_params_info(cls):\n",
    "        return dict(\n",
    "            cs_params='common source amplifier parameters.',\n",
    "            sf_params='source follower parameters.',\n",
    "            show_pins='True to draw pin geometries.',\n",
    "        )\n",
    "\n",
    "    def draw_layout(self):\n",
    "        \"\"\"Draw the layout of a transistor for characterization.\n",
    "        \"\"\"\n",
    "\n",
    "        cs_params = self.params['cs_params'].copy()\n",
    "        sf_params = self.params['sf_params'].copy()\n",
    "        show_pins = self.params['show_pins']\n",
    "\n",
    "        cs_params['show_pins'] = False\n",
    "        sf_params['show_pins'] = False\n",
    "\n",
    "        # create layout masters for subcells we will add later\n",
    "        cs_master = self.new_template(params=cs_params, temp_cls=AmpCS)\n",
    "        sf_master = self.new_template(params=sf_params, temp_cls=AmpSFSoln)\n",
    "\n",
    "        # add subcell instances\n",
    "        cs_inst = self.add_instance(cs_master, 'XCS')\n",
    "        # add source follower to the right of common source\n",
    "        x0 = cs_inst.bound_box.right_unit\n",
    "        sf_inst = self.add_instance(sf_master, 'XSF', loc=(x0, 0), unit_mode=True)\n",
    "\n",
    "        # get VSS wires from AmpCS/AmpSF\n",
    "        cs_vss_warr = cs_inst.get_all_port_pins('VSS')[0]\n",
    "        sf_vss_warrs = sf_inst.get_all_port_pins('VSS')\n",
    "        # only connect bottom VSS wire of source follower\n",
    "        if sf_vss_warrs[0].track_id.base_index < sf_vss_warrs[1].track_id.base_index:\n",
    "            sf_vss_warr = sf_vss_warrs[0]\n",
    "        else:\n",
    "            sf_vss_warr = sf_vss_warrs[1]\n",
    "\n",
    "        # connect VSS of the two blocks together\n",
    "        vss = self.connect_wires([cs_vss_warr, sf_vss_warr])[0]\n",
    "\n",
    "        # get layer IDs from VSS wire\n",
    "        hm_layer = vss.layer_id\n",
    "        vm_layer = hm_layer + 1\n",
    "        top_layer = vm_layer + 1\n",
    "\n",
    "        # calculate template size\n",
    "        tot_box = cs_inst.bound_box.merge(sf_inst.bound_box)\n",
    "        self.set_size_from_bound_box(top_layer, tot_box, round_up=True)\n",
    "\n",
    "        # get subcell ports as WireArrays so we can connect them\n",
    "        vmid0 = cs_inst.get_all_port_pins('vout')[0]\n",
    "        vmid1 = sf_inst.get_all_port_pins('vin')[0]\n",
    "        vdd0 = cs_inst.get_all_port_pins('VDD')[0]\n",
    "        vdd1 = sf_inst.get_all_port_pins('VDD')[0]\n",
    "\n",
    "        # get vertical VDD TrackIDs\n",
    "        vdd0_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd0.middle))\n",
    "        vdd1_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd1.middle))\n",
    "\n",
    "        # connect VDD of each block to vertical M5\n",
    "        vdd0 = self.connect_to_tracks(vdd0, vdd0_tid)\n",
    "        vdd1 = self.connect_to_tracks(vdd1, vdd1_tid)\n",
    "        # connect M5 VDD to top M6 horizontal track\n",
    "        vdd_tidx = self.grid.get_num_tracks(self.size, top_layer) - 1\n",
    "        vdd_tid = TrackID(top_layer, vdd_tidx)\n",
    "        vdd = self.connect_to_tracks([vdd0, vdd1], vdd_tid)\n",
    "\n",
    "        # connect vmid using vertical track in the middle of the two templates\n",
    "        mid_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, x0, unit_mode=True))\n",
    "        vmid = self.connect_to_tracks([vmid0, vmid1], mid_tid)\n",
    "\n",
    "        # add pins on wires\n",
    "        self.add_pin('vmid', vmid, show=show_pins)\n",
    "        self.add_pin('VDD', vdd, show=show_pins)\n",
    "        self.add_pin('VSS', vss, show=show_pins)\n",
    "        # re-export pins on subcells.\n",
    "        self.reexport(cs_inst.get_port('vin'), show=show_pins)\n",
    "        self.reexport(cs_inst.get_port('vbias'), net_name='vb1', show=show_pins)\n",
    "        self.reexport(sf_inst.get_port('vout'), show=show_pins)\n",
    "        self.reexport(sf_inst.get_port('vbias'), net_name='vb2', show=show_pins)\n",
    "\n",
    "        # compute schematic parameters.\n",
    "        self._sch_params = dict(\n",
    "            cs_params=cs_master.sch_params,\n",
    "            sf_params=sf_master.sch_params,\n",
    "        )\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
