// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "09/07/2014 22:49:46"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS32 (
	Clk,
	PC_Plus_4_IF,
	Instruction_IF,
	Next_PC_IF,
	PC_Enable,
	Instruction_ID,
	Read_Address_1_ID,
	Read_Address_2_ID,
	Read_Data_1_ID,
	Read_Data_2_ID,
	RegDst_ID,
	ALUOp_ID,
	ALUSrc_ID,
	Branch_ID,
	MemRead_ID,
	MemWrite_ID,
	RegWrite_ID,
	MemtoReg_ID,
	Sign_Extend_Instruction_ID,
	ID_Control_NOP,
	ID_Register_Write_to_Read,
	Comparetor_ID,
	ForwardA_EX,
	ForwardB_EX,
	Forward_Mem_to_Mem,
	ForwardC,
	ForwardD,
	ALU_Data_2_EX,
	ALU_Control_EX,
	ALU_Result_EX,
	Branch_Dest_EX,
	Write_Register_EX,
	Zero_EX,
	ALU_Result_MEM,
	Write_Data_MEM,
	Read_Data_MEM,
	PCSrc_MEM,
	Write_Data_MUX_MEM,
	Read_Data_WB,
	ALU_Result_WB,
	Write_Data_WB,
	Write_Register_WB);
input 	Clk;
output 	[31:0] PC_Plus_4_IF;
output 	[31:0] Instruction_IF;
output 	[31:0] Next_PC_IF;
output 	PC_Enable;
output 	[31:0] Instruction_ID;
output 	[4:0] Read_Address_1_ID;
output 	[4:0] Read_Address_2_ID;
output 	[31:0] Read_Data_1_ID;
output 	[31:0] Read_Data_2_ID;
output 	RegDst_ID;
output 	[1:0] ALUOp_ID;
output 	ALUSrc_ID;
output 	Branch_ID;
output 	MemRead_ID;
output 	MemWrite_ID;
output 	RegWrite_ID;
output 	MemtoReg_ID;
output 	[31:0] Sign_Extend_Instruction_ID;
output 	ID_Control_NOP;
output 	[1:0] ID_Register_Write_to_Read;
output 	Comparetor_ID;
output 	[1:0] ForwardA_EX;
output 	[1:0] ForwardB_EX;
output 	Forward_Mem_to_Mem;
output 	ForwardC;
output 	ForwardD;
output 	[31:0] ALU_Data_2_EX;
output 	[3:0] ALU_Control_EX;
output 	[31:0] ALU_Result_EX;
output 	[31:0] Branch_Dest_EX;
output 	[4:0] Write_Register_EX;
output 	Zero_EX;
output 	[31:0] ALU_Result_MEM;
output 	[31:0] Write_Data_MEM;
output 	[31:0] Read_Data_MEM;
output 	PCSrc_MEM;
output 	[31:0] Write_Data_MUX_MEM;
output 	[31:0] Read_Data_WB;
output 	[31:0] ALU_Result_WB;
output 	[31:0] Write_Data_WB;
output 	[4:0] Write_Register_WB;

// Design Ports Information
// PC_Plus_4_IF[0]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[1]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[2]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[4]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[5]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[6]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[7]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[8]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[9]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[10]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[11]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[12]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[13]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[14]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[15]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[16]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[17]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[18]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[19]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[20]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[21]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[22]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[23]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[24]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[25]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[26]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[27]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[28]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[29]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[30]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[31]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[0]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[1]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[3]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[4]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[5]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[6]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[7]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[8]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[9]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[10]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[11]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[12]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[13]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[14]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[15]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[16]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[17]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[18]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[19]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[20]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[21]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[22]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[23]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[24]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[25]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[26]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[27]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[28]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[29]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[30]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[31]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[0]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[1]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[2]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[3]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[4]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[5]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[6]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[7]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[8]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[9]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[10]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[11]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[12]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[13]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[14]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[15]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[16]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[17]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[18]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[19]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[20]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[21]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[22]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[23]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[24]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[25]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[26]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[27]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[28]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[29]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[30]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[31]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Enable	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[0]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[1]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[3]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[4]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[5]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[6]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[7]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[8]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[9]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[10]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[11]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[12]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[13]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[14]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[16]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[17]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[18]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[19]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[20]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[21]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[22]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[23]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[24]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[25]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[26]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[27]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[28]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[29]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[30]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[31]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[1]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[2]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[3]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[4]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[0]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[1]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[2]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[3]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[1]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[3]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[5]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[8]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[9]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[10]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[11]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[12]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[13]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[14]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[15]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[17]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[18]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[19]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[20]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[21]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[22]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[23]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[24]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[25]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[26]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[27]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[28]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[29]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[30]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[31]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[1]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[4]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[5]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[7]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[8]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[9]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[10]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[11]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[12]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[13]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[14]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[15]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[16]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[17]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[18]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[19]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[20]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[21]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[22]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[23]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[24]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[25]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[26]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[27]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[28]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[29]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[30]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[31]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegDst_ID	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[0]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[1]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUSrc_ID	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_ID	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemRead_ID	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWrite_ID	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegWrite_ID	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemtoReg_ID	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[0]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[1]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[2]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[3]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[4]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[5]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[6]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[7]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[8]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[9]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[10]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[12]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[13]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[14]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[15]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[16]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[17]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[18]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[19]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[20]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[22]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[23]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[24]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[25]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[26]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[27]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[28]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[29]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[30]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[31]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Control_NOP	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Register_Write_to_Read[0]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Register_Write_to_Read[1]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Comparetor_ID	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardA_EX[0]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardA_EX[1]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardB_EX[0]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardB_EX[1]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Forward_Mem_to_Mem	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardC	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardD	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[0]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[1]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[2]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[4]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[5]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[6]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[8]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[10]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[12]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[13]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[14]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[15]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[16]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[17]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[18]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[19]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[20]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[21]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[22]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[23]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[24]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[25]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[26]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[27]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[28]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[29]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[30]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[31]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[1]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[2]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[3]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[0]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[3]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[4]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[5]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[6]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[8]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[10]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[11]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[12]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[13]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[14]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[15]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[16]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[17]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[18]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[19]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[20]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[21]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[22]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[23]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[24]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[25]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[26]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[27]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[28]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[29]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[30]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[31]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[0]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[1]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[2]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[3]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[4]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[5]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[6]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[8]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[10]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[11]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[12]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[13]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[14]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[15]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[16]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[17]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[18]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[19]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[20]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[21]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[22]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[23]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[24]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[25]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[27]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[28]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[29]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[30]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[31]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[1]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[2]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[3]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[4]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Zero_EX	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[1]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[2]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[6]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[8]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[9]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[10]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[11]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[12]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[13]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[14]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[15]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[16]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[17]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[18]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[19]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[20]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[21]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[22]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[23]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[24]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[25]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[26]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[27]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[28]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[29]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[30]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[31]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[0]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[2]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[3]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[4]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[5]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[6]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[7]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[8]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[9]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[10]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[11]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[12]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[13]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[14]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[15]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[16]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[17]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[18]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[19]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[20]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[21]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[22]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[23]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[24]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[25]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[26]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[27]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[28]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[29]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[30]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[31]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[2]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[4]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[6]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[7]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[8]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[9]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[10]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[11]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[12]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[13]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[14]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[15]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[16]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[17]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[18]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[19]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[20]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[21]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[22]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[23]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[24]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[25]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[26]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[27]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[28]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[29]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[30]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[31]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCSrc_MEM	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[0]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[1]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[2]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[3]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[4]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[5]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[6]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[7]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[8]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[9]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[10]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[11]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[12]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[13]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[14]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[15]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[16]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[17]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[18]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[19]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[20]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[21]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[22]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[23]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[24]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[25]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[26]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[27]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[28]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[29]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[30]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[31]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[1]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[2]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[3]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[7]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[8]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[9]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[10]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[11]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[12]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[13]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[14]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[15]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[16]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[17]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[18]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[19]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[20]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[21]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[22]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[23]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[24]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[25]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[26]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[27]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[29]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[30]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[31]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[0]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[1]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[2]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[5]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[6]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[7]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[9]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[10]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[11]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[12]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[13]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[14]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[15]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[16]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[17]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[18]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[19]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[20]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[21]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[22]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[23]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[24]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[25]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[26]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[27]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[28]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[29]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[30]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[31]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[0]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[1]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[2]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[3]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[4]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[5]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[6]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[7]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[8]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[9]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[10]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[11]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[12]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[13]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[14]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[15]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[16]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[17]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[18]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[19]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[20]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[21]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[22]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[23]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[24]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[25]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[26]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[27]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[28]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[29]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[30]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[31]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[0]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[1]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[4]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ;
wire \EX_ALU|Add1~46_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~6_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~4_combout ;
wire \EX_Forward_Unit|Equal11~0_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~6_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~20_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~22_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~44_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~58_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~36_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~48_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~54_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~58_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~62_combout ;
wire \EX_Forward_Unit|ForwardC~1_combout ;
wire \EX_Forward_Unit|ForwardD~0_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout ;
wire \ID_Read_data_Mux|Equal0~3_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout ;
wire \ID_Read_data_Mux|Equal0~7_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout ;
wire \ID_Read_data_Mux|Equal0~10_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout ;
wire \ID_Read_data_Mux|Equal0~18_combout ;
wire \EX_Forward_Unit|Data_Hazard_temp_2~0_combout ;
wire \EX_Forward_Unit|ForwardB_EX[0]~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~45_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~47_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~51_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~61_combout ;
wire \EX_ALU_Control|WideOr0~0_combout ;
wire \EX_Forward_A|Mux5~0_combout ;
wire \EX_Forward_A|Mux6~0_combout ;
wire \EX_Forward_A|Mux9~0_combout ;
wire \EX_Forward_A|Mux11~0_combout ;
wire \EX_Forward_A|Mux12~0_combout ;
wire \EX_Forward_A|Mux12~1_combout ;
wire \EX_Forward_A|Mux18~0_combout ;
wire \EX_Forward_A|Mux21~0_combout ;
wire \EX_Forward_A|Mux22~0_combout ;
wire \EX_Forward_A|Mux24~0_combout ;
wire \EX_Forward_A|Mux25~0_combout ;
wire \EX_Forward_A|Mux25~1_combout ;
wire \EX_Forward_A|Mux27~0_combout ;
wire \EX_Forward_A|Mux27~1_combout ;
wire \EX_Forward_A|Mux29~0_combout ;
wire \EX_Forward_A|Mux31~0_combout ;
wire \EX_ALU|Mux31~2_combout ;
wire \EX_ALU|Equal0~0_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~0_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~8_combout ;
wire \EX_Forward_Unit|Equal2~1_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[6]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[75]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[1]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[76]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[80]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[76]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[80]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[2]~1 ;
wire \EX_PC_Add|Branch_Dest_EX[3]~2_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~16_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[5]~14_combout ;
wire \EX_PC_Add|Branch_Dest_EX[3]~3 ;
wire \EX_PC_Add|Branch_Dest_EX[4]~4_combout ;
wire \IF_PC_Mux|Next_PC_IF[4]~3_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \EX_PC_Add|Branch_Dest_EX[4]~5 ;
wire \EX_PC_Add|Branch_Dest_EX[5]~6_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~4_combout ;
wire \IF_PC_Reg|PC_IF[5]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \EX_PC_Add|Branch_Dest_EX[5]~7 ;
wire \EX_PC_Add|Branch_Dest_EX[6]~8_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~5_combout ;
wire \IF_PC_Reg|PC_IF[6]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \EX_PC_Add|Branch_Dest_EX[6]~9 ;
wire \EX_PC_Add|Branch_Dest_EX[7]~11 ;
wire \EX_PC_Add|Branch_Dest_EX[8]~12_combout ;
wire \EX_PC_Add|Branch_Dest_EX[7]~10_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~6_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \IF_PC_Mux|Next_PC_IF[8]~7_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \EX_PC_Add|Branch_Dest_EX[8]~13 ;
wire \EX_PC_Add|Branch_Dest_EX[9]~14_combout ;
wire \IF_PC_Mux|Next_PC_IF[9]~8_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[9]~15 ;
wire \EX_PC_Add|Branch_Dest_EX[10]~17 ;
wire \EX_PC_Add|Branch_Dest_EX[11]~18_combout ;
wire \IF_PC_Mux|Next_PC_IF[11]~10_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[11]~19 ;
wire \EX_PC_Add|Branch_Dest_EX[12]~20_combout ;
wire \IF_PC_Mux|Next_PC_IF[12]~11_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[12]~21 ;
wire \EX_PC_Add|Branch_Dest_EX[13]~23 ;
wire \EX_PC_Add|Branch_Dest_EX[14]~24_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \IF_PC_Mux|Next_PC_IF[14]~13_combout ;
wire \IF_PC_Reg|PC_IF[14]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[14]~25 ;
wire \EX_PC_Add|Branch_Dest_EX[15]~27 ;
wire \EX_PC_Add|Branch_Dest_EX[16]~28_combout ;
wire \IF_PC_Mux|Next_PC_IF[16]~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[16]~29 ;
wire \EX_PC_Add|Branch_Dest_EX[17]~30_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \IF_PC_Mux|Next_PC_IF[17]~16_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[17]~31 ;
wire \EX_PC_Add|Branch_Dest_EX[18]~32_combout ;
wire \IF_PC_Mux|Next_PC_IF[18]~17_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \EX_PC_Add|Branch_Dest_EX[18]~33 ;
wire \EX_PC_Add|Branch_Dest_EX[19]~35 ;
wire \EX_PC_Add|Branch_Dest_EX[20]~37 ;
wire \EX_PC_Add|Branch_Dest_EX[21]~39 ;
wire \EX_PC_Add|Branch_Dest_EX[22]~40_combout ;
wire \IF_PC_Mux|Next_PC_IF[22]~21_combout ;
wire \EX_PC_Add|Branch_Dest_EX[22]~41 ;
wire \EX_PC_Add|Branch_Dest_EX[23]~42_combout ;
wire \IF_PC_Mux|Next_PC_IF[23]~22_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \EX_PC_Add|Branch_Dest_EX[23]~43 ;
wire \EX_PC_Add|Branch_Dest_EX[24]~44_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \IF_PC_Mux|Next_PC_IF[24]~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \EX_PC_Add|Branch_Dest_EX[21]~38_combout ;
wire \IF_PC_Mux|Next_PC_IF[21]~20_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~5_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \EX_PC_Add|Branch_Dest_EX[24]~45 ;
wire \EX_PC_Add|Branch_Dest_EX[25]~47 ;
wire \EX_PC_Add|Branch_Dest_EX[26]~48_combout ;
wire \IF_PC_Mux|Next_PC_IF[26]~25_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \EX_PC_Add|Branch_Dest_EX[26]~49 ;
wire \EX_PC_Add|Branch_Dest_EX[27]~50_combout ;
wire \IF_PC_Mux|Next_PC_IF[27]~26_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[27]~51 ;
wire \EX_PC_Add|Branch_Dest_EX[28]~53 ;
wire \EX_PC_Add|Branch_Dest_EX[29]~54_combout ;
wire \IF_PC_Mux|Next_PC_IF[29]~28_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[29]~55 ;
wire \EX_PC_Add|Branch_Dest_EX[30]~56_combout ;
wire \IF_PC_Mux|Next_PC_IF[30]~29_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[30]~57 ;
wire \EX_PC_Add|Branch_Dest_EX[31]~58_combout ;
wire \IF_PC_Mux|Next_PC_IF[31]~30_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~7_combout ;
wire \EX_PC_Add|Branch_Dest_EX[19]~34_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \IF_PC_Mux|Next_PC_IF[19]~18_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~0_combout ;
wire \EX_PC_Add|Branch_Dest_EX[13]~22_combout ;
wire \IF_PC_Mux|Next_PC_IF[13]~12_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~8_combout ;
wire \IF_Instruction_Memory|Instruction_IF[13]~17_combout ;
wire \EX_Forward_Unit|Equal10~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~19_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[16]~18_combout ;
wire \EX_Forward_Unit|Equal10~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~9_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~10_combout ;
wire \EX_Forward_Unit|Equal11~1_combout ;
wire \EX_Forward_Unit|PC_Enable~0_combout ;
wire \ID_Control|Decoder0~1_combout ;
wire \ID_Control|Decoder0~3_combout ;
wire \ID_Control|Decoder0~4_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_MEM~regout ;
wire \IF_PC_Mux|Next_PC_IF[3]~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[26]~20_combout ;
wire \ID_Control|Decoder0~5_combout ;
wire \ID_Control|Decoder0~6_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~regout ;
wire \EX_Forward_Unit|ID_Control_NOP~combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[2]~0_combout ;
wire \IF_PC_Mux|Next_PC_IF[2]~1_combout ;
wire \IF_PC_Reg|PC_IF[2]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_IF[3]~13_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~11_combout ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \EX_ALU_Control|Mux0~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[1]~0_combout ;
wire \EX_ALU_Control|Mux1~0_combout ;
wire \EX_ALU|Mux20~1_combout ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~regout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ;
wire \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ;
wire \ID_Registers|Equal1~0_combout ;
wire \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~63_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~15_combout ;
wire \EX_Forward_Unit|Equal6~0_combout ;
wire \ID_Control|RegWrite_ID~0_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~regout ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ;
wire \EX_Forward_Unit|Equal6~1_combout ;
wire \EX_Forward_Unit|ForwardB_EX[1]~6_combout ;
wire \EX_Forward_Unit|ForwardB_EX~1_combout ;
wire \EX_Forward_Unit|ForwardB_EX[0]~2_combout ;
wire \EX_Forward_Unit|Equal2~0_combout ;
wire \MEM_WB_Pipeline_Stage|RegWrite_WB~regout ;
wire \EX_Forward_Unit|ForwardB_EX~3_combout ;
wire \EX_Forward_Unit|ForwardB_EX[0]~4_combout ;
wire \EX_Forward_Unit|ForwardB_EX[0]~5_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ;
wire \EX_Forward_Unit|Equal3~0_combout ;
wire \EX_Forward_Unit|Equal3~1_combout ;
wire \EX_Forward_Unit|ForwardA_EX[1]~5_combout ;
wire \ID_Registers|Equal0~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[0]~0_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ;
wire \~GND~combout ;
wire \EX_Forward_A|Mux30~0_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~2_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~3_combout ;
wire \EX_Forward_Unit|Equal4~0_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~0_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~1_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~4_combout ;
wire \EX_Forward_A|Mux30~1_combout ;
wire \EX_ALU|Add0~1 ;
wire \EX_ALU|Add0~2_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ;
wire \EX_Forward_A|Mux28~0_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~1_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~0_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~7_combout ;
wire \EX_Forward_A|Mux28~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ;
wire \EX_ALU|Mux20~0_combout ;
wire \ID_Registers|Register_File~3_combout ;
wire \ID_Registers|always0~0_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout ;
wire \ID_Registers|Register_File~4_combout ;
wire \ID_Registers|Register_File~5_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~12_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ;
wire \EX_ALU|Add0~3 ;
wire \EX_ALU|Add0~5 ;
wire \EX_ALU|Add0~7 ;
wire \EX_ALU|Add0~9 ;
wire \EX_ALU|Add0~10_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[1]~feeder_combout ;
wire \ID_Registers|Register_File~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ;
wire \ID_Registers|Register_File~1_combout ;
wire \ID_Registers|Register_File~2_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~10_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~11_combout ;
wire \EX_Forward_A|Mux26~0_combout ;
wire \EX_Forward_A|Mux26~1_combout ;
wire \EX_ALU|Add1~7 ;
wire \EX_ALU|Add1~9 ;
wire \EX_ALU|Add1~10_combout ;
wire \EX_ALU|Mux26~0_combout ;
wire \EX_ALU|Mux26~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~15_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ;
wire \EX_ALU|Add0~11 ;
wire \EX_ALU|Add0~12_combout ;
wire \EX_ALU|Add1~11 ;
wire \EX_ALU|Add1~12_combout ;
wire \EX_ALU|Mux25~0_combout ;
wire \EX_ALU|Mux25~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~18_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~19_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~23_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~19_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ;
wire \EX_ALU|Add0~13 ;
wire \EX_ALU|Add0~15 ;
wire \EX_ALU|Add0~17 ;
wire \EX_ALU|Add0~18_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout ;
wire \EX_ALU|Add0~4_combout ;
wire \EX_ALU|Add1~1 ;
wire \EX_ALU|Add1~3 ;
wire \EX_ALU|Add1~4_combout ;
wire \EX_ALU|Mux29~0_combout ;
wire \EX_ALU|Mux29~1_combout ;
wire \EX_ALU|Add0~8_combout ;
wire \EX_ALU|Add1~8_combout ;
wire \EX_ALU|Mux27~0_combout ;
wire \EX_ALU|Mux27~1_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~23_combout ;
wire \EX_Forward_A|Mux20~0_combout ;
wire \EX_Forward_A|Mux20~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~27_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~21_combout ;
wire \EX_Forward_A|Mux21~1_combout ;
wire \EX_ALU|Add1~13 ;
wire \EX_ALU|Add1~15 ;
wire \EX_ALU|Add1~17 ;
wire \EX_ALU|Add1~19 ;
wire \EX_ALU|Add1~21 ;
wire \EX_ALU|Add1~22_combout ;
wire \EX_ALU|Add0~19 ;
wire \EX_ALU|Add0~21 ;
wire \EX_ALU|Add0~22_combout ;
wire \EX_ALU|Mux20~2_combout ;
wire \EX_ALU|Mux20~3_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~23_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~29_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ;
wire \EX_ALU|Add0~23 ;
wire \EX_ALU|Add0~24_combout ;
wire \EX_Forward_A|Mux19~0_combout ;
wire \EX_Forward_A|Mux19~1_combout ;
wire \EX_ALU|Add1~23 ;
wire \EX_ALU|Add1~24_combout ;
wire \EX_ALU|Mux19~0_combout ;
wire \EX_ALU|Mux19~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[13]~24_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~27_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~33_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~26_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~27_combout ;
wire \EX_Forward_A|Mux18~1_combout ;
wire \EX_ALU|Add0~25 ;
wire \EX_ALU|Add0~27 ;
wire \EX_ALU|Add0~28_combout ;
wire \EX_Forward_A|Mux17~0_combout ;
wire \EX_Forward_A|Mux17~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~31_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ;
wire \EX_ALU|Add1~25 ;
wire \EX_ALU|Add1~27 ;
wire \EX_ALU|Add1~28_combout ;
wire \EX_ALU|Mux17~0_combout ;
wire \EX_ALU|Mux17~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~37_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ;
wire \EX_Forward_A|Mux15~0_combout ;
wire \EX_Forward_A|Mux15~1_combout ;
wire \EX_Forward_A|Mux16~0_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~37_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[18]~29_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~53_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ;
wire \EX_Forward_A|Mux7~0_combout ;
wire \EX_Forward_A|Mux7~1_combout ;
wire \EX_Forward_A|Mux8~0_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~59_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM_Data_Memory|Read_Data_MEM[30]~41_combout ;
wire \EX_Forward_A|Mux1~0_combout ;
wire \EX_Forward_A|Mux1~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~65_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ;
wire \EX_Forward_A|Mux2~0_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~59_combout ;
wire \EX_Forward_A|Mux2~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ;
wire \EX_Forward_A|Mux4~0_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ;
wire \ID_Registers|Read_Data_1_ID[27]~54_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~55_combout ;
wire \EX_Forward_A|Mux4~1_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~52_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~53_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~57_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ;
wire \ID_Registers|Read_Data_1_ID[25]~50_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~51_combout ;
wire \EX_Forward_A|Mux6~1_combout ;
wire \EX_ALU|Add0~49 ;
wire \EX_ALU|Add0~51 ;
wire \EX_ALU|Add0~53 ;
wire \EX_ALU|Add0~54_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~45_combout ;
wire \EX_Forward_A|Mux9~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~41_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ;
wire \EX_Forward_A|Mux14~0_combout ;
wire \EX_Forward_A|Mux14~1_combout ;
wire \EX_ALU|Add1~33 ;
wire \EX_ALU|Add1~35 ;
wire \EX_ALU|Add1~37 ;
wire \EX_ALU|Add1~39 ;
wire \EX_ALU|Add1~41 ;
wire \EX_ALU|Add1~43 ;
wire \EX_ALU|Add1~45 ;
wire \EX_ALU|Add1~47 ;
wire \EX_ALU|Add1~49 ;
wire \EX_ALU|Add1~51 ;
wire \EX_ALU|Add1~53 ;
wire \EX_ALU|Add1~54_combout ;
wire \EX_ALU|Mux4~0_combout ;
wire \EX_ALU|Mux4~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~59_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ;
wire \EX_ALU|Add0~55 ;
wire \EX_ALU|Add0~57 ;
wire \EX_ALU|Add0~58_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ;
wire \ID_Registers|Read_Data_1_ID[28]~56_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~57_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout ;
wire \EX_ALU|Add0~56_combout ;
wire \EX_ALU|Add1~55 ;
wire \EX_ALU|Add1~56_combout ;
wire \EX_ALU|Mux3~0_combout ;
wire \EX_ALU|Mux3~1_combout ;
wire \EX_Forward_A|Mux3~0_combout ;
wire \EX_Forward_A|Mux3~1_combout ;
wire \EX_ALU|Add1~57 ;
wire \EX_ALU|Add1~58_combout ;
wire \EX_ALU|Mux2~0_combout ;
wire \EX_ALU|Mux2~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~63_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ;
wire \EX_ALU|Add0~59 ;
wire \EX_ALU|Add0~60_combout ;
wire \EX_ALU|Add1~59 ;
wire \EX_ALU|Add1~60_combout ;
wire \EX_ALU|Mux1~0_combout ;
wire \EX_ALU|Mux1~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[78]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ;
wire \ID_Registers|Read_Data_2_ID[30]~60_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~61_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM_Data_Memory|Read_Data_MEM[29]~40_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ;
wire \ID_Registers|Read_Data_2_ID[28]~56_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~57_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM_Data_Memory|Read_Data_MEM[28]~39_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ;
wire \ID_Registers|Read_Data_1_ID[26]~52_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~53_combout ;
wire \EX_Forward_A|Mux5~1_combout ;
wire \EX_ALU|Add0~52_combout ;
wire \EX_ALU|Add1~52_combout ;
wire \EX_ALU|Mux5~0_combout ;
wire \EX_ALU|Mux5~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 ;
wire \ID_Registers|Read_Data_2_ID[25]~50_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~51_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~55_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ;
wire \EX_ALU|Add0~50_combout ;
wire \EX_ALU|Add1~50_combout ;
wire \EX_ALU|Mux6~0_combout ;
wire \EX_ALU|Mux6~1_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~49_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM_Data_Memory|Read_Data_MEM[25]~36_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ;
wire \ID_Registers|Read_Data_1_ID[23]~46_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~47_combout ;
wire \EX_Forward_A|Mux8~1_combout ;
wire \EX_ALU|Add0~29 ;
wire \EX_ALU|Add0~31 ;
wire \EX_ALU|Add0~33 ;
wire \EX_ALU|Add0~34_combout ;
wire \EX_ALU|Add1~34_combout ;
wire \EX_ALU|Mux14~0_combout ;
wire \EX_ALU|Mux14~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~39_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ;
wire \EX_ALU|Add0~35 ;
wire \EX_ALU|Add0~37 ;
wire \EX_ALU|Add0~39 ;
wire \EX_ALU|Add0~41 ;
wire \EX_ALU|Add0~43 ;
wire \EX_ALU|Add0~45 ;
wire \EX_ALU|Add0~47 ;
wire \EX_ALU|Add0~48_combout ;
wire \EX_ALU|Add1~48_combout ;
wire \EX_ALU|Mux7~0_combout ;
wire \EX_ALU|Mux7~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM_Data_Memory|Read_Data_MEM[24]~35_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ;
wire \ID_Registers|Read_Data_2_ID[23]~46_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~47_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ;
wire \EX_ALU|Add0~46_combout ;
wire \EX_ALU|Mux8~0_combout ;
wire \EX_ALU|Mux8~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[23]~34_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ;
wire \ID_Registers|Read_Data_2_ID[22]~44_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~45_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[22]~33_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~49_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ;
wire \EX_ALU|Add0~44_combout ;
wire \EX_ALU|Add1~44_combout ;
wire \EX_ALU|Mux9~0_combout ;
wire \EX_ALU|Mux9~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 ;
wire \ID_Registers|Read_Data_2_ID[20]~40_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~41_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM_Data_Memory|Read_Data_MEM[20]~31_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ;
wire \ID_Registers|Read_Data_2_ID[19]~38_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~39_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~43_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ;
wire \EX_ALU|Add0~38_combout ;
wire \EX_ALU|Add1~38_combout ;
wire \EX_ALU|Mux12~0_combout ;
wire \EX_ALU|Mux12~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[19]~30_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_2_ID[17]~34_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~35_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ;
wire \ID_Registers|Read_Data_2_ID[16]~32_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~33_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM_Data_Memory|Read_Data_MEM[17]~28_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ;
wire \ID_Registers|Read_Data_1_ID[15]~30_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~31_combout ;
wire \EX_Forward_A|Mux16~1_combout ;
wire \EX_ALU|Add1~29 ;
wire \EX_ALU|Add1~31 ;
wire \EX_ALU|Add1~32_combout ;
wire \EX_ALU|Add0~32_combout ;
wire \EX_ALU|Mux15~0_combout ;
wire \EX_ALU|Mux15~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[16]~27_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ;
wire \ID_Registers|Read_Data_2_ID[15]~30_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~31_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM_Data_Memory|Read_Data_MEM[15]~26_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder_combout ;
wire \EX_ALU|Add1~30_combout ;
wire \EX_ALU|Add0~30_combout ;
wire \EX_ALU|Mux16~0_combout ;
wire \EX_ALU|Mux16~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ;
wire \ID_Registers|Read_Data_2_ID[14]~28_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~29_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM_Data_Memory|Read_Data_MEM[12]~23_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ;
wire \ID_Registers|Read_Data_2_ID[12]~24_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~25_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM_Data_Memory|Read_Data_MEM[11]~22_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 ;
wire \ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~20_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~21_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM_Data_Memory|Read_Data_MEM[10]~21_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~25_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ;
wire \EX_ALU|Add1~20_combout ;
wire \EX_ALU|Add0~20_combout ;
wire \EX_ALU|Mux21~0_combout ;
wire \EX_ALU|Mux21~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 ;
wire \ID_Registers|Read_Data_1_ID[9]~18_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~19_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[9]~feeder_combout ;
wire \EX_Forward_A|Mux22~1_combout ;
wire \EX_ALU|Add1~18_combout ;
wire \EX_ALU|Mux22~0_combout ;
wire \EX_ALU|Mux22~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM[9]~20_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 ;
wire \ID_Registers|Read_Data_1_ID[8]~16_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~17_combout ;
wire \EX_Forward_A|Mux23~0_combout ;
wire \EX_Forward_A|Mux23~1_combout ;
wire \EX_ALU|Add1~16_combout ;
wire \EX_ALU|Add0~16_combout ;
wire \EX_ALU|Mux23~0_combout ;
wire \EX_ALU|Mux23~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~16_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~17_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[8]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[8]~19_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ;
wire \ID_Registers|Read_Data_1_ID[7]~14_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~15_combout ;
wire \EX_Forward_A|Mux24~1_combout ;
wire \EX_ALU|Add1~14_combout ;
wire \EX_ALU|Add0~14_combout ;
wire \EX_ALU|Mux24~0_combout ;
wire \EX_ALU|Mux24~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ;
wire \ID_Registers|Read_Data_2_ID[5]~10_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~11_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ;
wire \ID_Registers|Read_Data_2_ID[2]~4_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~5_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ;
wire \ID_Registers|Read_Data_2_ID[3]~6_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~7_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 ;
wire \ID_Registers|Read_Data_2_ID[6]~12_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~13_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ;
wire \ID_Registers|Read_Data_2_ID[7]~14_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~15_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM_Data_Memory|Read_Data_MEM[5]~16_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ;
wire \ID_Registers|Read_Data_2_ID[4]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~9_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[4]~15_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ;
wire \ID_Registers|Read_Data_1_ID[2]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~5_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[2]~feeder_combout ;
wire \EX_Forward_A|Mux29~1_combout ;
wire \EX_ALU|Add1~5 ;
wire \EX_ALU|Add1~6_combout ;
wire \EX_ALU|Add0~6_combout ;
wire \EX_ALU|Mux28~0_combout ;
wire \EX_ALU|Mux28~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Read_Data_2_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~1_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[0]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[2]~13_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ;
wire \ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~2_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~3_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ;
wire \EX_ALU|Add1~2_combout ;
wire \EX_ALU|Mux30~0_combout ;
wire \EX_ALU|Mux30~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM_Data_Memory|Read_Data_MEM[1]~12_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Read_Data_1_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~1_combout ;
wire \EX_Forward_A|Mux31~1_combout ;
wire \EX_ALU|Mux31~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[2]~12_combout ;
wire \EX_ALU_Control|Mux0~1_combout ;
wire \EX_ALU_Control|Mux0~2_combout ;
wire \EX_ALU|Add1~0_combout ;
wire \EX_ALU|Add0~0_combout ;
wire \EX_ALU|Mux31~1_combout ;
wire \EX_ALU|Mux31~0_combout ;
wire \EX_ALU|Mux31~3_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~35_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ;
wire \EX_ALU|LessThan0~1_cout ;
wire \EX_ALU|LessThan0~3_cout ;
wire \EX_ALU|LessThan0~5_cout ;
wire \EX_ALU|LessThan0~7_cout ;
wire \EX_ALU|LessThan0~9_cout ;
wire \EX_ALU|LessThan0~11_cout ;
wire \EX_ALU|LessThan0~13_cout ;
wire \EX_ALU|LessThan0~15_cout ;
wire \EX_ALU|LessThan0~17_cout ;
wire \EX_ALU|LessThan0~19_cout ;
wire \EX_ALU|LessThan0~21_cout ;
wire \EX_ALU|LessThan0~23_cout ;
wire \EX_ALU|LessThan0~25_cout ;
wire \EX_ALU|LessThan0~27_cout ;
wire \EX_ALU|LessThan0~29_cout ;
wire \EX_ALU|LessThan0~31_cout ;
wire \EX_ALU|LessThan0~33_cout ;
wire \EX_ALU|LessThan0~35_cout ;
wire \EX_ALU|LessThan0~37_cout ;
wire \EX_ALU|LessThan0~39_cout ;
wire \EX_ALU|LessThan0~41_cout ;
wire \EX_ALU|LessThan0~43_cout ;
wire \EX_ALU|LessThan0~45_cout ;
wire \EX_ALU|LessThan0~47_cout ;
wire \EX_ALU|LessThan0~49_cout ;
wire \EX_ALU|LessThan0~51_cout ;
wire \EX_ALU|LessThan0~53_cout ;
wire \EX_ALU|LessThan0~55_cout ;
wire \EX_ALU|LessThan0~57_cout ;
wire \EX_ALU|LessThan0~59_cout ;
wire \EX_ALU|LessThan0~61_cout ;
wire \EX_ALU|LessThan0~62_combout ;
wire \EX_ALU|Mux31~5_combout ;
wire \EX_ALU|Mux31~6_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM[0]~11_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ;
wire \ID_Registers|Read_Data_2_ID[21]~42_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~43_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM_Data_Memory|Read_Data_MEM[21]~32_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ;
wire \EX_Forward_A|Mux10~0_combout ;
wire \EX_Forward_A|Mux10~1_combout ;
wire \EX_ALU|Add0~42_combout ;
wire \EX_ALU|Add1~42_combout ;
wire \EX_ALU|Mux10~0_combout ;
wire \EX_ALU|Mux10~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~7_combout ;
wire \EX_ALU|Add0~26_combout ;
wire \EX_ALU|Add1~26_combout ;
wire \EX_ALU|Mux18~0_combout ;
wire \EX_ALU|Mux18~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~5_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ;
wire \ID_Registers|Read_Data_1_ID[20]~40_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~41_combout ;
wire \EX_Forward_A|Mux11~1_combout ;
wire \EX_ALU|Add0~40_combout ;
wire \EX_ALU|Add1~40_combout ;
wire \EX_ALU|Mux11~0_combout ;
wire \EX_ALU|Mux11~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~6_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~9_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~4_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~3_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~10_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[27]~38_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~55_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM_Data_Memory|Read_Data_MEM[31]~42_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~67_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ;
wire \EX_ALU|Add0~61 ;
wire \EX_ALU|Add0~62_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ;
wire \ID_Registers|Read_Data_1_ID[31]~62_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~63_combout ;
wire \EX_Forward_A|Mux0~0_combout ;
wire \EX_Forward_A|Mux0~1_combout ;
wire \EX_ALU|Add1~61 ;
wire \EX_ALU|Add1~62_combout ;
wire \EX_ALU|Mux0~0_combout ;
wire \EX_ALU|Mux0~1_combout ;
wire \EX_Forward_A|Mux13~0_combout ;
wire \EX_Forward_A|Mux13~1_combout ;
wire \EX_ALU|Add1~36_combout ;
wire \EX_ALU|Add0~36_combout ;
wire \EX_ALU|Mux13~0_combout ;
wire \EX_ALU|Mux13~1_combout ;
wire \EX_ALU|Equal0~4_combout ;
wire \EX_ALU|Equal0~3_combout ;
wire \EX_ALU|Equal0~5_combout ;
wire \EX_ALU|Equal0~6_combout ;
wire \EX_ALU|Equal0~7_combout ;
wire \EX_ALU|Equal0~8_combout ;
wire \EX_ALU|Equal0~9_combout ;
wire \EX_ALU|Equal0~1_combout ;
wire \EX_ALU|Equal0~2_combout ;
wire \EX_ALU|Equal0~10_combout ;
wire \EX_MEM_Pipeline_Stage|Zero_MEM~regout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[0]~0_combout ;
wire \IF_PC_Reg|PC_IF[0]~feeder_combout ;
wire \EX_PC_Add|Branch_Dest_EX[10]~16_combout ;
wire \IF_PC_Mux|Next_PC_IF[10]~9_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \EX_PC_Add|Branch_Dest_EX[20]~36_combout ;
wire \IF_PC_Mux|Next_PC_IF[20]~19_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \EX_PC_Add|Branch_Dest_EX[25]~46_combout ;
wire \IF_PC_Mux|Next_PC_IF[25]~24_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \EX_PC_Add|Branch_Dest_EX[15]~26_combout ;
wire \IF_PC_Mux|Next_PC_IF[15]~14_combout ;
wire \EX_PC_Add|Branch_Dest_EX[28]~52_combout ;
wire \IF_PC_Mux|Next_PC_IF[28]~27_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~2_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~3_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~8_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~9_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ;
wire \ID_Registers|Read_Data_1_ID[6]~12_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~13_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ;
wire \ID_Registers|Read_Data_1_ID[12]~24_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~25_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~28_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~29_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ;
wire \ID_Registers|Read_Data_1_ID[16]~32_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~33_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_1_ID[17]~34_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~35_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ;
wire \ID_Registers|Read_Data_1_ID[18]~36_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~37_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ;
wire \ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~38_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~39_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ;
wire \ID_Registers|Read_Data_1_ID[21]~42_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~43_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ;
wire \ID_Registers|Read_Data_1_ID[24]~48_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~49_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 ;
wire \ID_Registers|Register_File_rtl_0_bypass[78]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~60_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~61_combout ;
wire \EX_Forward_Unit|ForwardC~2_combout ;
wire \EX_Forward_Unit|Equal0~0_combout ;
wire \EX_Forward_Unit|ForwardC~0_combout ;
wire \EX_Forward_Unit|ForwardC~3_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ;
wire \EX_Forward_Unit|ForwardD~1_combout ;
wire \EX_Forward_Unit|ForwardD~2_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ;
wire \ID_Read_data_Mux|Equal0~0_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ;
wire \ID_Read_data_Mux|Equal0~1_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout ;
wire \ID_Read_data_Mux|Equal0~2_combout ;
wire \ID_Read_data_Mux|Equal0~4_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ;
wire \ID_Read_data_Mux|Equal0~16_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ;
wire \ID_Read_data_Mux|Equal0~15_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout ;
wire \ID_Read_data_Mux|Equal0~17_combout ;
wire \ID_Read_data_Mux|Equal0~19_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ;
wire \ID_Read_data_Mux|Equal0~12_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ;
wire \ID_Read_data_Mux|Equal0~13_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ;
wire \ID_Read_data_Mux|Equal0~11_combout ;
wire \ID_Read_data_Mux|Equal0~14_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout ;
wire \ID_Read_data_Mux|Equal0~6_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ;
wire \ID_Read_data_Mux|Equal0~8_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ;
wire \ID_Read_data_Mux|Equal0~5_combout ;
wire \ID_Read_data_Mux|Equal0~9_combout ;
wire \ID_Read_data_Mux|Equal0~20_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~21_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[3]~14_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM_Data_Memory|Read_Data_MEM[6]~17_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM_Data_Memory|Read_Data_MEM[7]~18_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM[14]~25_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM_Data_Memory|Read_Data_MEM[26]~37_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[6]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout ;
wire [0:82] \MEM_Data_Memory|Data_Memory_rtl_0_bypass ;
wire [0:80] \ID_Registers|Register_File_rtl_1_bypass ;
wire [0:80] \ID_Registers|Register_File_rtl_0_bypass ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|PC_Plus_4_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;
wire [4:0] \EX_MEM_Pipeline_Stage|Write_Register_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Write_Data_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Instruction_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Branch_Dest_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|ALU_Result_MEM ;
wire [4:0] \MEM_WB_Pipeline_Stage|Write_Register_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Read_Data_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Instruction_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|ALU_Result_WB ;

wire [31:0] \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [4:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;

assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

// Location: M4K_X55_Y22
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always0~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\EX_Forward_Unit|ID_Control_NOP~combout ),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Instruction_WB [14],\MEM_WB_Pipeline_Stage|Instruction_WB [13],\MEM_WB_Pipeline_Stage|Instruction_WB [12],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\IF_Instruction_Memory|Instruction_IF[3]~13_combout ,\IF_Instruction_Memory|Instruction_IF[22]~19_combout ,\IF_Instruction_Memory|Instruction_IF[5]~14_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ori1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 512'h00000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000;
// synopsys translate_on

// Location: M4K_X55_Y23
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always0~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\EX_Forward_Unit|ID_Control_NOP~combout ),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Instruction_WB [14],\MEM_WB_Pipeline_Stage|Instruction_WB [13],\MEM_WB_Pipeline_Stage|Instruction_WB [12],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\IF_Instruction_Memory|Instruction_IF[0]~10_combout ,\IF_Instruction_Memory|Instruction_IF[13]~17_combout ,\IF_Instruction_Memory|Instruction_IF[12]~16_combout ,\IF_Instruction_Memory|Instruction_IF[16]~18_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ori1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 512'h00000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneii_lcell_comb \EX_ALU|Add1~46 (
// Equation(s):
// \EX_ALU|Add1~46_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & ((\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add1~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU|Add1~45 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & 
// ((\EX_Forward_A|Mux8~1_combout  & (\EX_ALU|Add1~45  & VCC)) # (!\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add1~45 ))))
// \EX_ALU|Add1~47  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & ((!\EX_ALU|Add1~45 ) # (!\EX_Forward_A|Mux8~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & (!\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|Add1~45 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~45 ),
	.combout(\EX_ALU|Add1~46_combout ),
	.cout(\EX_ALU|Add1~47 ));
// synopsys translate_off
defparam \EX_ALU|Add1~46 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [8],\EX_MEM_Pipeline_Stage|Write_Data_MEM [7],\EX_MEM_Pipeline_Stage|Write_Data_MEM [6],\EX_MEM_Pipeline_Stage|Write_Data_MEM [5],\EX_MEM_Pipeline_Stage|Write_Data_MEM [4],\EX_MEM_Pipeline_Stage|Write_Data_MEM [3],
\EX_MEM_Pipeline_Stage|Write_Data_MEM [2],\EX_MEM_Pipeline_Stage|Write_Data_MEM [1],\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2560'h46321ABADDA99F435EC69FF7680C5A08A2CDB9A70C068A22BA3823956C4FC60AED679F10B581D67C20942F005F2526AE01C64DB1662E67986333C5E19521B1DF8A2B44A20DAD828791080BD04464456E2286BB3CFF1F0F1596F9482506631D63C02F3713A10D7E1FE6442B5379D51EBC990D87DA375415E836829BF8C254ED93AC218FAE7060F1376E6E27D6C4E29C8070E4F83D2ABD48B2573940790A81E57DC9DAEF4B638463AAF77BA1F2EB6FABECE38B3112C118173D64328B265332B1872BAE7B7255827537ED0B6F1F53B707A8D05C2EE02B03206EA3E37519950BD0A568A96E07B2701DE2D6A95F7931EE854D9D22A942078689709A2600CD4C21ED8597C740ECD630C1B9D29F0F338EA7A994C6E954F7479008DB26EE0B8CB497ACC00B504ECE780AF5DEBC5552425B7DCCA13B137831132EB1D2C0F28D3730607106;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h7DFB66E5280438C1C3F4B1783C632C2F4B898FCC5FF772E60CA3C07296C466000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000401208038180A04018080200;
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [17],\EX_MEM_Pipeline_Stage|Write_Data_MEM [16],\EX_MEM_Pipeline_Stage|Write_Data_MEM [15],\EX_MEM_Pipeline_Stage|Write_Data_MEM [14],\EX_MEM_Pipeline_Stage|Write_Data_MEM [13],\EX_MEM_Pipeline_Stage|Write_Data_MEM [12],
\EX_MEM_Pipeline_Stage|Write_Data_MEM [11],\EX_MEM_Pipeline_Stage|Write_Data_MEM [10],\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2560'hFF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [26],\EX_MEM_Pipeline_Stage|Write_Data_MEM [25],\EX_MEM_Pipeline_Stage|Write_Data_MEM [24],\EX_MEM_Pipeline_Stage|Write_Data_MEM [23],\EX_MEM_Pipeline_Stage|Write_Data_MEM [22],\EX_MEM_Pipeline_Stage|Write_Data_MEM [21],
\EX_MEM_Pipeline_Stage|Write_Data_MEM [20],\EX_MEM_Pipeline_Stage|Write_Data_MEM [19],\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2560'hFF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y24
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [31],\EX_MEM_Pipeline_Stage|Write_Data_MEM [30],\EX_MEM_Pipeline_Stage|Write_Data_MEM [29],\EX_MEM_Pipeline_Stage|Write_Data_MEM [28],\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 5;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 5;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 512'hF801FF801F07FFF07FE0FFFFF07FE00000007C1FF8000FFC0000000F83E0F83FFFFFFF003E0F83E0F8000F83E0003FFF83FF003FF07C000001FF800007FE0F80;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00FFC000001FF83E0FFC00FFC0007C00F801F0001FF801FF83E0FFFE007FE0F83FFFFC1FFFC1FF801F003FF07C1F07FE007FE0FFC0007C0007FE007C000000007FE007FE00001FF800000000003E0FFC1FF83FFF801F07C00F8000003FFFFFFFFFC00FFC00FFFFFFFC1FFFFE0F83FFF800007FE0F83FF07FFFFFC0007C1FFFFFFFFC1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X74_Y30_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[15]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [15]));

// Location: LCFF_X71_Y29_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[28]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [28]));

// Location: LCCOMB_X71_Y29_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~1_combout  = (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Reg|PC_IF [11] & !\IF_PC_Reg|PC_IF [9])))

	.dataa(\IF_PC_Reg|PC_IF [12]),
	.datab(\IF_PC_Reg|PC_IF [10]),
	.datac(\IF_PC_Reg|PC_IF [11]),
	.datad(\IF_PC_Reg|PC_IF [9]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~1 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~6 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~6_combout  = (!\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Reg|PC_IF [26] & !\IF_PC_Reg|PC_IF [27])))

	.dataa(\IF_PC_Reg|PC_IF [25]),
	.datab(\IF_PC_Reg|PC_IF [28]),
	.datac(\IF_PC_Reg|PC_IF [26]),
	.datad(\IF_PC_Reg|PC_IF [27]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~6 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~0_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [3])) # (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~0 .lut_mask = 16'h0046;
defparam \IF_Instruction_Memory|Instruction_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~4_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [3])) # (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~4 .lut_mask = 16'h0024;
defparam \IF_Instruction_Memory|Instruction_Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneii_lcell_comb \EX_Forward_Unit|Equal11~0 (
// Equation(s):
// \EX_Forward_Unit|Equal11~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal11~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[22]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [4]));

// Location: LCFF_X54_Y27_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [7]));

// Location: LCFF_X49_Y22_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [22]));

// Location: LCFF_X49_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [23]));

// Location: LCFF_X48_Y26_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [24]));

// Location: LCCOMB_X49_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~6_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [23])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [24] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 )) # (!\ID_Registers|Register_File_rtl_0_bypass [24] & ((\ID_Registers|Register_File_rtl_0_bypass [23])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [23]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~6 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [34]));

// Location: LCFF_X53_Y23_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [36]));

// Location: LCFF_X54_Y26_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [37]));

// Location: LCFF_X54_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [38]));

// Location: LCCOMB_X54_Y26_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~20_combout  = (\ID_Registers|Register_File_rtl_0_bypass [38] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [37])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [38] & (((\ID_Registers|Register_File_rtl_0_bypass [37]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [38]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [37]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~20 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [39]));

// Location: LCFF_X54_Y25_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [40]));

// Location: LCCOMB_X54_Y25_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~22_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [39])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [40] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [40] & (\ID_Registers|Register_File_rtl_0_bypass [39]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [40]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [39]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~22 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [42]));

// Location: LCFF_X49_Y22_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [48]));

// Location: LCFF_X49_Y22_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [50]));

// Location: LCFF_X54_Y21_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [54]));

// Location: LCFF_X54_Y21_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [58]));

// Location: LCFF_X54_Y22_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [61]));

// Location: LCFF_X54_Y22_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [62]));

// Location: LCCOMB_X54_Y22_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~44 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~44_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [61])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [62] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 )) # (!\ID_Registers|Register_File_rtl_0_bypass [62] & ((\ID_Registers|Register_File_rtl_0_bypass [61])))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [61]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~44 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_1_ID[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [64]));

// Location: LCFF_X53_Y27_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [72]));

// Location: LCFF_X52_Y22_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [73]));

// Location: LCFF_X53_Y21_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[75] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[75]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [75]));

// Location: LCFF_X54_Y21_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[76] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [76]));

// Location: LCCOMB_X54_Y21_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~58 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~58_combout  = (\ID_Registers|Register_File_rtl_0_bypass [76] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [75])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [76] & (\ID_Registers|Register_File_rtl_0_bypass [75]))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [75]),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [76]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\ID_Registers|Register_File~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~58 .lut_mask = 16'hAAE2;
defparam \ID_Registers|Read_Data_1_ID[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[80] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [80]));

// Location: LCFF_X54_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [1]));

// Location: LCFF_X54_Y27_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [5]));

// Location: LCFF_X49_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [24]));

// Location: LCFF_X54_Y24_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [26]));

// Location: LCFF_X54_Y24_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [28]));

// Location: LCFF_X47_Y26_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [30]));

// Location: LCFF_X48_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [32]));

// Location: LCFF_X54_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [39]));

// Location: LCFF_X54_Y25_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [40]));

// Location: LCCOMB_X54_Y25_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~22_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [39])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [40] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [40] & (\ID_Registers|Register_File_rtl_1_bypass [39]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [40]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [39]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~22 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [42]));

// Location: LCFF_X56_Y22_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [43]));

// Location: LCFF_X56_Y22_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [44]));

// Location: LCCOMB_X56_Y22_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~26_combout  = (\ID_Registers|Register_File_rtl_1_bypass [44] & ((\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [43]))) # (!\ID_Registers|Register_File~5_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [44] & (((\ID_Registers|Register_File_rtl_1_bypass [43]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [44]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [43]),
	.datad(\ID_Registers|Register_File~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~26 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [53]));

// Location: LCFF_X54_Y21_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [54]));

// Location: LCCOMB_X54_Y21_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~36 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~36_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [53])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [54] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [54] & (\ID_Registers|Register_File_rtl_1_bypass [53]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [54]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [53]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~36 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [56]));

// Location: LCFF_X51_Y20_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [65]));

// Location: LCFF_X51_Y20_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [66]));

// Location: LCCOMB_X51_Y20_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~48 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~48_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [65])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [66] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [66] & (\ID_Registers|Register_File_rtl_1_bypass [65]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [66]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [65]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~48 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [71]));

// Location: LCFF_X56_Y24_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [72]));

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~54 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~54_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [71])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [72] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 )) # (!\ID_Registers|Register_File_rtl_1_bypass [72] & ((\ID_Registers|Register_File_rtl_1_bypass [71])))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [71]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [72]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~54 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[75] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [75]));

// Location: LCFF_X49_Y22_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[76] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [76]));

// Location: LCCOMB_X52_Y22_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~58 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~58_combout  = (\ID_Registers|Register_File_rtl_1_bypass [76] & ((\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [75]))) # (!\ID_Registers|Register_File~5_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [76] & (((\ID_Registers|Register_File_rtl_1_bypass [75]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [76]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [75]),
	.datad(\ID_Registers|Register_File~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~58 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[79] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [79]));

// Location: LCFF_X56_Y22_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[80] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [80]));

// Location: LCCOMB_X56_Y22_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~62 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~62_combout  = (\ID_Registers|Register_File_rtl_1_bypass [80] & ((\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [79]))) # (!\ID_Registers|Register_File~5_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [80] & (((\ID_Registers|Register_File_rtl_1_bypass [79]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [80]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [79]),
	.datad(\ID_Registers|Register_File~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~62 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ForwardD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[0]~1_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_2_ID[0]~1_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 .lut_mask = 16'hFC0C;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[2]~5_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~5_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3 .lut_mask = 16'hF5A0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[5]~11_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 .lut_mask = 16'hF0AA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[6]~13_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[7]~15_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 .lut_mask = 16'hF0AA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[7]~15_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~15_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[6]~13_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~13_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~3 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~3_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[6]~7_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[7]~6_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~3 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[9]~19_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[9]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[11]~23_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[11]~23_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[12]~25_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 .lut_mask = 16'hDD88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[13]~27_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 .lut_mask = 16'hFC0C;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[13]~27_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~27_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[12]~25_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[12]~25_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~7 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~7_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[13]~12_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[12]~13_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~7 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[14]~29_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 .lut_mask = 16'hAACC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[16]~33_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[17]~35_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .lut_mask = 16'hEE44;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[17]~35_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[17]~35_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[16]~33_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[16]~33_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17 .lut_mask = 16'hE4E4;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~10 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~10_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[16]~17_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[17]~16_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~10 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[19]~39_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .lut_mask = 16'hEE44;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[20]~41_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .lut_mask = 16'hAACC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[22]~45_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[22]~45_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[24]~49_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .lut_mask = 16'hFA50;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[27]~55_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .lut_mask = 16'hE2E2;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[29]~59_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .lut_mask = 16'hFA50;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[30]~61_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .lut_mask = 16'hEE44;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[31]~63_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .lut_mask = 16'hCCAA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[31]~63_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[31]~63_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30 .lut_mask = 16'hAACC;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[30]~61_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[30]~61_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31 .lut_mask = 16'hE4E4;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~18 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~18_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[31]~30_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[30]~31_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~18 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneii_lcell_comb \EX_Forward_Unit|Data_Hazard_temp_2~0 (
// Equation(s):
// \EX_Forward_Unit|Data_Hazard_temp_2~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [11]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [14]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [13]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [12])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Data_Hazard_temp_2~0 .lut_mask = 16'hFFFE;
defparam \EX_Forward_Unit|Data_Hazard_temp_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[0]~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX[0]~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16]))))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[0]~0 .lut_mask = 16'h8020;
defparam \EX_Forward_Unit|ForwardB_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~9 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [23])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [3])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~9 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~45 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~45_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~45 .lut_mask = 16'hCCF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~47 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~47_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~47 .lut_mask = 16'hFC30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~51 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~51_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~51_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~51 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~61 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~61_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~61 .lut_mask = 16'hFA50;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneii_lcell_comb \EX_ALU_Control|WideOr0~0 (
// Equation(s):
// \EX_ALU_Control|WideOr0~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr0~0 .lut_mask = 16'h002A;
defparam \EX_ALU_Control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]));

// Location: LCCOMB_X52_Y21_N28
cycloneii_lcell_comb \EX_Forward_A|Mux5~0 (
// Equation(s):
// \EX_Forward_A|Mux5~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~0 .lut_mask = 16'hEE44;
defparam \EX_Forward_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N20
cycloneii_lcell_comb \EX_Forward_A|Mux6~0 (
// Equation(s):
// \EX_Forward_A|Mux6~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~0 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]));

// Location: LCCOMB_X53_Y21_N10
cycloneii_lcell_comb \EX_Forward_A|Mux9~0 (
// Equation(s):
// \EX_Forward_A|Mux9~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~0 .lut_mask = 16'hBB88;
defparam \EX_Forward_A|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]));

// Location: LCCOMB_X50_Y21_N2
cycloneii_lcell_comb \EX_Forward_A|Mux11~0 (
// Equation(s):
// \EX_Forward_A|Mux11~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~0 .lut_mask = 16'hCFC0;
defparam \EX_Forward_A|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]));

// Location: LCCOMB_X53_Y22_N8
cycloneii_lcell_comb \EX_Forward_A|Mux12~0 (
// Equation(s):
// \EX_Forward_A|Mux12~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~0 .lut_mask = 16'hBB88;
defparam \EX_Forward_A|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \EX_Forward_A|Mux12~1 (
// Equation(s):
// \EX_Forward_A|Mux12~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & ((\EX_Forward_A|Mux12~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] 
// & (\EX_Forward_A|Mux12~0_combout  & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datab(\EX_Forward_A|Mux12~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~1 .lut_mask = 16'hACCA;
defparam \EX_Forward_A|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]));

// Location: LCFF_X51_Y23_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]));

// Location: LCFF_X51_Y23_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]));

// Location: LCFF_X50_Y22_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]));

// Location: LCCOMB_X51_Y22_N20
cycloneii_lcell_comb \EX_Forward_A|Mux18~0 (
// Equation(s):
// \EX_Forward_A|Mux18~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~0 .lut_mask = 16'hF3C0;
defparam \EX_Forward_A|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]));

// Location: LCCOMB_X48_Y25_N8
cycloneii_lcell_comb \EX_Forward_A|Mux21~0 (
// Equation(s):
// \EX_Forward_A|Mux21~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~0 .lut_mask = 16'hCCF0;
defparam \EX_Forward_A|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneii_lcell_comb \EX_Forward_A|Mux22~0 (
// Equation(s):
// \EX_Forward_A|Mux22~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~0 .lut_mask = 16'hE4E4;
defparam \EX_Forward_A|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N20
cycloneii_lcell_comb \EX_Forward_A|Mux24~0 (
// Equation(s):
// \EX_Forward_A|Mux24~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~0 .lut_mask = 16'hAAF0;
defparam \EX_Forward_A|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]));

// Location: LCCOMB_X48_Y25_N16
cycloneii_lcell_comb \EX_Forward_A|Mux25~0 (
// Equation(s):
// \EX_Forward_A|Mux25~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~0 .lut_mask = 16'hCCF0;
defparam \EX_Forward_A|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneii_lcell_comb \EX_Forward_A|Mux25~1 (
// Equation(s):
// \EX_Forward_A|Mux25~1_combout  = (\EX_Forward_A|Mux25~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux25~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux25~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]));

// Location: LCCOMB_X53_Y25_N6
cycloneii_lcell_comb \EX_Forward_A|Mux27~0 (
// Equation(s):
// \EX_Forward_A|Mux27~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~0 .lut_mask = 16'hAFA0;
defparam \EX_Forward_A|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneii_lcell_comb \EX_Forward_A|Mux27~1 (
// Equation(s):
// \EX_Forward_A|Mux27~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux27~0_combout 
// )))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux27~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_A|Mux27~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneii_lcell_comb \EX_Forward_A|Mux29~0 (
// Equation(s):
// \EX_Forward_A|Mux29~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~0 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]));

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \EX_Forward_A|Mux31~0 (
// Equation(s):
// \EX_Forward_A|Mux31~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~0 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneii_lcell_comb \EX_ALU|Mux31~2 (
// Equation(s):
// \EX_ALU|Mux31~2_combout  = (!\EX_ALU_Control|Mux0~1_combout  & ((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\EX_ALU_Control|Mux0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~2 .lut_mask = 16'h0B0B;
defparam \EX_ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]));

// Location: LCFF_X71_Y30_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8]));

// Location: LCFF_X71_Y30_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10]));

// Location: LCFF_X71_Y30_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]));

// Location: LCFF_X70_Y29_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]));

// Location: LCFF_X69_Y29_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]));

// Location: LCFF_X69_Y29_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20]));

// Location: LCFF_X69_Y29_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]));

// Location: LCFF_X69_Y29_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22]));

// Location: LCFF_X69_Y29_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24]));

// Location: LCFF_X69_Y29_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]));

// Location: LCCOMB_X49_Y23_N10
cycloneii_lcell_comb \EX_ALU|Equal0~0 (
// Equation(s):
// \EX_ALU|Equal0~0_combout  = (!\EX_ALU|Mux4~1_combout  & (!\EX_ALU|Mux5~1_combout  & (!\EX_ALU|Mux8~1_combout  & !\EX_ALU|Mux6~1_combout )))

	.dataa(\EX_ALU|Mux4~1_combout ),
	.datab(\EX_ALU|Mux5~1_combout ),
	.datac(\EX_ALU|Mux8~1_combout ),
	.datad(\EX_ALU|Mux6~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~0 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~0_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~0 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~1 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~1_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~1 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~2 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~2_combout  = (\MEM_Data_Memory|Read_Data_MEM~1_combout  & (\MEM_Data_Memory|Read_Data_MEM~0_combout  & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~2 .lut_mask = 16'h00C0;
defparam \MEM_Data_Memory|Read_Data_MEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~8 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~8_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~8 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]));

// Location: LCFF_X56_Y23_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]));

// Location: LCFF_X52_Y23_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]));

// Location: LCFF_X53_Y27_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]));

// Location: LCFF_X56_Y25_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]));

// Location: LCFF_X54_Y25_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]));

// Location: LCFF_X56_Y21_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]));

// Location: LCFF_X52_Y20_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]));

// Location: LCFF_X54_Y22_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]));

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \EX_Forward_Unit|Equal2~1 (
// Equation(s):
// \EX_Forward_Unit|Equal2~1_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & !\MEM_WB_Pipeline_Stage|Instruction_WB [14])

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal2~1 .lut_mask = 16'h0055;
defparam \EX_Forward_Unit|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y30_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCFF_X72_Y30_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]));

// Location: LCFF_X72_Y30_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]));

// Location: LCFF_X72_Y30_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]));

// Location: LCFF_X72_Y29_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]));

// Location: LCFF_X72_Y29_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]));

// Location: LCFF_X72_Y29_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]));

// Location: LCFF_X72_Y29_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]));

// Location: LCFF_X72_Y29_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]));

// Location: LCFF_X72_Y29_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]));

// Location: LCFF_X72_Y29_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]));

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[5]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[7]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[6]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[6]~feeder_combout  = \ID_Registers|Read_Data_1_ID[6]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[6]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout  = \ID_Registers|Read_Data_1_ID[21]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[75]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[75]~feeder_combout  = \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[75]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[1]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[1]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N6
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[76]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[80]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[76]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[76]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[80]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[80]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N28
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h33CC;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCCOMB_X71_Y30_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]));

// Location: LCCOMB_X70_Y30_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[2]~0 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[2]~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2] $ (VCC))) # (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2] & VCC))
// \EX_PC_Add|Branch_Dest_EX[2]~1  = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX [19] & \ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[2]~1 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .lut_mask = 16'h6688;
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[3]~2 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[3]~2_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & (\EX_PC_Add|Branch_Dest_EX[2]~1  & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & 
// (!\EX_PC_Add|Branch_Dest_EX[2]~1 )))) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & (!\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & ((\EX_PC_Add|Branch_Dest_EX[2]~1 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[3]~3  = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & !\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & 
// ((!\EX_PC_Add|Branch_Dest_EX[2]~1 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[2]~1 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[3]~3 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3]));

// Location: LCCOMB_X56_Y27_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~2_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [4]) # (\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~2 .lut_mask = 16'h00C8;
defparam \IF_Instruction_Memory|Instruction_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~16 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~16_combout  = (\IF_Instruction_Memory|Instruction_Memory~2_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~16 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[12]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [17]));

// Location: LCFF_X52_Y26_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [17]));

// Location: LCCOMB_X56_Y27_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~1_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [3])))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~1 .lut_mask = 16'h00DA;
defparam \IF_Instruction_Memory|Instruction_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[5]~14 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[5]~14_combout  = (\IF_Instruction_Memory|Instruction_Memory~1_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[5]~14 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [21]));

// Location: LCFF_X52_Y26_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [21]));

// Location: LCCOMB_X70_Y30_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[4]~4 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[4]~4_combout  = ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] $ (!\EX_PC_Add|Branch_Dest_EX[3]~3 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[4]~5  = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]) # (!\EX_PC_Add|Branch_Dest_EX[3]~3 ))) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & 
// (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] & !\EX_PC_Add|Branch_Dest_EX[3]~3 )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[3]~3 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[4]~5 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]));

// Location: LCCOMB_X74_Y29_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~3 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~3_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~3 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[4]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: LCCOMB_X72_Y30_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X70_Y30_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]));

// Location: LCCOMB_X70_Y30_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[5]~6 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[5]~6_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [23] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & (\EX_PC_Add|Branch_Dest_EX[4]~5  & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & ((\EX_PC_Add|Branch_Dest_EX[4]~5 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[5]~7  = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX [23] & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & !\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & ((!\EX_PC_Add|Branch_Dest_EX[4]~5 ) # 
// (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[4]~5 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[5]~7 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5]));

// Location: LCCOMB_X74_Y30_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~4 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~4_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~4 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[5]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[5]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[5]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[5]~4_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[5]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: LCCOMB_X72_Y30_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCFF_X71_Y30_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]));

// Location: LCCOMB_X70_Y30_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[6]~8 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[6]~8_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] & (\EX_PC_Add|Branch_Dest_EX[5]~7  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] & (!\EX_PC_Add|Branch_Dest_EX[5]~7  & VCC))
// \EX_PC_Add|Branch_Dest_EX[6]~9  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] & !\EX_PC_Add|Branch_Dest_EX[5]~7 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[5]~7 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[6]~9 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]));

// Location: LCCOMB_X74_Y30_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~5 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~5_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~5 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[6]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[6]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[6]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[6]~5_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[6]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: LCCOMB_X72_Y30_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCFF_X71_Y30_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]));

// Location: LCCOMB_X70_Y30_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[7]~10 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[7]~10_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & ((\ID_EX_Pipeline_Stage|Instruction_EX [21] & (\EX_PC_Add|Branch_Dest_EX[6]~9  & VCC)) # (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 
// )))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & ((\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & ((\EX_PC_Add|Branch_Dest_EX[6]~9 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[7]~11  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & !\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] & ((!\EX_PC_Add|Branch_Dest_EX[6]~9 ) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [21]))))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[6]~9 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[7]~11 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[8]~12 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[8]~12_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8] & (\EX_PC_Add|Branch_Dest_EX[7]~11  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8] & (!\EX_PC_Add|Branch_Dest_EX[7]~11  & VCC))
// \EX_PC_Add|Branch_Dest_EX[8]~13  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8] & !\EX_PC_Add|Branch_Dest_EX[7]~11 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[7]~11 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[8]~13 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .lut_mask = 16'hA50A;
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [8]));

// Location: LCFF_X70_Y30_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]));

// Location: LCCOMB_X72_Y30_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~6 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~6_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~6 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[7]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: LCCOMB_X72_Y30_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[8]~7 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[8]~7_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [8])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [8]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[8]~7 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[8]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [8]));

// Location: LCCOMB_X72_Y30_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]));

// Location: LCFF_X71_Y30_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]));

// Location: LCCOMB_X70_Y30_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[9]~14 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[9]~14_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9] & (!\EX_PC_Add|Branch_Dest_EX[8]~13 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9] & ((\EX_PC_Add|Branch_Dest_EX[8]~13 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[9]~15  = CARRY((!\EX_PC_Add|Branch_Dest_EX[8]~13 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[8]~13 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[9]~15 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [9]));

// Location: LCCOMB_X71_Y29_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[9]~8 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[9]~8_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [9])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [9]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[9]~8 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[9]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [9]));

// Location: LCCOMB_X72_Y30_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(\IF_PC_Reg|PC_IF [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]));

// Location: LCCOMB_X71_Y30_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]));

// Location: LCCOMB_X70_Y30_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[10]~16 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[10]~16_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10] & (\EX_PC_Add|Branch_Dest_EX[9]~15  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10] & (!\EX_PC_Add|Branch_Dest_EX[9]~15  & VCC))
// \EX_PC_Add|Branch_Dest_EX[10]~17  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10] & !\EX_PC_Add|Branch_Dest_EX[9]~15 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[9]~15 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[10]~17 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .lut_mask = 16'hA50A;
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[11]~18 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[11]~18_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11] & (!\EX_PC_Add|Branch_Dest_EX[10]~17 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11] & ((\EX_PC_Add|Branch_Dest_EX[10]~17 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[11]~19  = CARRY((!\EX_PC_Add|Branch_Dest_EX[10]~17 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[10]~17 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[11]~19 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [11]));

// Location: LCCOMB_X71_Y29_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[11]~10 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[11]~10_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [11])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [11]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[11]~10 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[11]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [11]));

// Location: LCCOMB_X72_Y30_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]));

// Location: LCCOMB_X71_Y30_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12]));

// Location: LCCOMB_X70_Y30_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[12]~20 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[12]~20_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12] & (\EX_PC_Add|Branch_Dest_EX[11]~19  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12] & (!\EX_PC_Add|Branch_Dest_EX[11]~19  & VCC))
// \EX_PC_Add|Branch_Dest_EX[12]~21  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12] & !\EX_PC_Add|Branch_Dest_EX[11]~19 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[11]~19 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[12]~21 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [12]));

// Location: LCCOMB_X71_Y29_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[12]~11 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[12]~11_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [12])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [12]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[12]~11 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[12]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [12]));

// Location: LCCOMB_X72_Y30_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(\IF_PC_Reg|PC_IF [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]));

// Location: LCCOMB_X71_Y30_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]));

// Location: LCCOMB_X70_Y30_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[13]~22 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[13]~22_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [11] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & (\EX_PC_Add|Branch_Dest_EX[12]~21  & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & 
// (!\EX_PC_Add|Branch_Dest_EX[12]~21 )))) # (!\ID_EX_Pipeline_Stage|Instruction_EX [11] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & (!\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & ((\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[13]~23  = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX [11] & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13] & !\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\ID_EX_Pipeline_Stage|Instruction_EX [11] & ((!\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[12]~21 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[13]~23 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[14]~24 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[14]~24_combout  = ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14] $ (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\EX_PC_Add|Branch_Dest_EX[13]~23 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[14]~25  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14] & ((\ID_EX_Pipeline_Stage|Instruction_EX [17]) # (!\EX_PC_Add|Branch_Dest_EX[13]~23 ))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14] & (\ID_EX_Pipeline_Stage|Instruction_EX 
// [17] & !\EX_PC_Add|Branch_Dest_EX[13]~23 )))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[13]~23 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[14]~25 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [14]));

// Location: LCCOMB_X72_Y30_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[14]~13 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[14]~13_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [14])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [14]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[14]~13 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N4
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[14]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[14]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[14]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[14]~13_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[14]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [14]));

// Location: LCCOMB_X72_Y30_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(\IF_PC_Reg|PC_IF [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]));

// Location: LCCOMB_X71_Y30_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]));

// Location: LCCOMB_X70_Y30_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[15]~26 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[15]~26_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [18] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15] & (\EX_PC_Add|Branch_Dest_EX[14]~25  & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[14]~25 )))) # (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15] & (!\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15] & ((\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[15]~27  = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX [18] & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15] & !\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & ((!\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[14]~25 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[15]~27 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[16]~28 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[16]~28_combout  = ((\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16] $ (!\EX_PC_Add|Branch_Dest_EX[15]~27 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[16]~29  = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX [19] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]) # (!\EX_PC_Add|Branch_Dest_EX[15]~27 ))) # (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX 
// [16] & !\EX_PC_Add|Branch_Dest_EX[15]~27 )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[15]~27 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[16]~29 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y30_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [16]));

// Location: LCCOMB_X74_Y30_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[16]~15 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[16]~15_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [16])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [16]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[16]~15 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y30_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [16]));

// Location: LCCOMB_X72_Y30_N30
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y30_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]));

// Location: LCCOMB_X71_Y30_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]));

// Location: LCCOMB_X70_Y29_N0
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[17]~30 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[17]~30_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17] & (!\EX_PC_Add|Branch_Dest_EX[16]~29 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17] & ((\EX_PC_Add|Branch_Dest_EX[16]~29 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[17]~31  = CARRY((!\EX_PC_Add|Branch_Dest_EX[16]~29 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[16]~29 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[17]~31 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .lut_mask = 16'h5A5F;
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~feeder_combout  = \EX_PC_Add|Branch_Dest_EX[17]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [17]));

// Location: LCCOMB_X72_Y29_N0
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[17]~16 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[17]~16_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [17])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [17]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[17]~16 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[17]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [17]));

// Location: LCCOMB_X72_Y29_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y29_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]));

// Location: LCCOMB_X69_Y29_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18]));

// Location: LCCOMB_X70_Y29_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[18]~32 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[18]~32_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18] & (\EX_PC_Add|Branch_Dest_EX[17]~31  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18] & (!\EX_PC_Add|Branch_Dest_EX[17]~31  & VCC))
// \EX_PC_Add|Branch_Dest_EX[18]~33  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18] & !\EX_PC_Add|Branch_Dest_EX[17]~31 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[17]~31 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[18]~33 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [18]));

// Location: LCCOMB_X74_Y29_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[18]~17 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[18]~17_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [18])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [18]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[18]~17 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[18]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [18]));

// Location: LCCOMB_X72_Y29_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(\IF_PC_Reg|PC_IF [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(\IF_PC_Reg|PC_IF [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(\IF_PC_Reg|PC_IF [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(\IF_PC_Reg|PC_IF [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[19]~34 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[19]~34_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19] & (!\EX_PC_Add|Branch_Dest_EX[18]~33 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19] & ((\EX_PC_Add|Branch_Dest_EX[18]~33 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[19]~35  = CARRY((!\EX_PC_Add|Branch_Dest_EX[18]~33 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[18]~33 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[19]~35 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .lut_mask = 16'h5A5F;
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[20]~36 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[20]~36_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20] & (\EX_PC_Add|Branch_Dest_EX[19]~35  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20] & (!\EX_PC_Add|Branch_Dest_EX[19]~35  & VCC))
// \EX_PC_Add|Branch_Dest_EX[20]~37  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20] & !\EX_PC_Add|Branch_Dest_EX[19]~35 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[19]~35 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[20]~37 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .lut_mask = 16'hA50A;
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[21]~38 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[21]~38_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21] & (!\EX_PC_Add|Branch_Dest_EX[20]~37 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21] & ((\EX_PC_Add|Branch_Dest_EX[20]~37 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[21]~39  = CARRY((!\EX_PC_Add|Branch_Dest_EX[20]~37 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[20]~37 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[21]~39 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .lut_mask = 16'h5A5F;
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[22]~40 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[22]~40_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22] & (\EX_PC_Add|Branch_Dest_EX[21]~39  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22] & (!\EX_PC_Add|Branch_Dest_EX[21]~39  & VCC))
// \EX_PC_Add|Branch_Dest_EX[22]~41  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22] & !\EX_PC_Add|Branch_Dest_EX[21]~39 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[21]~39 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[22]~41 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .lut_mask = 16'hA50A;
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [22]));

// Location: LCCOMB_X71_Y29_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[22]~21 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[22]~21_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [22]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[22]~40_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [22]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[22]~21 .lut_mask = 16'hF870;
defparam \IF_PC_Mux|Next_PC_IF[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[22]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [22]));

// Location: LCCOMB_X70_Y29_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[23]~42 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[23]~42_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23] & (!\EX_PC_Add|Branch_Dest_EX[22]~41 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23] & ((\EX_PC_Add|Branch_Dest_EX[22]~41 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[23]~43  = CARRY((!\EX_PC_Add|Branch_Dest_EX[22]~41 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[22]~41 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[23]~43 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [23]));

// Location: LCCOMB_X71_Y29_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[23]~22 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[23]~22_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [23]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [23]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[23]~22 .lut_mask = 16'hF870;
defparam \IF_PC_Mux|Next_PC_IF[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[23]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [23]));

// Location: LCCOMB_X72_Y29_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y29_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]));

// Location: LCFF_X69_Y29_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]));

// Location: LCCOMB_X70_Y29_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[24]~44 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[24]~44_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24] & (\EX_PC_Add|Branch_Dest_EX[23]~43  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24] & (!\EX_PC_Add|Branch_Dest_EX[23]~43  & VCC))
// \EX_PC_Add|Branch_Dest_EX[24]~45  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24] & !\EX_PC_Add|Branch_Dest_EX[23]~43 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[23]~43 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[24]~45 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .lut_mask = 16'hA50A;
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [24]));

// Location: LCCOMB_X72_Y29_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[24]~23 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[24]~23_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [24])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [24]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[24]~23 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[24]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [24]));

// Location: LCFF_X70_Y29_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [21]));

// Location: LCCOMB_X71_Y29_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[21]~20 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[21]~20_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [21]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[21]~38_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [21]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[21]~20 .lut_mask = 16'hF870;
defparam \IF_PC_Mux|Next_PC_IF[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[21]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [21]));

// Location: LCCOMB_X71_Y29_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~5 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~5_combout  = (!\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Reg|PC_IF [24] & !\IF_PC_Reg|PC_IF [21])))

	.dataa(\IF_PC_Reg|PC_IF [23]),
	.datab(\IF_PC_Reg|PC_IF [22]),
	.datac(\IF_PC_Reg|PC_IF [24]),
	.datad(\IF_PC_Reg|PC_IF [21]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~5 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(\IF_PC_Reg|PC_IF [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y29_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]));

// Location: LCFF_X69_Y29_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26]));

// Location: LCCOMB_X70_Y29_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[25]~46 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[25]~46_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25] & (!\EX_PC_Add|Branch_Dest_EX[24]~45 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25] & ((\EX_PC_Add|Branch_Dest_EX[24]~45 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[25]~47  = CARRY((!\EX_PC_Add|Branch_Dest_EX[24]~45 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[24]~45 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[25]~47 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .lut_mask = 16'h5A5F;
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[26]~48 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[26]~48_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26] & (\EX_PC_Add|Branch_Dest_EX[25]~47  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26] & (!\EX_PC_Add|Branch_Dest_EX[25]~47  & VCC))
// \EX_PC_Add|Branch_Dest_EX[26]~49  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26] & !\EX_PC_Add|Branch_Dest_EX[25]~47 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[25]~47 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[26]~49 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [26]));

// Location: LCCOMB_X71_Y29_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[26]~25 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[26]~25_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [26])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [26]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[26]~25 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[26]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [26]));

// Location: LCCOMB_X72_Y29_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y29_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]));

// Location: LCFF_X69_Y29_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]));

// Location: LCCOMB_X70_Y29_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[27]~50 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[27]~50_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27] & (!\EX_PC_Add|Branch_Dest_EX[26]~49 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27] & ((\EX_PC_Add|Branch_Dest_EX[26]~49 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[27]~51  = CARRY((!\EX_PC_Add|Branch_Dest_EX[26]~49 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[26]~49 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[27]~51 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [27]));

// Location: LCCOMB_X71_Y29_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[27]~26 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[27]~26_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [27])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [27]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[27]~26 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[27]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [27]));

// Location: LCCOMB_X72_Y29_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(\IF_PC_Reg|PC_IF [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y29_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]));

// Location: LCCOMB_X69_Y29_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]));

// Location: LCFF_X72_Y29_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]));

// Location: LCCOMB_X69_Y29_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28]));

// Location: LCCOMB_X70_Y29_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[28]~52 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[28]~52_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28] & (\EX_PC_Add|Branch_Dest_EX[27]~51  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28] & (!\EX_PC_Add|Branch_Dest_EX[27]~51  & VCC))
// \EX_PC_Add|Branch_Dest_EX[28]~53  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28] & !\EX_PC_Add|Branch_Dest_EX[27]~51 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[27]~51 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[28]~53 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[29]~54 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[29]~54_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29] & (!\EX_PC_Add|Branch_Dest_EX[28]~53 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29] & ((\EX_PC_Add|Branch_Dest_EX[28]~53 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[29]~55  = CARRY((!\EX_PC_Add|Branch_Dest_EX[28]~53 ) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[28]~53 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[29]~55 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [29]));

// Location: LCCOMB_X71_Y29_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[29]~28 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[29]~28_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [29])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [29]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[29]~28 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[29]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [29]));

// Location: LCCOMB_X72_Y29_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(\IF_PC_Reg|PC_IF [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y29_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]));

// Location: LCCOMB_X69_Y29_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30]));

// Location: LCCOMB_X70_Y29_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[30]~56 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[30]~56_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30] & (\EX_PC_Add|Branch_Dest_EX[29]~55  $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30] & (!\EX_PC_Add|Branch_Dest_EX[29]~55  & VCC))
// \EX_PC_Add|Branch_Dest_EX[30]~57  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30] & !\EX_PC_Add|Branch_Dest_EX[29]~55 ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[29]~55 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[30]~57 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [30]));

// Location: LCCOMB_X74_Y29_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[30]~29 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[30]~29_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [30])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [30]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[30]~29 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[30]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [30]));

// Location: LCCOMB_X72_Y29_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X72_Y29_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]));

// Location: LCCOMB_X69_Y29_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31]));

// Location: LCCOMB_X70_Y29_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[31]~58 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[31]~58_combout  = \EX_PC_Add|Branch_Dest_EX[30]~57  $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31]),
	.cin(\EX_PC_Add|Branch_Dest_EX[30]~57 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .lut_mask = 16'h0FF0;
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y29_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [31]));

// Location: LCCOMB_X74_Y29_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[31]~30 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[31]~30_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [31])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [31]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[31]~30 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[31]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [31]));

// Location: LCCOMB_X72_Y29_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~7 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~7_combout  = (!\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Reg|PC_IF [30] & !\IF_PC_Reg|PC_IF [31]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(\IF_PC_Reg|PC_IF [30]),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~7 .lut_mask = 16'h0003;
defparam \IF_Instruction_Memory|Instruction_IF[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [19]));

// Location: LCCOMB_X74_Y29_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[19]~18 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[19]~18_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [19])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [19]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[19]~18 .lut_mask = 16'hD8F0;
defparam \IF_PC_Mux|Next_PC_IF[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[19]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [19]));

// Location: LCCOMB_X74_Y29_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~3_combout  = (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Reg|PC_IF [18] & !\IF_PC_Reg|PC_IF [17])))

	.dataa(\IF_PC_Reg|PC_IF [20]),
	.datab(\IF_PC_Reg|PC_IF [19]),
	.datac(\IF_PC_Reg|PC_IF [18]),
	.datad(\IF_PC_Reg|PC_IF [17]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~3 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~0_combout  = (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [7] & !\IF_PC_Reg|PC_IF [5])))

	.dataa(\IF_PC_Reg|PC_IF [8]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~0 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y30_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [13]));

// Location: LCCOMB_X74_Y30_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[13]~12 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[13]~12_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [13])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [13]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[13]~12 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[13]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [13]));

// Location: LCCOMB_X72_Y30_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~2_combout  = (!\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Reg|PC_IF [16] & !\IF_PC_Reg|PC_IF [13])))

	.dataa(\IF_PC_Reg|PC_IF [15]),
	.datab(\IF_PC_Reg|PC_IF [14]),
	.datac(\IF_PC_Reg|PC_IF [16]),
	.datad(\IF_PC_Reg|PC_IF [13]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~2 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~4_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~1_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~3_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~0_combout  & 
// \IF_Instruction_Memory|Instruction_IF[0]~2_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~1_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~3_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~0_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~2_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~4 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~8 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~8_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~6_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~5_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & 
// \IF_Instruction_Memory|Instruction_IF[0]~4_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~6_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~5_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~4_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~8 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[13]~17 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[13]~17_combout  = (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[13]~17 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[13]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [18]));

// Location: LCFF_X52_Y26_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [18]));

// Location: LCCOMB_X52_Y27_N22
cycloneii_lcell_comb \EX_Forward_Unit|Equal10~1 (
// Equation(s):
// \EX_Forward_Unit|Equal10~1_combout  = (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [23] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal10~1 .lut_mask = 16'h4411;
defparam \EX_Forward_Unit|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~19 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~19_combout  = (\IF_Instruction_Memory|Instruction_Memory~4_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )

	.dataa(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~19 .lut_mask = 16'hAA00;
defparam \IF_Instruction_Memory|Instruction_IF[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[22]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [22]));

// Location: LCCOMB_X56_Y27_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~3_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2]) # (\IF_PC_Reg|PC_IF [3])))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~3 .lut_mask = 16'h0076;
defparam \IF_Instruction_Memory|Instruction_Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[16]~18 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[16]~18_combout  = (\IF_Instruction_Memory|Instruction_Memory~3_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )

	.dataa(vcc),
	.datab(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[16]~18 .lut_mask = 16'hCC00;
defparam \IF_Instruction_Memory|Instruction_IF[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[16]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [16]));

// Location: LCFF_X51_Y26_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [16]));

// Location: LCCOMB_X52_Y27_N24
cycloneii_lcell_comb \EX_Forward_Unit|Equal10~0 (
// Equation(s):
// \EX_Forward_Unit|Equal10~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal10~0 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~9 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~9_combout  = (!\IF_PC_Reg|PC_IF [0] & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~9 .lut_mask = 16'h3300;
defparam \IF_Instruction_Memory|Instruction_IF[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~10 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~10_combout  = (\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~10 .lut_mask = 16'h0200;
defparam \IF_Instruction_Memory|Instruction_IF[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [19]));

// Location: LCCOMB_X52_Y27_N30
cycloneii_lcell_comb \EX_Forward_Unit|Equal11~1 (
// Equation(s):
// \EX_Forward_Unit|Equal11~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal11~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~0 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~0_combout  = (\EX_Forward_Unit|Equal11~0_combout  & (!\EX_Forward_Unit|Equal11~1_combout  & ((!\EX_Forward_Unit|Equal10~0_combout ) # (!\EX_Forward_Unit|Equal10~1_combout )))) # (!\EX_Forward_Unit|Equal11~0_combout  & 
// (((!\EX_Forward_Unit|Equal10~0_combout )) # (!\EX_Forward_Unit|Equal10~1_combout )))

	.dataa(\EX_Forward_Unit|Equal11~0_combout ),
	.datab(\EX_Forward_Unit|Equal10~1_combout ),
	.datac(\EX_Forward_Unit|Equal10~0_combout ),
	.datad(\EX_Forward_Unit|Equal11~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~0 .lut_mask = 16'h153F;
defparam \EX_Forward_Unit|PC_Enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneii_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (!\ID_EX_Pipeline_Stage|MemRead_EX~regout  & \EX_Forward_Unit|PC_Enable~0_combout )

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h3300;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneii_lcell_comb \ID_Control|Decoder0~3 (
// Equation(s):
// \ID_Control|Decoder0~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & (\ID_EX_Pipeline_Stage|MemRead_EX~regout  $ (!\EX_Forward_Unit|PC_Enable~0_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datad(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~3 .lut_mask = 16'h2002;
defparam \ID_Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneii_lcell_comb \ID_Control|Decoder0~4 (
// Equation(s):
// \ID_Control|Decoder0~4_combout  = (\ID_Control|Decoder0~3_combout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Control|Decoder0~1_combout  & !\IF_ID_Pipeline_Stage|Instruction_ID [26])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datad(\ID_Control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~4 .lut_mask = 16'hFF08;
defparam \ID_Control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [0]));

// Location: LCCOMB_X66_Y27_N8
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|ALUOp_EX [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Branch_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ));

// Location: LCCOMB_X74_Y29_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~2 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~2_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~2 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[3]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: LCCOMB_X56_Y27_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[26]~20 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[26]~20_combout  = (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[26]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[26]~20 .lut_mask = 16'h0400;
defparam \IF_Instruction_Memory|Instruction_IF[26]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [26]));

// Location: LCCOMB_X50_Y27_N2
cycloneii_lcell_comb \ID_Control|Decoder0~5 (
// Equation(s):
// \ID_Control|Decoder0~5_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\IF_ID_Pipeline_Stage|Instruction_ID [26] & (\ID_EX_Pipeline_Stage|MemRead_EX~regout  $ (!\EX_Forward_Unit|PC_Enable~0_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datad(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~5 .lut_mask = 16'h4004;
defparam \ID_Control|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneii_lcell_comb \ID_Control|Decoder0~6 (
// Equation(s):
// \ID_Control|Decoder0~6_combout  = (\ID_Control|Decoder0~5_combout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\IF_ID_Pipeline_Stage|Instruction_ID [26] & \ID_Control|Decoder0~1_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_Control|Decoder0~5_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~6 .lut_mask = 16'hDCCC;
defparam \ID_Control|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemRead_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemRead_EX~regout ));

// Location: LCCOMB_X50_Y27_N12
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~combout  = (\EX_Forward_Unit|PC_Enable~0_combout ) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout )

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP .lut_mask = 16'hFF33;
defparam \EX_Forward_Unit|ID_Control_NOP .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y30_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCCOMB_X71_Y30_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]));

// Location: LCFF_X70_Y30_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2]));

// Location: LCCOMB_X74_Y30_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~1 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~1_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2]),
	.datac(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~1 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[2]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[2]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[2]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[2]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: LCCOMB_X56_Y27_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[3]~13 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[3]~13_combout  = (\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[3]~13 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [23]));

// Location: LCFF_X52_Y26_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [23]));

// Location: LCCOMB_X56_Y27_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~11 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~11_combout  = (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~11 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [1]));

// Location: LCFF_X50_Y26_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]));

// Location: LCCOMB_X50_Y27_N22
cycloneii_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & (\ID_EX_Pipeline_Stage|MemRead_EX~regout  $ (!\EX_Forward_Unit|PC_Enable~0_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datad(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h1001;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneii_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (\ID_Control|Decoder0~0_combout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & \ID_Control|Decoder0~1_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\ID_Control|Decoder0~0_combout ),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'hF1F0;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|Decoder0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [1]));

// Location: LCCOMB_X50_Y27_N14
cycloneii_lcell_comb \EX_ALU_Control|Mux0~0 (
// Equation(s):
// \EX_ALU_Control|Mux0~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & \ID_EX_Pipeline_Stage|ALUOp_EX [1]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~0 .lut_mask = 16'h2200;
defparam \EX_ALU_Control|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[1]~0 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[1]~0_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & \EX_ALU_Control|Mux0~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\EX_ALU_Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .lut_mask = 16'h0200;
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
cycloneii_lcell_comb \EX_ALU_Control|Mux1~0 (
// Equation(s):
// \EX_ALU_Control|Mux1~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (((\ID_EX_Pipeline_Stage|Instruction_EX [23]) # (\ID_EX_Pipeline_Stage|ALUOp_EX [0])) # (!\EX_ALU_Control|WideOr0~0_combout )))

	.dataa(\EX_ALU_Control|WideOr0~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux1~0 .lut_mask = 16'hFD00;
defparam \EX_ALU_Control|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \EX_ALU|Mux20~1 (
// Equation(s):
// \EX_ALU|Mux20~1_combout  = (\EX_ALU_Control|Mux0~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & \EX_ALU_Control|Mux1~0_combout ))

	.dataa(\EX_ALU_Control|Mux0~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Control|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~1 .lut_mask = 16'hEEAA;
defparam \EX_ALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\IF_ID_Pipeline_Stage|Instruction_ID [26] & ((\EX_Forward_Unit|PC_Enable~0_combout ) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datad(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h4404;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|ALUSrc_ID~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ));

// Location: LCFF_X48_Y23_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]));

// Location: LCCOMB_X56_Y22_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]));

// Location: LCFF_X53_Y26_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemtoReg_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ));

// Location: LCFF_X53_Y26_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|MemtoReg_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ));

// Location: LCCOMB_X56_Y22_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]));

// Location: LCCOMB_X53_Y26_N26
cycloneii_lcell_comb \ID_Registers|Equal1~0 (
// Equation(s):
// \ID_Registers|Equal1~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & !\IF_ID_Pipeline_Stage|Instruction_ID [18])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal1~0 .lut_mask = 16'h0001;
defparam \ID_Registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]));

// Location: LCFF_X52_Y26_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [12]));

// Location: LCCOMB_X53_Y26_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout  = \ID_EX_Pipeline_Stage|Instruction_EX [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]));

// Location: LCFF_X53_Y26_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [16]));

// Location: LCCOMB_X53_Y26_N0
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]));

// Location: LCFF_X52_Y26_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [13]));

// Location: LCCOMB_X53_Y26_N20
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~5 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  = (!\EX_Forward_Unit|Equal2~0_combout  & (\EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout  & (\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout )))

	.dataa(\EX_Forward_Unit|Equal2~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~5 .lut_mask = 16'h4000;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~63 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~63_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[31]~62_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[31]~62_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~63 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_2_ID[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[31]~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]));

// Location: LCCOMB_X56_Y22_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]));

// Location: LCFF_X56_Y22_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]));

// Location: LCFF_X54_Y20_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]));

// Location: LCCOMB_X54_Y20_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]));

// Location: LCCOMB_X54_Y20_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [60]));

// Location: LCFF_X54_Y20_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [59]));

// Location: LCCOMB_X56_Y27_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~15 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~15_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_IF[0]~8_combout  & (\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [0])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~15 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[11]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [11]));

// Location: LCFF_X52_Y27_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [11]));

// Location: LCFF_X52_Y26_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]));

// Location: LCCOMB_X52_Y26_N18
cycloneii_lcell_comb \EX_Forward_Unit|Equal6~0 (
// Equation(s):
// \EX_Forward_Unit|Equal6~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal6~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneii_lcell_comb \ID_Control|RegWrite_ID~0 (
// Equation(s):
// \ID_Control|RegWrite_ID~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\EX_Forward_Unit|PC_Enable~0_combout ) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|PC_Enable~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~0 .lut_mask = 16'h00CF;
defparam \ID_Control|RegWrite_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|RegWrite_EX~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout  = \ID_Control|RegWrite_ID~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|RegWrite_ID~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|RegWrite_EX~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|RegWrite_EX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ));

// Location: LCFF_X52_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|RegWrite_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ));

// Location: LCFF_X51_Y26_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [19]));

// Location: LCFF_X52_Y26_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]));

// Location: LCCOMB_X52_Y26_N30
cycloneii_lcell_comb \EX_Forward_Unit|Equal6~1 (
// Equation(s):
// \EX_Forward_Unit|Equal6~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal6~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[1]~6 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX[1]~6_combout  = (!\EX_Forward_Unit|Equal0~0_combout  & (\EX_Forward_Unit|Equal6~0_combout  & (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & \EX_Forward_Unit|Equal6~1_combout )))

	.dataa(\EX_Forward_Unit|Equal0~0_combout ),
	.datab(\EX_Forward_Unit|Equal6~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datad(\EX_Forward_Unit|Equal6~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[1]~6 .lut_mask = 16'h4000;
defparam \EX_Forward_Unit|ForwardB_EX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~1_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~1 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ForwardB_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N30
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[0]~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX[0]~2_combout  = (\EX_Forward_Unit|ForwardB_EX~1_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\EX_Forward_Unit|ForwardB_EX~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[0]~2 .lut_mask = 16'hA500;
defparam \EX_Forward_Unit|ForwardB_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [14]));

// Location: LCCOMB_X52_Y26_N14
cycloneii_lcell_comb \EX_Forward_Unit|Equal2~0 (
// Equation(s):
// \EX_Forward_Unit|Equal2~0_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & !\MEM_WB_Pipeline_Stage|Instruction_WB [16])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal2~0 .lut_mask = 16'h0001;
defparam \EX_Forward_Unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [11]));

// Location: LCFF_X51_Y26_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|RegWrite_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ));

// Location: LCCOMB_X51_Y26_N28
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~3_combout  = (\EX_Forward_Unit|Data_Hazard_temp_2~0_combout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & ((!\EX_Forward_Unit|Equal6~1_combout ) # (!\EX_Forward_Unit|Equal6~0_combout ))))

	.dataa(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.datab(\EX_Forward_Unit|Equal6~0_combout ),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\EX_Forward_Unit|Equal6~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~3 .lut_mask = 16'h20A0;
defparam \EX_Forward_Unit|ForwardB_EX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[0]~4 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX[0]~4_combout  = (\EX_Forward_Unit|ForwardB_EX~3_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datad(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[0]~4 .lut_mask = 16'hC300;
defparam \EX_Forward_Unit|ForwardB_EX[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[0]~5 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX[0]~5_combout  = (\EX_Forward_Unit|ForwardB_EX[0]~2_combout  & ((\EX_Forward_Unit|ForwardB_EX[0]~4_combout ) # ((\EX_Forward_Unit|ForwardB_EX[0]~0_combout  & !\EX_Forward_Unit|Equal2~0_combout ))))

	.dataa(\EX_Forward_Unit|ForwardB_EX[0]~0_combout ),
	.datab(\EX_Forward_Unit|ForwardB_EX[0]~2_combout ),
	.datac(\EX_Forward_Unit|Equal2~0_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[0]~5 .lut_mask = 16'hCC08;
defparam \EX_Forward_Unit|ForwardB_EX[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~0 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # ((\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & !\EX_Forward_Unit|ForwardB_EX[0]~5_combout ))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~0 .lut_mask = 16'hAAEE;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~1 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardB_EX[0]~5_combout )))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~1 .lut_mask = 16'h0330;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~2 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .lut_mask = 16'hFC22;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~3 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [19]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [22]));

// Location: LCCOMB_X52_Y26_N16
cycloneii_lcell_comb \EX_Forward_Unit|Equal3~0 (
// Equation(s):
// \EX_Forward_Unit|Equal3~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal3~0 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneii_lcell_comb \EX_Forward_Unit|Equal3~1 (
// Equation(s):
// \EX_Forward_Unit|Equal3~1_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal3~1 .lut_mask = 16'h4411;
defparam \EX_Forward_Unit|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[1]~5 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[1]~5_combout  = (!\EX_Forward_Unit|Equal0~0_combout  & (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & (\EX_Forward_Unit|Equal3~0_combout  & \EX_Forward_Unit|Equal3~1_combout )))

	.dataa(\EX_Forward_Unit|Equal0~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datac(\EX_Forward_Unit|Equal3~0_combout ),
	.datad(\EX_Forward_Unit|Equal3~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[1]~5 .lut_mask = 16'h4000;
defparam \EX_Forward_Unit|ForwardA_EX[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneii_lcell_comb \ID_Registers|Equal0~0 (
// Equation(s):
// \ID_Registers|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & !\IF_ID_Pipeline_Stage|Instruction_ID [23]))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~0 .lut_mask = 16'h0011;
defparam \ID_Registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [18]));

// Location: LCFF_X49_Y22_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [17]));

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[0]~0 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [11]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [16]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .lut_mask = 16'hEE22;
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]));

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]));

// Location: LCCOMB_X56_Y22_N22
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N28
cycloneii_lcell_comb \EX_Forward_A|Mux30~0 (
// Equation(s):
// \EX_Forward_A|Mux30~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~0 .lut_mask = 16'hAFA0;
defparam \EX_Forward_A|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~2_combout  = (\EX_Forward_Unit|Data_Hazard_temp_2~0_combout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & ((!\EX_Forward_Unit|Equal3~0_combout ) # (!\EX_Forward_Unit|Equal3~1_combout ))))

	.dataa(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.datab(\EX_Forward_Unit|Equal3~1_combout ),
	.datac(\EX_Forward_Unit|Equal3~0_combout ),
	.datad(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~2 .lut_mask = 16'h2A00;
defparam \EX_Forward_Unit|ForwardA_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~3_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~2_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~3 .lut_mask = 16'h9900;
defparam \EX_Forward_Unit|ForwardA_EX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneii_lcell_comb \EX_Forward_Unit|Equal4~0 (
// Equation(s):
// \EX_Forward_Unit|Equal4~0_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (\ID_EX_Pipeline_Stage|Instruction_EX [22])

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal4~0 .lut_mask = 16'h3C3C;
defparam \EX_Forward_Unit|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~0_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (!\EX_Forward_Unit|Equal4~0_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(\EX_Forward_Unit|Equal4~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~0 .lut_mask = 16'h0401;
defparam \EX_Forward_Unit|ForwardA_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~1_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [21] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [16]))))

	.dataa(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~1 .lut_mask = 16'h8200;
defparam \EX_Forward_Unit|ForwardA_EX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~4 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~4_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~0_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~3_combout ) # ((!\EX_Forward_Unit|Equal2~0_combout  & \EX_Forward_Unit|ForwardA_EX[0]~1_combout ))))

	.dataa(\EX_Forward_Unit|Equal2~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~3_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~4 .lut_mask = 16'hD0C0;
defparam \EX_Forward_Unit|ForwardA_EX[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneii_lcell_comb \EX_Forward_A|Mux30~1 (
// Equation(s):
// \EX_Forward_A|Mux30~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & ((\EX_Forward_A|Mux30~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & 
// (\EX_Forward_A|Mux30~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datab(\EX_Forward_A|Mux30~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~1 .lut_mask = 16'hACCA;
defparam \EX_Forward_A|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N0
cycloneii_lcell_comb \EX_ALU|Add0~0 (
// Equation(s):
// \EX_ALU|Add0~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  $ (VCC))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  & VCC))
// \EX_ALU|Add0~1  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & \EX_Forward_A|Mux31~1_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_Forward_A|Mux31~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add0~0_combout ),
	.cout(\EX_ALU|Add0~1 ));
// synopsys translate_off
defparam \EX_ALU|Add0~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N2
cycloneii_lcell_comb \EX_ALU|Add0~2 (
// Equation(s):
// \EX_ALU|Add0~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((\EX_Forward_A|Mux30~1_combout  & (\EX_ALU|Add0~1  & VCC)) # (!\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU|Add0~1 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & 
// ((\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU|Add0~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU|Add0~1 ) # (GND)))))
// \EX_ALU|Add0~3  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (!\EX_Forward_A|Mux30~1_combout  & !\EX_ALU|Add0~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((!\EX_ALU|Add0~1 ) # (!\EX_Forward_A|Mux30~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datab(\EX_Forward_A|Mux30~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~1 ),
	.combout(\EX_ALU|Add0~2_combout ),
	.cout(\EX_ALU|Add0~3 ));
// synopsys translate_off
defparam \EX_ALU|Add0~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [18]));

// Location: LCFF_X49_Y27_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [17]));

// Location: LCCOMB_X51_Y26_N2
cycloneii_lcell_comb \EX_Forward_A|Mux28~0 (
// Equation(s):
// \EX_Forward_A|Mux28~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~0 .lut_mask = 16'hFA0A;
defparam \EX_Forward_A|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~1 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~1_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~1 .lut_mask = 16'h4411;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~0 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~0 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~2 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  = (!\EX_Forward_Unit|Equal2~0_combout  & (\EX_Forward_Unit|ID_Register_Write_to_Read[0]~1_combout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & 
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~0_combout )))

	.dataa(\EX_Forward_Unit|Equal2~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~1_combout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~2 .lut_mask = 16'h4000;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~7_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// (\ID_Registers|Read_Data_1_ID[3]~6_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[3]~6_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~7 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_1_ID[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]));

// Location: LCCOMB_X51_Y26_N8
cycloneii_lcell_comb \EX_Forward_A|Mux28~1 (
// Equation(s):
// \EX_Forward_A|Mux28~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux28~0_combout 
// )))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux28~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_A|Mux28~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~10 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & ((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # ((\EX_Forward_Unit|ForwardB_EX[1]~6_combout ) # (!\EX_Forward_Unit|ForwardB_EX[0]~5_combout )))) # 
// (!\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout  & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & !\EX_Forward_Unit|ForwardB_EX[0]~5_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~9_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~10 .lut_mask = 16'hA8BA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~11 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~11 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \EX_ALU|Mux20~0 (
// Equation(s):
// \EX_ALU|Mux20~0_combout  = (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((!\EX_ALU_Control|Mux1~0_combout ) # (!\EX_ALU_Control|Mux0~2_combout )))

	.dataa(\EX_ALU_Control|Mux0~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Control|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~0 .lut_mask = 16'h1133;
defparam \EX_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[16]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [2]));

// Location: LCFF_X54_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [3]));

// Location: LCFF_X54_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [4]));

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File~3 (
// Equation(s):
// \ID_Registers|Register_File~3_combout  = (\ID_Registers|Register_File_rtl_1_bypass [1] & (\ID_Registers|Register_File_rtl_1_bypass [2] & (\ID_Registers|Register_File_rtl_1_bypass [3] $ (!\ID_Registers|Register_File_rtl_1_bypass [4])))) # 
// (!\ID_Registers|Register_File_rtl_1_bypass [1] & (!\ID_Registers|Register_File_rtl_1_bypass [2] & (\ID_Registers|Register_File_rtl_1_bypass [3] $ (!\ID_Registers|Register_File_rtl_1_bypass [4]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [1]),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [2]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [3]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [4]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~3 .lut_mask = 16'h9009;
defparam \ID_Registers|Register_File~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneii_lcell_comb \ID_Registers|always0~0 (
// Equation(s):
// \ID_Registers|always0~0_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (((\MEM_WB_Pipeline_Stage|Instruction_WB [12]) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\EX_Forward_Unit|Equal2~1_combout )))

	.dataa(\EX_Forward_Unit|Equal2~1_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always0~0 .lut_mask = 16'hF0D0;
defparam \ID_Registers|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|always0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [0]));

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[7]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [7]));

// Location: LCFF_X56_Y27_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[13]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [6]));

// Location: LCFF_X56_Y27_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [8]));

// Location: LCCOMB_X56_Y27_N14
cycloneii_lcell_comb \ID_Registers|Register_File~4 (
// Equation(s):
// \ID_Registers|Register_File~4_combout  = (\ID_Registers|Register_File_rtl_1_bypass [5] & (\ID_Registers|Register_File_rtl_1_bypass [6] & (\ID_Registers|Register_File_rtl_1_bypass [7] $ (!\ID_Registers|Register_File_rtl_1_bypass [8])))) # 
// (!\ID_Registers|Register_File_rtl_1_bypass [5] & (!\ID_Registers|Register_File_rtl_1_bypass [6] & (\ID_Registers|Register_File_rtl_1_bypass [7] $ (!\ID_Registers|Register_File_rtl_1_bypass [8]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [5]),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [7]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [6]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [8]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~4 .lut_mask = 16'h8421;
defparam \ID_Registers|Register_File~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File~5 (
// Equation(s):
// \ID_Registers|Register_File~5_combout  = (\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_1_bypass [0] & \ID_Registers|Register_File~4_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [0]),
	.datad(\ID_Registers|Register_File~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~5 .lut_mask = 16'hC000;
defparam \ID_Registers|Register_File~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [27]));

// Location: LCCOMB_X48_Y25_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~17 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~17 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~13 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  = \EX_Forward_Unit|ForwardB_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardB_EX[0]~5_combout )

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~13 .lut_mask = 16'h33CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~18 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~18 .lut_mask = 16'h0C0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~12 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~12_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~12 .lut_mask = 16'hAACC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~14 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~12_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[4]~12_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~14 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N4
cycloneii_lcell_comb \EX_ALU|Add0~4 (
// Equation(s):
// \EX_ALU|Add0~4_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  $ (\EX_Forward_A|Mux29~1_combout  $ (!\EX_ALU|Add0~3 )))) # (GND)
// \EX_ALU|Add0~5  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & ((\EX_Forward_A|Mux29~1_combout ) # (!\EX_ALU|Add0~3 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & (\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|Add0~3 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.datab(\EX_Forward_A|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~3 ),
	.combout(\EX_ALU|Add0~4_combout ),
	.cout(\EX_ALU|Add0~5 ));
// synopsys translate_off
defparam \EX_ALU|Add0~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N6
cycloneii_lcell_comb \EX_ALU|Add0~6 (
// Equation(s):
// \EX_ALU|Add0~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & ((\EX_Forward_A|Mux28~1_combout  & (\EX_ALU|Add0~5  & VCC)) # (!\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add0~5 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & 
// ((\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add0~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU|Add0~5 ) # (GND)))))
// \EX_ALU|Add0~7  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & (!\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|Add0~5 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & ((!\EX_ALU|Add0~5 ) # (!\EX_Forward_A|Mux28~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~5 ),
	.combout(\EX_ALU|Add0~6_combout ),
	.cout(\EX_ALU|Add0~7 ));
// synopsys translate_off
defparam \EX_ALU|Add0~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N8
cycloneii_lcell_comb \EX_ALU|Add0~8 (
// Equation(s):
// \EX_ALU|Add0~8_combout  = ((\EX_Forward_A|Mux27~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout  $ (!\EX_ALU|Add0~7 )))) # (GND)
// \EX_ALU|Add0~9  = CARRY((\EX_Forward_A|Mux27~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ) # (!\EX_ALU|Add0~7 ))) # (!\EX_Forward_A|Mux27~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout  & !\EX_ALU|Add0~7 )))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~7 ),
	.combout(\EX_ALU|Add0~8_combout ),
	.cout(\EX_ALU|Add0~9 ));
// synopsys translate_off
defparam \EX_ALU|Add0~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
cycloneii_lcell_comb \EX_ALU|Add0~10 (
// Equation(s):
// \EX_ALU|Add0~10_combout  = (\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & (\EX_ALU|Add0~9  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & (!\EX_ALU|Add0~9 )))) # (!\EX_Forward_A|Mux26~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & (!\EX_ALU|Add0~9 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & ((\EX_ALU|Add0~9 ) # (GND)))))
// \EX_ALU|Add0~11  = CARRY((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & !\EX_ALU|Add0~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((!\EX_ALU|Add0~9 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ))))

	.dataa(\EX_Forward_A|Mux26~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~9 ),
	.combout(\EX_ALU|Add0~10_combout ),
	.cout(\EX_ALU|Add0~11 ));
// synopsys translate_off
defparam \EX_ALU|Add0~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y27_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [3]));

// Location: LCFF_X54_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[5]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [2]));

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[1]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[1]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [1]));

// Location: LCCOMB_X54_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File~0 (
// Equation(s):
// \ID_Registers|Register_File~0_combout  = (\ID_Registers|Register_File_rtl_0_bypass [4] & (\ID_Registers|Register_File_rtl_0_bypass [3] & (\ID_Registers|Register_File_rtl_0_bypass [2] $ (!\ID_Registers|Register_File_rtl_0_bypass [1])))) # 
// (!\ID_Registers|Register_File_rtl_0_bypass [4] & (!\ID_Registers|Register_File_rtl_0_bypass [3] & (\ID_Registers|Register_File_rtl_0_bypass [2] $ (!\ID_Registers|Register_File_rtl_0_bypass [1]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [4]),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [3]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [2]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~0 .lut_mask = 16'h9009;
defparam \ID_Registers|Register_File~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|always0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [0]));

// Location: LCFF_X56_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[3]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [6]));

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[5]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout  = \MEM_WB_Pipeline_Stage|Instruction_WB [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [5]));

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File~1 (
// Equation(s):
// \ID_Registers|Register_File~1_combout  = \ID_Registers|Register_File_rtl_0_bypass [6] $ (\ID_Registers|Register_File_rtl_0_bypass [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [6]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~1 .lut_mask = 16'h0FF0;
defparam \ID_Registers|Register_File~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File~2 (
// Equation(s):
// \ID_Registers|Register_File~2_combout  = (!\ID_Registers|Register_File_rtl_0_bypass [7] & (\ID_Registers|Register_File~0_combout  & (\ID_Registers|Register_File_rtl_0_bypass [0] & !\ID_Registers|Register_File~1_combout )))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [7]),
	.datab(\ID_Registers|Register_File~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [0]),
	.datad(\ID_Registers|Register_File~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~2 .lut_mask = 16'h0040;
defparam \ID_Registers|Register_File~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [27]));

// Location: LCCOMB_X54_Y23_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [28]));

// Location: LCCOMB_X54_Y24_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~10_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [27])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [28] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 )) # (!\ID_Registers|Register_File_rtl_0_bypass [28] & ((\ID_Registers|Register_File_rtl_0_bypass [27])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [27]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~10 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~11_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// ((\ID_Registers|Read_Data_1_ID[5]~10_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~11 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]));

// Location: LCCOMB_X53_Y25_N24
cycloneii_lcell_comb \EX_Forward_A|Mux26~0 (
// Equation(s):
// \EX_Forward_A|Mux26~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~0 .lut_mask = 16'hEE44;
defparam \EX_Forward_A|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneii_lcell_comb \EX_Forward_A|Mux26~1 (
// Equation(s):
// \EX_Forward_A|Mux26~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [5])) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_A|Mux26~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_A|Mux26~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datac(\EX_Forward_A|Mux26~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~1 .lut_mask = 16'hD8E4;
defparam \EX_Forward_A|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \EX_ALU|Add1~6 (
// Equation(s):
// \EX_ALU|Add1~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & ((\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add1~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU|Add1~5 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & 
// ((\EX_Forward_A|Mux28~1_combout  & (\EX_ALU|Add1~5  & VCC)) # (!\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add1~5 ))))
// \EX_ALU|Add1~7  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & ((!\EX_ALU|Add1~5 ) # (!\EX_Forward_A|Mux28~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & (!\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|Add1~5 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~5 ),
	.combout(\EX_ALU|Add1~6_combout ),
	.cout(\EX_ALU|Add1~7 ));
// synopsys translate_off
defparam \EX_ALU|Add1~6 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneii_lcell_comb \EX_ALU|Add1~8 (
// Equation(s):
// \EX_ALU|Add1~8_combout  = ((\EX_Forward_A|Mux27~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout  $ (\EX_ALU|Add1~7 )))) # (GND)
// \EX_ALU|Add1~9  = CARRY((\EX_Forward_A|Mux27~1_combout  & ((!\EX_ALU|Add1~7 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ))) # (!\EX_Forward_A|Mux27~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout  & !\EX_ALU|Add1~7 )))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~7 ),
	.combout(\EX_ALU|Add1~8_combout ),
	.cout(\EX_ALU|Add1~9 ));
// synopsys translate_off
defparam \EX_ALU|Add1~8 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \EX_ALU|Add1~10 (
// Equation(s):
// \EX_ALU|Add1~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & ((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU|Add1~9 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & 
// ((\EX_Forward_A|Mux26~1_combout  & (\EX_ALU|Add1~9  & VCC)) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 ))))
// \EX_ALU|Add1~11  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & ((!\EX_ALU|Add1~9 ) # (!\EX_Forward_A|Mux26~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & (!\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|Add1~9 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~9 ),
	.combout(\EX_ALU|Add1~10_combout ),
	.cout(\EX_ALU|Add1~11 ));
// synopsys translate_off
defparam \EX_ALU|Add1~10 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneii_lcell_comb \EX_ALU|Mux26~0 (
// Equation(s):
// \EX_ALU|Mux26~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~10_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~10_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~10_combout ),
	.datad(\EX_ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneii_lcell_comb \EX_ALU|Mux26~1 (
// Equation(s):
// \EX_ALU|Mux26~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ) # (!\EX_ALU|Mux26~0_combout ))) # (!\EX_Forward_A|Mux26~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & !\EX_ALU|Mux26~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux26~0_combout ))))

	.dataa(\EX_Forward_A|Mux26~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.datad(\EX_ALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]));

// Location: LCCOMB_X50_Y25_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~15 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~15_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [5] & !\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~15 .lut_mask = 16'hCCB8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~16 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~15_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~15_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [21] & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~15_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~16 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N12
cycloneii_lcell_comb \EX_ALU|Add0~12 (
// Equation(s):
// \EX_ALU|Add0~12_combout  = ((\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  $ (!\EX_ALU|Add0~11 )))) # (GND)
// \EX_ALU|Add0~13  = CARRY((\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ) # (!\EX_ALU|Add0~11 ))) # (!\EX_Forward_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  & !\EX_ALU|Add0~11 )))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~11 ),
	.combout(\EX_ALU|Add0~12_combout ),
	.cout(\EX_ALU|Add0~13 ));
// synopsys translate_off
defparam \EX_ALU|Add0~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \EX_ALU|Add1~12 (
// Equation(s):
// \EX_ALU|Add1~12_combout  = ((\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  $ (\EX_ALU|Add1~11 )))) # (GND)
// \EX_ALU|Add1~13  = CARRY((\EX_Forward_A|Mux25~1_combout  & ((!\EX_ALU|Add1~11 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ))) # (!\EX_Forward_A|Mux25~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  & !\EX_ALU|Add1~11 )))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~11 ),
	.combout(\EX_ALU|Add1~12_combout ),
	.cout(\EX_ALU|Add1~13 ));
// synopsys translate_off
defparam \EX_ALU|Add1~12 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneii_lcell_comb \EX_ALU|Mux25~0 (
// Equation(s):
// \EX_ALU|Mux25~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~12_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~12_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~12_combout ),
	.datad(\EX_ALU|Add1~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneii_lcell_comb \EX_ALU|Mux25~1 (
// Equation(s):
// \EX_ALU|Mux25~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ) # (!\EX_ALU|Mux25~0_combout ))) # (!\EX_Forward_A|Mux25~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  & !\EX_ALU|Mux25~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux25~0_combout ))))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.datad(\EX_ALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]));

// Location: LCFF_X47_Y26_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]));

// Location: LCCOMB_X47_Y26_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[6]~6 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [6])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [6])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [32]));

// Location: LCFF_X47_Y26_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [31]));

// Location: LCFF_X53_Y23_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [33]));

// Location: LCFF_X52_Y23_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [35]));

// Location: LCCOMB_X52_Y23_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [36]));

// Location: LCCOMB_X52_Y23_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~18_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [35])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [36] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 )) # (!\ID_Registers|Register_File_rtl_1_bypass [36] & ((\ID_Registers|Register_File_rtl_1_bypass [35])))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [35]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [36]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~18 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~19_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// ((\ID_Registers|Read_Data_2_ID[9]~18_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[9]~18_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~19 .lut_mask = 16'h00AC;
defparam \ID_Registers|Read_Data_2_ID[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[9]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]));

// Location: LCCOMB_X52_Y23_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~23 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~23_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~23 .lut_mask = 16'hAFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~24 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~23_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[9]~23_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~24 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~19 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~19_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~19 .lut_mask = 16'hFA0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~20 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~19_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~19_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~20 .lut_mask = 16'h0C0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N14
cycloneii_lcell_comb \EX_ALU|Add0~14 (
// Equation(s):
// \EX_ALU|Add0~14_combout  = (\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & (\EX_ALU|Add0~13  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & (!\EX_ALU|Add0~13 )))) # (!\EX_Forward_A|Mux24~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & (!\EX_ALU|Add0~13 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & ((\EX_ALU|Add0~13 ) # (GND)))))
// \EX_ALU|Add0~15  = CARRY((\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & !\EX_ALU|Add0~13 )) # (!\EX_Forward_A|Mux24~1_combout  & ((!\EX_ALU|Add0~13 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ))))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~13 ),
	.combout(\EX_ALU|Add0~14_combout ),
	.cout(\EX_ALU|Add0~15 ));
// synopsys translate_off
defparam \EX_ALU|Add0~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N16
cycloneii_lcell_comb \EX_ALU|Add0~16 (
// Equation(s):
// \EX_ALU|Add0~16_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  $ (\EX_Forward_A|Mux23~1_combout  $ (!\EX_ALU|Add0~15 )))) # (GND)
// \EX_ALU|Add0~17  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & ((\EX_Forward_A|Mux23~1_combout ) # (!\EX_ALU|Add0~15 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & (\EX_Forward_A|Mux23~1_combout  & !\EX_ALU|Add0~15 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~15 ),
	.combout(\EX_ALU|Add0~16_combout ),
	.cout(\EX_ALU|Add0~17 ));
// synopsys translate_off
defparam \EX_ALU|Add0~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N18
cycloneii_lcell_comb \EX_ALU|Add0~18 (
// Equation(s):
// \EX_ALU|Add0~18_combout  = (\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & (\EX_ALU|Add0~17  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & (!\EX_ALU|Add0~17 )))) # (!\EX_Forward_A|Mux22~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & (!\EX_ALU|Add0~17 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & ((\EX_ALU|Add0~17 ) # (GND)))))
// \EX_ALU|Add0~19  = CARRY((\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & !\EX_ALU|Add0~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((!\EX_ALU|Add0~17 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ))))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~17 ),
	.combout(\EX_ALU|Add0~18_combout ),
	.cout(\EX_ALU|Add0~19 ));
// synopsys translate_off
defparam \EX_ALU|Add0~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y23_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [35]));

// Location: LCCOMB_X56_Y23_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]));

// Location: LCCOMB_X49_Y25_N0
cycloneii_lcell_comb \EX_ALU|Add1~0 (
// Equation(s):
// \EX_ALU|Add1~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  $ (VCC))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & ((\EX_Forward_A|Mux31~1_combout ) # (GND)))
// \EX_ALU|Add1~1  = CARRY((\EX_Forward_A|Mux31~1_combout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_Forward_A|Mux31~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add1~0_combout ),
	.cout(\EX_ALU|Add1~1 ));
// synopsys translate_off
defparam \EX_ALU|Add1~0 .lut_mask = 16'h66DD;
defparam \EX_ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneii_lcell_comb \EX_ALU|Add1~2 (
// Equation(s):
// \EX_ALU|Add1~2_combout  = (\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (!\EX_ALU|Add1~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (\EX_ALU|Add1~1  & VCC)))) # (!\EX_Forward_A|Mux30~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((\EX_ALU|Add1~1 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (!\EX_ALU|Add1~1 ))))
// \EX_ALU|Add1~3  = CARRY((\EX_Forward_A|Mux30~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & !\EX_ALU|Add1~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ) # (!\EX_ALU|Add1~1 ))))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~1 ),
	.combout(\EX_ALU|Add1~2_combout ),
	.cout(\EX_ALU|Add1~3 ));
// synopsys translate_off
defparam \EX_ALU|Add1~2 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneii_lcell_comb \EX_ALU|Add1~4 (
// Equation(s):
// \EX_ALU|Add1~4_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  $ (\EX_Forward_A|Mux29~1_combout  $ (\EX_ALU|Add1~3 )))) # (GND)
// \EX_ALU|Add1~5  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & (\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|Add1~3 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & ((\EX_Forward_A|Mux29~1_combout ) # (!\EX_ALU|Add1~3 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.datab(\EX_Forward_A|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~3 ),
	.combout(\EX_ALU|Add1~4_combout ),
	.cout(\EX_ALU|Add1~5 ));
// synopsys translate_off
defparam \EX_ALU|Add1~4 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
cycloneii_lcell_comb \EX_ALU|Mux29~0 (
// Equation(s):
// \EX_ALU|Mux29~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~4_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~4_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~4_combout ),
	.datad(\EX_ALU|Add1~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N18
cycloneii_lcell_comb \EX_ALU|Mux29~1 (
// Equation(s):
// \EX_ALU|Mux29~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & ((\EX_Forward_A|Mux29~1_combout ) # (!\EX_ALU|Mux29~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & 
// (\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|Mux29~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux29~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux29~1_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]));

// Location: LCCOMB_X50_Y25_N2
cycloneii_lcell_comb \EX_ALU|Mux27~0 (
// Equation(s):
// \EX_ALU|Mux27~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~8_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~8_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~8_combout ),
	.datad(\EX_ALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneii_lcell_comb \EX_ALU|Mux27~1 (
// Equation(s):
// \EX_ALU|Mux27~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux27~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ) # (!\EX_ALU|Mux27~0_combout ))) # (!\EX_Forward_A|Mux27~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout  & !\EX_ALU|Mux27~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux27~0_combout ))))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ),
	.datad(\EX_ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]));

// Location: LCCOMB_X54_Y25_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~23_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[11]~22_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[11]~22_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~23 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]));

// Location: LCCOMB_X54_Y25_N30
cycloneii_lcell_comb \EX_Forward_A|Mux20~0 (
// Equation(s):
// \EX_Forward_A|Mux20~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~0 .lut_mask = 16'hCFC0;
defparam \EX_Forward_A|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneii_lcell_comb \EX_Forward_A|Mux20~1 (
// Equation(s):
// \EX_Forward_A|Mux20~1_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [11])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_A|Mux20~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_A|Mux20~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\EX_Forward_A|Mux20~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~27 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~27_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ) # (\ID_EX_Pipeline_Stage|Instruction_EX [11])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [11] & (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~27 .lut_mask = 16'hCEC2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~28 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~27_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~27_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[11]~27_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[11]~27_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~28 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~21_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[10]~20_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[10]~20_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~21 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]));

// Location: LCCOMB_X48_Y25_N26
cycloneii_lcell_comb \EX_Forward_A|Mux21~1 (
// Equation(s):
// \EX_Forward_A|Mux21~1_combout  = (\EX_Forward_A|Mux21~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux21~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux21~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneii_lcell_comb \EX_ALU|Add1~14 (
// Equation(s):
// \EX_ALU|Add1~14_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & ((\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU|Add1~13 )) # (!\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU|Add1~13 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & 
// ((\EX_Forward_A|Mux24~1_combout  & (\EX_ALU|Add1~13  & VCC)) # (!\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU|Add1~13 ))))
// \EX_ALU|Add1~15  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & ((!\EX_ALU|Add1~13 ) # (!\EX_Forward_A|Mux24~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & (!\EX_Forward_A|Mux24~1_combout  & !\EX_ALU|Add1~13 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.datab(\EX_Forward_A|Mux24~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~13 ),
	.combout(\EX_ALU|Add1~14_combout ),
	.cout(\EX_ALU|Add1~15 ));
// synopsys translate_off
defparam \EX_ALU|Add1~14 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \EX_ALU|Add1~16 (
// Equation(s):
// \EX_ALU|Add1~16_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  $ (\EX_Forward_A|Mux23~1_combout  $ (\EX_ALU|Add1~15 )))) # (GND)
// \EX_ALU|Add1~17  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & (\EX_Forward_A|Mux23~1_combout  & !\EX_ALU|Add1~15 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & ((\EX_Forward_A|Mux23~1_combout ) # (!\EX_ALU|Add1~15 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~15 ),
	.combout(\EX_ALU|Add1~16_combout ),
	.cout(\EX_ALU|Add1~17 ));
// synopsys translate_off
defparam \EX_ALU|Add1~16 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \EX_ALU|Add1~18 (
// Equation(s):
// \EX_ALU|Add1~18_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & ((\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add1~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU|Add1~17 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & 
// ((\EX_Forward_A|Mux22~1_combout  & (\EX_ALU|Add1~17  & VCC)) # (!\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add1~17 ))))
// \EX_ALU|Add1~19  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & ((!\EX_ALU|Add1~17 ) # (!\EX_Forward_A|Mux22~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & (!\EX_Forward_A|Mux22~1_combout  & !\EX_ALU|Add1~17 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.datab(\EX_Forward_A|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~17 ),
	.combout(\EX_ALU|Add1~18_combout ),
	.cout(\EX_ALU|Add1~19 ));
// synopsys translate_off
defparam \EX_ALU|Add1~18 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \EX_ALU|Add1~20 (
// Equation(s):
// \EX_ALU|Add1~20_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  $ (\EX_Forward_A|Mux21~1_combout  $ (\EX_ALU|Add1~19 )))) # (GND)
// \EX_ALU|Add1~21  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  & (\EX_Forward_A|Mux21~1_combout  & !\EX_ALU|Add1~19 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  & ((\EX_Forward_A|Mux21~1_combout ) # (!\EX_ALU|Add1~19 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.datab(\EX_Forward_A|Mux21~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~19 ),
	.combout(\EX_ALU|Add1~20_combout ),
	.cout(\EX_ALU|Add1~21 ));
// synopsys translate_off
defparam \EX_ALU|Add1~20 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneii_lcell_comb \EX_ALU|Add1~22 (
// Equation(s):
// \EX_ALU|Add1~22_combout  = (\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & (!\EX_ALU|Add1~21 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & (\EX_ALU|Add1~21  & VCC)))) # (!\EX_Forward_A|Mux20~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & ((\EX_ALU|Add1~21 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & (!\EX_ALU|Add1~21 ))))
// \EX_ALU|Add1~23  = CARRY((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & !\EX_ALU|Add1~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ) # (!\EX_ALU|Add1~21 ))))

	.dataa(\EX_Forward_A|Mux20~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~21 ),
	.combout(\EX_ALU|Add1~22_combout ),
	.cout(\EX_ALU|Add1~23 ));
// synopsys translate_off
defparam \EX_ALU|Add1~22 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N20
cycloneii_lcell_comb \EX_ALU|Add0~20 (
// Equation(s):
// \EX_ALU|Add0~20_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  $ (\EX_Forward_A|Mux21~1_combout  $ (!\EX_ALU|Add0~19 )))) # (GND)
// \EX_ALU|Add0~21  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  & ((\EX_Forward_A|Mux21~1_combout ) # (!\EX_ALU|Add0~19 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  & (\EX_Forward_A|Mux21~1_combout  & !\EX_ALU|Add0~19 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.datab(\EX_Forward_A|Mux21~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~19 ),
	.combout(\EX_ALU|Add0~20_combout ),
	.cout(\EX_ALU|Add0~21 ));
// synopsys translate_off
defparam \EX_ALU|Add0~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N22
cycloneii_lcell_comb \EX_ALU|Add0~22 (
// Equation(s):
// \EX_ALU|Add0~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & ((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU|Add0~21  & VCC)) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & 
// ((\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU|Add0~21 ) # (GND)))))
// \EX_ALU|Add0~23  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & (!\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|Add0~21 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & ((!\EX_ALU|Add0~21 ) # (!\EX_Forward_A|Mux20~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~21 ),
	.combout(\EX_ALU|Add0~22_combout ),
	.cout(\EX_ALU|Add0~23 ));
// synopsys translate_off
defparam \EX_ALU|Add0~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneii_lcell_comb \EX_ALU|Mux20~2 (
// Equation(s):
// \EX_ALU|Mux20~2_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & (\EX_ALU|Add1~22_combout ))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~22_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add1~22_combout ),
	.datad(\EX_ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~2 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneii_lcell_comb \EX_ALU|Mux20~3 (
// Equation(s):
// \EX_ALU|Mux20~3_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & ((\EX_Forward_A|Mux20~1_combout ) # (!\EX_ALU|Mux20~2_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & 
// (\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|Mux20~2_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux20~2_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux20~1_combout ),
	.datad(\EX_ALU|Mux20~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~3 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux20~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]));

// Location: LCFF_X54_Y25_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]));

// Location: LCCOMB_X54_Y25_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~23_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[11]~22_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[11]~22_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~23 .lut_mask = 16'h00CA;
defparam \ID_Registers|Read_Data_2_ID[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[11]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]));

// Location: LCFF_X56_Y25_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]));

// Location: LCCOMB_X50_Y25_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~29 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~29_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [12] & ((!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~29 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~30 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[12]~29_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]) # ((!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~29_combout  & 
// (((\ID_EX_Pipeline_Stage|Instruction_EX [17] & \EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[12]~29_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~30 .lut_mask = 16'hACF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N24
cycloneii_lcell_comb \EX_ALU|Add0~24 (
// Equation(s):
// \EX_ALU|Add0~24_combout  = ((\EX_Forward_A|Mux19~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  $ (!\EX_ALU|Add0~23 )))) # (GND)
// \EX_ALU|Add0~25  = CARRY((\EX_Forward_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ) # (!\EX_ALU|Add0~23 ))) # (!\EX_Forward_A|Mux19~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  & !\EX_ALU|Add0~23 )))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~23 ),
	.combout(\EX_ALU|Add0~24_combout ),
	.cout(\EX_ALU|Add0~25 ));
// synopsys translate_off
defparam \EX_ALU|Add0~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N4
cycloneii_lcell_comb \EX_Forward_A|Mux19~0 (
// Equation(s):
// \EX_Forward_A|Mux19~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~0 .lut_mask = 16'hFA0A;
defparam \EX_Forward_A|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N26
cycloneii_lcell_comb \EX_Forward_A|Mux19~1 (
// Equation(s):
// \EX_Forward_A|Mux19~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & ((\EX_Forward_A|Mux19~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] 
// & (\EX_Forward_A|Mux19~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\EX_Forward_A|Mux19~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \EX_ALU|Add1~24 (
// Equation(s):
// \EX_ALU|Add1~24_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  $ (\EX_Forward_A|Mux19~1_combout  $ (\EX_ALU|Add1~23 )))) # (GND)
// \EX_ALU|Add1~25  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  & (\EX_Forward_A|Mux19~1_combout  & !\EX_ALU|Add1~23 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  & ((\EX_Forward_A|Mux19~1_combout ) # (!\EX_ALU|Add1~23 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.datab(\EX_Forward_A|Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~23 ),
	.combout(\EX_ALU|Add1~24_combout ),
	.cout(\EX_ALU|Add1~25 ));
// synopsys translate_off
defparam \EX_ALU|Add1~24 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneii_lcell_comb \EX_ALU|Mux19~0 (
// Equation(s):
// \EX_ALU|Mux19~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~24_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~24_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~24_combout ),
	.datad(\EX_ALU|Add1~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneii_lcell_comb \EX_ALU|Mux19~1 (
// Equation(s):
// \EX_ALU|Mux19~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ) # (!\EX_ALU|Mux19~0_combout ))) # (!\EX_Forward_A|Mux19~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  & !\EX_ALU|Mux19~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux19~0_combout ))))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux19~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]));

// Location: LCCOMB_X54_Y26_N2
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]));

// Location: LCCOMB_X50_Y25_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Data_MEM [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]));

// Location: LCCOMB_X56_Y23_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]));

// Location: LCFF_X56_Y23_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]));

// Location: LCCOMB_X56_Y23_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[13]~24 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[13]~24_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[13]~24 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[13]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]));

// Location: LCCOMB_X51_Y22_N2
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[13]~13 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [13]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .lut_mask = 16'hFA0A;
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~27_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[13]~26_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[13]~26_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~27 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_2_ID[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[13]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]));

// Location: LCCOMB_X56_Y23_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]));

// Location: LCCOMB_X54_Y23_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [46]));

// Location: LCCOMB_X52_Y27_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~33 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~33_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [14])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~33 .lut_mask = 16'hFA0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~34 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~33_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~33_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [19])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[14]~33_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[14]~33_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~34 .lut_mask = 16'hF838;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [43]));

// Location: LCCOMB_X50_Y23_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [44]));

// Location: LCCOMB_X51_Y22_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~26_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [43])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [44] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 )) # (!\ID_Registers|Register_File_rtl_0_bypass [44] & ((\ID_Registers|Register_File_rtl_0_bypass [43])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [43]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [44]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~26 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~27_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[13]~26_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[13]~26_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~27 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_1_ID[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]));

// Location: LCCOMB_X51_Y22_N22
cycloneii_lcell_comb \EX_Forward_A|Mux18~1 (
// Equation(s):
// \EX_Forward_A|Mux18~1_combout  = (\EX_Forward_A|Mux18~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\EX_Forward_A|Mux18~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13] & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\EX_Forward_A|Mux18~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N26
cycloneii_lcell_comb \EX_ALU|Add0~26 (
// Equation(s):
// \EX_ALU|Add0~26_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & ((\EX_Forward_A|Mux18~1_combout  & (\EX_ALU|Add0~25  & VCC)) # (!\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add0~25 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & 
// ((\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add0~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU|Add0~25 ) # (GND)))))
// \EX_ALU|Add0~27  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & (!\EX_Forward_A|Mux18~1_combout  & !\EX_ALU|Add0~25 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & ((!\EX_ALU|Add0~25 ) # (!\EX_Forward_A|Mux18~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.datab(\EX_Forward_A|Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~25 ),
	.combout(\EX_ALU|Add0~26_combout ),
	.cout(\EX_ALU|Add0~27 ));
// synopsys translate_off
defparam \EX_ALU|Add0~26 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N28
cycloneii_lcell_comb \EX_ALU|Add0~28 (
// Equation(s):
// \EX_ALU|Add0~28_combout  = ((\EX_Forward_A|Mux17~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  $ (!\EX_ALU|Add0~27 )))) # (GND)
// \EX_ALU|Add0~29  = CARRY((\EX_Forward_A|Mux17~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ) # (!\EX_ALU|Add0~27 ))) # (!\EX_Forward_A|Mux17~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & !\EX_ALU|Add0~27 )))

	.dataa(\EX_Forward_A|Mux17~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~27 ),
	.combout(\EX_ALU|Add0~28_combout ),
	.cout(\EX_ALU|Add0~29 ));
// synopsys translate_off
defparam \EX_ALU|Add0~28 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
cycloneii_lcell_comb \EX_Forward_A|Mux17~0 (
// Equation(s):
// \EX_Forward_A|Mux17~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~0 .lut_mask = 16'hAFA0;
defparam \EX_Forward_A|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
cycloneii_lcell_comb \EX_Forward_A|Mux17~1 (
// Equation(s):
// \EX_Forward_A|Mux17~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & ((\EX_Forward_A|Mux17~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] 
// & (\EX_Forward_A|Mux17~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_A|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~31 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~31_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & (((\ID_EX_Pipeline_Stage|Instruction_EX [18]) # (\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [13] & ((!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~31 .lut_mask = 16'hAAE4;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~32 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~31_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~31_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[13]~31_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[13]~31_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~32 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneii_lcell_comb \EX_ALU|Add1~26 (
// Equation(s):
// \EX_ALU|Add1~26_combout  = (\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & (!\EX_ALU|Add1~25 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & (\EX_ALU|Add1~25  & VCC)))) # (!\EX_Forward_A|Mux18~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & ((\EX_ALU|Add1~25 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & (!\EX_ALU|Add1~25 ))))
// \EX_ALU|Add1~27  = CARRY((\EX_Forward_A|Mux18~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & !\EX_ALU|Add1~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ) # (!\EX_ALU|Add1~25 ))))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~25 ),
	.combout(\EX_ALU|Add1~26_combout ),
	.cout(\EX_ALU|Add1~27 ));
// synopsys translate_off
defparam \EX_ALU|Add1~26 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \EX_ALU|Add1~28 (
// Equation(s):
// \EX_ALU|Add1~28_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  $ (\EX_Forward_A|Mux17~1_combout  $ (\EX_ALU|Add1~27 )))) # (GND)
// \EX_ALU|Add1~29  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & (\EX_Forward_A|Mux17~1_combout  & !\EX_ALU|Add1~27 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (!\EX_ALU|Add1~27 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.datab(\EX_Forward_A|Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~27 ),
	.combout(\EX_ALU|Add1~28_combout ),
	.cout(\EX_ALU|Add1~29 ));
// synopsys translate_off
defparam \EX_ALU|Add1~28 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneii_lcell_comb \EX_ALU|Mux17~0 (
// Equation(s):
// \EX_ALU|Mux17~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~28_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~28_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~28_combout ),
	.datad(\EX_ALU|Add1~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneii_lcell_comb \EX_ALU|Mux17~1 (
// Equation(s):
// \EX_ALU|Mux17~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux17~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ) # (!\EX_ALU|Mux17~0_combout ))) # (!\EX_Forward_A|Mux17~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & !\EX_ALU|Mux17~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux17~0_combout ))))

	.dataa(\EX_Forward_A|Mux17~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]));

// Location: LCCOMB_X54_Y26_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]));

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[14]~14 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [14])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [14])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .lut_mask = 16'hBB88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [45]));

// Location: LCCOMB_X49_Y22_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]));

// Location: LCCOMB_X49_Y22_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [48]));

// Location: LCFF_X48_Y22_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [47]));

// Location: LCCOMB_X51_Y23_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~37 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~37_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~37 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~38 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~37_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~37_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~38 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
cycloneii_lcell_comb \EX_Forward_A|Mux15~0 (
// Equation(s):
// \EX_Forward_A|Mux15~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~0 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N22
cycloneii_lcell_comb \EX_Forward_A|Mux15~1 (
// Equation(s):
// \EX_Forward_A|Mux15~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((\EX_Forward_A|Mux15~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] 
// & (\EX_Forward_A|Mux15~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_A|Mux15~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
cycloneii_lcell_comb \EX_Forward_A|Mux16~0 (
// Equation(s):
// \EX_Forward_A|Mux16~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~0 .lut_mask = 16'hAFA0;
defparam \EX_Forward_A|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [47]));

// Location: LCCOMB_X53_Y23_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]));

// Location: LCCOMB_X54_Y23_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [52]));

// Location: LCFF_X54_Y23_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [51]));

// Location: LCCOMB_X49_Y21_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]));

// Location: LCCOMB_X51_Y21_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~37 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~37_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[18]~36_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[18]~36_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~37 .lut_mask = 16'h0C0A;
defparam \ID_Registers|Read_Data_2_ID[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N26
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout  = \ID_Registers|Read_Data_2_ID[18]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[18]~37_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]));

// Location: LCCOMB_X50_Y24_N2
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]));

// Location: LCFF_X54_Y21_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]));

// Location: LCCOMB_X54_Y21_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[18]~29 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[18]~29_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[18]~29 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N30
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[18]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[18]~29_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]));

// Location: LCCOMB_X54_Y21_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[18]~18 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [18]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [55]));

// Location: LCFF_X56_Y25_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]));

// Location: LCCOMB_X54_Y21_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [58]));

// Location: LCFF_X54_Y21_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [57]));

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]));

// Location: LCCOMB_X56_Y24_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [62]));

// Location: LCFF_X56_Y24_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [61]));

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [64]));

// Location: LCFF_X53_Y24_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [63]));

// Location: LCCOMB_X51_Y20_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~53 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~53_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~53 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~54 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~53_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[24]~53_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~54 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N28
cycloneii_lcell_comb \EX_Forward_A|Mux7~0 (
// Equation(s):
// \EX_Forward_A|Mux7~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~0 .lut_mask = 16'hBB88;
defparam \EX_Forward_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N22
cycloneii_lcell_comb \EX_Forward_A|Mux7~1 (
// Equation(s):
// \EX_Forward_A|Mux7~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & ((\EX_Forward_A|Mux7~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & 
// (\EX_Forward_A|Mux7~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_A|Mux7~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \EX_Forward_A|Mux8~0 (
// Equation(s):
// \EX_Forward_A|Mux8~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~0 .lut_mask = 16'hF5A0;
defparam \EX_Forward_A|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [63]));

// Location: LCCOMB_X52_Y20_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y20_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [68]));

// Location: LCFF_X51_Y20_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [67]));

// Location: LCCOMB_X52_Y22_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [70]));

// Location: LCFF_X52_Y22_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [69]));

// Location: LCCOMB_X53_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]));

// Location: LCCOMB_X53_Y20_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [74]));

// Location: LCFF_X53_Y20_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [73]));

// Location: LCCOMB_X52_Y22_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~59 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~59_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[29]~58_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[29]~58_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~59 .lut_mask = 16'h00E2;
defparam \ID_Registers|Read_Data_2_ID[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[29]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]));

// Location: LCFF_X54_Y22_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]));

// Location: LCFF_X54_Y22_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]));

// Location: LCCOMB_X52_Y22_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]));

// Location: LCFF_X53_Y22_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]));

// Location: LCCOMB_X53_Y22_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[30]~41 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[30]~41_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[30]~41 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[30]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]));

// Location: LCCOMB_X53_Y22_N26
cycloneii_lcell_comb \EX_Forward_A|Mux1~0 (
// Equation(s):
// \EX_Forward_A|Mux1~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~0 .lut_mask = 16'hDD88;
defparam \EX_Forward_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N12
cycloneii_lcell_comb \EX_Forward_A|Mux1~1 (
// Equation(s):
// \EX_Forward_A|Mux1~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & ((\EX_Forward_A|Mux1~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & 
// (\EX_Forward_A|Mux1~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datab(\EX_Forward_A|Mux1~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~1 .lut_mask = 16'hACCA;
defparam \EX_Forward_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~65 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~65_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~65 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~66 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~65_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[30]~65_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~66 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N2
cycloneii_lcell_comb \EX_Forward_A|Mux2~0 (
// Equation(s):
// \EX_Forward_A|Mux2~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~0 .lut_mask = 16'hBB88;
defparam \EX_Forward_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~59 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~59_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[29]~58_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~59 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y21_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]));

// Location: LCCOMB_X52_Y21_N20
cycloneii_lcell_comb \EX_Forward_A|Mux2~1 (
// Equation(s):
// \EX_Forward_A|Mux2~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux2~0_combout )))) 
// # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux2~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datac(\EX_Forward_A|Mux2~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~1 .lut_mask = 16'hF960;
defparam \EX_Forward_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~62 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[28]~61_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [28])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~61_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~62 .lut_mask = 16'h2230;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneii_lcell_comb \EX_Forward_A|Mux4~0 (
// Equation(s):
// \EX_Forward_A|Mux4~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~0 .lut_mask = 16'hFC0C;
defparam \EX_Forward_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [71]));

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~54 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~54_combout  = (\ID_Registers|Register_File_rtl_0_bypass [72] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [71])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [72] & (((\ID_Registers|Register_File_rtl_0_bypass [71]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [72]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [71]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~54 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~55 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~55_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[27]~54_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~55 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]));

// Location: LCCOMB_X53_Y27_N0
cycloneii_lcell_comb \EX_Forward_A|Mux4~1 (
// Equation(s):
// \EX_Forward_A|Mux4~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux4~0_combout )))) 
// # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux4~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_A|Mux4~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [69]));

// Location: LCCOMB_X53_Y20_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [70]));

// Location: LCCOMB_X53_Y20_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~52 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~52_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [69])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [70] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 )) # (!\ID_Registers|Register_File_rtl_1_bypass [70] & ((\ID_Registers|Register_File_rtl_1_bypass [69])))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [69]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [70]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~52 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~53 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~53_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[26]~52_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[26]~52_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~53 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_2_ID[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder_combout  = \ID_Registers|Read_Data_2_ID[26]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[26]~53_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y21_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]));

// Location: LCCOMB_X52_Y21_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~57 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~57_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~57 .lut_mask = 16'hAAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~58 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~57_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[26]~57_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~58 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y20_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [68]));

// Location: LCFF_X52_Y20_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [67]));

// Location: LCCOMB_X52_Y20_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~50 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~50_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [67])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [68] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [68] & (\ID_Registers|Register_File_rtl_0_bypass [67]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [68]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [67]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~50 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~51 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~51_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[25]~50_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~51 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y20_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]));

// Location: LCCOMB_X52_Y20_N10
cycloneii_lcell_comb \EX_Forward_A|Mux6~1 (
// Equation(s):
// \EX_Forward_A|Mux6~1_combout  = (\EX_Forward_A|Mux6~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\EX_Forward_A|Mux6~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25] & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\EX_Forward_A|Mux6~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
cycloneii_lcell_comb \EX_ALU|Add0~48 (
// Equation(s):
// \EX_ALU|Add0~48_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  $ (\EX_Forward_A|Mux7~1_combout  $ (!\EX_ALU|Add0~47 )))) # (GND)
// \EX_ALU|Add0~49  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  & ((\EX_Forward_A|Mux7~1_combout ) # (!\EX_ALU|Add0~47 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  & (\EX_Forward_A|Mux7~1_combout  & !\EX_ALU|Add0~47 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.datab(\EX_Forward_A|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~47 ),
	.combout(\EX_ALU|Add0~48_combout ),
	.cout(\EX_ALU|Add0~49 ));
// synopsys translate_off
defparam \EX_ALU|Add0~48 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
cycloneii_lcell_comb \EX_ALU|Add0~50 (
// Equation(s):
// \EX_ALU|Add0~50_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & ((\EX_Forward_A|Mux6~1_combout  & (\EX_ALU|Add0~49  & VCC)) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add0~49 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & 
// ((\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add0~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU|Add0~49 ) # (GND)))))
// \EX_ALU|Add0~51  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & (!\EX_Forward_A|Mux6~1_combout  & !\EX_ALU|Add0~49 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & ((!\EX_ALU|Add0~49 ) # (!\EX_Forward_A|Mux6~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.datab(\EX_Forward_A|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~49 ),
	.combout(\EX_ALU|Add0~50_combout ),
	.cout(\EX_ALU|Add0~51 ));
// synopsys translate_off
defparam \EX_ALU|Add0~50 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneii_lcell_comb \EX_ALU|Add0~52 (
// Equation(s):
// \EX_ALU|Add0~52_combout  = ((\EX_Forward_A|Mux5~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  $ (!\EX_ALU|Add0~51 )))) # (GND)
// \EX_ALU|Add0~53  = CARRY((\EX_Forward_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ) # (!\EX_ALU|Add0~51 ))) # (!\EX_Forward_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  & !\EX_ALU|Add0~51 )))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~51 ),
	.combout(\EX_ALU|Add0~52_combout ),
	.cout(\EX_ALU|Add0~53 ));
// synopsys translate_off
defparam \EX_ALU|Add0~52 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
cycloneii_lcell_comb \EX_ALU|Add0~54 (
// Equation(s):
// \EX_ALU|Add0~54_combout  = (\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & (\EX_ALU|Add0~53  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & (!\EX_ALU|Add0~53 )))) # (!\EX_Forward_A|Mux4~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & (!\EX_ALU|Add0~53 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & ((\EX_ALU|Add0~53 ) # (GND)))))
// \EX_ALU|Add0~55  = CARRY((\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & !\EX_ALU|Add0~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((!\EX_ALU|Add0~53 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ))))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~53 ),
	.combout(\EX_ALU|Add0~54_combout ),
	.cout(\EX_ALU|Add0~55 ));
// synopsys translate_off
defparam \EX_ALU|Add0~54 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~45 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~45_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[22]~44_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~45 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y21_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]));

// Location: LCCOMB_X53_Y24_N20
cycloneii_lcell_comb \EX_Forward_A|Mux9~1 (
// Equation(s):
// \EX_Forward_A|Mux9~1_combout  = (\EX_Forward_A|Mux9~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux9~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux9~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~46 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~45_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [20])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[20]~45_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~46 .lut_mask = 16'h2230;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~41 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~41_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~41 .lut_mask = 16'hAAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~42 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~41_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[18]~41_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~42 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
cycloneii_lcell_comb \EX_Forward_A|Mux14~0 (
// Equation(s):
// \EX_Forward_A|Mux14~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~0 .lut_mask = 16'hAACC;
defparam \EX_Forward_A|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
cycloneii_lcell_comb \EX_Forward_A|Mux14~1 (
// Equation(s):
// \EX_Forward_A|Mux14~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & ((\EX_Forward_A|Mux14~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] 
// & (\EX_Forward_A|Mux14~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_A|Mux14~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneii_lcell_comb \EX_ALU|Add1~32 (
// Equation(s):
// \EX_ALU|Add1~32_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  $ (\EX_Forward_A|Mux15~1_combout  $ (\EX_ALU|Add1~31 )))) # (GND)
// \EX_ALU|Add1~33  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  & (\EX_Forward_A|Mux15~1_combout  & !\EX_ALU|Add1~31 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (!\EX_ALU|Add1~31 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~31 ),
	.combout(\EX_ALU|Add1~32_combout ),
	.cout(\EX_ALU|Add1~33 ));
// synopsys translate_off
defparam \EX_ALU|Add1~32 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N2
cycloneii_lcell_comb \EX_ALU|Add1~34 (
// Equation(s):
// \EX_ALU|Add1~34_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & ((\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU|Add1~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU|Add1~33 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & 
// ((\EX_Forward_A|Mux14~1_combout  & (\EX_ALU|Add1~33  & VCC)) # (!\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU|Add1~33 ))))
// \EX_ALU|Add1~35  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & ((!\EX_ALU|Add1~33 ) # (!\EX_Forward_A|Mux14~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & (!\EX_Forward_A|Mux14~1_combout  & !\EX_ALU|Add1~33 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.datab(\EX_Forward_A|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~33 ),
	.combout(\EX_ALU|Add1~34_combout ),
	.cout(\EX_ALU|Add1~35 ));
// synopsys translate_off
defparam \EX_ALU|Add1~34 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
cycloneii_lcell_comb \EX_ALU|Add1~36 (
// Equation(s):
// \EX_ALU|Add1~36_combout  = ((\EX_Forward_A|Mux13~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  $ (\EX_ALU|Add1~35 )))) # (GND)
// \EX_ALU|Add1~37  = CARRY((\EX_Forward_A|Mux13~1_combout  & ((!\EX_ALU|Add1~35 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ))) # (!\EX_Forward_A|Mux13~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  & !\EX_ALU|Add1~35 )))

	.dataa(\EX_Forward_A|Mux13~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~35 ),
	.combout(\EX_ALU|Add1~36_combout ),
	.cout(\EX_ALU|Add1~37 ));
// synopsys translate_off
defparam \EX_ALU|Add1~36 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
cycloneii_lcell_comb \EX_ALU|Add1~38 (
// Equation(s):
// \EX_ALU|Add1~38_combout  = (\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & (!\EX_ALU|Add1~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & (\EX_ALU|Add1~37  & VCC)))) # (!\EX_Forward_A|Mux12~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & ((\EX_ALU|Add1~37 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & (!\EX_ALU|Add1~37 ))))
// \EX_ALU|Add1~39  = CARRY((\EX_Forward_A|Mux12~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & !\EX_ALU|Add1~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ) # (!\EX_ALU|Add1~37 ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~37 ),
	.combout(\EX_ALU|Add1~38_combout ),
	.cout(\EX_ALU|Add1~39 ));
// synopsys translate_off
defparam \EX_ALU|Add1~38 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
cycloneii_lcell_comb \EX_ALU|Add1~40 (
// Equation(s):
// \EX_ALU|Add1~40_combout  = ((\EX_Forward_A|Mux11~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  $ (\EX_ALU|Add1~39 )))) # (GND)
// \EX_ALU|Add1~41  = CARRY((\EX_Forward_A|Mux11~1_combout  & ((!\EX_ALU|Add1~39 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ))) # (!\EX_Forward_A|Mux11~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  & !\EX_ALU|Add1~39 )))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~39 ),
	.combout(\EX_ALU|Add1~40_combout ),
	.cout(\EX_ALU|Add1~41 ));
// synopsys translate_off
defparam \EX_ALU|Add1~40 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
cycloneii_lcell_comb \EX_ALU|Add1~42 (
// Equation(s):
// \EX_ALU|Add1~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & ((\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add1~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU|Add1~41 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & 
// ((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU|Add1~41  & VCC)) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add1~41 ))))
// \EX_ALU|Add1~43  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & ((!\EX_ALU|Add1~41 ) # (!\EX_Forward_A|Mux10~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & (!\EX_Forward_A|Mux10~1_combout  & !\EX_ALU|Add1~41 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.datab(\EX_Forward_A|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~41 ),
	.combout(\EX_ALU|Add1~42_combout ),
	.cout(\EX_ALU|Add1~43 ));
// synopsys translate_off
defparam \EX_ALU|Add1~42 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneii_lcell_comb \EX_ALU|Add1~44 (
// Equation(s):
// \EX_ALU|Add1~44_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  $ (\EX_Forward_A|Mux9~1_combout  $ (\EX_ALU|Add1~43 )))) # (GND)
// \EX_ALU|Add1~45  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  & (\EX_Forward_A|Mux9~1_combout  & !\EX_ALU|Add1~43 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  & ((\EX_Forward_A|Mux9~1_combout ) # (!\EX_ALU|Add1~43 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.datab(\EX_Forward_A|Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~43 ),
	.combout(\EX_ALU|Add1~44_combout ),
	.cout(\EX_ALU|Add1~45 ));
// synopsys translate_off
defparam \EX_ALU|Add1~44 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
cycloneii_lcell_comb \EX_ALU|Add1~48 (
// Equation(s):
// \EX_ALU|Add1~48_combout  = ((\EX_Forward_A|Mux7~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  $ (\EX_ALU|Add1~47 )))) # (GND)
// \EX_ALU|Add1~49  = CARRY((\EX_Forward_A|Mux7~1_combout  & ((!\EX_ALU|Add1~47 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ))) # (!\EX_Forward_A|Mux7~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  & !\EX_ALU|Add1~47 )))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~47 ),
	.combout(\EX_ALU|Add1~48_combout ),
	.cout(\EX_ALU|Add1~49 ));
// synopsys translate_off
defparam \EX_ALU|Add1~48 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
cycloneii_lcell_comb \EX_ALU|Add1~50 (
// Equation(s):
// \EX_ALU|Add1~50_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & ((\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add1~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU|Add1~49 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & 
// ((\EX_Forward_A|Mux6~1_combout  & (\EX_ALU|Add1~49  & VCC)) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add1~49 ))))
// \EX_ALU|Add1~51  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & ((!\EX_ALU|Add1~49 ) # (!\EX_Forward_A|Mux6~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & (!\EX_Forward_A|Mux6~1_combout  & !\EX_ALU|Add1~49 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.datab(\EX_Forward_A|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~49 ),
	.combout(\EX_ALU|Add1~50_combout ),
	.cout(\EX_ALU|Add1~51 ));
// synopsys translate_off
defparam \EX_ALU|Add1~50 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneii_lcell_comb \EX_ALU|Add1~52 (
// Equation(s):
// \EX_ALU|Add1~52_combout  = ((\EX_Forward_A|Mux5~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  $ (\EX_ALU|Add1~51 )))) # (GND)
// \EX_ALU|Add1~53  = CARRY((\EX_Forward_A|Mux5~1_combout  & ((!\EX_ALU|Add1~51 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ))) # (!\EX_Forward_A|Mux5~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  & !\EX_ALU|Add1~51 )))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~51 ),
	.combout(\EX_ALU|Add1~52_combout ),
	.cout(\EX_ALU|Add1~53 ));
// synopsys translate_off
defparam \EX_ALU|Add1~52 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
cycloneii_lcell_comb \EX_ALU|Add1~54 (
// Equation(s):
// \EX_ALU|Add1~54_combout  = (\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & (!\EX_ALU|Add1~53 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & (\EX_ALU|Add1~53  & VCC)))) # (!\EX_Forward_A|Mux4~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & ((\EX_ALU|Add1~53 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & (!\EX_ALU|Add1~53 ))))
// \EX_ALU|Add1~55  = CARRY((\EX_Forward_A|Mux4~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & !\EX_ALU|Add1~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ) # (!\EX_ALU|Add1~53 ))))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~53 ),
	.combout(\EX_ALU|Add1~54_combout ),
	.cout(\EX_ALU|Add1~55 ));
// synopsys translate_off
defparam \EX_ALU|Add1~54 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneii_lcell_comb \EX_ALU|Mux4~0 (
// Equation(s):
// \EX_ALU|Mux4~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~54_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~54_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~54_combout ),
	.datad(\EX_ALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneii_lcell_comb \EX_ALU|Mux4~1 (
// Equation(s):
// \EX_ALU|Mux4~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & ((\EX_Forward_A|Mux4~1_combout ) # (!\EX_ALU|Mux4~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & 
// (\EX_Forward_A|Mux4~1_combout  & !\EX_ALU|Mux4~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux4~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.datac(\EX_Forward_A|Mux4~1_combout ),
	.datad(\EX_ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]));

// Location: LCCOMB_X52_Y21_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~59 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~59_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~59 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~60 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~59_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[27]~59_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~60 .lut_mask = 16'h3202;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneii_lcell_comb \EX_ALU|Add0~56 (
// Equation(s):
// \EX_ALU|Add0~56_combout  = ((\EX_Forward_A|Mux3~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  $ (!\EX_ALU|Add0~55 )))) # (GND)
// \EX_ALU|Add0~57  = CARRY((\EX_Forward_A|Mux3~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ) # (!\EX_ALU|Add0~55 ))) # (!\EX_Forward_A|Mux3~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  & !\EX_ALU|Add0~55 )))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~55 ),
	.combout(\EX_ALU|Add0~56_combout ),
	.cout(\EX_ALU|Add0~57 ));
// synopsys translate_off
defparam \EX_ALU|Add0~56 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
cycloneii_lcell_comb \EX_ALU|Add0~58 (
// Equation(s):
// \EX_ALU|Add0~58_combout  = (\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & (\EX_ALU|Add0~57  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & (!\EX_ALU|Add0~57 )))) # (!\EX_Forward_A|Mux2~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & (!\EX_ALU|Add0~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & ((\EX_ALU|Add0~57 ) # (GND)))))
// \EX_ALU|Add0~59  = CARRY((\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & !\EX_ALU|Add0~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((!\EX_ALU|Add0~57 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ))))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~57 ),
	.combout(\EX_ALU|Add0~58_combout ),
	.cout(\EX_ALU|Add0~59 ));
// synopsys translate_off
defparam \EX_ALU|Add0~58 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [74]));

// Location: LCCOMB_X54_Y22_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~56 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~56_combout  = (\ID_Registers|Register_File_rtl_0_bypass [74] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [73])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [74] & (\ID_Registers|Register_File_rtl_0_bypass [73]))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [73]),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [74]),
	.datac(\ID_Registers|Register_File~2_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~56 .lut_mask = 16'hAEA2;
defparam \ID_Registers|Read_Data_1_ID[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~57 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~57_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[28]~56_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~57 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout  = \ID_Registers|Read_Data_1_ID[28]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y21_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]));

// Location: LCCOMB_X49_Y24_N24
cycloneii_lcell_comb \EX_ALU|Add1~56 (
// Equation(s):
// \EX_ALU|Add1~56_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  $ (\EX_Forward_A|Mux3~1_combout  $ (\EX_ALU|Add1~55 )))) # (GND)
// \EX_ALU|Add1~57  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  & (\EX_Forward_A|Mux3~1_combout  & !\EX_ALU|Add1~55 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  & ((\EX_Forward_A|Mux3~1_combout ) # (!\EX_ALU|Add1~55 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.datab(\EX_Forward_A|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~55 ),
	.combout(\EX_ALU|Add1~56_combout ),
	.cout(\EX_ALU|Add1~57 ));
// synopsys translate_off
defparam \EX_ALU|Add1~56 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneii_lcell_comb \EX_ALU|Mux3~0 (
// Equation(s):
// \EX_ALU|Mux3~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~56_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~56_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~56_combout ),
	.datad(\EX_ALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneii_lcell_comb \EX_ALU|Mux3~1 (
// Equation(s):
// \EX_ALU|Mux3~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux3~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ) # (!\EX_ALU|Mux3~0_combout ))) # (!\EX_Forward_A|Mux3~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  & !\EX_ALU|Mux3~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux3~0_combout ))))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.datad(\EX_ALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]));

// Location: LCCOMB_X52_Y22_N12
cycloneii_lcell_comb \EX_Forward_A|Mux3~0 (
// Equation(s):
// \EX_Forward_A|Mux3~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~0 .lut_mask = 16'hFA50;
defparam \EX_Forward_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N2
cycloneii_lcell_comb \EX_Forward_A|Mux3~1 (
// Equation(s):
// \EX_Forward_A|Mux3~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28])) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_A|Mux3~0_combout ))))) 
// # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_A|Mux3~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datad(\EX_Forward_A|Mux3~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
cycloneii_lcell_comb \EX_ALU|Add1~58 (
// Equation(s):
// \EX_ALU|Add1~58_combout  = (\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & (!\EX_ALU|Add1~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & (\EX_ALU|Add1~57  & VCC)))) # (!\EX_Forward_A|Mux2~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & ((\EX_ALU|Add1~57 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & (!\EX_ALU|Add1~57 ))))
// \EX_ALU|Add1~59  = CARRY((\EX_Forward_A|Mux2~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & !\EX_ALU|Add1~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ) # (!\EX_ALU|Add1~57 ))))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~57 ),
	.combout(\EX_ALU|Add1~58_combout ),
	.cout(\EX_ALU|Add1~59 ));
// synopsys translate_off
defparam \EX_ALU|Add1~58 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N12
cycloneii_lcell_comb \EX_ALU|Mux2~0 (
// Equation(s):
// \EX_ALU|Mux2~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~58_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~58_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~58_combout ),
	.datad(\EX_ALU|Add1~58_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N18
cycloneii_lcell_comb \EX_ALU|Mux2~1 (
// Equation(s):
// \EX_ALU|Mux2~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & ((\EX_Forward_A|Mux2~1_combout ) # (!\EX_ALU|Mux2~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & 
// (\EX_Forward_A|Mux2~1_combout  & !\EX_ALU|Mux2~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux2~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux2~1_combout ),
	.datad(\EX_ALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N2
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]~feeder_combout  = \EX_ALU|Mux2~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]));

// Location: LCCOMB_X52_Y22_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~63 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~63_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~63 .lut_mask = 16'hFA50;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~64 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~63_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[29]~63_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~64 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
cycloneii_lcell_comb \EX_ALU|Add0~60 (
// Equation(s):
// \EX_ALU|Add0~60_combout  = ((\EX_Forward_A|Mux1~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  $ (!\EX_ALU|Add0~59 )))) # (GND)
// \EX_ALU|Add0~61  = CARRY((\EX_Forward_A|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ) # (!\EX_ALU|Add0~59 ))) # (!\EX_Forward_A|Mux1~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  & !\EX_ALU|Add0~59 )))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~59 ),
	.combout(\EX_ALU|Add0~60_combout ),
	.cout(\EX_ALU|Add0~61 ));
// synopsys translate_off
defparam \EX_ALU|Add0~60 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
cycloneii_lcell_comb \EX_ALU|Add1~60 (
// Equation(s):
// \EX_ALU|Add1~60_combout  = ((\EX_Forward_A|Mux1~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  $ (\EX_ALU|Add1~59 )))) # (GND)
// \EX_ALU|Add1~61  = CARRY((\EX_Forward_A|Mux1~1_combout  & ((!\EX_ALU|Add1~59 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ))) # (!\EX_Forward_A|Mux1~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  & !\EX_ALU|Add1~59 )))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~59 ),
	.combout(\EX_ALU|Add1~60_combout ),
	.cout(\EX_ALU|Add1~61 ));
// synopsys translate_off
defparam \EX_ALU|Add1~60 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N0
cycloneii_lcell_comb \EX_ALU|Mux1~0 (
// Equation(s):
// \EX_ALU|Mux1~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~60_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~60_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~60_combout ),
	.datad(\EX_ALU|Add1~60_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N30
cycloneii_lcell_comb \EX_ALU|Mux1~1 (
// Equation(s):
// \EX_ALU|Mux1~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  & ((\EX_Forward_A|Mux1~1_combout ) # (!\EX_ALU|Mux1~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  & 
// (\EX_Forward_A|Mux1~1_combout  & !\EX_ALU|Mux1~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux1~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux1~1_combout ),
	.datad(\EX_ALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout  = \EX_ALU|Mux1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]));

// Location: LCFF_X54_Y22_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]));

// Location: LCCOMB_X54_Y22_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[30]~30 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [30])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [30])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .lut_mask = 16'hF5A0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[78]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[78]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[78] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[78]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [78]));

// Location: LCFF_X52_Y22_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[77] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [77]));

// Location: LCCOMB_X52_Y22_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~60 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~60_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [77])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [78] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [78] & (\ID_Registers|Register_File_rtl_1_bypass [77]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [78]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [77]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~60 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~61 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~61_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[30]~60_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~61 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[30]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]));

// Location: LCFF_X53_Y22_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]));

// Location: LCCOMB_X54_Y22_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[29]~40 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[29]~40_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[29]~40 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N8
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[29]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[29]~40_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]));

// Location: LCFF_X48_Y23_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]));

// Location: LCCOMB_X54_Y22_N14
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[29]~29 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [29])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [29])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .lut_mask = 16'hDD88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~56 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~56_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [73])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [74] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [74] & (\ID_Registers|Register_File_rtl_1_bypass [73]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [74]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [73]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~56 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~57 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~57_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[28]~56_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~57 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~feeder_combout  = \ID_Registers|Read_Data_2_ID[28]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[28]~57_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]));

// Location: LCFF_X53_Y20_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]));

// Location: LCFF_X53_Y20_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]));

// Location: LCCOMB_X53_Y20_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[28]~39 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[28]~39_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[28]~39 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N22
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[28]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[28]~39_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]));

// Location: LCCOMB_X53_Y20_N28
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[28]~28 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [28]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .lut_mask = 16'hEE22;
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~52 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~52_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [69])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [70] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [70] & (\ID_Registers|Register_File_rtl_0_bypass [69]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [70]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [69]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~52 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~53 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~53_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[26]~52_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~53 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y21_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]));

// Location: LCCOMB_X52_Y21_N26
cycloneii_lcell_comb \EX_Forward_A|Mux5~1 (
// Equation(s):
// \EX_Forward_A|Mux5~1_combout  = (\EX_Forward_A|Mux5~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux5~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux5~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~1 .lut_mask = 16'hEB28;
defparam \EX_Forward_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneii_lcell_comb \EX_ALU|Mux5~0 (
// Equation(s):
// \EX_ALU|Mux5~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~52_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~52_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~52_combout ),
	.datad(\EX_ALU|Add1~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneii_lcell_comb \EX_ALU|Mux5~1 (
// Equation(s):
// \EX_ALU|Mux5~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  & ((\EX_Forward_A|Mux5~1_combout ) # (!\EX_ALU|Mux5~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  & 
// (\EX_Forward_A|Mux5~1_combout  & !\EX_ALU|Mux5~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux5~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux5~1_combout ),
	.datad(\EX_ALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder_combout  = \EX_ALU|Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]));

// Location: LCCOMB_X53_Y20_N6
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]));

// Location: LCCOMB_X53_Y20_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[26]~26 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [26])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [26])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .lut_mask = 16'hBB88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~50 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~50_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [67])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [68] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [68] & (\ID_Registers|Register_File_rtl_1_bypass [67]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [68]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [67]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~50 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~51 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~51_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[25]~50_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[25]~50_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~51 .lut_mask = 16'h00D8;
defparam \ID_Registers|Read_Data_2_ID[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout  = \ID_Registers|Read_Data_2_ID[25]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[25]~51_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]));

// Location: LCCOMB_X48_Y24_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~55 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~55_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~55 .lut_mask = 16'hAFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~56 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~55_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[25]~55_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~56 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneii_lcell_comb \EX_ALU|Mux6~0 (
// Equation(s):
// \EX_ALU|Mux6~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~50_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~50_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~50_combout ),
	.datad(\EX_ALU|Add1~50_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneii_lcell_comb \EX_ALU|Mux6~1 (
// Equation(s):
// \EX_ALU|Mux6~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ) # (!\EX_ALU|Mux6~0_combout ))) # (!\EX_Forward_A|Mux6~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & !\EX_ALU|Mux6~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux6~0_combout ))))

	.dataa(\EX_Forward_A|Mux6~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.datad(\EX_ALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]));

// Location: LCFF_X52_Y20_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]));

// Location: LCCOMB_X52_Y20_N18
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y20_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]));

// Location: LCFF_X52_Y20_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]));

// Location: LCCOMB_X56_Y26_N18
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]));

// Location: LCCOMB_X51_Y20_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~49 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~49_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[24]~48_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[24]~48_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~49 .lut_mask = 16'h3022;
defparam \ID_Registers|Read_Data_2_ID[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[24]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]));

// Location: LCFF_X48_Y24_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]));

// Location: LCFF_X53_Y20_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]));

// Location: LCCOMB_X52_Y20_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[25]~36 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[25]~36_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[25]~36 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[25]~36_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[25]~36_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y20_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]));

// Location: LCCOMB_X52_Y20_N28
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[25]~25 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [25]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .lut_mask = 16'hFC0C;
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~46 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~46_combout  = (\ID_Registers|Register_File_rtl_0_bypass [64] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [63])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [64] & (((\ID_Registers|Register_File_rtl_0_bypass [63]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [64]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [63]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~46 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~47 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~47_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[23]~46_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.datad(\ID_Registers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~47 .lut_mask = 16'h00D8;
defparam \ID_Registers|Read_Data_1_ID[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]));

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \EX_Forward_A|Mux8~1 (
// Equation(s):
// \EX_Forward_A|Mux8~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux8~0_combout )))) 
// # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux8~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_A|Mux8~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N30
cycloneii_lcell_comb \EX_ALU|Add0~30 (
// Equation(s):
// \EX_ALU|Add0~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & ((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU|Add0~29  & VCC)) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & 
// ((\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU|Add0~29 ) # (GND)))))
// \EX_ALU|Add0~31  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & (!\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|Add0~29 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & ((!\EX_ALU|Add0~29 ) # (!\EX_Forward_A|Mux16~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~29 ),
	.combout(\EX_ALU|Add0~30_combout ),
	.cout(\EX_ALU|Add0~31 ));
// synopsys translate_off
defparam \EX_ALU|Add0~30 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneii_lcell_comb \EX_ALU|Add0~32 (
// Equation(s):
// \EX_ALU|Add0~32_combout  = ((\EX_Forward_A|Mux15~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  $ (!\EX_ALU|Add0~31 )))) # (GND)
// \EX_ALU|Add0~33  = CARRY((\EX_Forward_A|Mux15~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ) # (!\EX_ALU|Add0~31 ))) # (!\EX_Forward_A|Mux15~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  & !\EX_ALU|Add0~31 )))

	.dataa(\EX_Forward_A|Mux15~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~31 ),
	.combout(\EX_ALU|Add0~32_combout ),
	.cout(\EX_ALU|Add0~33 ));
// synopsys translate_off
defparam \EX_ALU|Add0~32 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneii_lcell_comb \EX_ALU|Add0~34 (
// Equation(s):
// \EX_ALU|Add0~34_combout  = (\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & (\EX_ALU|Add0~33  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & (!\EX_ALU|Add0~33 )))) # (!\EX_Forward_A|Mux14~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & (!\EX_ALU|Add0~33 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & ((\EX_ALU|Add0~33 ) # (GND)))))
// \EX_ALU|Add0~35  = CARRY((\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & !\EX_ALU|Add0~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((!\EX_ALU|Add0~33 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ))))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~33 ),
	.combout(\EX_ALU|Add0~34_combout ),
	.cout(\EX_ALU|Add0~35 ));
// synopsys translate_off
defparam \EX_ALU|Add0~34 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N28
cycloneii_lcell_comb \EX_ALU|Mux14~0 (
// Equation(s):
// \EX_ALU|Mux14~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~34_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~34_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~34_combout ),
	.datad(\EX_ALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N14
cycloneii_lcell_comb \EX_ALU|Mux14~1 (
// Equation(s):
// \EX_ALU|Mux14~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ) # (!\EX_ALU|Mux14~0_combout ))) # (!\EX_Forward_A|Mux14~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & !\EX_ALU|Mux14~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux14~0_combout ))))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.datad(\EX_ALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]));

// Location: LCCOMB_X51_Y23_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~39 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~39_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~39 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~40 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~39_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[17]~39_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~40 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
cycloneii_lcell_comb \EX_ALU|Add0~36 (
// Equation(s):
// \EX_ALU|Add0~36_combout  = ((\EX_Forward_A|Mux13~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  $ (!\EX_ALU|Add0~35 )))) # (GND)
// \EX_ALU|Add0~37  = CARRY((\EX_Forward_A|Mux13~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ) # (!\EX_ALU|Add0~35 ))) # (!\EX_Forward_A|Mux13~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  & !\EX_ALU|Add0~35 )))

	.dataa(\EX_Forward_A|Mux13~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~35 ),
	.combout(\EX_ALU|Add0~36_combout ),
	.cout(\EX_ALU|Add0~37 ));
// synopsys translate_off
defparam \EX_ALU|Add0~36 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
cycloneii_lcell_comb \EX_ALU|Add0~38 (
// Equation(s):
// \EX_ALU|Add0~38_combout  = (\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & (\EX_ALU|Add0~37  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & (!\EX_ALU|Add0~37 )))) # (!\EX_Forward_A|Mux12~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & (!\EX_ALU|Add0~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & ((\EX_ALU|Add0~37 ) # (GND)))))
// \EX_ALU|Add0~39  = CARRY((\EX_Forward_A|Mux12~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & !\EX_ALU|Add0~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((!\EX_ALU|Add0~37 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~37 ),
	.combout(\EX_ALU|Add0~38_combout ),
	.cout(\EX_ALU|Add0~39 ));
// synopsys translate_off
defparam \EX_ALU|Add0~38 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
cycloneii_lcell_comb \EX_ALU|Add0~40 (
// Equation(s):
// \EX_ALU|Add0~40_combout  = ((\EX_Forward_A|Mux11~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  $ (!\EX_ALU|Add0~39 )))) # (GND)
// \EX_ALU|Add0~41  = CARRY((\EX_Forward_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ) # (!\EX_ALU|Add0~39 ))) # (!\EX_Forward_A|Mux11~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  & !\EX_ALU|Add0~39 )))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~39 ),
	.combout(\EX_ALU|Add0~40_combout ),
	.cout(\EX_ALU|Add0~41 ));
// synopsys translate_off
defparam \EX_ALU|Add0~40 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneii_lcell_comb \EX_ALU|Add0~42 (
// Equation(s):
// \EX_ALU|Add0~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & ((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU|Add0~41  & VCC)) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & 
// ((\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU|Add0~41 ) # (GND)))))
// \EX_ALU|Add0~43  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & (!\EX_Forward_A|Mux10~1_combout  & !\EX_ALU|Add0~41 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & ((!\EX_ALU|Add0~41 ) # (!\EX_Forward_A|Mux10~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.datab(\EX_Forward_A|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~41 ),
	.combout(\EX_ALU|Add0~42_combout ),
	.cout(\EX_ALU|Add0~43 ));
// synopsys translate_off
defparam \EX_ALU|Add0~42 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneii_lcell_comb \EX_ALU|Add0~44 (
// Equation(s):
// \EX_ALU|Add0~44_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  $ (\EX_Forward_A|Mux9~1_combout  $ (!\EX_ALU|Add0~43 )))) # (GND)
// \EX_ALU|Add0~45  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  & ((\EX_Forward_A|Mux9~1_combout ) # (!\EX_ALU|Add0~43 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  & (\EX_Forward_A|Mux9~1_combout  & !\EX_ALU|Add0~43 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.datab(\EX_Forward_A|Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~43 ),
	.combout(\EX_ALU|Add0~44_combout ),
	.cout(\EX_ALU|Add0~45 ));
// synopsys translate_off
defparam \EX_ALU|Add0~44 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N14
cycloneii_lcell_comb \EX_ALU|Add0~46 (
// Equation(s):
// \EX_ALU|Add0~46_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & ((\EX_Forward_A|Mux8~1_combout  & (\EX_ALU|Add0~45  & VCC)) # (!\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add0~45 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & 
// ((\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add0~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU|Add0~45 ) # (GND)))))
// \EX_ALU|Add0~47  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & (!\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|Add0~45 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & ((!\EX_ALU|Add0~45 ) # (!\EX_Forward_A|Mux8~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~45 ),
	.combout(\EX_ALU|Add0~46_combout ),
	.cout(\EX_ALU|Add0~47 ));
// synopsys translate_off
defparam \EX_ALU|Add0~46 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneii_lcell_comb \EX_ALU|Mux7~0 (
// Equation(s):
// \EX_ALU|Mux7~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~48_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~48_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~48_combout ),
	.datad(\EX_ALU|Add1~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneii_lcell_comb \EX_ALU|Mux7~1 (
// Equation(s):
// \EX_ALU|Mux7~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ) # (!\EX_ALU|Mux7~0_combout ))) # (!\EX_Forward_A|Mux7~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  & !\EX_ALU|Mux7~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux7~0_combout ))))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.datad(\EX_ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]));

// Location: LCCOMB_X54_Y20_N20
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]));

// Location: LCCOMB_X54_Y20_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]));

// Location: LCFF_X54_Y20_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]));

// Location: LCCOMB_X54_Y20_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[24]~35 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[24]~35_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[24]~35 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N2
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[24]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[24]~35_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]));

// Location: LCCOMB_X54_Y20_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[24]~24 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [24]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~46 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~46_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [63])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [64] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [64] & (\ID_Registers|Register_File_rtl_1_bypass [63]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [64]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [63]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~46 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~47 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~47_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[23]~46_combout ))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[23]~46_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~47 .lut_mask = 16'h5404;
defparam \ID_Registers|Read_Data_2_ID[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[23]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]));

// Location: LCCOMB_X53_Y24_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~52 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[23]~51_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [23])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~51_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~52 .lut_mask = 16'h0A0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneii_lcell_comb \EX_ALU|Mux8~0 (
// Equation(s):
// \EX_ALU|Mux8~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add1~46_combout  & (\EX_ALU|Mux20~0_combout ))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~46_combout ) # (!\EX_ALU|Mux20~0_combout ))))

	.dataa(\EX_ALU|Add1~46_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Mux20~0_combout ),
	.datad(\EX_ALU|Add0~46_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~0 .lut_mask = 16'hB383;
defparam \EX_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneii_lcell_comb \EX_ALU|Mux8~1 (
// Equation(s):
// \EX_ALU|Mux8~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ) # (!\EX_ALU|Mux8~0_combout ))) # (!\EX_Forward_A|Mux8~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & !\EX_ALU|Mux8~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux8~0_combout ))))

	.dataa(\EX_Forward_A|Mux8~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.datad(\EX_ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]));

// Location: LCFF_X53_Y27_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]));

// Location: LCFF_X56_Y26_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]));

// Location: LCCOMB_X56_Y26_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]));

// Location: LCCOMB_X56_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[23]~34 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[23]~34_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[23]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[23]~34 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM[23]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[23]~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[23]~34_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]));

// Location: LCCOMB_X53_Y27_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[23]~23 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [23]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~44 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~44_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [61])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [62] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [62] & (\ID_Registers|Register_File_rtl_1_bypass [61]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [62]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [61]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~44 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~45 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~45_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[22]~44_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~45 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[22]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]));

// Location: LCCOMB_X56_Y25_N6
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]));

// Location: LCFF_X56_Y25_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]));

// Location: LCCOMB_X56_Y25_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[22]~33 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[22]~33_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[22]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[22]~33 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM[22]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[22]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[22]~33_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]));

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~49 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~49_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~49_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~49 .lut_mask = 16'hFC30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~50 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~49_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [22])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~49_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~50 .lut_mask = 16'h4450;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneii_lcell_comb \EX_ALU|Mux9~0 (
// Equation(s):
// \EX_ALU|Mux9~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~44_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~44_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~44_combout ),
	.datad(\EX_ALU|Add1~44_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneii_lcell_comb \EX_ALU|Mux9~1 (
// Equation(s):
// \EX_ALU|Mux9~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ) # (!\EX_ALU|Mux9~0_combout ))) # (!\EX_Forward_A|Mux9~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  & !\EX_ALU|Mux9~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux9~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux9~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.datad(\EX_ALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]));

// Location: LCFF_X50_Y24_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]));

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[22]~22 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [22])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [22])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~40 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~40_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [57])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [58] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [58] & (\ID_Registers|Register_File_rtl_1_bypass [57]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [58]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [57]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~40 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~41 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~41_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[20]~40_combout ))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[20]~40_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~41 .lut_mask = 16'h5410;
defparam \ID_Registers|Read_Data_2_ID[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[20]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]));

// Location: LCFF_X54_Y21_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]));

// Location: LCFF_X54_Y21_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]));

// Location: LCCOMB_X54_Y21_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[20]~31 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[20]~31_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[20]~31 .lut_mask = 16'h3120;
defparam \MEM_Data_Memory|Read_Data_MEM[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Read_Data_MEM[20]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]));

// Location: LCCOMB_X54_Y21_N12
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[20]~20 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [20]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~38 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~38_combout  = (\ID_Registers|Register_File_rtl_1_bypass [56] & ((\ID_Registers|Register_File~5_combout  & (\ID_Registers|Register_File_rtl_1_bypass [55])) # (!\ID_Registers|Register_File~5_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [56] & (((\ID_Registers|Register_File_rtl_1_bypass [55]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [56]),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [55]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~38 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~39 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~39_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[19]~38_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[19]~38_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~39 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_2_ID[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[19]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]));

// Location: LCCOMB_X53_Y22_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~43 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~43_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~43 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~44 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~43_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[19]~43_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~44 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneii_lcell_comb \EX_ALU|Mux12~0 (
// Equation(s):
// \EX_ALU|Mux12~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Add1~38_combout )))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~38_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add0~38_combout ),
	.datad(\EX_ALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneii_lcell_comb \EX_ALU|Mux12~1 (
// Equation(s):
// \EX_ALU|Mux12~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ) # (!\EX_ALU|Mux12~0_combout ))) # (!\EX_Forward_A|Mux12~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & !\EX_ALU|Mux12~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux12~0_combout ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.datad(\EX_ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]));

// Location: LCFF_X53_Y22_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]));

// Location: LCCOMB_X56_Y25_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]));

// Location: LCFF_X56_Y25_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]));

// Location: LCCOMB_X56_Y25_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[19]~30 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[19]~30_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[19]~30 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[19]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[19]~30_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]));

// Location: LCCOMB_X53_Y22_N2
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[19]~19 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [19]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .lut_mask = 16'hFC0C;
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~34 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~34_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [51])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [52] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [52] & (\ID_Registers|Register_File_rtl_1_bypass [51]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [52]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [51]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~34 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~35 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~35_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[17]~34_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~35 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[17]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]));

// Location: LCCOMB_X54_Y23_N24
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]));

// Location: LCFF_X54_Y23_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]));

// Location: LCCOMB_X50_Y23_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [50]));

// Location: LCFF_X51_Y23_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [49]));

// Location: LCCOMB_X51_Y23_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~32 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~32_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [49])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [50] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [50] & (\ID_Registers|Register_File_rtl_1_bypass [49]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [50]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [49]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~32 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~33 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~33_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[16]~32_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~32_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~33 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[16]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]));

// Location: LCCOMB_X47_Y23_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]));

// Location: LCCOMB_X54_Y23_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[17]~28 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[17]~28_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[17]~28 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[17]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[17]~28_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]));

// Location: LCFF_X48_Y23_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]));

// Location: LCCOMB_X54_Y23_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[17]~17 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [17])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [17])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .lut_mask = 16'hF3C0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~30_combout  = (\ID_Registers|Register_File_rtl_0_bypass [48] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [47])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [48] & (((\ID_Registers|Register_File_rtl_0_bypass [47]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [48]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [47]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~30 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~31_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[15]~30_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[15]~30_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~31 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]));

// Location: LCCOMB_X50_Y22_N14
cycloneii_lcell_comb \EX_Forward_A|Mux16~1 (
// Equation(s):
// \EX_Forward_A|Mux16~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux16~0_combout 
// )))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\EX_Forward_A|Mux16~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datac(\EX_Forward_A|Mux16~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~1 .lut_mask = 16'hF960;
defparam \EX_Forward_A|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \EX_ALU|Add1~30 (
// Equation(s):
// \EX_ALU|Add1~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & ((\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add1~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU|Add1~29 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & 
// ((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU|Add1~29  & VCC)) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add1~29 ))))
// \EX_ALU|Add1~31  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & ((!\EX_ALU|Add1~29 ) # (!\EX_Forward_A|Mux16~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & (!\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|Add1~29 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~29 ),
	.combout(\EX_ALU|Add1~30_combout ),
	.cout(\EX_ALU|Add1~31 ));
// synopsys translate_off
defparam \EX_ALU|Add1~30 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneii_lcell_comb \EX_ALU|Mux15~0 (
// Equation(s):
// \EX_ALU|Mux15~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & (\EX_ALU|Add1~32_combout ))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~32_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add1~32_combout ),
	.datad(\EX_ALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneii_lcell_comb \EX_ALU|Mux15~1 (
// Equation(s):
// \EX_ALU|Mux15~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux15~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ) # (!\EX_ALU|Mux15~0_combout ))) # (!\EX_Forward_A|Mux15~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  & !\EX_ALU|Mux15~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux15~0_combout ))))

	.dataa(\EX_Forward_A|Mux15~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.datad(\EX_ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]));

// Location: LCFF_X50_Y23_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]));

// Location: LCFF_X47_Y23_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]));

// Location: LCCOMB_X49_Y22_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]));

// Location: LCCOMB_X48_Y22_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[16]~27 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[16]~27_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[16]~27 .lut_mask = 16'h5044;
defparam \MEM_Data_Memory|Read_Data_MEM[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Read_Data_MEM[16]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]));

// Location: LCCOMB_X48_Y22_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[16]~16 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [16]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~30_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [47])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [48] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [48] & (\ID_Registers|Register_File_rtl_1_bypass [47]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [48]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [47]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~30 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~31_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[15]~30_combout ))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[15]~30_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~31 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_2_ID[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[15]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]));

// Location: LCFF_X48_Y22_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]));

// Location: LCFF_X48_Y22_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]));

// Location: LCCOMB_X48_Y22_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[15]~26 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[15]~26_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[15]~26 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[15]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[15]~26_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]));

// Location: LCCOMB_X50_Y22_N28
cycloneii_lcell_comb \EX_ALU|Mux16~0 (
// Equation(s):
// \EX_ALU|Mux16~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add1~30_combout )) # (!\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add0~30_combout ))))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add1~30_combout ),
	.datad(\EX_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~0 .lut_mask = 16'hB391;
defparam \EX_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
cycloneii_lcell_comb \EX_ALU|Mux16~1 (
// Equation(s):
// \EX_ALU|Mux16~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & ((\EX_Forward_A|Mux16~1_combout ) # (!\EX_ALU|Mux16~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & 
// (\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|Mux16~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux16~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux16~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]));

// Location: LCCOMB_X48_Y22_N2
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]));

// Location: LCCOMB_X48_Y22_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[15]~15 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [15])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [15])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .lut_mask = 16'hDD88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~28_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [45])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [46] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [46] & (\ID_Registers|Register_File_rtl_1_bypass [45]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [46]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [45]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~28 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~29_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[14]~28_combout ))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[14]~28_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~29 .lut_mask = 16'h5404;
defparam \ID_Registers|Read_Data_2_ID[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout  = \ID_Registers|Read_Data_2_ID[14]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[14]~29_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]));

// Location: LCCOMB_X56_Y23_N24
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]));

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[12]~23 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[12]~23_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[12]~23 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Read_Data_MEM[12]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]));

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[12]~12 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [12]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [41]));

// Location: LCCOMB_X56_Y22_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~24_combout  = (\ID_Registers|Register_File_rtl_1_bypass [42] & ((\ID_Registers|Register_File~5_combout  & (\ID_Registers|Register_File_rtl_1_bypass [41])) # (!\ID_Registers|Register_File~5_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [42] & (((\ID_Registers|Register_File_rtl_1_bypass [41]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [42]),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [41]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~24 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~25_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[12]~24_combout ))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[12]~24_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~25 .lut_mask = 16'h0E04;
defparam \ID_Registers|Read_Data_2_ID[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[12]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]));

// Location: LCFF_X50_Y25_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]));

// Location: LCFF_X56_Y25_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]));

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[11]~22 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[11]~22_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[11]~22 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[11]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[11]~22_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]));

// Location: LCCOMB_X54_Y25_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[11]~11 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [11]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [37]));

// Location: LCCOMB_X54_Y25_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [38]));

// Location: LCCOMB_X54_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~20_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [37])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [38] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 )) # (!\ID_Registers|Register_File_rtl_1_bypass [38] & ((\ID_Registers|Register_File_rtl_1_bypass [37])))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [37]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [38]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~20 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~21_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[10]~20_combout ))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[10]~20_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~21 .lut_mask = 16'h00E4;
defparam \ID_Registers|Read_Data_2_ID[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[10]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]));

// Location: LCFF_X54_Y26_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]));

// Location: LCFF_X54_Y26_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]));

// Location: LCCOMB_X54_Y26_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[10]~21 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[10]~21_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[10]~21 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[10]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[10]~21_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]));

// Location: LCCOMB_X48_Y25_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~25 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~25_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~25 .lut_mask = 16'hE4E4;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~26 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~25_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[10]~25_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~26 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneii_lcell_comb \EX_ALU|Mux21~0 (
// Equation(s):
// \EX_ALU|Mux21~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & (\EX_ALU|Add1~20_combout ))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~20_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add1~20_combout ),
	.datad(\EX_ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneii_lcell_comb \EX_ALU|Mux21~1 (
// Equation(s):
// \EX_ALU|Mux21~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux21~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ) # (!\EX_ALU|Mux21~0_combout ))) # (!\EX_Forward_A|Mux21~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  & !\EX_ALU|Mux21~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_Forward_A|Mux21~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]));

// Location: LCFF_X54_Y26_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]));

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[10]~10 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [10])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [10])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~18_combout  = (\ID_Registers|Register_File_rtl_0_bypass [36] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [35])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [36] & (((\ID_Registers|Register_File_rtl_0_bypass [35]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [36]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [35]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~18 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~19_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// ((\ID_Registers|Read_Data_1_ID[9]~18_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~19 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[9]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[9]~feeder_combout  = \ID_Registers|Read_Data_1_ID[9]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[9]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]));

// Location: LCCOMB_X52_Y23_N14
cycloneii_lcell_comb \EX_Forward_A|Mux22~1 (
// Equation(s):
// \EX_Forward_A|Mux22~1_combout  = (\EX_Forward_A|Mux22~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux22~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux22~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneii_lcell_comb \EX_ALU|Mux22~0 (
// Equation(s):
// \EX_ALU|Mux22~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~18_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~18_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~18_combout ),
	.datad(\EX_ALU|Add1~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneii_lcell_comb \EX_ALU|Mux22~1 (
// Equation(s):
// \EX_ALU|Mux22~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ) # (!\EX_ALU|Mux22~0_combout ))) # (!\EX_Forward_A|Mux22~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & !\EX_ALU|Mux22~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.datad(\EX_ALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux22~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]));

// Location: LCFF_X52_Y23_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]));

// Location: LCFF_X56_Y23_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]));

// Location: LCCOMB_X56_Y23_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[9]~20 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[9]~20_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[9]~20 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[9]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]));

// Location: LCCOMB_X52_Y23_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[9]~9 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [9]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .lut_mask = 16'hE4E4;
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~16_combout  = (\ID_Registers|Register_File_rtl_0_bypass [34] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [33])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [34] & (((\ID_Registers|Register_File_rtl_0_bypass [33]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [34]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [33]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~16 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~17_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// ((\ID_Registers|Read_Data_1_ID[8]~16_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~17 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]));

// Location: LCCOMB_X53_Y25_N12
cycloneii_lcell_comb \EX_Forward_A|Mux23~0 (
// Equation(s):
// \EX_Forward_A|Mux23~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~0 .lut_mask = 16'hD8D8;
defparam \EX_Forward_A|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N10
cycloneii_lcell_comb \EX_Forward_A|Mux23~1 (
// Equation(s):
// \EX_Forward_A|Mux23~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8])) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_A|Mux23~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_A|Mux23~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datad(\EX_Forward_A|Mux23~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N2
cycloneii_lcell_comb \EX_ALU|Mux23~0 (
// Equation(s):
// \EX_ALU|Mux23~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add1~16_combout )) # (!\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add0~16_combout ))))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add1~16_combout ),
	.datad(\EX_ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~0 .lut_mask = 16'hB391;
defparam \EX_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneii_lcell_comb \EX_ALU|Mux23~1 (
// Equation(s):
// \EX_ALU|Mux23~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & ((\EX_Forward_A|Mux23~1_combout ) # (!\EX_ALU|Mux23~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & 
// (\EX_Forward_A|Mux23~1_combout  & !\EX_ALU|Mux23~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux23~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux23~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]));

// Location: LCFF_X53_Y25_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]));

// Location: LCCOMB_X56_Y23_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]));

// Location: LCFF_X52_Y23_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [33]));

// Location: LCCOMB_X52_Y23_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [34]));

// Location: LCCOMB_X52_Y23_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~16_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [33])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [34] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 )) # (!\ID_Registers|Register_File_rtl_1_bypass [34] & ((\ID_Registers|Register_File_rtl_1_bypass [33])))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [33]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [34]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~16 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~17_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// ((\ID_Registers|Read_Data_2_ID[8]~16_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[8]~16_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~17 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~feeder_combout  = \ID_Registers|Read_Data_2_ID[8]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[8]~17_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]));

// Location: LCCOMB_X56_Y23_N22
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[8]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[8]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[8]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]));

// Location: LCFF_X56_Y23_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]));

// Location: LCCOMB_X56_Y23_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[8]~19 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[8]~19_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[8]~19 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[8]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[8]~19_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]));

// Location: LCCOMB_X53_Y25_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[8]~8 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [8]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~14_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [31])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [32] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [32] & (\ID_Registers|Register_File_rtl_0_bypass [31]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [32]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [31]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~14 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~15_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// ((\ID_Registers|Read_Data_1_ID[7]~14_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[7]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~15 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]));

// Location: LCCOMB_X48_Y25_N18
cycloneii_lcell_comb \EX_Forward_A|Mux24~1 (
// Equation(s):
// \EX_Forward_A|Mux24~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux24~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N0
cycloneii_lcell_comb \EX_ALU|Mux24~0 (
// Equation(s):
// \EX_ALU|Mux24~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add1~14_combout )) # (!\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add0~14_combout ))))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add1~14_combout ),
	.datad(\EX_ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~0 .lut_mask = 16'hB391;
defparam \EX_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N12
cycloneii_lcell_comb \EX_ALU|Mux24~1 (
// Equation(s):
// \EX_ALU|Mux24~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & ((\EX_Forward_A|Mux24~1_combout ) # (!\EX_ALU|Mux24~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & 
// (\EX_Forward_A|Mux24~1_combout  & !\EX_ALU|Mux24~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux24~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.datab(\EX_Forward_A|Mux24~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]));

// Location: LCFF_X47_Y26_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]));

// Location: LCCOMB_X47_Y26_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[7]~7 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [7])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [7])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~10_combout  = (\ID_Registers|Register_File_rtl_1_bypass [28] & ((\ID_Registers|Register_File~5_combout  & (\ID_Registers|Register_File_rtl_1_bypass [27])) # (!\ID_Registers|Register_File~5_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [28] & (((\ID_Registers|Register_File_rtl_1_bypass [27]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [28]),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [27]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~10 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~11_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// (\ID_Registers|Read_Data_2_ID[5]~10_combout ))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[5]~10_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~11 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_2_ID[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[5]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]));

// Location: LCFF_X53_Y25_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]));

// Location: LCFF_X56_Y23_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]));

// Location: LCFF_X50_Y26_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]));

// Location: LCCOMB_X54_Y23_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [22]));

// Location: LCFF_X54_Y23_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [21]));

// Location: LCCOMB_X54_Y23_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~4_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [21])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [22] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [22] & (\ID_Registers|Register_File_rtl_1_bypass [21]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [22]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [21]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~4 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~5_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// (\ID_Registers|Read_Data_2_ID[2]~4_combout ))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[2]~4_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~5 .lut_mask = 16'h5410;
defparam \ID_Registers|Read_Data_2_ID[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]));

// Location: LCCOMB_X56_Y26_N22
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]));

// Location: LCFF_X49_Y26_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [23]));

// Location: LCCOMB_X49_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~6_combout  = (\ID_Registers|Register_File_rtl_1_bypass [24] & ((\ID_Registers|Register_File~5_combout  & (\ID_Registers|Register_File_rtl_1_bypass [23])) # (!\ID_Registers|Register_File~5_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [24] & (((\ID_Registers|Register_File_rtl_1_bypass [23]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [24]),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [23]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~6 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~7_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// (\ID_Registers|Read_Data_2_ID[3]~6_combout ))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[3]~6_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~7 .lut_mask = 16'h0E04;
defparam \ID_Registers|Read_Data_2_ID[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]));

// Location: LCFF_X56_Y26_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]));

// Location: LCFF_X48_Y26_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [29]));

// Location: LCCOMB_X48_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~12_combout  = (\ID_Registers|Register_File_rtl_1_bypass [30] & ((\ID_Registers|Register_File~5_combout  & (\ID_Registers|Register_File_rtl_1_bypass [29])) # (!\ID_Registers|Register_File~5_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [30] & (((\ID_Registers|Register_File_rtl_1_bypass [29]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [30]),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [29]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~12 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~13_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// ((\ID_Registers|Read_Data_2_ID[6]~12_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~12_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~13 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[6]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]));

// Location: LCFF_X47_Y26_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]));

// Location: LCFF_X48_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [31]));

// Location: LCCOMB_X48_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~14_combout  = (\ID_Registers|Register_File_rtl_1_bypass [32] & ((\ID_Registers|Register_File~5_combout  & (\ID_Registers|Register_File_rtl_1_bypass [31])) # (!\ID_Registers|Register_File~5_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [32] & (((\ID_Registers|Register_File_rtl_1_bypass [31]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [32]),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [31]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~14 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~15_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// ((\ID_Registers|Read_Data_2_ID[7]~14_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~15 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[7]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]));

// Location: LCFF_X47_Y26_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]));

// Location: LCCOMB_X56_Y23_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[5]~16 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[5]~16_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[5]~16 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[5]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]));

// Location: LCFF_X53_Y25_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]));

// Location: LCCOMB_X53_Y25_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[5]~5 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [5])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [5])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [25]));

// Location: LCCOMB_X54_Y24_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~8_combout  = (\ID_Registers|Register_File_rtl_1_bypass [26] & ((\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [25]))) # (!\ID_Registers|Register_File~5_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [26] & (((\ID_Registers|Register_File_rtl_1_bypass [25]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [26]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [25]),
	.datad(\ID_Registers|Register_File~5_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~8 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~9_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// ((\ID_Registers|Read_Data_2_ID[4]~8_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~9 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[4]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]));

// Location: LCFF_X54_Y26_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]));

// Location: LCFF_X54_Y26_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]));

// Location: LCCOMB_X50_Y25_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]));

// Location: LCCOMB_X54_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[4]~15 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[4]~15_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[4]~15 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[4]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]));

// Location: LCFF_X53_Y25_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]));

// Location: LCCOMB_X53_Y25_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[4]~4 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [4])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [4])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [21]));

// Location: LCCOMB_X49_Y22_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~4_combout  = (\ID_Registers|Register_File_rtl_0_bypass [22] & ((\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [21]))) # (!\ID_Registers|Register_File~2_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [22] & (((\ID_Registers|Register_File_rtl_0_bypass [21]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [22]),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [21]),
	.datad(\ID_Registers|Register_File~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~4 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_1_ID[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~5_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// (\ID_Registers|Read_Data_1_ID[2]~4_combout ))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[2]~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datad(\ID_Registers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~5 .lut_mask = 16'h00E4;
defparam \ID_Registers|Read_Data_1_ID[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[2]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[2]~feeder_combout  = \ID_Registers|Read_Data_1_ID[2]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]));

// Location: LCCOMB_X50_Y26_N24
cycloneii_lcell_comb \EX_Forward_A|Mux29~1 (
// Equation(s):
// \EX_Forward_A|Mux29~1_combout  = (\EX_Forward_A|Mux29~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux29~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux29~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneii_lcell_comb \EX_ALU|Mux28~0 (
// Equation(s):
// \EX_ALU|Mux28~0_combout  = (\EX_ALU|Mux20~1_combout  & (\EX_ALU|Mux20~0_combout  & (\EX_ALU|Add1~6_combout ))) # (!\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add0~6_combout )) # (!\EX_ALU|Mux20~0_combout )))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Mux20~0_combout ),
	.datac(\EX_ALU|Add1~6_combout ),
	.datad(\EX_ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneii_lcell_comb \EX_ALU|Mux28~1 (
// Equation(s):
// \EX_ALU|Mux28~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_Forward_A|Mux28~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & !\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux28~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.datad(\EX_ALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]));

// Location: LCFF_X51_Y26_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]));

// Location: LCCOMB_X51_Y26_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[3]~3 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [3])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [3])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~0_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [17])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [18] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\ID_Registers|Register_File_rtl_1_bypass [18] & (\ID_Registers|Register_File_rtl_1_bypass [17]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [18]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~0 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~1_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// ((\ID_Registers|Read_Data_2_ID[0]~0_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~1 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[0]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]));

// Location: LCCOMB_X49_Y26_N0
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[0]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[0]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[0]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]));

// Location: LCFF_X56_Y26_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]));

// Location: LCCOMB_X56_Y26_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]));

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[2]~13 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[2]~13_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[2]~13 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[2]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]));

// Location: LCCOMB_X53_Y26_N22
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]));

// Location: LCCOMB_X53_Y26_N14
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[2]~2 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [2])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [2])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .lut_mask = 16'hDD88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [19]));

// Location: LCCOMB_X49_Y27_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [20]));

// Location: LCCOMB_X49_Y27_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~2_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [19])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [20] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 )) # (!\ID_Registers|Register_File_rtl_1_bypass [20] & ((\ID_Registers|Register_File_rtl_1_bypass [19])))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [19]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~2 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~3_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & 
// ((\ID_Registers|Read_Data_2_ID[1]~2_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[1]~2_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~3 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[1]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]));

// Location: LCCOMB_X50_Y26_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~4 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [1])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~4 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~5 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ) # ((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & !\EX_Forward_Unit|ForwardB_EX[0]~5_combout )))) # 
// (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  & ((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # (!\EX_Forward_Unit|ForwardB_EX[0]~5_combout ))))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~5 .lut_mask = 16'hC8CE;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~6 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~6 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneii_lcell_comb \EX_ALU|Mux30~0 (
// Equation(s):
// \EX_ALU|Mux30~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~2_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~2_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~2_combout ),
	.datad(\EX_ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneii_lcell_comb \EX_ALU|Mux30~1 (
// Equation(s):
// \EX_ALU|Mux30~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((\EX_Forward_A|Mux30~1_combout ) # (!\EX_ALU|Mux30~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & 
// (\EX_Forward_A|Mux30~1_combout  & !\EX_ALU|Mux30~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux30~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux30~1_combout ),
	.datad(\EX_ALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]));

// Location: LCFF_X50_Y26_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]));

// Location: LCFF_X50_Y26_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]));

// Location: LCCOMB_X50_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[1]~12 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[1]~12_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[1]~12 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[1]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[1]~12_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]));

// Location: LCCOMB_X50_Y26_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[1]~1 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [1]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~0_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [17])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [18] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\ID_Registers|Register_File_rtl_0_bypass [18] & (\ID_Registers|Register_File_rtl_0_bypass [17]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [18]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [17]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~0 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~1_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// ((\ID_Registers|Read_Data_1_ID[0]~0_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~1 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]));

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \EX_Forward_A|Mux31~1 (
// Equation(s):
// \EX_Forward_A|Mux31~1_combout  = (\EX_Forward_A|Mux31~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\EX_Forward_A|Mux31~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\EX_Forward_A|Mux31~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \EX_ALU|Mux31~4 (
// Equation(s):
// \EX_ALU|Mux31~4_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Control|Mux1~0_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & !\EX_Forward_A|Mux31~1_combout )) # (!\EX_ALU_Control|Mux1~0_combout  & 
// ((!\EX_Forward_A|Mux31~1_combout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (\EX_ALU_Control|Mux1~0_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datad(\EX_Forward_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~4 .lut_mask = 16'h466E;
defparam \EX_ALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[2]~12 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[2]~12_combout  = (\IF_Instruction_Memory|Instruction_Memory~0_combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout )

	.dataa(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[2]~12 .lut_mask = 16'hAA00;
defparam \IF_Instruction_Memory|Instruction_IF[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[2]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [2]));

// Location: LCFF_X50_Y27_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]));

// Location: LCCOMB_X50_Y27_N24
cycloneii_lcell_comb \EX_ALU_Control|Mux0~1 (
// Equation(s):
// \EX_ALU_Control|Mux0~1_combout  = (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (\EX_ALU_Control|Mux0~0_combout  & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datac(\EX_ALU_Control|Mux0~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~1 .lut_mask = 16'h0040;
defparam \EX_ALU_Control|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \EX_ALU_Control|Mux0~2 (
// Equation(s):
// \EX_ALU_Control|Mux0~2_combout  = (\EX_ALU_Control|Mux0~1_combout ) # ((!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & \ID_EX_Pipeline_Stage|ALUOp_EX [0]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\EX_ALU_Control|Mux0~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~2 .lut_mask = 16'hFF30;
defparam \EX_ALU_Control|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneii_lcell_comb \EX_ALU|Mux31~1 (
// Equation(s):
// \EX_ALU|Mux31~1_combout  = (\EX_ALU_Control|Mux0~2_combout  & (\EX_ALU|Add1~0_combout )) # (!\EX_ALU_Control|Mux0~2_combout  & ((\EX_ALU|Add0~0_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|Mux0~2_combout ),
	.datac(\EX_ALU|Add1~0_combout ),
	.datad(\EX_ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~1 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneii_lcell_comb \EX_ALU|Mux31~0 (
// Equation(s):
// \EX_ALU|Mux31~0_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Control|Mux1~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ) # (\EX_Forward_A|Mux31~1_combout ))) # (!\EX_ALU_Control|Mux1~0_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & \EX_Forward_A|Mux31~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (!\EX_ALU_Control|Mux1~0_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datad(\EX_Forward_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~0 .lut_mask = 16'hB991;
defparam \EX_ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \EX_ALU|Mux31~3 (
// Equation(s):
// \EX_ALU|Mux31~3_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (\EX_ALU|Mux31~2_combout  & ((\EX_ALU|Mux31~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux31~1_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU|Mux31~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU|Mux31~1_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~3 .lut_mask = 16'hB833;
defparam \EX_ALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~48 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[21]~47_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [21])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~47_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~48 .lut_mask = 16'h0A0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~35 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~35_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~35 .lut_mask = 16'hAFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~36 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~35_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[15]~35_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~36 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~7 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout  & 
// (((!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [2]))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~7 .lut_mask = 16'hCBC8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~8 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  & 
// (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~8 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~1 (
// Equation(s):
// \EX_ALU|LessThan0~1_cout  = CARRY((!\EX_Forward_A|Mux31~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))

	.dataa(\EX_Forward_A|Mux31~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~1 .lut_mask = 16'h0044;
defparam \EX_ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~3 (
// Equation(s):
// \EX_ALU|LessThan0~3_cout  = CARRY((\EX_Forward_A|Mux30~1_combout  & ((!\EX_ALU|LessThan0~1_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ))) # (!\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & !\EX_ALU|LessThan0~1_cout )))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~5 (
// Equation(s):
// \EX_ALU|LessThan0~5_cout  = CARRY((\EX_Forward_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & !\EX_ALU|LessThan0~3_cout )) # (!\EX_Forward_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ) # (!\EX_ALU|LessThan0~3_cout ))))

	.dataa(\EX_Forward_A|Mux29~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~5 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~7 (
// Equation(s):
// \EX_ALU|LessThan0~7_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & (\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|LessThan0~5_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & ((\EX_Forward_A|Mux28~1_combout ) # (!\EX_ALU|LessThan0~5_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~7 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~9 (
// Equation(s):
// \EX_ALU|LessThan0~9_cout  = CARRY((\EX_Forward_A|Mux27~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout  & !\EX_ALU|LessThan0~7_cout )) # (!\EX_Forward_A|Mux27~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ) # (!\EX_ALU|LessThan0~7_cout ))))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~9 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~11 (
// Equation(s):
// \EX_ALU|LessThan0~11_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & (\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|LessThan0~9_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & ((\EX_Forward_A|Mux26~1_combout ) # (!\EX_ALU|LessThan0~9_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~11 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~13 (
// Equation(s):
// \EX_ALU|LessThan0~13_cout  = CARRY((\EX_Forward_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  & !\EX_ALU|LessThan0~11_cout )) # (!\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ) # (!\EX_ALU|LessThan0~11_cout 
// ))))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~15 (
// Equation(s):
// \EX_ALU|LessThan0~15_cout  = CARRY((\EX_Forward_A|Mux24~1_combout  & ((!\EX_ALU|LessThan0~13_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ))) # (!\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  & 
// !\EX_ALU|LessThan0~13_cout )))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~17 (
// Equation(s):
// \EX_ALU|LessThan0~17_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & ((!\EX_ALU|LessThan0~15_cout ) # (!\EX_Forward_A|Mux23~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  & (!\EX_Forward_A|Mux23~1_combout  & 
// !\EX_ALU|LessThan0~15_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~17 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~19 (
// Equation(s):
// \EX_ALU|LessThan0~19_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & (\EX_Forward_A|Mux22~1_combout  & !\EX_ALU|LessThan0~17_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  & ((\EX_Forward_A|Mux22~1_combout ) # (!\EX_ALU|LessThan0~17_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.datab(\EX_Forward_A|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~19 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~21 (
// Equation(s):
// \EX_ALU|LessThan0~21_cout  = CARRY((\EX_Forward_A|Mux21~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  & !\EX_ALU|LessThan0~19_cout )) # (!\EX_Forward_A|Mux21~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ) # (!\EX_ALU|LessThan0~19_cout 
// ))))

	.dataa(\EX_Forward_A|Mux21~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~23 (
// Equation(s):
// \EX_ALU|LessThan0~23_cout  = CARRY((\EX_Forward_A|Mux20~1_combout  & ((!\EX_ALU|LessThan0~21_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ))) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & 
// !\EX_ALU|LessThan0~21_cout )))

	.dataa(\EX_Forward_A|Mux20~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~25 (
// Equation(s):
// \EX_ALU|LessThan0~25_cout  = CARRY((\EX_Forward_A|Mux19~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  & !\EX_ALU|LessThan0~23_cout )) # (!\EX_Forward_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ) # (!\EX_ALU|LessThan0~23_cout 
// ))))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~25 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~27 (
// Equation(s):
// \EX_ALU|LessThan0~27_cout  = CARRY((\EX_Forward_A|Mux18~1_combout  & ((!\EX_ALU|LessThan0~25_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ))) # (!\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & 
// !\EX_ALU|LessThan0~25_cout )))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~27 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~29 (
// Equation(s):
// \EX_ALU|LessThan0~29_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & ((!\EX_ALU|LessThan0~27_cout ) # (!\EX_Forward_A|Mux17~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & (!\EX_Forward_A|Mux17~1_combout  & 
// !\EX_ALU|LessThan0~27_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.datab(\EX_Forward_A|Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~29 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~31 (
// Equation(s):
// \EX_ALU|LessThan0~31_cout  = CARRY((\EX_Forward_A|Mux16~1_combout  & ((!\EX_ALU|LessThan0~29_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ))) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & 
// !\EX_ALU|LessThan0~29_cout )))

	.dataa(\EX_Forward_A|Mux16~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~31 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~33 (
// Equation(s):
// \EX_ALU|LessThan0~33_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  & ((!\EX_ALU|LessThan0~31_cout ) # (!\EX_Forward_A|Mux15~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  & (!\EX_Forward_A|Mux15~1_combout  & 
// !\EX_ALU|LessThan0~31_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~33 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~35 (
// Equation(s):
// \EX_ALU|LessThan0~35_cout  = CARRY((\EX_Forward_A|Mux14~1_combout  & ((!\EX_ALU|LessThan0~33_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ))) # (!\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  & 
// !\EX_ALU|LessThan0~33_cout )))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~37 (
// Equation(s):
// \EX_ALU|LessThan0~37_cout  = CARRY((\EX_Forward_A|Mux13~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  & !\EX_ALU|LessThan0~35_cout )) # (!\EX_Forward_A|Mux13~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ) # (!\EX_ALU|LessThan0~35_cout 
// ))))

	.dataa(\EX_Forward_A|Mux13~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~39 (
// Equation(s):
// \EX_ALU|LessThan0~39_cout  = CARRY((\EX_Forward_A|Mux12~1_combout  & ((!\EX_ALU|LessThan0~37_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ))) # (!\EX_Forward_A|Mux12~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  & 
// !\EX_ALU|LessThan0~37_cout )))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~39 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~41 (
// Equation(s):
// \EX_ALU|LessThan0~41_cout  = CARRY((\EX_Forward_A|Mux11~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  & !\EX_ALU|LessThan0~39_cout )) # (!\EX_Forward_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ) # (!\EX_ALU|LessThan0~39_cout 
// ))))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~43 (
// Equation(s):
// \EX_ALU|LessThan0~43_cout  = CARRY((\EX_Forward_A|Mux10~1_combout  & ((!\EX_ALU|LessThan0~41_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ))) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & 
// !\EX_ALU|LessThan0~41_cout )))

	.dataa(\EX_Forward_A|Mux10~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~45 (
// Equation(s):
// \EX_ALU|LessThan0~45_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  & ((!\EX_ALU|LessThan0~43_cout ) # (!\EX_Forward_A|Mux9~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  & (!\EX_Forward_A|Mux9~1_combout  & 
// !\EX_ALU|LessThan0~43_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.datab(\EX_Forward_A|Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~45 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~47 (
// Equation(s):
// \EX_ALU|LessThan0~47_cout  = CARRY((\EX_Forward_A|Mux8~1_combout  & ((!\EX_ALU|LessThan0~45_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ))) # (!\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  & 
// !\EX_ALU|LessThan0~45_cout )))

	.dataa(\EX_Forward_A|Mux8~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~49 (
// Equation(s):
// \EX_ALU|LessThan0~49_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  & ((!\EX_ALU|LessThan0~47_cout ) # (!\EX_Forward_A|Mux7~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  & (!\EX_Forward_A|Mux7~1_combout  & 
// !\EX_ALU|LessThan0~47_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.datab(\EX_Forward_A|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~49 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~51 (
// Equation(s):
// \EX_ALU|LessThan0~51_cout  = CARRY((\EX_Forward_A|Mux6~1_combout  & ((!\EX_ALU|LessThan0~49_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ))) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  & 
// !\EX_ALU|LessThan0~49_cout )))

	.dataa(\EX_Forward_A|Mux6~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~53 (
// Equation(s):
// \EX_ALU|LessThan0~53_cout  = CARRY((\EX_Forward_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  & !\EX_ALU|LessThan0~51_cout )) # (!\EX_Forward_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ) # (!\EX_ALU|LessThan0~51_cout 
// ))))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~55 (
// Equation(s):
// \EX_ALU|LessThan0~55_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & (\EX_Forward_A|Mux4~1_combout  & !\EX_ALU|LessThan0~53_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  & ((\EX_Forward_A|Mux4~1_combout ) # (!\EX_ALU|LessThan0~53_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.datab(\EX_Forward_A|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~55 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~57 (
// Equation(s):
// \EX_ALU|LessThan0~57_cout  = CARRY((\EX_Forward_A|Mux3~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  & !\EX_ALU|LessThan0~55_cout )) # (!\EX_Forward_A|Mux3~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ) # (!\EX_ALU|LessThan0~55_cout 
// ))))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~57 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~59 (
// Equation(s):
// \EX_ALU|LessThan0~59_cout  = CARRY((\EX_Forward_A|Mux2~1_combout  & ((!\EX_ALU|LessThan0~57_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ))) # (!\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  & 
// !\EX_ALU|LessThan0~57_cout )))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~61 (
// Equation(s):
// \EX_ALU|LessThan0~61_cout  = CARRY((\EX_Forward_A|Mux1~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  & !\EX_ALU|LessThan0~59_cout )) # (!\EX_Forward_A|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ) # (!\EX_ALU|LessThan0~59_cout 
// ))))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~62 (
// Equation(s):
// \EX_ALU|LessThan0~62_combout  = (\EX_Forward_A|Mux0~1_combout  & (\EX_ALU|LessThan0~61_cout  & \EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout )) # (!\EX_Forward_A|Mux0~1_combout  & ((\EX_ALU|LessThan0~61_cout ) # (\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout )))

	.dataa(\EX_Forward_A|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.cin(\EX_ALU|LessThan0~61_cout ),
	.combout(\EX_ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|LessThan0~62 .lut_mask = 16'hF550;
defparam \EX_ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \EX_ALU|Mux31~5 (
// Equation(s):
// \EX_ALU|Mux31~5_combout  = (\EX_Forward_A|Mux0~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout  $ (!\EX_ALU|LessThan0~62_combout ))) # (!\EX_ALU|Mux31~4_combout )

	.dataa(\EX_Forward_A|Mux0~1_combout ),
	.datab(\EX_ALU|Mux31~4_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.datad(\EX_ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~5 .lut_mask = 16'h7BB7;
defparam \EX_ALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \EX_ALU|Mux31~6 (
// Equation(s):
// \EX_ALU|Mux31~6_combout  = (\EX_ALU|Mux31~3_combout  & (\EX_ALU|Mux31~5_combout  & ((\EX_ALU_Control|Mux0~2_combout ) # (!\EX_ALU|Mux31~4_combout ))))

	.dataa(\EX_ALU_Control|Mux0~2_combout ),
	.datab(\EX_ALU|Mux31~4_combout ),
	.datac(\EX_ALU|Mux31~3_combout ),
	.datad(\EX_ALU|Mux31~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~6 .lut_mask = 16'hB000;
defparam \EX_ALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux31~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]));

// Location: LCFF_X50_Y26_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]));

// Location: LCCOMB_X49_Y27_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]));

// Location: LCFF_X49_Y26_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]));

// Location: LCCOMB_X49_Y26_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[0]~11 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[0]~11_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[0]~11 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[0]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[0]~11_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]));

// Location: LCCOMB_X50_Y26_N2
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[0]~0 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [0]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~42 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~42_combout  = (\ID_Registers|Register_File~5_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [59])))) # (!\ID_Registers|Register_File~5_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [60] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [60] & (\ID_Registers|Register_File_rtl_1_bypass [59]))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [60]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [59]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~42 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~43 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~43_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  
// & ((\ID_Registers|Read_Data_2_ID[21]~42_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~42_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~43 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[21]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]));

// Location: LCFF_X54_Y20_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]));

// Location: LCFF_X54_Y20_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]));

// Location: LCCOMB_X54_Y20_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[21]~32 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[21]~32_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[21]~32 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[21]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[21]~32_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]));

// Location: LCCOMB_X54_Y20_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[21]~21 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [21]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
cycloneii_lcell_comb \EX_Forward_A|Mux10~0 (
// Equation(s):
// \EX_Forward_A|Mux10~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~0 .lut_mask = 16'hCCF0;
defparam \EX_Forward_A|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N24
cycloneii_lcell_comb \EX_Forward_A|Mux10~1 (
// Equation(s):
// \EX_Forward_A|Mux10~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & ((\EX_Forward_A|Mux10~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] 
// & (\EX_Forward_A|Mux10~0_combout  & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datab(\EX_Forward_A|Mux10~0_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~1 .lut_mask = 16'hACCA;
defparam \EX_Forward_A|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneii_lcell_comb \EX_ALU|Mux10~0 (
// Equation(s):
// \EX_ALU|Mux10~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~42_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~42_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~42_combout ),
	.datad(\EX_ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneii_lcell_comb \EX_ALU|Mux10~1 (
// Equation(s):
// \EX_ALU|Mux10~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & ((\EX_Forward_A|Mux10~1_combout ) # (!\EX_ALU|Mux10~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  & 
// (\EX_Forward_A|Mux10~1_combout  & !\EX_ALU|Mux10~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux10~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux10~1_combout ),
	.datad(\EX_ALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]));

// Location: LCCOMB_X50_Y24_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~7 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~7_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~7 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneii_lcell_comb \EX_ALU|Mux18~0 (
// Equation(s):
// \EX_ALU|Mux18~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~26_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~26_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~26_combout ),
	.datad(\EX_ALU|Add1~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneii_lcell_comb \EX_ALU|Mux18~1 (
// Equation(s):
// \EX_ALU|Mux18~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ) # (!\EX_ALU|Mux18~0_combout ))) # (!\EX_Forward_A|Mux18~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & !\EX_ALU|Mux18~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux18~0_combout ))))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.datad(\EX_ALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux18~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]));

// Location: LCCOMB_X50_Y23_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~5 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~5_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~5 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [57]));

// Location: LCCOMB_X54_Y21_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~40 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~40_combout  = (\ID_Registers|Register_File_rtl_0_bypass [58] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [57])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [58] & (((\ID_Registers|Register_File_rtl_0_bypass [57]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [58]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [57]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~40 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~41 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~41_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[20]~40_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~41 .lut_mask = 16'h00AC;
defparam \ID_Registers|Read_Data_1_ID[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]));

// Location: LCCOMB_X51_Y21_N10
cycloneii_lcell_comb \EX_Forward_A|Mux11~1 (
// Equation(s):
// \EX_Forward_A|Mux11~1_combout  = (\EX_Forward_A|Mux11~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]) # (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~5_combout )))) # (!\EX_Forward_A|Mux11~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout ))))

	.dataa(\EX_Forward_A|Mux11~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N12
cycloneii_lcell_comb \EX_ALU|Mux11~0 (
// Equation(s):
// \EX_ALU|Mux11~0_combout  = (\EX_ALU|Mux20~1_combout  & (((\EX_ALU|Add1~40_combout  & \EX_ALU|Mux20~0_combout )))) # (!\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add0~40_combout ) # ((!\EX_ALU|Mux20~0_combout ))))

	.dataa(\EX_ALU|Mux20~1_combout ),
	.datab(\EX_ALU|Add0~40_combout ),
	.datac(\EX_ALU|Add1~40_combout ),
	.datad(\EX_ALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~0 .lut_mask = 16'hE455;
defparam \EX_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
cycloneii_lcell_comb \EX_ALU|Mux11~1 (
// Equation(s):
// \EX_ALU|Mux11~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  & ((\EX_Forward_A|Mux11~1_combout ) # (!\EX_ALU|Mux11~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  & 
// (\EX_Forward_A|Mux11~1_combout  & !\EX_ALU|Mux11~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux11~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux11~1_combout ),
	.datad(\EX_ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]));

// Location: LCCOMB_X48_Y23_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~6 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~6_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~6 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~9 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~9_combout  = (\MEM_Data_Memory|Read_Data_MEM~8_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~7_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~5_combout ) # (\MEM_Data_Memory|Read_Data_MEM~6_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~9 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~4 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~4_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~4 .lut_mask = 16'hFFEE;
defparam \MEM_Data_Memory|Read_Data_MEM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~3 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~3_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~3 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~10 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~10_combout  = (\MEM_Data_Memory|Read_Data_MEM~2_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~9_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~4_combout ) # (\MEM_Data_Memory|Read_Data_MEM~3_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~10 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]));

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]));

// Location: LCCOMB_X56_Y25_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[27]~38 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[27]~38_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[27]~38 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[27]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[27]~38_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]));

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[27]~27 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [27]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .lut_mask = 16'hEE22;
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~55 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~55_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout 
//  & (\ID_Registers|Read_Data_2_ID[27]~54_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[27]~54_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~55 .lut_mask = 16'h00E2;
defparam \ID_Registers|Read_Data_2_ID[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~feeder_combout  = \ID_Registers|Read_Data_2_ID[27]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[27]~55_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y21_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]));

// Location: LCFF_X56_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]));

// Location: LCCOMB_X56_Y22_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[31]~42 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[31]~42_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[31]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[31]~42 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[31]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[31]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]));

// Location: LCCOMB_X56_Y22_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[31]~31 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [31]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .lut_mask = 16'hFC0C;
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~67 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~67_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~67 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~68 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~67_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[31]~67_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~68 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneii_lcell_comb \EX_ALU|Add0~62 (
// Equation(s):
// \EX_ALU|Add0~62_combout  = \EX_Forward_A|Mux0~1_combout  $ (\EX_ALU|Add0~61  $ (\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ))

	.dataa(\EX_Forward_A|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.cin(\EX_ALU|Add0~61 ),
	.combout(\EX_ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~62 .lut_mask = 16'hA55A;
defparam \EX_ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y22_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[79] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [79]));

// Location: LCCOMB_X53_Y22_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~62 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~62_combout  = (\ID_Registers|Register_File_rtl_0_bypass [80] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [79])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [80] & (((\ID_Registers|Register_File_rtl_0_bypass [79]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [80]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [79]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~62 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~63 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~63_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[31]~62_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~63 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]));

// Location: LCCOMB_X53_Y22_N28
cycloneii_lcell_comb \EX_Forward_A|Mux0~0 (
// Equation(s):
// \EX_Forward_A|Mux0~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~0 .lut_mask = 16'hBB88;
defparam \EX_Forward_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N4
cycloneii_lcell_comb \EX_Forward_A|Mux0~1 (
// Equation(s):
// \EX_Forward_A|Mux0~1_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_A|Mux0~0_combout ))))) 
// # (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\EX_Forward_A|Mux0~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datad(\EX_Forward_A|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
cycloneii_lcell_comb \EX_ALU|Add1~62 (
// Equation(s):
// \EX_ALU|Add1~62_combout  = \EX_Forward_A|Mux0~1_combout  $ (\EX_ALU|Add1~61  $ (!\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux0~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.cin(\EX_ALU|Add1~61 ),
	.combout(\EX_ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add1~62 .lut_mask = 16'h3CC3;
defparam \EX_ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N20
cycloneii_lcell_comb \EX_ALU|Mux0~0 (
// Equation(s):
// \EX_ALU|Mux0~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add1~62_combout ))) # (!\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add0~62_combout )))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add0~62_combout ),
	.datad(\EX_ALU|Add1~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N22
cycloneii_lcell_comb \EX_ALU|Mux0~1 (
// Equation(s):
// \EX_ALU|Mux0~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout  & ((\EX_Forward_A|Mux0~1_combout ) # (!\EX_ALU|Mux0~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout  & 
// (!\EX_ALU|Mux0~0_combout  & \EX_Forward_A|Mux0~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux0~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU|Mux0~0_combout ),
	.datad(\EX_Forward_A|Mux0~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~1 .lut_mask = 16'hBC38;
defparam \EX_ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
cycloneii_lcell_comb \EX_Forward_A|Mux13~0 (
// Equation(s):
// \EX_Forward_A|Mux13~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\EX_Forward_Unit|ForwardA_EX[1]~5_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~0 .lut_mask = 16'hAACC;
defparam \EX_Forward_A|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N26
cycloneii_lcell_comb \EX_Forward_A|Mux13~1 (
// Equation(s):
// \EX_Forward_A|Mux13~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & ((\EX_Forward_A|Mux13~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~4_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] 
// & (\EX_Forward_A|Mux13~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~4_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datad(\EX_Forward_A|Mux13~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
cycloneii_lcell_comb \EX_ALU|Mux13~0 (
// Equation(s):
// \EX_ALU|Mux13~0_combout  = (\EX_ALU|Mux20~0_combout  & ((\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add1~36_combout )) # (!\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add0~36_combout ))))) # (!\EX_ALU|Mux20~0_combout  & (!\EX_ALU|Mux20~1_combout ))

	.dataa(\EX_ALU|Mux20~0_combout ),
	.datab(\EX_ALU|Mux20~1_combout ),
	.datac(\EX_ALU|Add1~36_combout ),
	.datad(\EX_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~0 .lut_mask = 16'hB391;
defparam \EX_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneii_lcell_comb \EX_ALU|Mux13~1 (
// Equation(s):
// \EX_ALU|Mux13~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  & ((\EX_Forward_A|Mux13~1_combout ) # (!\EX_ALU|Mux13~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  & 
// (\EX_Forward_A|Mux13~1_combout  & !\EX_ALU|Mux13~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux13~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux13~1_combout ),
	.datad(\EX_ALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
cycloneii_lcell_comb \EX_ALU|Equal0~4 (
// Equation(s):
// \EX_ALU|Equal0~4_combout  = (!\EX_ALU|Mux15~1_combout  & (!\EX_ALU|Mux13~1_combout  & (!\EX_ALU|Mux16~1_combout  & !\EX_ALU|Mux14~1_combout )))

	.dataa(\EX_ALU|Mux15~1_combout ),
	.datab(\EX_ALU|Mux13~1_combout ),
	.datac(\EX_ALU|Mux16~1_combout ),
	.datad(\EX_ALU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~4 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
cycloneii_lcell_comb \EX_ALU|Equal0~3 (
// Equation(s):
// \EX_ALU|Equal0~3_combout  = (!\EX_ALU|Mux20~3_combout  & (!\EX_ALU|Mux17~1_combout  & (!\EX_ALU|Mux19~1_combout  & !\EX_ALU|Mux18~1_combout )))

	.dataa(\EX_ALU|Mux20~3_combout ),
	.datab(\EX_ALU|Mux17~1_combout ),
	.datac(\EX_ALU|Mux19~1_combout ),
	.datad(\EX_ALU|Mux18~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~3 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneii_lcell_comb \EX_ALU|Equal0~5 (
// Equation(s):
// \EX_ALU|Equal0~5_combout  = (!\EX_ALU|Mux25~1_combout  & (!\EX_ALU|Mux27~1_combout  & (!\EX_ALU|Mux28~1_combout  & !\EX_ALU|Mux26~1_combout )))

	.dataa(\EX_ALU|Mux25~1_combout ),
	.datab(\EX_ALU|Mux27~1_combout ),
	.datac(\EX_ALU|Mux28~1_combout ),
	.datad(\EX_ALU|Mux26~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~5 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
cycloneii_lcell_comb \EX_ALU|Equal0~6 (
// Equation(s):
// \EX_ALU|Equal0~6_combout  = (!\EX_ALU|Mux24~1_combout  & (!\EX_ALU|Mux22~1_combout  & (!\EX_ALU|Mux23~1_combout  & \EX_ALU|Equal0~5_combout )))

	.dataa(\EX_ALU|Mux24~1_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Mux23~1_combout ),
	.datad(\EX_ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~6 .lut_mask = 16'h0100;
defparam \EX_ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
cycloneii_lcell_comb \EX_ALU|Equal0~7 (
// Equation(s):
// \EX_ALU|Equal0~7_combout  = (!\EX_ALU|Mux30~1_combout  & (!\EX_ALU|Mux21~1_combout  & (!\EX_ALU|Mux29~1_combout  & \EX_ALU|Equal0~6_combout )))

	.dataa(\EX_ALU|Mux30~1_combout ),
	.datab(\EX_ALU|Mux21~1_combout ),
	.datac(\EX_ALU|Mux29~1_combout ),
	.datad(\EX_ALU|Equal0~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~7 .lut_mask = 16'h0100;
defparam \EX_ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
cycloneii_lcell_comb \EX_ALU|Equal0~8 (
// Equation(s):
// \EX_ALU|Equal0~8_combout  = (!\EX_ALU|Mux7~1_combout  & (\EX_ALU|Equal0~4_combout  & (\EX_ALU|Equal0~3_combout  & \EX_ALU|Equal0~7_combout )))

	.dataa(\EX_ALU|Mux7~1_combout ),
	.datab(\EX_ALU|Equal0~4_combout ),
	.datac(\EX_ALU|Equal0~3_combout ),
	.datad(\EX_ALU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~8 .lut_mask = 16'h4000;
defparam \EX_ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
cycloneii_lcell_comb \EX_ALU|Equal0~9 (
// Equation(s):
// \EX_ALU|Equal0~9_combout  = (!\EX_ALU|Mux1~1_combout  & \EX_ALU|Equal0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux1~1_combout ),
	.datad(\EX_ALU|Equal0~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~9 .lut_mask = 16'h0F00;
defparam \EX_ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
cycloneii_lcell_comb \EX_ALU|Equal0~1 (
// Equation(s):
// \EX_ALU|Equal0~1_combout  = (!\EX_ALU|Mux12~1_combout  & (!\EX_ALU|Mux9~1_combout  & (!\EX_ALU|Mux11~1_combout  & !\EX_ALU|Mux10~1_combout )))

	.dataa(\EX_ALU|Mux12~1_combout ),
	.datab(\EX_ALU|Mux9~1_combout ),
	.datac(\EX_ALU|Mux11~1_combout ),
	.datad(\EX_ALU|Mux10~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
cycloneii_lcell_comb \EX_ALU|Equal0~2 (
// Equation(s):
// \EX_ALU|Equal0~2_combout  = (!\EX_ALU|Mux3~1_combout  & (!\EX_ALU|Mux2~1_combout  & (\EX_ALU|Equal0~1_combout  & !\EX_ALU|Mux31~6_combout )))

	.dataa(\EX_ALU|Mux3~1_combout ),
	.datab(\EX_ALU|Mux2~1_combout ),
	.datac(\EX_ALU|Equal0~1_combout ),
	.datad(\EX_ALU|Mux31~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~2 .lut_mask = 16'h0010;
defparam \EX_ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
cycloneii_lcell_comb \EX_ALU|Equal0~10 (
// Equation(s):
// \EX_ALU|Equal0~10_combout  = (\EX_ALU|Equal0~0_combout  & (!\EX_ALU|Mux0~1_combout  & (\EX_ALU|Equal0~9_combout  & \EX_ALU|Equal0~2_combout )))

	.dataa(\EX_ALU|Equal0~0_combout ),
	.datab(\EX_ALU|Mux0~1_combout ),
	.datac(\EX_ALU|Equal0~9_combout ),
	.datad(\EX_ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~10 .lut_mask = 16'h2000;
defparam \EX_ALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y23_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Zero_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Equal0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ));

// Location: LCCOMB_X74_Y30_N14
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout  = \IF_PC_Reg|PC_IF [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]));

// Location: LCFF_X74_Y30_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [0]));

// Location: LCFF_X74_Y30_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [0]));

// Location: LCCOMB_X74_Y30_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[0]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[0]~0_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [0])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\IF_PC_Reg|PC_IF [0]))))) # 
// (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Reg|PC_IF [0]))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [0]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[0]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[0]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y30_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [0]));

// Location: LCFF_X70_Y30_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [10]));

// Location: LCCOMB_X71_Y29_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[10]~9 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[10]~9_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [10])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [10]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[10]~9 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[10]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [10]));

// Location: LCFF_X70_Y29_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [20]));

// Location: LCCOMB_X74_Y29_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[20]~19 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[20]~19_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [20])) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [20]),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[20]~19 .lut_mask = 16'hDF80;
defparam \IF_PC_Mux|Next_PC_IF[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X74_Y29_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[20]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [20]));

// Location: LCFF_X70_Y29_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [25]));

// Location: LCCOMB_X71_Y29_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[25]~24 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[25]~24_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [25]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[25]~46_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [25]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[25]~24 .lut_mask = 16'hF870;
defparam \IF_PC_Mux|Next_PC_IF[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[25]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [25]));

// Location: LCFF_X70_Y30_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [15]));

// Location: LCCOMB_X74_Y30_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[15]~14 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[15]~14_combout  = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [15])) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & 
// ((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [15]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[15]~14 .lut_mask = 16'hF780;
defparam \IF_PC_Mux|Next_PC_IF[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [28]));

// Location: LCCOMB_X71_Y29_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[28]~27 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[28]~27_combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [28]))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout  & 
// (\IF_PC_Add|PC_Plus_4_IF[28]~52_combout )))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & (((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [28]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[28]~27 .lut_mask = 16'hF870;
defparam \IF_PC_Mux|Next_PC_IF[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [20]));

// Location: LCFF_X49_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [19]));

// Location: LCCOMB_X49_Y27_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~2_combout  = (\ID_Registers|Register_File_rtl_0_bypass [20] & ((\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [19]))) # (!\ID_Registers|Register_File~2_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [20] & (((\ID_Registers|Register_File_rtl_0_bypass [19]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [20]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [19]),
	.datad(\ID_Registers|Register_File~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~2 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~3_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// (\ID_Registers|Read_Data_1_ID[1]~2_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~3 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_1_ID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [25]));

// Location: LCCOMB_X54_Y24_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [26]));

// Location: LCCOMB_X54_Y24_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~8_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [25])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [26] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 )) # (!\ID_Registers|Register_File_rtl_0_bypass [26] & ((\ID_Registers|Register_File_rtl_0_bypass [25])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [25]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~8 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~9_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// ((\ID_Registers|Read_Data_1_ID[4]~8_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[4]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~9 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [30]));

// Location: LCFF_X47_Y26_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [29]));

// Location: LCCOMB_X47_Y26_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~12_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [29])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [30] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [30] & (\ID_Registers|Register_File_rtl_0_bypass [29]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [30]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [29]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~12 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~13_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & 
// ((\ID_Registers|Read_Data_1_ID[6]~12_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[6]~12_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~13 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [41]));

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~24_combout  = (\ID_Registers|Register_File_rtl_0_bypass [42] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [41])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [42] & (((\ID_Registers|Register_File_rtl_0_bypass [41]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [42]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [41]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~24 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~25_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[12]~24_combout ))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[12]~24_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~25 .lut_mask = 16'h0E04;
defparam \ID_Registers|Read_Data_1_ID[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [45]));

// Location: LCCOMB_X54_Y26_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [46]));

// Location: LCCOMB_X54_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~28_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [45])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [46] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 )) # (!\ID_Registers|Register_File_rtl_0_bypass [46] & ((\ID_Registers|Register_File_rtl_0_bypass [45])))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [45]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~28 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~29_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[14]~28_combout ))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[14]~28_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~29 .lut_mask = 16'h5410;
defparam \ID_Registers|Read_Data_1_ID[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [49]));

// Location: LCCOMB_X48_Y22_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~32 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~32_combout  = (\ID_Registers|Register_File_rtl_0_bypass [50] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [49])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [50] & (((\ID_Registers|Register_File_rtl_0_bypass [49]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [50]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [49]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~32 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~33 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~33_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[16]~32_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~33 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [52]));

// Location: LCFF_X54_Y23_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [51]));

// Location: LCCOMB_X54_Y23_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~34 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~34_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [51])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [52] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [52] & (\ID_Registers|Register_File_rtl_0_bypass [51]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [52]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [51]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~34 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~35 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~35_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[17]~34_combout ))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~35 .lut_mask = 16'h5404;
defparam \ID_Registers|Read_Data_1_ID[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [53]));

// Location: LCCOMB_X54_Y21_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~36 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~36_combout  = (\ID_Registers|Register_File_rtl_0_bypass [54] & ((\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File_rtl_0_bypass [53])) # (!\ID_Registers|Register_File~2_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [54] & (((\ID_Registers|Register_File_rtl_0_bypass [53]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [54]),
	.datab(\ID_Registers|Register_File~2_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [53]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~36 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~37 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~37_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[18]~36_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~37 .lut_mask = 16'h00CA;
defparam \ID_Registers|Read_Data_1_ID[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [55]));

// Location: LCCOMB_X54_Y22_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [56]));

// Location: LCCOMB_X54_Y22_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~38 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~38_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [55])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [56] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 )) # (!\ID_Registers|Register_File_rtl_0_bypass [56] & ((\ID_Registers|Register_File_rtl_0_bypass [55])))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [55]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~38 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_1_ID[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~39 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~39_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[19]~38_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~39 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [60]));

// Location: LCFF_X54_Y20_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [59]));

// Location: LCCOMB_X54_Y20_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~42 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~42_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [59])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [60] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [60] & (\ID_Registers|Register_File_rtl_0_bypass [59]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [60]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [59]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~42 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~43 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~43_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout 
//  & (\ID_Registers|Read_Data_1_ID[21]~42_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~43 .lut_mask = 16'h00CA;
defparam \ID_Registers|Read_Data_1_ID[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [66]));

// Location: LCFF_X54_Y20_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [65]));

// Location: LCCOMB_X54_Y20_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~48 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~48_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [65])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [66] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [66] & (\ID_Registers|Register_File_rtl_0_bypass [65]))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [66]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [65]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~48 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~49 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~49_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[24]~48_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~49 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[77] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [77]));

// Location: LCCOMB_X54_Y22_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[78]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y22_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[78] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[78]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [78]));

// Location: LCCOMB_X54_Y22_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~60 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~60_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [77])))) # (!\ID_Registers|Register_File~2_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [78] & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 )) # (!\ID_Registers|Register_File_rtl_0_bypass [78] & ((\ID_Registers|Register_File_rtl_0_bypass [77])))))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [77]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [78]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~60 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_1_ID[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~61 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~61_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout  
// & ((\ID_Registers|Read_Data_1_ID[30]~60_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~61 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~2_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~2 .lut_mask = 16'h4411;
defparam \EX_Forward_Unit|ForwardC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneii_lcell_comb \EX_Forward_Unit|Equal0~0 (
// Equation(s):
// \EX_Forward_Unit|Equal0~0_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & !\EX_MEM_Pipeline_Stage|Instruction_MEM [11])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal0~0 .lut_mask = 16'h0001;
defparam \EX_Forward_Unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~0_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & !\EX_Forward_Unit|Equal0~0_combout )

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~0 .lut_mask = 16'h00CC;
defparam \EX_Forward_Unit|ForwardC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~3_combout  = (\EX_Forward_Unit|ForwardC~1_combout  & (\ID_Control|Decoder0~4_combout  & (\EX_Forward_Unit|ForwardC~2_combout  & \EX_Forward_Unit|ForwardC~0_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~1_combout ),
	.datab(\ID_Control|Decoder0~4_combout ),
	.datac(\EX_Forward_Unit|ForwardC~2_combout ),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~3 .lut_mask = 16'h8000;
defparam \EX_Forward_Unit|ForwardC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[0]~1_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .lut_mask = 16'hEE22;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[1]~3_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .lut_mask = 16'hF0AA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~1 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ForwardD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~2_combout  = (\EX_Forward_Unit|ForwardD~0_combout  & (\ID_Control|Decoder0~4_combout  & (\EX_Forward_Unit|ForwardD~1_combout  & \EX_Forward_Unit|ForwardC~0_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~0_combout ),
	.datab(\ID_Control|Decoder0~4_combout ),
	.datac(\EX_Forward_Unit|ForwardD~1_combout ),
	.datad(\EX_Forward_Unit|ForwardC~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~2 .lut_mask = 16'h8000;
defparam \EX_Forward_Unit|ForwardD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[1]~3_combout ))

	.dataa(\ID_Registers|Read_Data_2_ID[1]~3_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 .lut_mask = 16'hF0AA;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~0 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~0_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~0 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[2]~5_combout ))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 .lut_mask = 16'hE4E4;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[3]~7_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[3]~7_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2 .lut_mask = 16'hE4E4;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[3]~7_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 .lut_mask = 16'hFA0A;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~1 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~1_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[2]~3_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[3]~2_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~1 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[4]~9_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[5]~11_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[4]~9_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~2 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~2_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[5]~4_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[4]~5_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~2 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~4 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~4_combout  = (\ID_Read_data_Mux|Equal0~3_combout  & (\ID_Read_data_Mux|Equal0~0_combout  & (\ID_Read_data_Mux|Equal0~1_combout  & \ID_Read_data_Mux|Equal0~2_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~3_combout ),
	.datab(\ID_Read_data_Mux|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~1_combout ),
	.datad(\ID_Read_data_Mux|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~4 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[26]~53_combout ))

	.dataa(\ID_Registers|Read_Data_2_ID[26]~53_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 .lut_mask = 16'hCACA;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[27]~55_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[27]~55_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26 .lut_mask = 16'hE4E4;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y21_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[26]~53_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~16 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~16_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[27]~26_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~16 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[25]~51_combout ))

	.dataa(\ID_Registers|Read_Data_2_ID[25]~51_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24 .lut_mask = 16'hF0AA;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[24]~49_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[24]~49_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[25]~51_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .lut_mask = 16'hAACC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~15 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~15_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[25]~24_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[24]~25_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~15 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[28]~57_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .lut_mask = 16'hAACC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[29]~59_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[29]~59_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28 .lut_mask = 16'hB8B8;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[28]~57_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[28]~57_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~17 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~17_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[29]~28_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[28]~29_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~17 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~19 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~19_combout  = (\ID_Read_data_Mux|Equal0~18_combout  & (\ID_Read_data_Mux|Equal0~16_combout  & (\ID_Read_data_Mux|Equal0~15_combout  & \ID_Read_data_Mux|Equal0~17_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~18_combout ),
	.datab(\ID_Read_data_Mux|Equal0~16_combout ),
	.datac(\ID_Read_data_Mux|Equal0~15_combout ),
	.datad(\ID_Read_data_Mux|Equal0~17_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~19 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[21]~43_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[20]~41_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[20]~41_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[21]~43_combout ))

	.dataa(\ID_Registers|Read_Data_2_ID[21]~43_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20 .lut_mask = 16'hEE22;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~12 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~12_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[20]~21_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[21]~20_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~12 .lut_mask = 16'h8421;
defparam \ID_Read_data_Mux|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[23]~47_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~3_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .lut_mask = 16'hDD88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[23]~47_combout ))

	.dataa(\ID_Registers|Read_Data_2_ID[23]~47_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22 .lut_mask = 16'hEE22;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[22]~45_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .lut_mask = 16'hCCAA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~13 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~13_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[22]~23_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[23]~22_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~13 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[19]~39_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_2_ID[19]~39_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18 .lut_mask = 16'hF0CC;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[18]~37_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_2_ID[18]~37_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19 .lut_mask = 16'hF0CC;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[18]~37_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~11 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~11_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[19]~18_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[18]~19_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~11 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~14 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~14_combout  = (\ID_Read_data_Mux|Equal0~10_combout  & (\ID_Read_data_Mux|Equal0~12_combout  & (\ID_Read_data_Mux|Equal0~13_combout  & \ID_Read_data_Mux|Equal0~11_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~10_combout ),
	.datab(\ID_Read_data_Mux|Equal0~12_combout ),
	.datac(\ID_Read_data_Mux|Equal0~13_combout ),
	.datad(\ID_Read_data_Mux|Equal0~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~14 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[11]~23_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 .lut_mask = 16'hCCAA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[10]~21_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & ((\ID_Registers|Read_Data_2_ID[10]~21_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[10]~21_combout ),
	.datad(\EX_Forward_Unit|ForwardD~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~6 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~6_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[11]~10_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[10]~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~6 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[14]~29_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_2_ID[14]~29_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15 .lut_mask = 16'hFA50;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[15]~31_combout ))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[15]~31_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14 .lut_mask = 16'hEE44;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[15]~31_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 .lut_mask = 16'hEE22;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~8 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~8_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout  $ 
// (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[14]~15_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_2_MUX_ID[15]~14_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~8 .lut_mask = 16'h9009;
defparam \ID_Read_data_Mux|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout  = (\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & (\ID_Registers|Read_Data_2_ID[8]~17_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_2_ID[8]~17_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9 .lut_mask = 16'hFC0C;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[8]~17_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[9]~19_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~5 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~5_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~8_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~9_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~5 .lut_mask = 16'h8241;
defparam \ID_Read_data_Mux|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~9 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~9_combout  = (\ID_Read_data_Mux|Equal0~7_combout  & (\ID_Read_data_Mux|Equal0~6_combout  & (\ID_Read_data_Mux|Equal0~8_combout  & \ID_Read_data_Mux|Equal0~5_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~7_combout ),
	.datab(\ID_Read_data_Mux|Equal0~6_combout ),
	.datac(\ID_Read_data_Mux|Equal0~8_combout ),
	.datad(\ID_Read_data_Mux|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~9 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~20 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~20_combout  = (\ID_Read_data_Mux|Equal0~4_combout  & (\ID_Read_data_Mux|Equal0~19_combout  & (\ID_Read_data_Mux|Equal0~14_combout  & \ID_Read_data_Mux|Equal0~9_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~4_combout ),
	.datab(\ID_Read_data_Mux|Equal0~19_combout ),
	.datac(\ID_Read_data_Mux|Equal0~14_combout ),
	.datad(\ID_Read_data_Mux|Equal0~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~20 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~21 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~21_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~21 .lut_mask = 16'hCCAA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~22 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~21_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[8]~21_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~13_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~22 .lut_mask = 16'h0C0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]));

// Location: LCFF_X56_Y26_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]));

// Location: LCCOMB_X56_Y26_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]));

// Location: LCCOMB_X56_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[3]~14 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[3]~14_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[3]~14 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]));

// Location: LCFF_X47_Y26_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]));

// Location: LCCOMB_X47_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[6]~17 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[6]~17_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[6]~17 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]));

// Location: LCFF_X47_Y26_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]));

// Location: LCCOMB_X47_Y26_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[7]~18 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[7]~18_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[7]~18 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]));

// Location: LCFF_X56_Y23_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]));

// Location: LCCOMB_X56_Y23_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[14]~25 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[14]~25_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[14]~25 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N20
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]));

// Location: LCFF_X53_Y20_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]));

// Location: LCCOMB_X53_Y20_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[26]~37 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM[26]~37_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM[26]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[26]~37 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM[26]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N18
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~combout  = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout  & \EX_MEM_Pipeline_Stage|Branch_MEM~regout )

	.dataa(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM .lut_mask = 16'hA0A0;
defparam \MEM_Branch_AND|PCSrc_MEM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM[3]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]));

// Location: LCCOMB_X47_Y26_N6
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[6]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[6]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[6]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[6]~17_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[6]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]));

// Location: LCCOMB_X47_Y26_N26
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[7]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[7]~18_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]));

// Location: LCCOMB_X56_Y23_N20
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[14]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[14]~25_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]));

// Location: LCCOMB_X53_Y20_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM[26]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM[26]~37_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]));

// Location: LCFF_X51_Y22_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]));

// Location: LCCOMB_X49_Y21_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]));

// Location: LCFF_X54_Y21_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]));

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]));

// Location: LCCOMB_X53_Y20_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]));

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[0]~I (
	.datain(\IF_PC_Reg|PC_IF [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[0]));
// synopsys translate_off
defparam \PC_Plus_4_IF[0]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[0]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[0]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[0]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[1]~I (
	.datain(\IF_PC_Reg|PC_IF [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[1]));
// synopsys translate_off
defparam \PC_Plus_4_IF[1]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[1]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[1]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[1]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[2]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[2]));
// synopsys translate_off
defparam \PC_Plus_4_IF[2]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[2]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[2]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[2]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[3]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[3]));
// synopsys translate_off
defparam \PC_Plus_4_IF[3]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[3]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[3]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[3]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[4]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[4]));
// synopsys translate_off
defparam \PC_Plus_4_IF[4]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[4]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[4]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[4]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[5]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[5]));
// synopsys translate_off
defparam \PC_Plus_4_IF[5]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[5]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[5]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[5]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[6]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[6]));
// synopsys translate_off
defparam \PC_Plus_4_IF[6]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[6]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[6]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[6]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[7]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[7]));
// synopsys translate_off
defparam \PC_Plus_4_IF[7]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[7]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[7]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[7]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[8]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[8]));
// synopsys translate_off
defparam \PC_Plus_4_IF[8]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[8]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[8]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[8]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[9]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[9]));
// synopsys translate_off
defparam \PC_Plus_4_IF[9]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[9]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[9]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[9]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[10]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[10]));
// synopsys translate_off
defparam \PC_Plus_4_IF[10]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[10]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[10]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[10]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[11]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[11]));
// synopsys translate_off
defparam \PC_Plus_4_IF[11]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[11]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[11]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[11]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[12]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[12]));
// synopsys translate_off
defparam \PC_Plus_4_IF[12]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[12]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[12]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[12]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[13]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[13]));
// synopsys translate_off
defparam \PC_Plus_4_IF[13]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[13]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[13]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[13]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[14]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[14]));
// synopsys translate_off
defparam \PC_Plus_4_IF[14]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[14]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[14]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[14]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[15]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[15]));
// synopsys translate_off
defparam \PC_Plus_4_IF[15]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[15]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[15]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[15]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[16]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[16]));
// synopsys translate_off
defparam \PC_Plus_4_IF[16]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[16]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[16]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[16]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[17]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[17]));
// synopsys translate_off
defparam \PC_Plus_4_IF[17]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[17]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[17]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[17]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[18]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[18]));
// synopsys translate_off
defparam \PC_Plus_4_IF[18]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[18]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[18]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[18]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[19]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[19]));
// synopsys translate_off
defparam \PC_Plus_4_IF[19]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[19]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[19]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[19]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[20]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[20]));
// synopsys translate_off
defparam \PC_Plus_4_IF[20]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[20]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[20]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[20]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[21]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[21]));
// synopsys translate_off
defparam \PC_Plus_4_IF[21]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[21]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[21]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[21]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[22]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[22]));
// synopsys translate_off
defparam \PC_Plus_4_IF[22]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[22]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[22]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[22]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[23]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[23]));
// synopsys translate_off
defparam \PC_Plus_4_IF[23]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[23]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[23]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[23]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[24]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[24]));
// synopsys translate_off
defparam \PC_Plus_4_IF[24]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[24]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[24]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[24]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[25]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[25]));
// synopsys translate_off
defparam \PC_Plus_4_IF[25]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[25]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[25]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[25]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[26]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[26]));
// synopsys translate_off
defparam \PC_Plus_4_IF[26]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[26]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[26]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[26]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[27]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[27]));
// synopsys translate_off
defparam \PC_Plus_4_IF[27]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[27]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[27]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[27]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[28]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[28]));
// synopsys translate_off
defparam \PC_Plus_4_IF[28]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[28]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[28]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[28]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[29]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[29]));
// synopsys translate_off
defparam \PC_Plus_4_IF[29]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[29]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[29]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[29]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[30]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[30]));
// synopsys translate_off
defparam \PC_Plus_4_IF[30]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[30]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[30]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[30]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[31]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[31]));
// synopsys translate_off
defparam \PC_Plus_4_IF[31]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[31]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[31]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[31]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[0]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[0]));
// synopsys translate_off
defparam \Instruction_IF[0]~I .input_async_reset = "none";
defparam \Instruction_IF[0]~I .input_power_up = "low";
defparam \Instruction_IF[0]~I .input_register_mode = "none";
defparam \Instruction_IF[0]~I .input_sync_reset = "none";
defparam \Instruction_IF[0]~I .oe_async_reset = "none";
defparam \Instruction_IF[0]~I .oe_power_up = "low";
defparam \Instruction_IF[0]~I .oe_register_mode = "none";
defparam \Instruction_IF[0]~I .oe_sync_reset = "none";
defparam \Instruction_IF[0]~I .operation_mode = "output";
defparam \Instruction_IF[0]~I .output_async_reset = "none";
defparam \Instruction_IF[0]~I .output_power_up = "low";
defparam \Instruction_IF[0]~I .output_register_mode = "none";
defparam \Instruction_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[1]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[1]));
// synopsys translate_off
defparam \Instruction_IF[1]~I .input_async_reset = "none";
defparam \Instruction_IF[1]~I .input_power_up = "low";
defparam \Instruction_IF[1]~I .input_register_mode = "none";
defparam \Instruction_IF[1]~I .input_sync_reset = "none";
defparam \Instruction_IF[1]~I .oe_async_reset = "none";
defparam \Instruction_IF[1]~I .oe_power_up = "low";
defparam \Instruction_IF[1]~I .oe_register_mode = "none";
defparam \Instruction_IF[1]~I .oe_sync_reset = "none";
defparam \Instruction_IF[1]~I .operation_mode = "output";
defparam \Instruction_IF[1]~I .output_async_reset = "none";
defparam \Instruction_IF[1]~I .output_power_up = "low";
defparam \Instruction_IF[1]~I .output_register_mode = "none";
defparam \Instruction_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[2]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[2]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[2]));
// synopsys translate_off
defparam \Instruction_IF[2]~I .input_async_reset = "none";
defparam \Instruction_IF[2]~I .input_power_up = "low";
defparam \Instruction_IF[2]~I .input_register_mode = "none";
defparam \Instruction_IF[2]~I .input_sync_reset = "none";
defparam \Instruction_IF[2]~I .oe_async_reset = "none";
defparam \Instruction_IF[2]~I .oe_power_up = "low";
defparam \Instruction_IF[2]~I .oe_register_mode = "none";
defparam \Instruction_IF[2]~I .oe_sync_reset = "none";
defparam \Instruction_IF[2]~I .operation_mode = "output";
defparam \Instruction_IF[2]~I .output_async_reset = "none";
defparam \Instruction_IF[2]~I .output_power_up = "low";
defparam \Instruction_IF[2]~I .output_register_mode = "none";
defparam \Instruction_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[3]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[3]));
// synopsys translate_off
defparam \Instruction_IF[3]~I .input_async_reset = "none";
defparam \Instruction_IF[3]~I .input_power_up = "low";
defparam \Instruction_IF[3]~I .input_register_mode = "none";
defparam \Instruction_IF[3]~I .input_sync_reset = "none";
defparam \Instruction_IF[3]~I .oe_async_reset = "none";
defparam \Instruction_IF[3]~I .oe_power_up = "low";
defparam \Instruction_IF[3]~I .oe_register_mode = "none";
defparam \Instruction_IF[3]~I .oe_sync_reset = "none";
defparam \Instruction_IF[3]~I .operation_mode = "output";
defparam \Instruction_IF[3]~I .output_async_reset = "none";
defparam \Instruction_IF[3]~I .output_power_up = "low";
defparam \Instruction_IF[3]~I .output_register_mode = "none";
defparam \Instruction_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[4]));
// synopsys translate_off
defparam \Instruction_IF[4]~I .input_async_reset = "none";
defparam \Instruction_IF[4]~I .input_power_up = "low";
defparam \Instruction_IF[4]~I .input_register_mode = "none";
defparam \Instruction_IF[4]~I .input_sync_reset = "none";
defparam \Instruction_IF[4]~I .oe_async_reset = "none";
defparam \Instruction_IF[4]~I .oe_power_up = "low";
defparam \Instruction_IF[4]~I .oe_register_mode = "none";
defparam \Instruction_IF[4]~I .oe_sync_reset = "none";
defparam \Instruction_IF[4]~I .operation_mode = "output";
defparam \Instruction_IF[4]~I .output_async_reset = "none";
defparam \Instruction_IF[4]~I .output_power_up = "low";
defparam \Instruction_IF[4]~I .output_register_mode = "none";
defparam \Instruction_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[5]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[5]));
// synopsys translate_off
defparam \Instruction_IF[5]~I .input_async_reset = "none";
defparam \Instruction_IF[5]~I .input_power_up = "low";
defparam \Instruction_IF[5]~I .input_register_mode = "none";
defparam \Instruction_IF[5]~I .input_sync_reset = "none";
defparam \Instruction_IF[5]~I .oe_async_reset = "none";
defparam \Instruction_IF[5]~I .oe_power_up = "low";
defparam \Instruction_IF[5]~I .oe_register_mode = "none";
defparam \Instruction_IF[5]~I .oe_sync_reset = "none";
defparam \Instruction_IF[5]~I .operation_mode = "output";
defparam \Instruction_IF[5]~I .output_async_reset = "none";
defparam \Instruction_IF[5]~I .output_power_up = "low";
defparam \Instruction_IF[5]~I .output_register_mode = "none";
defparam \Instruction_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[6]));
// synopsys translate_off
defparam \Instruction_IF[6]~I .input_async_reset = "none";
defparam \Instruction_IF[6]~I .input_power_up = "low";
defparam \Instruction_IF[6]~I .input_register_mode = "none";
defparam \Instruction_IF[6]~I .input_sync_reset = "none";
defparam \Instruction_IF[6]~I .oe_async_reset = "none";
defparam \Instruction_IF[6]~I .oe_power_up = "low";
defparam \Instruction_IF[6]~I .oe_register_mode = "none";
defparam \Instruction_IF[6]~I .oe_sync_reset = "none";
defparam \Instruction_IF[6]~I .operation_mode = "output";
defparam \Instruction_IF[6]~I .output_async_reset = "none";
defparam \Instruction_IF[6]~I .output_power_up = "low";
defparam \Instruction_IF[6]~I .output_register_mode = "none";
defparam \Instruction_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[7]));
// synopsys translate_off
defparam \Instruction_IF[7]~I .input_async_reset = "none";
defparam \Instruction_IF[7]~I .input_power_up = "low";
defparam \Instruction_IF[7]~I .input_register_mode = "none";
defparam \Instruction_IF[7]~I .input_sync_reset = "none";
defparam \Instruction_IF[7]~I .oe_async_reset = "none";
defparam \Instruction_IF[7]~I .oe_power_up = "low";
defparam \Instruction_IF[7]~I .oe_register_mode = "none";
defparam \Instruction_IF[7]~I .oe_sync_reset = "none";
defparam \Instruction_IF[7]~I .operation_mode = "output";
defparam \Instruction_IF[7]~I .output_async_reset = "none";
defparam \Instruction_IF[7]~I .output_power_up = "low";
defparam \Instruction_IF[7]~I .output_register_mode = "none";
defparam \Instruction_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[8]));
// synopsys translate_off
defparam \Instruction_IF[8]~I .input_async_reset = "none";
defparam \Instruction_IF[8]~I .input_power_up = "low";
defparam \Instruction_IF[8]~I .input_register_mode = "none";
defparam \Instruction_IF[8]~I .input_sync_reset = "none";
defparam \Instruction_IF[8]~I .oe_async_reset = "none";
defparam \Instruction_IF[8]~I .oe_power_up = "low";
defparam \Instruction_IF[8]~I .oe_register_mode = "none";
defparam \Instruction_IF[8]~I .oe_sync_reset = "none";
defparam \Instruction_IF[8]~I .operation_mode = "output";
defparam \Instruction_IF[8]~I .output_async_reset = "none";
defparam \Instruction_IF[8]~I .output_power_up = "low";
defparam \Instruction_IF[8]~I .output_register_mode = "none";
defparam \Instruction_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[9]));
// synopsys translate_off
defparam \Instruction_IF[9]~I .input_async_reset = "none";
defparam \Instruction_IF[9]~I .input_power_up = "low";
defparam \Instruction_IF[9]~I .input_register_mode = "none";
defparam \Instruction_IF[9]~I .input_sync_reset = "none";
defparam \Instruction_IF[9]~I .oe_async_reset = "none";
defparam \Instruction_IF[9]~I .oe_power_up = "low";
defparam \Instruction_IF[9]~I .oe_register_mode = "none";
defparam \Instruction_IF[9]~I .oe_sync_reset = "none";
defparam \Instruction_IF[9]~I .operation_mode = "output";
defparam \Instruction_IF[9]~I .output_async_reset = "none";
defparam \Instruction_IF[9]~I .output_power_up = "low";
defparam \Instruction_IF[9]~I .output_register_mode = "none";
defparam \Instruction_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[10]));
// synopsys translate_off
defparam \Instruction_IF[10]~I .input_async_reset = "none";
defparam \Instruction_IF[10]~I .input_power_up = "low";
defparam \Instruction_IF[10]~I .input_register_mode = "none";
defparam \Instruction_IF[10]~I .input_sync_reset = "none";
defparam \Instruction_IF[10]~I .oe_async_reset = "none";
defparam \Instruction_IF[10]~I .oe_power_up = "low";
defparam \Instruction_IF[10]~I .oe_register_mode = "none";
defparam \Instruction_IF[10]~I .oe_sync_reset = "none";
defparam \Instruction_IF[10]~I .operation_mode = "output";
defparam \Instruction_IF[10]~I .output_async_reset = "none";
defparam \Instruction_IF[10]~I .output_power_up = "low";
defparam \Instruction_IF[10]~I .output_register_mode = "none";
defparam \Instruction_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[11]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[11]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[11]));
// synopsys translate_off
defparam \Instruction_IF[11]~I .input_async_reset = "none";
defparam \Instruction_IF[11]~I .input_power_up = "low";
defparam \Instruction_IF[11]~I .input_register_mode = "none";
defparam \Instruction_IF[11]~I .input_sync_reset = "none";
defparam \Instruction_IF[11]~I .oe_async_reset = "none";
defparam \Instruction_IF[11]~I .oe_power_up = "low";
defparam \Instruction_IF[11]~I .oe_register_mode = "none";
defparam \Instruction_IF[11]~I .oe_sync_reset = "none";
defparam \Instruction_IF[11]~I .operation_mode = "output";
defparam \Instruction_IF[11]~I .output_async_reset = "none";
defparam \Instruction_IF[11]~I .output_power_up = "low";
defparam \Instruction_IF[11]~I .output_register_mode = "none";
defparam \Instruction_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[12]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[12]));
// synopsys translate_off
defparam \Instruction_IF[12]~I .input_async_reset = "none";
defparam \Instruction_IF[12]~I .input_power_up = "low";
defparam \Instruction_IF[12]~I .input_register_mode = "none";
defparam \Instruction_IF[12]~I .input_sync_reset = "none";
defparam \Instruction_IF[12]~I .oe_async_reset = "none";
defparam \Instruction_IF[12]~I .oe_power_up = "low";
defparam \Instruction_IF[12]~I .oe_register_mode = "none";
defparam \Instruction_IF[12]~I .oe_sync_reset = "none";
defparam \Instruction_IF[12]~I .operation_mode = "output";
defparam \Instruction_IF[12]~I .output_async_reset = "none";
defparam \Instruction_IF[12]~I .output_power_up = "low";
defparam \Instruction_IF[12]~I .output_register_mode = "none";
defparam \Instruction_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[13]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[13]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[13]));
// synopsys translate_off
defparam \Instruction_IF[13]~I .input_async_reset = "none";
defparam \Instruction_IF[13]~I .input_power_up = "low";
defparam \Instruction_IF[13]~I .input_register_mode = "none";
defparam \Instruction_IF[13]~I .input_sync_reset = "none";
defparam \Instruction_IF[13]~I .oe_async_reset = "none";
defparam \Instruction_IF[13]~I .oe_power_up = "low";
defparam \Instruction_IF[13]~I .oe_register_mode = "none";
defparam \Instruction_IF[13]~I .oe_sync_reset = "none";
defparam \Instruction_IF[13]~I .operation_mode = "output";
defparam \Instruction_IF[13]~I .output_async_reset = "none";
defparam \Instruction_IF[13]~I .output_power_up = "low";
defparam \Instruction_IF[13]~I .output_register_mode = "none";
defparam \Instruction_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[14]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[14]));
// synopsys translate_off
defparam \Instruction_IF[14]~I .input_async_reset = "none";
defparam \Instruction_IF[14]~I .input_power_up = "low";
defparam \Instruction_IF[14]~I .input_register_mode = "none";
defparam \Instruction_IF[14]~I .input_sync_reset = "none";
defparam \Instruction_IF[14]~I .oe_async_reset = "none";
defparam \Instruction_IF[14]~I .oe_power_up = "low";
defparam \Instruction_IF[14]~I .oe_register_mode = "none";
defparam \Instruction_IF[14]~I .oe_sync_reset = "none";
defparam \Instruction_IF[14]~I .operation_mode = "output";
defparam \Instruction_IF[14]~I .output_async_reset = "none";
defparam \Instruction_IF[14]~I .output_power_up = "low";
defparam \Instruction_IF[14]~I .output_register_mode = "none";
defparam \Instruction_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[15]));
// synopsys translate_off
defparam \Instruction_IF[15]~I .input_async_reset = "none";
defparam \Instruction_IF[15]~I .input_power_up = "low";
defparam \Instruction_IF[15]~I .input_register_mode = "none";
defparam \Instruction_IF[15]~I .input_sync_reset = "none";
defparam \Instruction_IF[15]~I .oe_async_reset = "none";
defparam \Instruction_IF[15]~I .oe_power_up = "low";
defparam \Instruction_IF[15]~I .oe_register_mode = "none";
defparam \Instruction_IF[15]~I .oe_sync_reset = "none";
defparam \Instruction_IF[15]~I .operation_mode = "output";
defparam \Instruction_IF[15]~I .output_async_reset = "none";
defparam \Instruction_IF[15]~I .output_power_up = "low";
defparam \Instruction_IF[15]~I .output_register_mode = "none";
defparam \Instruction_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[16]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[16]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[16]));
// synopsys translate_off
defparam \Instruction_IF[16]~I .input_async_reset = "none";
defparam \Instruction_IF[16]~I .input_power_up = "low";
defparam \Instruction_IF[16]~I .input_register_mode = "none";
defparam \Instruction_IF[16]~I .input_sync_reset = "none";
defparam \Instruction_IF[16]~I .oe_async_reset = "none";
defparam \Instruction_IF[16]~I .oe_power_up = "low";
defparam \Instruction_IF[16]~I .oe_register_mode = "none";
defparam \Instruction_IF[16]~I .oe_sync_reset = "none";
defparam \Instruction_IF[16]~I .operation_mode = "output";
defparam \Instruction_IF[16]~I .output_async_reset = "none";
defparam \Instruction_IF[16]~I .output_power_up = "low";
defparam \Instruction_IF[16]~I .output_register_mode = "none";
defparam \Instruction_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[17]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[17]));
// synopsys translate_off
defparam \Instruction_IF[17]~I .input_async_reset = "none";
defparam \Instruction_IF[17]~I .input_power_up = "low";
defparam \Instruction_IF[17]~I .input_register_mode = "none";
defparam \Instruction_IF[17]~I .input_sync_reset = "none";
defparam \Instruction_IF[17]~I .oe_async_reset = "none";
defparam \Instruction_IF[17]~I .oe_power_up = "low";
defparam \Instruction_IF[17]~I .oe_register_mode = "none";
defparam \Instruction_IF[17]~I .oe_sync_reset = "none";
defparam \Instruction_IF[17]~I .operation_mode = "output";
defparam \Instruction_IF[17]~I .output_async_reset = "none";
defparam \Instruction_IF[17]~I .output_power_up = "low";
defparam \Instruction_IF[17]~I .output_register_mode = "none";
defparam \Instruction_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[18]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[13]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[18]));
// synopsys translate_off
defparam \Instruction_IF[18]~I .input_async_reset = "none";
defparam \Instruction_IF[18]~I .input_power_up = "low";
defparam \Instruction_IF[18]~I .input_register_mode = "none";
defparam \Instruction_IF[18]~I .input_sync_reset = "none";
defparam \Instruction_IF[18]~I .oe_async_reset = "none";
defparam \Instruction_IF[18]~I .oe_power_up = "low";
defparam \Instruction_IF[18]~I .oe_register_mode = "none";
defparam \Instruction_IF[18]~I .oe_sync_reset = "none";
defparam \Instruction_IF[18]~I .operation_mode = "output";
defparam \Instruction_IF[18]~I .output_async_reset = "none";
defparam \Instruction_IF[18]~I .output_power_up = "low";
defparam \Instruction_IF[18]~I .output_register_mode = "none";
defparam \Instruction_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[19]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[19]));
// synopsys translate_off
defparam \Instruction_IF[19]~I .input_async_reset = "none";
defparam \Instruction_IF[19]~I .input_power_up = "low";
defparam \Instruction_IF[19]~I .input_register_mode = "none";
defparam \Instruction_IF[19]~I .input_sync_reset = "none";
defparam \Instruction_IF[19]~I .oe_async_reset = "none";
defparam \Instruction_IF[19]~I .oe_power_up = "low";
defparam \Instruction_IF[19]~I .oe_register_mode = "none";
defparam \Instruction_IF[19]~I .oe_sync_reset = "none";
defparam \Instruction_IF[19]~I .operation_mode = "output";
defparam \Instruction_IF[19]~I .output_async_reset = "none";
defparam \Instruction_IF[19]~I .output_power_up = "low";
defparam \Instruction_IF[19]~I .output_register_mode = "none";
defparam \Instruction_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[20]));
// synopsys translate_off
defparam \Instruction_IF[20]~I .input_async_reset = "none";
defparam \Instruction_IF[20]~I .input_power_up = "low";
defparam \Instruction_IF[20]~I .input_register_mode = "none";
defparam \Instruction_IF[20]~I .input_sync_reset = "none";
defparam \Instruction_IF[20]~I .oe_async_reset = "none";
defparam \Instruction_IF[20]~I .oe_power_up = "low";
defparam \Instruction_IF[20]~I .oe_register_mode = "none";
defparam \Instruction_IF[20]~I .oe_sync_reset = "none";
defparam \Instruction_IF[20]~I .operation_mode = "output";
defparam \Instruction_IF[20]~I .output_async_reset = "none";
defparam \Instruction_IF[20]~I .output_power_up = "low";
defparam \Instruction_IF[20]~I .output_register_mode = "none";
defparam \Instruction_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[21]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[21]));
// synopsys translate_off
defparam \Instruction_IF[21]~I .input_async_reset = "none";
defparam \Instruction_IF[21]~I .input_power_up = "low";
defparam \Instruction_IF[21]~I .input_register_mode = "none";
defparam \Instruction_IF[21]~I .input_sync_reset = "none";
defparam \Instruction_IF[21]~I .oe_async_reset = "none";
defparam \Instruction_IF[21]~I .oe_power_up = "low";
defparam \Instruction_IF[21]~I .oe_register_mode = "none";
defparam \Instruction_IF[21]~I .oe_sync_reset = "none";
defparam \Instruction_IF[21]~I .operation_mode = "output";
defparam \Instruction_IF[21]~I .output_async_reset = "none";
defparam \Instruction_IF[21]~I .output_power_up = "low";
defparam \Instruction_IF[21]~I .output_register_mode = "none";
defparam \Instruction_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[22]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[22]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[22]));
// synopsys translate_off
defparam \Instruction_IF[22]~I .input_async_reset = "none";
defparam \Instruction_IF[22]~I .input_power_up = "low";
defparam \Instruction_IF[22]~I .input_register_mode = "none";
defparam \Instruction_IF[22]~I .input_sync_reset = "none";
defparam \Instruction_IF[22]~I .oe_async_reset = "none";
defparam \Instruction_IF[22]~I .oe_power_up = "low";
defparam \Instruction_IF[22]~I .oe_register_mode = "none";
defparam \Instruction_IF[22]~I .oe_sync_reset = "none";
defparam \Instruction_IF[22]~I .operation_mode = "output";
defparam \Instruction_IF[22]~I .output_async_reset = "none";
defparam \Instruction_IF[22]~I .output_power_up = "low";
defparam \Instruction_IF[22]~I .output_register_mode = "none";
defparam \Instruction_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[23]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[23]));
// synopsys translate_off
defparam \Instruction_IF[23]~I .input_async_reset = "none";
defparam \Instruction_IF[23]~I .input_power_up = "low";
defparam \Instruction_IF[23]~I .input_register_mode = "none";
defparam \Instruction_IF[23]~I .input_sync_reset = "none";
defparam \Instruction_IF[23]~I .oe_async_reset = "none";
defparam \Instruction_IF[23]~I .oe_power_up = "low";
defparam \Instruction_IF[23]~I .oe_register_mode = "none";
defparam \Instruction_IF[23]~I .oe_sync_reset = "none";
defparam \Instruction_IF[23]~I .operation_mode = "output";
defparam \Instruction_IF[23]~I .output_async_reset = "none";
defparam \Instruction_IF[23]~I .output_power_up = "low";
defparam \Instruction_IF[23]~I .output_register_mode = "none";
defparam \Instruction_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[24]));
// synopsys translate_off
defparam \Instruction_IF[24]~I .input_async_reset = "none";
defparam \Instruction_IF[24]~I .input_power_up = "low";
defparam \Instruction_IF[24]~I .input_register_mode = "none";
defparam \Instruction_IF[24]~I .input_sync_reset = "none";
defparam \Instruction_IF[24]~I .oe_async_reset = "none";
defparam \Instruction_IF[24]~I .oe_power_up = "low";
defparam \Instruction_IF[24]~I .oe_register_mode = "none";
defparam \Instruction_IF[24]~I .oe_sync_reset = "none";
defparam \Instruction_IF[24]~I .operation_mode = "output";
defparam \Instruction_IF[24]~I .output_async_reset = "none";
defparam \Instruction_IF[24]~I .output_power_up = "low";
defparam \Instruction_IF[24]~I .output_register_mode = "none";
defparam \Instruction_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[25]));
// synopsys translate_off
defparam \Instruction_IF[25]~I .input_async_reset = "none";
defparam \Instruction_IF[25]~I .input_power_up = "low";
defparam \Instruction_IF[25]~I .input_register_mode = "none";
defparam \Instruction_IF[25]~I .input_sync_reset = "none";
defparam \Instruction_IF[25]~I .oe_async_reset = "none";
defparam \Instruction_IF[25]~I .oe_power_up = "low";
defparam \Instruction_IF[25]~I .oe_register_mode = "none";
defparam \Instruction_IF[25]~I .oe_sync_reset = "none";
defparam \Instruction_IF[25]~I .operation_mode = "output";
defparam \Instruction_IF[25]~I .output_async_reset = "none";
defparam \Instruction_IF[25]~I .output_power_up = "low";
defparam \Instruction_IF[25]~I .output_register_mode = "none";
defparam \Instruction_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[26]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[26]));
// synopsys translate_off
defparam \Instruction_IF[26]~I .input_async_reset = "none";
defparam \Instruction_IF[26]~I .input_power_up = "low";
defparam \Instruction_IF[26]~I .input_register_mode = "none";
defparam \Instruction_IF[26]~I .input_sync_reset = "none";
defparam \Instruction_IF[26]~I .oe_async_reset = "none";
defparam \Instruction_IF[26]~I .oe_power_up = "low";
defparam \Instruction_IF[26]~I .oe_register_mode = "none";
defparam \Instruction_IF[26]~I .oe_sync_reset = "none";
defparam \Instruction_IF[26]~I .operation_mode = "output";
defparam \Instruction_IF[26]~I .output_async_reset = "none";
defparam \Instruction_IF[26]~I .output_power_up = "low";
defparam \Instruction_IF[26]~I .output_register_mode = "none";
defparam \Instruction_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[27]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[27]));
// synopsys translate_off
defparam \Instruction_IF[27]~I .input_async_reset = "none";
defparam \Instruction_IF[27]~I .input_power_up = "low";
defparam \Instruction_IF[27]~I .input_register_mode = "none";
defparam \Instruction_IF[27]~I .input_sync_reset = "none";
defparam \Instruction_IF[27]~I .oe_async_reset = "none";
defparam \Instruction_IF[27]~I .oe_power_up = "low";
defparam \Instruction_IF[27]~I .oe_register_mode = "none";
defparam \Instruction_IF[27]~I .oe_sync_reset = "none";
defparam \Instruction_IF[27]~I .operation_mode = "output";
defparam \Instruction_IF[27]~I .output_async_reset = "none";
defparam \Instruction_IF[27]~I .output_power_up = "low";
defparam \Instruction_IF[27]~I .output_register_mode = "none";
defparam \Instruction_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[28]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[28]));
// synopsys translate_off
defparam \Instruction_IF[28]~I .input_async_reset = "none";
defparam \Instruction_IF[28]~I .input_power_up = "low";
defparam \Instruction_IF[28]~I .input_register_mode = "none";
defparam \Instruction_IF[28]~I .input_sync_reset = "none";
defparam \Instruction_IF[28]~I .oe_async_reset = "none";
defparam \Instruction_IF[28]~I .oe_power_up = "low";
defparam \Instruction_IF[28]~I .oe_register_mode = "none";
defparam \Instruction_IF[28]~I .oe_sync_reset = "none";
defparam \Instruction_IF[28]~I .operation_mode = "output";
defparam \Instruction_IF[28]~I .output_async_reset = "none";
defparam \Instruction_IF[28]~I .output_power_up = "low";
defparam \Instruction_IF[28]~I .output_register_mode = "none";
defparam \Instruction_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[29]));
// synopsys translate_off
defparam \Instruction_IF[29]~I .input_async_reset = "none";
defparam \Instruction_IF[29]~I .input_power_up = "low";
defparam \Instruction_IF[29]~I .input_register_mode = "none";
defparam \Instruction_IF[29]~I .input_sync_reset = "none";
defparam \Instruction_IF[29]~I .oe_async_reset = "none";
defparam \Instruction_IF[29]~I .oe_power_up = "low";
defparam \Instruction_IF[29]~I .oe_register_mode = "none";
defparam \Instruction_IF[29]~I .oe_sync_reset = "none";
defparam \Instruction_IF[29]~I .operation_mode = "output";
defparam \Instruction_IF[29]~I .output_async_reset = "none";
defparam \Instruction_IF[29]~I .output_power_up = "low";
defparam \Instruction_IF[29]~I .output_register_mode = "none";
defparam \Instruction_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[30]));
// synopsys translate_off
defparam \Instruction_IF[30]~I .input_async_reset = "none";
defparam \Instruction_IF[30]~I .input_power_up = "low";
defparam \Instruction_IF[30]~I .input_register_mode = "none";
defparam \Instruction_IF[30]~I .input_sync_reset = "none";
defparam \Instruction_IF[30]~I .oe_async_reset = "none";
defparam \Instruction_IF[30]~I .oe_power_up = "low";
defparam \Instruction_IF[30]~I .oe_register_mode = "none";
defparam \Instruction_IF[30]~I .oe_sync_reset = "none";
defparam \Instruction_IF[30]~I .operation_mode = "output";
defparam \Instruction_IF[30]~I .output_async_reset = "none";
defparam \Instruction_IF[30]~I .output_power_up = "low";
defparam \Instruction_IF[30]~I .output_register_mode = "none";
defparam \Instruction_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[31]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[31]));
// synopsys translate_off
defparam \Instruction_IF[31]~I .input_async_reset = "none";
defparam \Instruction_IF[31]~I .input_power_up = "low";
defparam \Instruction_IF[31]~I .input_register_mode = "none";
defparam \Instruction_IF[31]~I .input_sync_reset = "none";
defparam \Instruction_IF[31]~I .oe_async_reset = "none";
defparam \Instruction_IF[31]~I .oe_power_up = "low";
defparam \Instruction_IF[31]~I .oe_register_mode = "none";
defparam \Instruction_IF[31]~I .oe_sync_reset = "none";
defparam \Instruction_IF[31]~I .operation_mode = "output";
defparam \Instruction_IF[31]~I .output_async_reset = "none";
defparam \Instruction_IF[31]~I .output_power_up = "low";
defparam \Instruction_IF[31]~I .output_register_mode = "none";
defparam \Instruction_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[0]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[0]));
// synopsys translate_off
defparam \Next_PC_IF[0]~I .input_async_reset = "none";
defparam \Next_PC_IF[0]~I .input_power_up = "low";
defparam \Next_PC_IF[0]~I .input_register_mode = "none";
defparam \Next_PC_IF[0]~I .input_sync_reset = "none";
defparam \Next_PC_IF[0]~I .oe_async_reset = "none";
defparam \Next_PC_IF[0]~I .oe_power_up = "low";
defparam \Next_PC_IF[0]~I .oe_register_mode = "none";
defparam \Next_PC_IF[0]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[0]~I .operation_mode = "output";
defparam \Next_PC_IF[0]~I .output_async_reset = "none";
defparam \Next_PC_IF[0]~I .output_power_up = "low";
defparam \Next_PC_IF[0]~I .output_register_mode = "none";
defparam \Next_PC_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[1]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[1]));
// synopsys translate_off
defparam \Next_PC_IF[1]~I .input_async_reset = "none";
defparam \Next_PC_IF[1]~I .input_power_up = "low";
defparam \Next_PC_IF[1]~I .input_register_mode = "none";
defparam \Next_PC_IF[1]~I .input_sync_reset = "none";
defparam \Next_PC_IF[1]~I .oe_async_reset = "none";
defparam \Next_PC_IF[1]~I .oe_power_up = "low";
defparam \Next_PC_IF[1]~I .oe_register_mode = "none";
defparam \Next_PC_IF[1]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[1]~I .operation_mode = "output";
defparam \Next_PC_IF[1]~I .output_async_reset = "none";
defparam \Next_PC_IF[1]~I .output_power_up = "low";
defparam \Next_PC_IF[1]~I .output_register_mode = "none";
defparam \Next_PC_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[2]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[2]));
// synopsys translate_off
defparam \Next_PC_IF[2]~I .input_async_reset = "none";
defparam \Next_PC_IF[2]~I .input_power_up = "low";
defparam \Next_PC_IF[2]~I .input_register_mode = "none";
defparam \Next_PC_IF[2]~I .input_sync_reset = "none";
defparam \Next_PC_IF[2]~I .oe_async_reset = "none";
defparam \Next_PC_IF[2]~I .oe_power_up = "low";
defparam \Next_PC_IF[2]~I .oe_register_mode = "none";
defparam \Next_PC_IF[2]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[2]~I .operation_mode = "output";
defparam \Next_PC_IF[2]~I .output_async_reset = "none";
defparam \Next_PC_IF[2]~I .output_power_up = "low";
defparam \Next_PC_IF[2]~I .output_register_mode = "none";
defparam \Next_PC_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[3]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[3]));
// synopsys translate_off
defparam \Next_PC_IF[3]~I .input_async_reset = "none";
defparam \Next_PC_IF[3]~I .input_power_up = "low";
defparam \Next_PC_IF[3]~I .input_register_mode = "none";
defparam \Next_PC_IF[3]~I .input_sync_reset = "none";
defparam \Next_PC_IF[3]~I .oe_async_reset = "none";
defparam \Next_PC_IF[3]~I .oe_power_up = "low";
defparam \Next_PC_IF[3]~I .oe_register_mode = "none";
defparam \Next_PC_IF[3]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[3]~I .operation_mode = "output";
defparam \Next_PC_IF[3]~I .output_async_reset = "none";
defparam \Next_PC_IF[3]~I .output_power_up = "low";
defparam \Next_PC_IF[3]~I .output_register_mode = "none";
defparam \Next_PC_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[4]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[4]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[4]));
// synopsys translate_off
defparam \Next_PC_IF[4]~I .input_async_reset = "none";
defparam \Next_PC_IF[4]~I .input_power_up = "low";
defparam \Next_PC_IF[4]~I .input_register_mode = "none";
defparam \Next_PC_IF[4]~I .input_sync_reset = "none";
defparam \Next_PC_IF[4]~I .oe_async_reset = "none";
defparam \Next_PC_IF[4]~I .oe_power_up = "low";
defparam \Next_PC_IF[4]~I .oe_register_mode = "none";
defparam \Next_PC_IF[4]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[4]~I .operation_mode = "output";
defparam \Next_PC_IF[4]~I .output_async_reset = "none";
defparam \Next_PC_IF[4]~I .output_power_up = "low";
defparam \Next_PC_IF[4]~I .output_register_mode = "none";
defparam \Next_PC_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[5]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[5]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[5]));
// synopsys translate_off
defparam \Next_PC_IF[5]~I .input_async_reset = "none";
defparam \Next_PC_IF[5]~I .input_power_up = "low";
defparam \Next_PC_IF[5]~I .input_register_mode = "none";
defparam \Next_PC_IF[5]~I .input_sync_reset = "none";
defparam \Next_PC_IF[5]~I .oe_async_reset = "none";
defparam \Next_PC_IF[5]~I .oe_power_up = "low";
defparam \Next_PC_IF[5]~I .oe_register_mode = "none";
defparam \Next_PC_IF[5]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[5]~I .operation_mode = "output";
defparam \Next_PC_IF[5]~I .output_async_reset = "none";
defparam \Next_PC_IF[5]~I .output_power_up = "low";
defparam \Next_PC_IF[5]~I .output_register_mode = "none";
defparam \Next_PC_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[6]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[6]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[6]));
// synopsys translate_off
defparam \Next_PC_IF[6]~I .input_async_reset = "none";
defparam \Next_PC_IF[6]~I .input_power_up = "low";
defparam \Next_PC_IF[6]~I .input_register_mode = "none";
defparam \Next_PC_IF[6]~I .input_sync_reset = "none";
defparam \Next_PC_IF[6]~I .oe_async_reset = "none";
defparam \Next_PC_IF[6]~I .oe_power_up = "low";
defparam \Next_PC_IF[6]~I .oe_register_mode = "none";
defparam \Next_PC_IF[6]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[6]~I .operation_mode = "output";
defparam \Next_PC_IF[6]~I .output_async_reset = "none";
defparam \Next_PC_IF[6]~I .output_power_up = "low";
defparam \Next_PC_IF[6]~I .output_register_mode = "none";
defparam \Next_PC_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[7]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[7]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[7]));
// synopsys translate_off
defparam \Next_PC_IF[7]~I .input_async_reset = "none";
defparam \Next_PC_IF[7]~I .input_power_up = "low";
defparam \Next_PC_IF[7]~I .input_register_mode = "none";
defparam \Next_PC_IF[7]~I .input_sync_reset = "none";
defparam \Next_PC_IF[7]~I .oe_async_reset = "none";
defparam \Next_PC_IF[7]~I .oe_power_up = "low";
defparam \Next_PC_IF[7]~I .oe_register_mode = "none";
defparam \Next_PC_IF[7]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[7]~I .operation_mode = "output";
defparam \Next_PC_IF[7]~I .output_async_reset = "none";
defparam \Next_PC_IF[7]~I .output_power_up = "low";
defparam \Next_PC_IF[7]~I .output_register_mode = "none";
defparam \Next_PC_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[8]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[8]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[8]));
// synopsys translate_off
defparam \Next_PC_IF[8]~I .input_async_reset = "none";
defparam \Next_PC_IF[8]~I .input_power_up = "low";
defparam \Next_PC_IF[8]~I .input_register_mode = "none";
defparam \Next_PC_IF[8]~I .input_sync_reset = "none";
defparam \Next_PC_IF[8]~I .oe_async_reset = "none";
defparam \Next_PC_IF[8]~I .oe_power_up = "low";
defparam \Next_PC_IF[8]~I .oe_register_mode = "none";
defparam \Next_PC_IF[8]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[8]~I .operation_mode = "output";
defparam \Next_PC_IF[8]~I .output_async_reset = "none";
defparam \Next_PC_IF[8]~I .output_power_up = "low";
defparam \Next_PC_IF[8]~I .output_register_mode = "none";
defparam \Next_PC_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[9]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[9]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[9]));
// synopsys translate_off
defparam \Next_PC_IF[9]~I .input_async_reset = "none";
defparam \Next_PC_IF[9]~I .input_power_up = "low";
defparam \Next_PC_IF[9]~I .input_register_mode = "none";
defparam \Next_PC_IF[9]~I .input_sync_reset = "none";
defparam \Next_PC_IF[9]~I .oe_async_reset = "none";
defparam \Next_PC_IF[9]~I .oe_power_up = "low";
defparam \Next_PC_IF[9]~I .oe_register_mode = "none";
defparam \Next_PC_IF[9]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[9]~I .operation_mode = "output";
defparam \Next_PC_IF[9]~I .output_async_reset = "none";
defparam \Next_PC_IF[9]~I .output_power_up = "low";
defparam \Next_PC_IF[9]~I .output_register_mode = "none";
defparam \Next_PC_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[10]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[10]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[10]));
// synopsys translate_off
defparam \Next_PC_IF[10]~I .input_async_reset = "none";
defparam \Next_PC_IF[10]~I .input_power_up = "low";
defparam \Next_PC_IF[10]~I .input_register_mode = "none";
defparam \Next_PC_IF[10]~I .input_sync_reset = "none";
defparam \Next_PC_IF[10]~I .oe_async_reset = "none";
defparam \Next_PC_IF[10]~I .oe_power_up = "low";
defparam \Next_PC_IF[10]~I .oe_register_mode = "none";
defparam \Next_PC_IF[10]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[10]~I .operation_mode = "output";
defparam \Next_PC_IF[10]~I .output_async_reset = "none";
defparam \Next_PC_IF[10]~I .output_power_up = "low";
defparam \Next_PC_IF[10]~I .output_register_mode = "none";
defparam \Next_PC_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[11]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[11]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[11]));
// synopsys translate_off
defparam \Next_PC_IF[11]~I .input_async_reset = "none";
defparam \Next_PC_IF[11]~I .input_power_up = "low";
defparam \Next_PC_IF[11]~I .input_register_mode = "none";
defparam \Next_PC_IF[11]~I .input_sync_reset = "none";
defparam \Next_PC_IF[11]~I .oe_async_reset = "none";
defparam \Next_PC_IF[11]~I .oe_power_up = "low";
defparam \Next_PC_IF[11]~I .oe_register_mode = "none";
defparam \Next_PC_IF[11]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[11]~I .operation_mode = "output";
defparam \Next_PC_IF[11]~I .output_async_reset = "none";
defparam \Next_PC_IF[11]~I .output_power_up = "low";
defparam \Next_PC_IF[11]~I .output_register_mode = "none";
defparam \Next_PC_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[12]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[12]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[12]));
// synopsys translate_off
defparam \Next_PC_IF[12]~I .input_async_reset = "none";
defparam \Next_PC_IF[12]~I .input_power_up = "low";
defparam \Next_PC_IF[12]~I .input_register_mode = "none";
defparam \Next_PC_IF[12]~I .input_sync_reset = "none";
defparam \Next_PC_IF[12]~I .oe_async_reset = "none";
defparam \Next_PC_IF[12]~I .oe_power_up = "low";
defparam \Next_PC_IF[12]~I .oe_register_mode = "none";
defparam \Next_PC_IF[12]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[12]~I .operation_mode = "output";
defparam \Next_PC_IF[12]~I .output_async_reset = "none";
defparam \Next_PC_IF[12]~I .output_power_up = "low";
defparam \Next_PC_IF[12]~I .output_register_mode = "none";
defparam \Next_PC_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[13]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[13]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[13]));
// synopsys translate_off
defparam \Next_PC_IF[13]~I .input_async_reset = "none";
defparam \Next_PC_IF[13]~I .input_power_up = "low";
defparam \Next_PC_IF[13]~I .input_register_mode = "none";
defparam \Next_PC_IF[13]~I .input_sync_reset = "none";
defparam \Next_PC_IF[13]~I .oe_async_reset = "none";
defparam \Next_PC_IF[13]~I .oe_power_up = "low";
defparam \Next_PC_IF[13]~I .oe_register_mode = "none";
defparam \Next_PC_IF[13]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[13]~I .operation_mode = "output";
defparam \Next_PC_IF[13]~I .output_async_reset = "none";
defparam \Next_PC_IF[13]~I .output_power_up = "low";
defparam \Next_PC_IF[13]~I .output_register_mode = "none";
defparam \Next_PC_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[14]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[14]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[14]));
// synopsys translate_off
defparam \Next_PC_IF[14]~I .input_async_reset = "none";
defparam \Next_PC_IF[14]~I .input_power_up = "low";
defparam \Next_PC_IF[14]~I .input_register_mode = "none";
defparam \Next_PC_IF[14]~I .input_sync_reset = "none";
defparam \Next_PC_IF[14]~I .oe_async_reset = "none";
defparam \Next_PC_IF[14]~I .oe_power_up = "low";
defparam \Next_PC_IF[14]~I .oe_register_mode = "none";
defparam \Next_PC_IF[14]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[14]~I .operation_mode = "output";
defparam \Next_PC_IF[14]~I .output_async_reset = "none";
defparam \Next_PC_IF[14]~I .output_power_up = "low";
defparam \Next_PC_IF[14]~I .output_register_mode = "none";
defparam \Next_PC_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[15]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[15]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[15]));
// synopsys translate_off
defparam \Next_PC_IF[15]~I .input_async_reset = "none";
defparam \Next_PC_IF[15]~I .input_power_up = "low";
defparam \Next_PC_IF[15]~I .input_register_mode = "none";
defparam \Next_PC_IF[15]~I .input_sync_reset = "none";
defparam \Next_PC_IF[15]~I .oe_async_reset = "none";
defparam \Next_PC_IF[15]~I .oe_power_up = "low";
defparam \Next_PC_IF[15]~I .oe_register_mode = "none";
defparam \Next_PC_IF[15]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[15]~I .operation_mode = "output";
defparam \Next_PC_IF[15]~I .output_async_reset = "none";
defparam \Next_PC_IF[15]~I .output_power_up = "low";
defparam \Next_PC_IF[15]~I .output_register_mode = "none";
defparam \Next_PC_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[16]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[16]));
// synopsys translate_off
defparam \Next_PC_IF[16]~I .input_async_reset = "none";
defparam \Next_PC_IF[16]~I .input_power_up = "low";
defparam \Next_PC_IF[16]~I .input_register_mode = "none";
defparam \Next_PC_IF[16]~I .input_sync_reset = "none";
defparam \Next_PC_IF[16]~I .oe_async_reset = "none";
defparam \Next_PC_IF[16]~I .oe_power_up = "low";
defparam \Next_PC_IF[16]~I .oe_register_mode = "none";
defparam \Next_PC_IF[16]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[16]~I .operation_mode = "output";
defparam \Next_PC_IF[16]~I .output_async_reset = "none";
defparam \Next_PC_IF[16]~I .output_power_up = "low";
defparam \Next_PC_IF[16]~I .output_register_mode = "none";
defparam \Next_PC_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[17]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[17]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[17]));
// synopsys translate_off
defparam \Next_PC_IF[17]~I .input_async_reset = "none";
defparam \Next_PC_IF[17]~I .input_power_up = "low";
defparam \Next_PC_IF[17]~I .input_register_mode = "none";
defparam \Next_PC_IF[17]~I .input_sync_reset = "none";
defparam \Next_PC_IF[17]~I .oe_async_reset = "none";
defparam \Next_PC_IF[17]~I .oe_power_up = "low";
defparam \Next_PC_IF[17]~I .oe_register_mode = "none";
defparam \Next_PC_IF[17]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[17]~I .operation_mode = "output";
defparam \Next_PC_IF[17]~I .output_async_reset = "none";
defparam \Next_PC_IF[17]~I .output_power_up = "low";
defparam \Next_PC_IF[17]~I .output_register_mode = "none";
defparam \Next_PC_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[18]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[18]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[18]));
// synopsys translate_off
defparam \Next_PC_IF[18]~I .input_async_reset = "none";
defparam \Next_PC_IF[18]~I .input_power_up = "low";
defparam \Next_PC_IF[18]~I .input_register_mode = "none";
defparam \Next_PC_IF[18]~I .input_sync_reset = "none";
defparam \Next_PC_IF[18]~I .oe_async_reset = "none";
defparam \Next_PC_IF[18]~I .oe_power_up = "low";
defparam \Next_PC_IF[18]~I .oe_register_mode = "none";
defparam \Next_PC_IF[18]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[18]~I .operation_mode = "output";
defparam \Next_PC_IF[18]~I .output_async_reset = "none";
defparam \Next_PC_IF[18]~I .output_power_up = "low";
defparam \Next_PC_IF[18]~I .output_register_mode = "none";
defparam \Next_PC_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[19]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[19]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[19]));
// synopsys translate_off
defparam \Next_PC_IF[19]~I .input_async_reset = "none";
defparam \Next_PC_IF[19]~I .input_power_up = "low";
defparam \Next_PC_IF[19]~I .input_register_mode = "none";
defparam \Next_PC_IF[19]~I .input_sync_reset = "none";
defparam \Next_PC_IF[19]~I .oe_async_reset = "none";
defparam \Next_PC_IF[19]~I .oe_power_up = "low";
defparam \Next_PC_IF[19]~I .oe_register_mode = "none";
defparam \Next_PC_IF[19]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[19]~I .operation_mode = "output";
defparam \Next_PC_IF[19]~I .output_async_reset = "none";
defparam \Next_PC_IF[19]~I .output_power_up = "low";
defparam \Next_PC_IF[19]~I .output_register_mode = "none";
defparam \Next_PC_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[20]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[20]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[20]));
// synopsys translate_off
defparam \Next_PC_IF[20]~I .input_async_reset = "none";
defparam \Next_PC_IF[20]~I .input_power_up = "low";
defparam \Next_PC_IF[20]~I .input_register_mode = "none";
defparam \Next_PC_IF[20]~I .input_sync_reset = "none";
defparam \Next_PC_IF[20]~I .oe_async_reset = "none";
defparam \Next_PC_IF[20]~I .oe_power_up = "low";
defparam \Next_PC_IF[20]~I .oe_register_mode = "none";
defparam \Next_PC_IF[20]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[20]~I .operation_mode = "output";
defparam \Next_PC_IF[20]~I .output_async_reset = "none";
defparam \Next_PC_IF[20]~I .output_power_up = "low";
defparam \Next_PC_IF[20]~I .output_register_mode = "none";
defparam \Next_PC_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[21]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[21]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[21]));
// synopsys translate_off
defparam \Next_PC_IF[21]~I .input_async_reset = "none";
defparam \Next_PC_IF[21]~I .input_power_up = "low";
defparam \Next_PC_IF[21]~I .input_register_mode = "none";
defparam \Next_PC_IF[21]~I .input_sync_reset = "none";
defparam \Next_PC_IF[21]~I .oe_async_reset = "none";
defparam \Next_PC_IF[21]~I .oe_power_up = "low";
defparam \Next_PC_IF[21]~I .oe_register_mode = "none";
defparam \Next_PC_IF[21]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[21]~I .operation_mode = "output";
defparam \Next_PC_IF[21]~I .output_async_reset = "none";
defparam \Next_PC_IF[21]~I .output_power_up = "low";
defparam \Next_PC_IF[21]~I .output_register_mode = "none";
defparam \Next_PC_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[22]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[22]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[22]));
// synopsys translate_off
defparam \Next_PC_IF[22]~I .input_async_reset = "none";
defparam \Next_PC_IF[22]~I .input_power_up = "low";
defparam \Next_PC_IF[22]~I .input_register_mode = "none";
defparam \Next_PC_IF[22]~I .input_sync_reset = "none";
defparam \Next_PC_IF[22]~I .oe_async_reset = "none";
defparam \Next_PC_IF[22]~I .oe_power_up = "low";
defparam \Next_PC_IF[22]~I .oe_register_mode = "none";
defparam \Next_PC_IF[22]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[22]~I .operation_mode = "output";
defparam \Next_PC_IF[22]~I .output_async_reset = "none";
defparam \Next_PC_IF[22]~I .output_power_up = "low";
defparam \Next_PC_IF[22]~I .output_register_mode = "none";
defparam \Next_PC_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[23]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[23]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[23]));
// synopsys translate_off
defparam \Next_PC_IF[23]~I .input_async_reset = "none";
defparam \Next_PC_IF[23]~I .input_power_up = "low";
defparam \Next_PC_IF[23]~I .input_register_mode = "none";
defparam \Next_PC_IF[23]~I .input_sync_reset = "none";
defparam \Next_PC_IF[23]~I .oe_async_reset = "none";
defparam \Next_PC_IF[23]~I .oe_power_up = "low";
defparam \Next_PC_IF[23]~I .oe_register_mode = "none";
defparam \Next_PC_IF[23]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[23]~I .operation_mode = "output";
defparam \Next_PC_IF[23]~I .output_async_reset = "none";
defparam \Next_PC_IF[23]~I .output_power_up = "low";
defparam \Next_PC_IF[23]~I .output_register_mode = "none";
defparam \Next_PC_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[24]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[24]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[24]));
// synopsys translate_off
defparam \Next_PC_IF[24]~I .input_async_reset = "none";
defparam \Next_PC_IF[24]~I .input_power_up = "low";
defparam \Next_PC_IF[24]~I .input_register_mode = "none";
defparam \Next_PC_IF[24]~I .input_sync_reset = "none";
defparam \Next_PC_IF[24]~I .oe_async_reset = "none";
defparam \Next_PC_IF[24]~I .oe_power_up = "low";
defparam \Next_PC_IF[24]~I .oe_register_mode = "none";
defparam \Next_PC_IF[24]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[24]~I .operation_mode = "output";
defparam \Next_PC_IF[24]~I .output_async_reset = "none";
defparam \Next_PC_IF[24]~I .output_power_up = "low";
defparam \Next_PC_IF[24]~I .output_register_mode = "none";
defparam \Next_PC_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[25]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[25]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[25]));
// synopsys translate_off
defparam \Next_PC_IF[25]~I .input_async_reset = "none";
defparam \Next_PC_IF[25]~I .input_power_up = "low";
defparam \Next_PC_IF[25]~I .input_register_mode = "none";
defparam \Next_PC_IF[25]~I .input_sync_reset = "none";
defparam \Next_PC_IF[25]~I .oe_async_reset = "none";
defparam \Next_PC_IF[25]~I .oe_power_up = "low";
defparam \Next_PC_IF[25]~I .oe_register_mode = "none";
defparam \Next_PC_IF[25]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[25]~I .operation_mode = "output";
defparam \Next_PC_IF[25]~I .output_async_reset = "none";
defparam \Next_PC_IF[25]~I .output_power_up = "low";
defparam \Next_PC_IF[25]~I .output_register_mode = "none";
defparam \Next_PC_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[26]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[26]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[26]));
// synopsys translate_off
defparam \Next_PC_IF[26]~I .input_async_reset = "none";
defparam \Next_PC_IF[26]~I .input_power_up = "low";
defparam \Next_PC_IF[26]~I .input_register_mode = "none";
defparam \Next_PC_IF[26]~I .input_sync_reset = "none";
defparam \Next_PC_IF[26]~I .oe_async_reset = "none";
defparam \Next_PC_IF[26]~I .oe_power_up = "low";
defparam \Next_PC_IF[26]~I .oe_register_mode = "none";
defparam \Next_PC_IF[26]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[26]~I .operation_mode = "output";
defparam \Next_PC_IF[26]~I .output_async_reset = "none";
defparam \Next_PC_IF[26]~I .output_power_up = "low";
defparam \Next_PC_IF[26]~I .output_register_mode = "none";
defparam \Next_PC_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[27]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[27]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[27]));
// synopsys translate_off
defparam \Next_PC_IF[27]~I .input_async_reset = "none";
defparam \Next_PC_IF[27]~I .input_power_up = "low";
defparam \Next_PC_IF[27]~I .input_register_mode = "none";
defparam \Next_PC_IF[27]~I .input_sync_reset = "none";
defparam \Next_PC_IF[27]~I .oe_async_reset = "none";
defparam \Next_PC_IF[27]~I .oe_power_up = "low";
defparam \Next_PC_IF[27]~I .oe_register_mode = "none";
defparam \Next_PC_IF[27]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[27]~I .operation_mode = "output";
defparam \Next_PC_IF[27]~I .output_async_reset = "none";
defparam \Next_PC_IF[27]~I .output_power_up = "low";
defparam \Next_PC_IF[27]~I .output_register_mode = "none";
defparam \Next_PC_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[28]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[28]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[28]));
// synopsys translate_off
defparam \Next_PC_IF[28]~I .input_async_reset = "none";
defparam \Next_PC_IF[28]~I .input_power_up = "low";
defparam \Next_PC_IF[28]~I .input_register_mode = "none";
defparam \Next_PC_IF[28]~I .input_sync_reset = "none";
defparam \Next_PC_IF[28]~I .oe_async_reset = "none";
defparam \Next_PC_IF[28]~I .oe_power_up = "low";
defparam \Next_PC_IF[28]~I .oe_register_mode = "none";
defparam \Next_PC_IF[28]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[28]~I .operation_mode = "output";
defparam \Next_PC_IF[28]~I .output_async_reset = "none";
defparam \Next_PC_IF[28]~I .output_power_up = "low";
defparam \Next_PC_IF[28]~I .output_register_mode = "none";
defparam \Next_PC_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[29]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[29]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[29]));
// synopsys translate_off
defparam \Next_PC_IF[29]~I .input_async_reset = "none";
defparam \Next_PC_IF[29]~I .input_power_up = "low";
defparam \Next_PC_IF[29]~I .input_register_mode = "none";
defparam \Next_PC_IF[29]~I .input_sync_reset = "none";
defparam \Next_PC_IF[29]~I .oe_async_reset = "none";
defparam \Next_PC_IF[29]~I .oe_power_up = "low";
defparam \Next_PC_IF[29]~I .oe_register_mode = "none";
defparam \Next_PC_IF[29]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[29]~I .operation_mode = "output";
defparam \Next_PC_IF[29]~I .output_async_reset = "none";
defparam \Next_PC_IF[29]~I .output_power_up = "low";
defparam \Next_PC_IF[29]~I .output_register_mode = "none";
defparam \Next_PC_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[30]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[30]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[30]));
// synopsys translate_off
defparam \Next_PC_IF[30]~I .input_async_reset = "none";
defparam \Next_PC_IF[30]~I .input_power_up = "low";
defparam \Next_PC_IF[30]~I .input_register_mode = "none";
defparam \Next_PC_IF[30]~I .input_sync_reset = "none";
defparam \Next_PC_IF[30]~I .oe_async_reset = "none";
defparam \Next_PC_IF[30]~I .oe_power_up = "low";
defparam \Next_PC_IF[30]~I .oe_register_mode = "none";
defparam \Next_PC_IF[30]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[30]~I .operation_mode = "output";
defparam \Next_PC_IF[30]~I .output_async_reset = "none";
defparam \Next_PC_IF[30]~I .output_power_up = "low";
defparam \Next_PC_IF[30]~I .output_register_mode = "none";
defparam \Next_PC_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[31]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[31]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[31]));
// synopsys translate_off
defparam \Next_PC_IF[31]~I .input_async_reset = "none";
defparam \Next_PC_IF[31]~I .input_power_up = "low";
defparam \Next_PC_IF[31]~I .input_register_mode = "none";
defparam \Next_PC_IF[31]~I .input_sync_reset = "none";
defparam \Next_PC_IF[31]~I .oe_async_reset = "none";
defparam \Next_PC_IF[31]~I .oe_power_up = "low";
defparam \Next_PC_IF[31]~I .oe_register_mode = "none";
defparam \Next_PC_IF[31]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[31]~I .operation_mode = "output";
defparam \Next_PC_IF[31]~I .output_async_reset = "none";
defparam \Next_PC_IF[31]~I .output_power_up = "low";
defparam \Next_PC_IF[31]~I .output_register_mode = "none";
defparam \Next_PC_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Enable~I (
	.datain(\EX_Forward_Unit|ID_Control_NOP~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Enable));
// synopsys translate_off
defparam \PC_Enable~I .input_async_reset = "none";
defparam \PC_Enable~I .input_power_up = "low";
defparam \PC_Enable~I .input_register_mode = "none";
defparam \PC_Enable~I .input_sync_reset = "none";
defparam \PC_Enable~I .oe_async_reset = "none";
defparam \PC_Enable~I .oe_power_up = "low";
defparam \PC_Enable~I .oe_register_mode = "none";
defparam \PC_Enable~I .oe_sync_reset = "none";
defparam \PC_Enable~I .operation_mode = "output";
defparam \PC_Enable~I .output_async_reset = "none";
defparam \PC_Enable~I .output_power_up = "low";
defparam \PC_Enable~I .output_register_mode = "none";
defparam \PC_Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[0]));
// synopsys translate_off
defparam \Instruction_ID[0]~I .input_async_reset = "none";
defparam \Instruction_ID[0]~I .input_power_up = "low";
defparam \Instruction_ID[0]~I .input_register_mode = "none";
defparam \Instruction_ID[0]~I .input_sync_reset = "none";
defparam \Instruction_ID[0]~I .oe_async_reset = "none";
defparam \Instruction_ID[0]~I .oe_power_up = "low";
defparam \Instruction_ID[0]~I .oe_register_mode = "none";
defparam \Instruction_ID[0]~I .oe_sync_reset = "none";
defparam \Instruction_ID[0]~I .operation_mode = "output";
defparam \Instruction_ID[0]~I .output_async_reset = "none";
defparam \Instruction_ID[0]~I .output_power_up = "low";
defparam \Instruction_ID[0]~I .output_register_mode = "none";
defparam \Instruction_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[1]));
// synopsys translate_off
defparam \Instruction_ID[1]~I .input_async_reset = "none";
defparam \Instruction_ID[1]~I .input_power_up = "low";
defparam \Instruction_ID[1]~I .input_register_mode = "none";
defparam \Instruction_ID[1]~I .input_sync_reset = "none";
defparam \Instruction_ID[1]~I .oe_async_reset = "none";
defparam \Instruction_ID[1]~I .oe_power_up = "low";
defparam \Instruction_ID[1]~I .oe_register_mode = "none";
defparam \Instruction_ID[1]~I .oe_sync_reset = "none";
defparam \Instruction_ID[1]~I .operation_mode = "output";
defparam \Instruction_ID[1]~I .output_async_reset = "none";
defparam \Instruction_ID[1]~I .output_power_up = "low";
defparam \Instruction_ID[1]~I .output_register_mode = "none";
defparam \Instruction_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[2]));
// synopsys translate_off
defparam \Instruction_ID[2]~I .input_async_reset = "none";
defparam \Instruction_ID[2]~I .input_power_up = "low";
defparam \Instruction_ID[2]~I .input_register_mode = "none";
defparam \Instruction_ID[2]~I .input_sync_reset = "none";
defparam \Instruction_ID[2]~I .oe_async_reset = "none";
defparam \Instruction_ID[2]~I .oe_power_up = "low";
defparam \Instruction_ID[2]~I .oe_register_mode = "none";
defparam \Instruction_ID[2]~I .oe_sync_reset = "none";
defparam \Instruction_ID[2]~I .operation_mode = "output";
defparam \Instruction_ID[2]~I .output_async_reset = "none";
defparam \Instruction_ID[2]~I .output_power_up = "low";
defparam \Instruction_ID[2]~I .output_register_mode = "none";
defparam \Instruction_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[3]));
// synopsys translate_off
defparam \Instruction_ID[3]~I .input_async_reset = "none";
defparam \Instruction_ID[3]~I .input_power_up = "low";
defparam \Instruction_ID[3]~I .input_register_mode = "none";
defparam \Instruction_ID[3]~I .input_sync_reset = "none";
defparam \Instruction_ID[3]~I .oe_async_reset = "none";
defparam \Instruction_ID[3]~I .oe_power_up = "low";
defparam \Instruction_ID[3]~I .oe_register_mode = "none";
defparam \Instruction_ID[3]~I .oe_sync_reset = "none";
defparam \Instruction_ID[3]~I .operation_mode = "output";
defparam \Instruction_ID[3]~I .output_async_reset = "none";
defparam \Instruction_ID[3]~I .output_power_up = "low";
defparam \Instruction_ID[3]~I .output_register_mode = "none";
defparam \Instruction_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[4]));
// synopsys translate_off
defparam \Instruction_ID[4]~I .input_async_reset = "none";
defparam \Instruction_ID[4]~I .input_power_up = "low";
defparam \Instruction_ID[4]~I .input_register_mode = "none";
defparam \Instruction_ID[4]~I .input_sync_reset = "none";
defparam \Instruction_ID[4]~I .oe_async_reset = "none";
defparam \Instruction_ID[4]~I .oe_power_up = "low";
defparam \Instruction_ID[4]~I .oe_register_mode = "none";
defparam \Instruction_ID[4]~I .oe_sync_reset = "none";
defparam \Instruction_ID[4]~I .operation_mode = "output";
defparam \Instruction_ID[4]~I .output_async_reset = "none";
defparam \Instruction_ID[4]~I .output_power_up = "low";
defparam \Instruction_ID[4]~I .output_register_mode = "none";
defparam \Instruction_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[5]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[5]));
// synopsys translate_off
defparam \Instruction_ID[5]~I .input_async_reset = "none";
defparam \Instruction_ID[5]~I .input_power_up = "low";
defparam \Instruction_ID[5]~I .input_register_mode = "none";
defparam \Instruction_ID[5]~I .input_sync_reset = "none";
defparam \Instruction_ID[5]~I .oe_async_reset = "none";
defparam \Instruction_ID[5]~I .oe_power_up = "low";
defparam \Instruction_ID[5]~I .oe_register_mode = "none";
defparam \Instruction_ID[5]~I .oe_sync_reset = "none";
defparam \Instruction_ID[5]~I .operation_mode = "output";
defparam \Instruction_ID[5]~I .output_async_reset = "none";
defparam \Instruction_ID[5]~I .output_power_up = "low";
defparam \Instruction_ID[5]~I .output_register_mode = "none";
defparam \Instruction_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[6]));
// synopsys translate_off
defparam \Instruction_ID[6]~I .input_async_reset = "none";
defparam \Instruction_ID[6]~I .input_power_up = "low";
defparam \Instruction_ID[6]~I .input_register_mode = "none";
defparam \Instruction_ID[6]~I .input_sync_reset = "none";
defparam \Instruction_ID[6]~I .oe_async_reset = "none";
defparam \Instruction_ID[6]~I .oe_power_up = "low";
defparam \Instruction_ID[6]~I .oe_register_mode = "none";
defparam \Instruction_ID[6]~I .oe_sync_reset = "none";
defparam \Instruction_ID[6]~I .operation_mode = "output";
defparam \Instruction_ID[6]~I .output_async_reset = "none";
defparam \Instruction_ID[6]~I .output_power_up = "low";
defparam \Instruction_ID[6]~I .output_register_mode = "none";
defparam \Instruction_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[7]));
// synopsys translate_off
defparam \Instruction_ID[7]~I .input_async_reset = "none";
defparam \Instruction_ID[7]~I .input_power_up = "low";
defparam \Instruction_ID[7]~I .input_register_mode = "none";
defparam \Instruction_ID[7]~I .input_sync_reset = "none";
defparam \Instruction_ID[7]~I .oe_async_reset = "none";
defparam \Instruction_ID[7]~I .oe_power_up = "low";
defparam \Instruction_ID[7]~I .oe_register_mode = "none";
defparam \Instruction_ID[7]~I .oe_sync_reset = "none";
defparam \Instruction_ID[7]~I .operation_mode = "output";
defparam \Instruction_ID[7]~I .output_async_reset = "none";
defparam \Instruction_ID[7]~I .output_power_up = "low";
defparam \Instruction_ID[7]~I .output_register_mode = "none";
defparam \Instruction_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[8]));
// synopsys translate_off
defparam \Instruction_ID[8]~I .input_async_reset = "none";
defparam \Instruction_ID[8]~I .input_power_up = "low";
defparam \Instruction_ID[8]~I .input_register_mode = "none";
defparam \Instruction_ID[8]~I .input_sync_reset = "none";
defparam \Instruction_ID[8]~I .oe_async_reset = "none";
defparam \Instruction_ID[8]~I .oe_power_up = "low";
defparam \Instruction_ID[8]~I .oe_register_mode = "none";
defparam \Instruction_ID[8]~I .oe_sync_reset = "none";
defparam \Instruction_ID[8]~I .operation_mode = "output";
defparam \Instruction_ID[8]~I .output_async_reset = "none";
defparam \Instruction_ID[8]~I .output_power_up = "low";
defparam \Instruction_ID[8]~I .output_register_mode = "none";
defparam \Instruction_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[9]));
// synopsys translate_off
defparam \Instruction_ID[9]~I .input_async_reset = "none";
defparam \Instruction_ID[9]~I .input_power_up = "low";
defparam \Instruction_ID[9]~I .input_register_mode = "none";
defparam \Instruction_ID[9]~I .input_sync_reset = "none";
defparam \Instruction_ID[9]~I .oe_async_reset = "none";
defparam \Instruction_ID[9]~I .oe_power_up = "low";
defparam \Instruction_ID[9]~I .oe_register_mode = "none";
defparam \Instruction_ID[9]~I .oe_sync_reset = "none";
defparam \Instruction_ID[9]~I .operation_mode = "output";
defparam \Instruction_ID[9]~I .output_async_reset = "none";
defparam \Instruction_ID[9]~I .output_power_up = "low";
defparam \Instruction_ID[9]~I .output_register_mode = "none";
defparam \Instruction_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[10]));
// synopsys translate_off
defparam \Instruction_ID[10]~I .input_async_reset = "none";
defparam \Instruction_ID[10]~I .input_power_up = "low";
defparam \Instruction_ID[10]~I .input_register_mode = "none";
defparam \Instruction_ID[10]~I .input_sync_reset = "none";
defparam \Instruction_ID[10]~I .oe_async_reset = "none";
defparam \Instruction_ID[10]~I .oe_power_up = "low";
defparam \Instruction_ID[10]~I .oe_register_mode = "none";
defparam \Instruction_ID[10]~I .oe_sync_reset = "none";
defparam \Instruction_ID[10]~I .operation_mode = "output";
defparam \Instruction_ID[10]~I .output_async_reset = "none";
defparam \Instruction_ID[10]~I .output_power_up = "low";
defparam \Instruction_ID[10]~I .output_register_mode = "none";
defparam \Instruction_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[11]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[11]));
// synopsys translate_off
defparam \Instruction_ID[11]~I .input_async_reset = "none";
defparam \Instruction_ID[11]~I .input_power_up = "low";
defparam \Instruction_ID[11]~I .input_register_mode = "none";
defparam \Instruction_ID[11]~I .input_sync_reset = "none";
defparam \Instruction_ID[11]~I .oe_async_reset = "none";
defparam \Instruction_ID[11]~I .oe_power_up = "low";
defparam \Instruction_ID[11]~I .oe_register_mode = "none";
defparam \Instruction_ID[11]~I .oe_sync_reset = "none";
defparam \Instruction_ID[11]~I .operation_mode = "output";
defparam \Instruction_ID[11]~I .output_async_reset = "none";
defparam \Instruction_ID[11]~I .output_power_up = "low";
defparam \Instruction_ID[11]~I .output_register_mode = "none";
defparam \Instruction_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[12]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[12]));
// synopsys translate_off
defparam \Instruction_ID[12]~I .input_async_reset = "none";
defparam \Instruction_ID[12]~I .input_power_up = "low";
defparam \Instruction_ID[12]~I .input_register_mode = "none";
defparam \Instruction_ID[12]~I .input_sync_reset = "none";
defparam \Instruction_ID[12]~I .oe_async_reset = "none";
defparam \Instruction_ID[12]~I .oe_power_up = "low";
defparam \Instruction_ID[12]~I .oe_register_mode = "none";
defparam \Instruction_ID[12]~I .oe_sync_reset = "none";
defparam \Instruction_ID[12]~I .operation_mode = "output";
defparam \Instruction_ID[12]~I .output_async_reset = "none";
defparam \Instruction_ID[12]~I .output_power_up = "low";
defparam \Instruction_ID[12]~I .output_register_mode = "none";
defparam \Instruction_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[13]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[13]));
// synopsys translate_off
defparam \Instruction_ID[13]~I .input_async_reset = "none";
defparam \Instruction_ID[13]~I .input_power_up = "low";
defparam \Instruction_ID[13]~I .input_register_mode = "none";
defparam \Instruction_ID[13]~I .input_sync_reset = "none";
defparam \Instruction_ID[13]~I .oe_async_reset = "none";
defparam \Instruction_ID[13]~I .oe_power_up = "low";
defparam \Instruction_ID[13]~I .oe_register_mode = "none";
defparam \Instruction_ID[13]~I .oe_sync_reset = "none";
defparam \Instruction_ID[13]~I .operation_mode = "output";
defparam \Instruction_ID[13]~I .output_async_reset = "none";
defparam \Instruction_ID[13]~I .output_power_up = "low";
defparam \Instruction_ID[13]~I .output_register_mode = "none";
defparam \Instruction_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[14]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[14]));
// synopsys translate_off
defparam \Instruction_ID[14]~I .input_async_reset = "none";
defparam \Instruction_ID[14]~I .input_power_up = "low";
defparam \Instruction_ID[14]~I .input_register_mode = "none";
defparam \Instruction_ID[14]~I .input_sync_reset = "none";
defparam \Instruction_ID[14]~I .oe_async_reset = "none";
defparam \Instruction_ID[14]~I .oe_power_up = "low";
defparam \Instruction_ID[14]~I .oe_register_mode = "none";
defparam \Instruction_ID[14]~I .oe_sync_reset = "none";
defparam \Instruction_ID[14]~I .operation_mode = "output";
defparam \Instruction_ID[14]~I .output_async_reset = "none";
defparam \Instruction_ID[14]~I .output_power_up = "low";
defparam \Instruction_ID[14]~I .output_register_mode = "none";
defparam \Instruction_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[15]));
// synopsys translate_off
defparam \Instruction_ID[15]~I .input_async_reset = "none";
defparam \Instruction_ID[15]~I .input_power_up = "low";
defparam \Instruction_ID[15]~I .input_register_mode = "none";
defparam \Instruction_ID[15]~I .input_sync_reset = "none";
defparam \Instruction_ID[15]~I .oe_async_reset = "none";
defparam \Instruction_ID[15]~I .oe_power_up = "low";
defparam \Instruction_ID[15]~I .oe_register_mode = "none";
defparam \Instruction_ID[15]~I .oe_sync_reset = "none";
defparam \Instruction_ID[15]~I .operation_mode = "output";
defparam \Instruction_ID[15]~I .output_async_reset = "none";
defparam \Instruction_ID[15]~I .output_power_up = "low";
defparam \Instruction_ID[15]~I .output_register_mode = "none";
defparam \Instruction_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[16]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[16]));
// synopsys translate_off
defparam \Instruction_ID[16]~I .input_async_reset = "none";
defparam \Instruction_ID[16]~I .input_power_up = "low";
defparam \Instruction_ID[16]~I .input_register_mode = "none";
defparam \Instruction_ID[16]~I .input_sync_reset = "none";
defparam \Instruction_ID[16]~I .oe_async_reset = "none";
defparam \Instruction_ID[16]~I .oe_power_up = "low";
defparam \Instruction_ID[16]~I .oe_register_mode = "none";
defparam \Instruction_ID[16]~I .oe_sync_reset = "none";
defparam \Instruction_ID[16]~I .operation_mode = "output";
defparam \Instruction_ID[16]~I .output_async_reset = "none";
defparam \Instruction_ID[16]~I .output_power_up = "low";
defparam \Instruction_ID[16]~I .output_register_mode = "none";
defparam \Instruction_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[17]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[17]));
// synopsys translate_off
defparam \Instruction_ID[17]~I .input_async_reset = "none";
defparam \Instruction_ID[17]~I .input_power_up = "low";
defparam \Instruction_ID[17]~I .input_register_mode = "none";
defparam \Instruction_ID[17]~I .input_sync_reset = "none";
defparam \Instruction_ID[17]~I .oe_async_reset = "none";
defparam \Instruction_ID[17]~I .oe_power_up = "low";
defparam \Instruction_ID[17]~I .oe_register_mode = "none";
defparam \Instruction_ID[17]~I .oe_sync_reset = "none";
defparam \Instruction_ID[17]~I .operation_mode = "output";
defparam \Instruction_ID[17]~I .output_async_reset = "none";
defparam \Instruction_ID[17]~I .output_power_up = "low";
defparam \Instruction_ID[17]~I .output_register_mode = "none";
defparam \Instruction_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[18]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[18]));
// synopsys translate_off
defparam \Instruction_ID[18]~I .input_async_reset = "none";
defparam \Instruction_ID[18]~I .input_power_up = "low";
defparam \Instruction_ID[18]~I .input_register_mode = "none";
defparam \Instruction_ID[18]~I .input_sync_reset = "none";
defparam \Instruction_ID[18]~I .oe_async_reset = "none";
defparam \Instruction_ID[18]~I .oe_power_up = "low";
defparam \Instruction_ID[18]~I .oe_register_mode = "none";
defparam \Instruction_ID[18]~I .oe_sync_reset = "none";
defparam \Instruction_ID[18]~I .operation_mode = "output";
defparam \Instruction_ID[18]~I .output_async_reset = "none";
defparam \Instruction_ID[18]~I .output_power_up = "low";
defparam \Instruction_ID[18]~I .output_register_mode = "none";
defparam \Instruction_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[19]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[19]));
// synopsys translate_off
defparam \Instruction_ID[19]~I .input_async_reset = "none";
defparam \Instruction_ID[19]~I .input_power_up = "low";
defparam \Instruction_ID[19]~I .input_register_mode = "none";
defparam \Instruction_ID[19]~I .input_sync_reset = "none";
defparam \Instruction_ID[19]~I .oe_async_reset = "none";
defparam \Instruction_ID[19]~I .oe_power_up = "low";
defparam \Instruction_ID[19]~I .oe_register_mode = "none";
defparam \Instruction_ID[19]~I .oe_sync_reset = "none";
defparam \Instruction_ID[19]~I .operation_mode = "output";
defparam \Instruction_ID[19]~I .output_async_reset = "none";
defparam \Instruction_ID[19]~I .output_power_up = "low";
defparam \Instruction_ID[19]~I .output_register_mode = "none";
defparam \Instruction_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[20]));
// synopsys translate_off
defparam \Instruction_ID[20]~I .input_async_reset = "none";
defparam \Instruction_ID[20]~I .input_power_up = "low";
defparam \Instruction_ID[20]~I .input_register_mode = "none";
defparam \Instruction_ID[20]~I .input_sync_reset = "none";
defparam \Instruction_ID[20]~I .oe_async_reset = "none";
defparam \Instruction_ID[20]~I .oe_power_up = "low";
defparam \Instruction_ID[20]~I .oe_register_mode = "none";
defparam \Instruction_ID[20]~I .oe_sync_reset = "none";
defparam \Instruction_ID[20]~I .operation_mode = "output";
defparam \Instruction_ID[20]~I .output_async_reset = "none";
defparam \Instruction_ID[20]~I .output_power_up = "low";
defparam \Instruction_ID[20]~I .output_register_mode = "none";
defparam \Instruction_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[21]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[21]));
// synopsys translate_off
defparam \Instruction_ID[21]~I .input_async_reset = "none";
defparam \Instruction_ID[21]~I .input_power_up = "low";
defparam \Instruction_ID[21]~I .input_register_mode = "none";
defparam \Instruction_ID[21]~I .input_sync_reset = "none";
defparam \Instruction_ID[21]~I .oe_async_reset = "none";
defparam \Instruction_ID[21]~I .oe_power_up = "low";
defparam \Instruction_ID[21]~I .oe_register_mode = "none";
defparam \Instruction_ID[21]~I .oe_sync_reset = "none";
defparam \Instruction_ID[21]~I .operation_mode = "output";
defparam \Instruction_ID[21]~I .output_async_reset = "none";
defparam \Instruction_ID[21]~I .output_power_up = "low";
defparam \Instruction_ID[21]~I .output_register_mode = "none";
defparam \Instruction_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[22]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[22]));
// synopsys translate_off
defparam \Instruction_ID[22]~I .input_async_reset = "none";
defparam \Instruction_ID[22]~I .input_power_up = "low";
defparam \Instruction_ID[22]~I .input_register_mode = "none";
defparam \Instruction_ID[22]~I .input_sync_reset = "none";
defparam \Instruction_ID[22]~I .oe_async_reset = "none";
defparam \Instruction_ID[22]~I .oe_power_up = "low";
defparam \Instruction_ID[22]~I .oe_register_mode = "none";
defparam \Instruction_ID[22]~I .oe_sync_reset = "none";
defparam \Instruction_ID[22]~I .operation_mode = "output";
defparam \Instruction_ID[22]~I .output_async_reset = "none";
defparam \Instruction_ID[22]~I .output_power_up = "low";
defparam \Instruction_ID[22]~I .output_register_mode = "none";
defparam \Instruction_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[23]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[23]));
// synopsys translate_off
defparam \Instruction_ID[23]~I .input_async_reset = "none";
defparam \Instruction_ID[23]~I .input_power_up = "low";
defparam \Instruction_ID[23]~I .input_register_mode = "none";
defparam \Instruction_ID[23]~I .input_sync_reset = "none";
defparam \Instruction_ID[23]~I .oe_async_reset = "none";
defparam \Instruction_ID[23]~I .oe_power_up = "low";
defparam \Instruction_ID[23]~I .oe_register_mode = "none";
defparam \Instruction_ID[23]~I .oe_sync_reset = "none";
defparam \Instruction_ID[23]~I .operation_mode = "output";
defparam \Instruction_ID[23]~I .output_async_reset = "none";
defparam \Instruction_ID[23]~I .output_power_up = "low";
defparam \Instruction_ID[23]~I .output_register_mode = "none";
defparam \Instruction_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[24]));
// synopsys translate_off
defparam \Instruction_ID[24]~I .input_async_reset = "none";
defparam \Instruction_ID[24]~I .input_power_up = "low";
defparam \Instruction_ID[24]~I .input_register_mode = "none";
defparam \Instruction_ID[24]~I .input_sync_reset = "none";
defparam \Instruction_ID[24]~I .oe_async_reset = "none";
defparam \Instruction_ID[24]~I .oe_power_up = "low";
defparam \Instruction_ID[24]~I .oe_register_mode = "none";
defparam \Instruction_ID[24]~I .oe_sync_reset = "none";
defparam \Instruction_ID[24]~I .operation_mode = "output";
defparam \Instruction_ID[24]~I .output_async_reset = "none";
defparam \Instruction_ID[24]~I .output_power_up = "low";
defparam \Instruction_ID[24]~I .output_register_mode = "none";
defparam \Instruction_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[25]));
// synopsys translate_off
defparam \Instruction_ID[25]~I .input_async_reset = "none";
defparam \Instruction_ID[25]~I .input_power_up = "low";
defparam \Instruction_ID[25]~I .input_register_mode = "none";
defparam \Instruction_ID[25]~I .input_sync_reset = "none";
defparam \Instruction_ID[25]~I .oe_async_reset = "none";
defparam \Instruction_ID[25]~I .oe_power_up = "low";
defparam \Instruction_ID[25]~I .oe_register_mode = "none";
defparam \Instruction_ID[25]~I .oe_sync_reset = "none";
defparam \Instruction_ID[25]~I .operation_mode = "output";
defparam \Instruction_ID[25]~I .output_async_reset = "none";
defparam \Instruction_ID[25]~I .output_power_up = "low";
defparam \Instruction_ID[25]~I .output_register_mode = "none";
defparam \Instruction_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[26]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[26]));
// synopsys translate_off
defparam \Instruction_ID[26]~I .input_async_reset = "none";
defparam \Instruction_ID[26]~I .input_power_up = "low";
defparam \Instruction_ID[26]~I .input_register_mode = "none";
defparam \Instruction_ID[26]~I .input_sync_reset = "none";
defparam \Instruction_ID[26]~I .oe_async_reset = "none";
defparam \Instruction_ID[26]~I .oe_power_up = "low";
defparam \Instruction_ID[26]~I .oe_register_mode = "none";
defparam \Instruction_ID[26]~I .oe_sync_reset = "none";
defparam \Instruction_ID[26]~I .operation_mode = "output";
defparam \Instruction_ID[26]~I .output_async_reset = "none";
defparam \Instruction_ID[26]~I .output_power_up = "low";
defparam \Instruction_ID[26]~I .output_register_mode = "none";
defparam \Instruction_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[27]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[27]));
// synopsys translate_off
defparam \Instruction_ID[27]~I .input_async_reset = "none";
defparam \Instruction_ID[27]~I .input_power_up = "low";
defparam \Instruction_ID[27]~I .input_register_mode = "none";
defparam \Instruction_ID[27]~I .input_sync_reset = "none";
defparam \Instruction_ID[27]~I .oe_async_reset = "none";
defparam \Instruction_ID[27]~I .oe_power_up = "low";
defparam \Instruction_ID[27]~I .oe_register_mode = "none";
defparam \Instruction_ID[27]~I .oe_sync_reset = "none";
defparam \Instruction_ID[27]~I .operation_mode = "output";
defparam \Instruction_ID[27]~I .output_async_reset = "none";
defparam \Instruction_ID[27]~I .output_power_up = "low";
defparam \Instruction_ID[27]~I .output_register_mode = "none";
defparam \Instruction_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[28]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[28]));
// synopsys translate_off
defparam \Instruction_ID[28]~I .input_async_reset = "none";
defparam \Instruction_ID[28]~I .input_power_up = "low";
defparam \Instruction_ID[28]~I .input_register_mode = "none";
defparam \Instruction_ID[28]~I .input_sync_reset = "none";
defparam \Instruction_ID[28]~I .oe_async_reset = "none";
defparam \Instruction_ID[28]~I .oe_power_up = "low";
defparam \Instruction_ID[28]~I .oe_register_mode = "none";
defparam \Instruction_ID[28]~I .oe_sync_reset = "none";
defparam \Instruction_ID[28]~I .operation_mode = "output";
defparam \Instruction_ID[28]~I .output_async_reset = "none";
defparam \Instruction_ID[28]~I .output_power_up = "low";
defparam \Instruction_ID[28]~I .output_register_mode = "none";
defparam \Instruction_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[29]));
// synopsys translate_off
defparam \Instruction_ID[29]~I .input_async_reset = "none";
defparam \Instruction_ID[29]~I .input_power_up = "low";
defparam \Instruction_ID[29]~I .input_register_mode = "none";
defparam \Instruction_ID[29]~I .input_sync_reset = "none";
defparam \Instruction_ID[29]~I .oe_async_reset = "none";
defparam \Instruction_ID[29]~I .oe_power_up = "low";
defparam \Instruction_ID[29]~I .oe_register_mode = "none";
defparam \Instruction_ID[29]~I .oe_sync_reset = "none";
defparam \Instruction_ID[29]~I .operation_mode = "output";
defparam \Instruction_ID[29]~I .output_async_reset = "none";
defparam \Instruction_ID[29]~I .output_power_up = "low";
defparam \Instruction_ID[29]~I .output_register_mode = "none";
defparam \Instruction_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[30]));
// synopsys translate_off
defparam \Instruction_ID[30]~I .input_async_reset = "none";
defparam \Instruction_ID[30]~I .input_power_up = "low";
defparam \Instruction_ID[30]~I .input_register_mode = "none";
defparam \Instruction_ID[30]~I .input_sync_reset = "none";
defparam \Instruction_ID[30]~I .oe_async_reset = "none";
defparam \Instruction_ID[30]~I .oe_power_up = "low";
defparam \Instruction_ID[30]~I .oe_register_mode = "none";
defparam \Instruction_ID[30]~I .oe_sync_reset = "none";
defparam \Instruction_ID[30]~I .operation_mode = "output";
defparam \Instruction_ID[30]~I .output_async_reset = "none";
defparam \Instruction_ID[30]~I .output_power_up = "low";
defparam \Instruction_ID[30]~I .output_register_mode = "none";
defparam \Instruction_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[31]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[31]));
// synopsys translate_off
defparam \Instruction_ID[31]~I .input_async_reset = "none";
defparam \Instruction_ID[31]~I .input_power_up = "low";
defparam \Instruction_ID[31]~I .input_register_mode = "none";
defparam \Instruction_ID[31]~I .input_sync_reset = "none";
defparam \Instruction_ID[31]~I .oe_async_reset = "none";
defparam \Instruction_ID[31]~I .oe_power_up = "low";
defparam \Instruction_ID[31]~I .oe_register_mode = "none";
defparam \Instruction_ID[31]~I .oe_sync_reset = "none";
defparam \Instruction_ID[31]~I .operation_mode = "output";
defparam \Instruction_ID[31]~I .output_async_reset = "none";
defparam \Instruction_ID[31]~I .output_power_up = "low";
defparam \Instruction_ID[31]~I .output_register_mode = "none";
defparam \Instruction_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[0]));
// synopsys translate_off
defparam \Read_Address_1_ID[0]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[0]~I .input_power_up = "low";
defparam \Read_Address_1_ID[0]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[0]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[0]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[0]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[0]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[0]~I .operation_mode = "output";
defparam \Read_Address_1_ID[0]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[0]~I .output_power_up = "low";
defparam \Read_Address_1_ID[0]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[1]));
// synopsys translate_off
defparam \Read_Address_1_ID[1]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[1]~I .input_power_up = "low";
defparam \Read_Address_1_ID[1]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[1]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[1]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[1]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[1]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[1]~I .operation_mode = "output";
defparam \Read_Address_1_ID[1]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[1]~I .output_power_up = "low";
defparam \Read_Address_1_ID[1]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[2]));
// synopsys translate_off
defparam \Read_Address_1_ID[2]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[2]~I .input_power_up = "low";
defparam \Read_Address_1_ID[2]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[2]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[2]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[2]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[2]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[2]~I .operation_mode = "output";
defparam \Read_Address_1_ID[2]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[2]~I .output_power_up = "low";
defparam \Read_Address_1_ID[2]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[3]));
// synopsys translate_off
defparam \Read_Address_1_ID[3]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[3]~I .input_power_up = "low";
defparam \Read_Address_1_ID[3]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[3]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[3]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[3]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[3]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[3]~I .operation_mode = "output";
defparam \Read_Address_1_ID[3]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[3]~I .output_power_up = "low";
defparam \Read_Address_1_ID[3]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[4]));
// synopsys translate_off
defparam \Read_Address_1_ID[4]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[4]~I .input_power_up = "low";
defparam \Read_Address_1_ID[4]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[4]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[4]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[4]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[4]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[4]~I .operation_mode = "output";
defparam \Read_Address_1_ID[4]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[4]~I .output_power_up = "low";
defparam \Read_Address_1_ID[4]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[0]));
// synopsys translate_off
defparam \Read_Address_2_ID[0]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[0]~I .input_power_up = "low";
defparam \Read_Address_2_ID[0]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[0]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[0]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[0]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[0]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[0]~I .operation_mode = "output";
defparam \Read_Address_2_ID[0]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[0]~I .output_power_up = "low";
defparam \Read_Address_2_ID[0]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[1]));
// synopsys translate_off
defparam \Read_Address_2_ID[1]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[1]~I .input_power_up = "low";
defparam \Read_Address_2_ID[1]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[1]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[1]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[1]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[1]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[1]~I .operation_mode = "output";
defparam \Read_Address_2_ID[1]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[1]~I .output_power_up = "low";
defparam \Read_Address_2_ID[1]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[2]));
// synopsys translate_off
defparam \Read_Address_2_ID[2]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[2]~I .input_power_up = "low";
defparam \Read_Address_2_ID[2]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[2]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[2]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[2]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[2]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[2]~I .operation_mode = "output";
defparam \Read_Address_2_ID[2]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[2]~I .output_power_up = "low";
defparam \Read_Address_2_ID[2]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[3]));
// synopsys translate_off
defparam \Read_Address_2_ID[3]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[3]~I .input_power_up = "low";
defparam \Read_Address_2_ID[3]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[3]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[3]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[3]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[3]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[3]~I .operation_mode = "output";
defparam \Read_Address_2_ID[3]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[3]~I .output_power_up = "low";
defparam \Read_Address_2_ID[3]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[4]));
// synopsys translate_off
defparam \Read_Address_2_ID[4]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[4]~I .input_power_up = "low";
defparam \Read_Address_2_ID[4]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[4]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[4]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[4]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[4]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[4]~I .operation_mode = "output";
defparam \Read_Address_2_ID[4]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[4]~I .output_power_up = "low";
defparam \Read_Address_2_ID[4]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[0]~I (
	.datain(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[0]));
// synopsys translate_off
defparam \Read_Data_1_ID[0]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[0]~I .input_power_up = "low";
defparam \Read_Data_1_ID[0]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[0]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[0]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[0]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[0]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[0]~I .operation_mode = "output";
defparam \Read_Data_1_ID[0]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[0]~I .output_power_up = "low";
defparam \Read_Data_1_ID[0]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[1]~I (
	.datain(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[1]));
// synopsys translate_off
defparam \Read_Data_1_ID[1]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[1]~I .input_power_up = "low";
defparam \Read_Data_1_ID[1]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[1]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[1]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[1]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[1]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[1]~I .operation_mode = "output";
defparam \Read_Data_1_ID[1]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[1]~I .output_power_up = "low";
defparam \Read_Data_1_ID[1]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[2]~I (
	.datain(\ID_Registers|Read_Data_1_ID[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[2]));
// synopsys translate_off
defparam \Read_Data_1_ID[2]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[2]~I .input_power_up = "low";
defparam \Read_Data_1_ID[2]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[2]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[2]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[2]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[2]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[2]~I .operation_mode = "output";
defparam \Read_Data_1_ID[2]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[2]~I .output_power_up = "low";
defparam \Read_Data_1_ID[2]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[3]~I (
	.datain(\ID_Registers|Read_Data_1_ID[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[3]));
// synopsys translate_off
defparam \Read_Data_1_ID[3]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[3]~I .input_power_up = "low";
defparam \Read_Data_1_ID[3]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[3]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[3]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[3]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[3]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[3]~I .operation_mode = "output";
defparam \Read_Data_1_ID[3]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[3]~I .output_power_up = "low";
defparam \Read_Data_1_ID[3]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[4]~I (
	.datain(\ID_Registers|Read_Data_1_ID[4]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[4]));
// synopsys translate_off
defparam \Read_Data_1_ID[4]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[4]~I .input_power_up = "low";
defparam \Read_Data_1_ID[4]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[4]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[4]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[4]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[4]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[4]~I .operation_mode = "output";
defparam \Read_Data_1_ID[4]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[4]~I .output_power_up = "low";
defparam \Read_Data_1_ID[4]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[5]~I (
	.datain(\ID_Registers|Read_Data_1_ID[5]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[5]));
// synopsys translate_off
defparam \Read_Data_1_ID[5]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[5]~I .input_power_up = "low";
defparam \Read_Data_1_ID[5]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[5]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[5]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[5]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[5]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[5]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[5]~I .operation_mode = "output";
defparam \Read_Data_1_ID[5]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[5]~I .output_power_up = "low";
defparam \Read_Data_1_ID[5]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[6]~I (
	.datain(\ID_Registers|Read_Data_1_ID[6]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[6]));
// synopsys translate_off
defparam \Read_Data_1_ID[6]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[6]~I .input_power_up = "low";
defparam \Read_Data_1_ID[6]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[6]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[6]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[6]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[6]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[6]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[6]~I .operation_mode = "output";
defparam \Read_Data_1_ID[6]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[6]~I .output_power_up = "low";
defparam \Read_Data_1_ID[6]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[7]~I (
	.datain(\ID_Registers|Read_Data_1_ID[7]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[7]));
// synopsys translate_off
defparam \Read_Data_1_ID[7]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[7]~I .input_power_up = "low";
defparam \Read_Data_1_ID[7]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[7]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[7]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[7]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[7]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[7]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[7]~I .operation_mode = "output";
defparam \Read_Data_1_ID[7]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[7]~I .output_power_up = "low";
defparam \Read_Data_1_ID[7]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[8]~I (
	.datain(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[8]));
// synopsys translate_off
defparam \Read_Data_1_ID[8]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[8]~I .input_power_up = "low";
defparam \Read_Data_1_ID[8]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[8]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[8]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[8]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[8]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[8]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[8]~I .operation_mode = "output";
defparam \Read_Data_1_ID[8]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[8]~I .output_power_up = "low";
defparam \Read_Data_1_ID[8]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[9]~I (
	.datain(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[9]));
// synopsys translate_off
defparam \Read_Data_1_ID[9]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[9]~I .input_power_up = "low";
defparam \Read_Data_1_ID[9]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[9]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[9]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[9]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[9]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[9]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[9]~I .operation_mode = "output";
defparam \Read_Data_1_ID[9]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[9]~I .output_power_up = "low";
defparam \Read_Data_1_ID[9]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[10]~I (
	.datain(\ID_Registers|Read_Data_1_ID[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[10]));
// synopsys translate_off
defparam \Read_Data_1_ID[10]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[10]~I .input_power_up = "low";
defparam \Read_Data_1_ID[10]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[10]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[10]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[10]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[10]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[10]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[10]~I .operation_mode = "output";
defparam \Read_Data_1_ID[10]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[10]~I .output_power_up = "low";
defparam \Read_Data_1_ID[10]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[11]~I (
	.datain(\ID_Registers|Read_Data_1_ID[11]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[11]));
// synopsys translate_off
defparam \Read_Data_1_ID[11]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[11]~I .input_power_up = "low";
defparam \Read_Data_1_ID[11]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[11]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[11]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[11]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[11]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[11]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[11]~I .operation_mode = "output";
defparam \Read_Data_1_ID[11]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[11]~I .output_power_up = "low";
defparam \Read_Data_1_ID[11]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[12]~I (
	.datain(\ID_Registers|Read_Data_1_ID[12]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[12]));
// synopsys translate_off
defparam \Read_Data_1_ID[12]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[12]~I .input_power_up = "low";
defparam \Read_Data_1_ID[12]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[12]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[12]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[12]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[12]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[12]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[12]~I .operation_mode = "output";
defparam \Read_Data_1_ID[12]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[12]~I .output_power_up = "low";
defparam \Read_Data_1_ID[12]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[13]~I (
	.datain(\ID_Registers|Read_Data_1_ID[13]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[13]));
// synopsys translate_off
defparam \Read_Data_1_ID[13]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[13]~I .input_power_up = "low";
defparam \Read_Data_1_ID[13]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[13]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[13]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[13]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[13]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[13]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[13]~I .operation_mode = "output";
defparam \Read_Data_1_ID[13]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[13]~I .output_power_up = "low";
defparam \Read_Data_1_ID[13]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[14]~I (
	.datain(\ID_Registers|Read_Data_1_ID[14]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[14]));
// synopsys translate_off
defparam \Read_Data_1_ID[14]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[14]~I .input_power_up = "low";
defparam \Read_Data_1_ID[14]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[14]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[14]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[14]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[14]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[14]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[14]~I .operation_mode = "output";
defparam \Read_Data_1_ID[14]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[14]~I .output_power_up = "low";
defparam \Read_Data_1_ID[14]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[15]~I (
	.datain(\ID_Registers|Read_Data_1_ID[15]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[15]));
// synopsys translate_off
defparam \Read_Data_1_ID[15]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[15]~I .input_power_up = "low";
defparam \Read_Data_1_ID[15]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[15]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[15]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[15]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[15]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[15]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[15]~I .operation_mode = "output";
defparam \Read_Data_1_ID[15]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[15]~I .output_power_up = "low";
defparam \Read_Data_1_ID[15]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[16]~I (
	.datain(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[16]));
// synopsys translate_off
defparam \Read_Data_1_ID[16]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[16]~I .input_power_up = "low";
defparam \Read_Data_1_ID[16]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[16]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[16]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[16]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[16]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[16]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[16]~I .operation_mode = "output";
defparam \Read_Data_1_ID[16]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[16]~I .output_power_up = "low";
defparam \Read_Data_1_ID[16]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[17]~I (
	.datain(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[17]));
// synopsys translate_off
defparam \Read_Data_1_ID[17]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[17]~I .input_power_up = "low";
defparam \Read_Data_1_ID[17]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[17]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[17]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[17]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[17]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[17]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[17]~I .operation_mode = "output";
defparam \Read_Data_1_ID[17]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[17]~I .output_power_up = "low";
defparam \Read_Data_1_ID[17]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[18]~I (
	.datain(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[18]));
// synopsys translate_off
defparam \Read_Data_1_ID[18]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[18]~I .input_power_up = "low";
defparam \Read_Data_1_ID[18]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[18]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[18]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[18]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[18]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[18]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[18]~I .operation_mode = "output";
defparam \Read_Data_1_ID[18]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[18]~I .output_power_up = "low";
defparam \Read_Data_1_ID[18]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[19]~I (
	.datain(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[19]));
// synopsys translate_off
defparam \Read_Data_1_ID[19]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[19]~I .input_power_up = "low";
defparam \Read_Data_1_ID[19]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[19]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[19]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[19]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[19]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[19]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[19]~I .operation_mode = "output";
defparam \Read_Data_1_ID[19]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[19]~I .output_power_up = "low";
defparam \Read_Data_1_ID[19]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[20]~I (
	.datain(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[20]));
// synopsys translate_off
defparam \Read_Data_1_ID[20]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[20]~I .input_power_up = "low";
defparam \Read_Data_1_ID[20]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[20]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[20]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[20]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[20]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[20]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[20]~I .operation_mode = "output";
defparam \Read_Data_1_ID[20]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[20]~I .output_power_up = "low";
defparam \Read_Data_1_ID[20]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[21]~I (
	.datain(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[21]));
// synopsys translate_off
defparam \Read_Data_1_ID[21]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[21]~I .input_power_up = "low";
defparam \Read_Data_1_ID[21]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[21]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[21]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[21]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[21]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[21]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[21]~I .operation_mode = "output";
defparam \Read_Data_1_ID[21]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[21]~I .output_power_up = "low";
defparam \Read_Data_1_ID[21]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[22]~I (
	.datain(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[22]));
// synopsys translate_off
defparam \Read_Data_1_ID[22]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[22]~I .input_power_up = "low";
defparam \Read_Data_1_ID[22]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[22]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[22]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[22]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[22]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[22]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[22]~I .operation_mode = "output";
defparam \Read_Data_1_ID[22]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[22]~I .output_power_up = "low";
defparam \Read_Data_1_ID[22]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[23]~I (
	.datain(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[23]));
// synopsys translate_off
defparam \Read_Data_1_ID[23]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[23]~I .input_power_up = "low";
defparam \Read_Data_1_ID[23]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[23]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[23]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[23]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[23]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[23]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[23]~I .operation_mode = "output";
defparam \Read_Data_1_ID[23]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[23]~I .output_power_up = "low";
defparam \Read_Data_1_ID[23]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[24]~I (
	.datain(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[24]));
// synopsys translate_off
defparam \Read_Data_1_ID[24]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[24]~I .input_power_up = "low";
defparam \Read_Data_1_ID[24]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[24]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[24]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[24]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[24]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[24]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[24]~I .operation_mode = "output";
defparam \Read_Data_1_ID[24]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[24]~I .output_power_up = "low";
defparam \Read_Data_1_ID[24]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[25]~I (
	.datain(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[25]));
// synopsys translate_off
defparam \Read_Data_1_ID[25]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[25]~I .input_power_up = "low";
defparam \Read_Data_1_ID[25]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[25]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[25]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[25]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[25]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[25]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[25]~I .operation_mode = "output";
defparam \Read_Data_1_ID[25]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[25]~I .output_power_up = "low";
defparam \Read_Data_1_ID[25]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[26]~I (
	.datain(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[26]));
// synopsys translate_off
defparam \Read_Data_1_ID[26]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[26]~I .input_power_up = "low";
defparam \Read_Data_1_ID[26]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[26]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[26]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[26]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[26]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[26]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[26]~I .operation_mode = "output";
defparam \Read_Data_1_ID[26]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[26]~I .output_power_up = "low";
defparam \Read_Data_1_ID[26]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[27]~I (
	.datain(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[27]));
// synopsys translate_off
defparam \Read_Data_1_ID[27]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[27]~I .input_power_up = "low";
defparam \Read_Data_1_ID[27]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[27]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[27]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[27]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[27]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[27]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[27]~I .operation_mode = "output";
defparam \Read_Data_1_ID[27]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[27]~I .output_power_up = "low";
defparam \Read_Data_1_ID[27]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[28]~I (
	.datain(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[28]));
// synopsys translate_off
defparam \Read_Data_1_ID[28]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[28]~I .input_power_up = "low";
defparam \Read_Data_1_ID[28]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[28]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[28]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[28]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[28]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[28]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[28]~I .operation_mode = "output";
defparam \Read_Data_1_ID[28]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[28]~I .output_power_up = "low";
defparam \Read_Data_1_ID[28]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[29]~I (
	.datain(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[29]));
// synopsys translate_off
defparam \Read_Data_1_ID[29]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[29]~I .input_power_up = "low";
defparam \Read_Data_1_ID[29]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[29]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[29]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[29]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[29]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[29]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[29]~I .operation_mode = "output";
defparam \Read_Data_1_ID[29]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[29]~I .output_power_up = "low";
defparam \Read_Data_1_ID[29]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[30]~I (
	.datain(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[30]));
// synopsys translate_off
defparam \Read_Data_1_ID[30]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[30]~I .input_power_up = "low";
defparam \Read_Data_1_ID[30]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[30]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[30]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[30]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[30]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[30]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[30]~I .operation_mode = "output";
defparam \Read_Data_1_ID[30]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[30]~I .output_power_up = "low";
defparam \Read_Data_1_ID[30]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[31]~I (
	.datain(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[31]));
// synopsys translate_off
defparam \Read_Data_1_ID[31]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[31]~I .input_power_up = "low";
defparam \Read_Data_1_ID[31]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[31]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[31]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[31]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[31]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[31]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[31]~I .operation_mode = "output";
defparam \Read_Data_1_ID[31]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[31]~I .output_power_up = "low";
defparam \Read_Data_1_ID[31]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[0]~I (
	.datain(\ID_Registers|Read_Data_2_ID[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[0]));
// synopsys translate_off
defparam \Read_Data_2_ID[0]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[0]~I .input_power_up = "low";
defparam \Read_Data_2_ID[0]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[0]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[0]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[0]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[0]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[0]~I .operation_mode = "output";
defparam \Read_Data_2_ID[0]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[0]~I .output_power_up = "low";
defparam \Read_Data_2_ID[0]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[1]~I (
	.datain(\ID_Registers|Read_Data_2_ID[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[1]));
// synopsys translate_off
defparam \Read_Data_2_ID[1]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[1]~I .input_power_up = "low";
defparam \Read_Data_2_ID[1]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[1]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[1]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[1]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[1]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[1]~I .operation_mode = "output";
defparam \Read_Data_2_ID[1]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[1]~I .output_power_up = "low";
defparam \Read_Data_2_ID[1]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[2]~I (
	.datain(\ID_Registers|Read_Data_2_ID[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[2]));
// synopsys translate_off
defparam \Read_Data_2_ID[2]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[2]~I .input_power_up = "low";
defparam \Read_Data_2_ID[2]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[2]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[2]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[2]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[2]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[2]~I .operation_mode = "output";
defparam \Read_Data_2_ID[2]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[2]~I .output_power_up = "low";
defparam \Read_Data_2_ID[2]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[3]~I (
	.datain(\ID_Registers|Read_Data_2_ID[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[3]));
// synopsys translate_off
defparam \Read_Data_2_ID[3]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[3]~I .input_power_up = "low";
defparam \Read_Data_2_ID[3]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[3]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[3]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[3]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[3]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[3]~I .operation_mode = "output";
defparam \Read_Data_2_ID[3]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[3]~I .output_power_up = "low";
defparam \Read_Data_2_ID[3]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[4]~I (
	.datain(\ID_Registers|Read_Data_2_ID[4]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[4]));
// synopsys translate_off
defparam \Read_Data_2_ID[4]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[4]~I .input_power_up = "low";
defparam \Read_Data_2_ID[4]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[4]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[4]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[4]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[4]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[4]~I .operation_mode = "output";
defparam \Read_Data_2_ID[4]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[4]~I .output_power_up = "low";
defparam \Read_Data_2_ID[4]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[5]~I (
	.datain(\ID_Registers|Read_Data_2_ID[5]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[5]));
// synopsys translate_off
defparam \Read_Data_2_ID[5]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[5]~I .input_power_up = "low";
defparam \Read_Data_2_ID[5]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[5]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[5]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[5]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[5]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[5]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[5]~I .operation_mode = "output";
defparam \Read_Data_2_ID[5]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[5]~I .output_power_up = "low";
defparam \Read_Data_2_ID[5]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[6]~I (
	.datain(\ID_Registers|Read_Data_2_ID[6]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[6]));
// synopsys translate_off
defparam \Read_Data_2_ID[6]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[6]~I .input_power_up = "low";
defparam \Read_Data_2_ID[6]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[6]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[6]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[6]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[6]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[6]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[6]~I .operation_mode = "output";
defparam \Read_Data_2_ID[6]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[6]~I .output_power_up = "low";
defparam \Read_Data_2_ID[6]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[7]~I (
	.datain(\ID_Registers|Read_Data_2_ID[7]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[7]));
// synopsys translate_off
defparam \Read_Data_2_ID[7]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[7]~I .input_power_up = "low";
defparam \Read_Data_2_ID[7]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[7]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[7]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[7]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[7]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[7]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[7]~I .operation_mode = "output";
defparam \Read_Data_2_ID[7]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[7]~I .output_power_up = "low";
defparam \Read_Data_2_ID[7]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[8]~I (
	.datain(\ID_Registers|Read_Data_2_ID[8]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[8]));
// synopsys translate_off
defparam \Read_Data_2_ID[8]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[8]~I .input_power_up = "low";
defparam \Read_Data_2_ID[8]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[8]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[8]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[8]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[8]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[8]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[8]~I .operation_mode = "output";
defparam \Read_Data_2_ID[8]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[8]~I .output_power_up = "low";
defparam \Read_Data_2_ID[8]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[9]~I (
	.datain(\ID_Registers|Read_Data_2_ID[9]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[9]));
// synopsys translate_off
defparam \Read_Data_2_ID[9]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[9]~I .input_power_up = "low";
defparam \Read_Data_2_ID[9]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[9]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[9]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[9]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[9]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[9]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[9]~I .operation_mode = "output";
defparam \Read_Data_2_ID[9]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[9]~I .output_power_up = "low";
defparam \Read_Data_2_ID[9]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[10]~I (
	.datain(\ID_Registers|Read_Data_2_ID[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[10]));
// synopsys translate_off
defparam \Read_Data_2_ID[10]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[10]~I .input_power_up = "low";
defparam \Read_Data_2_ID[10]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[10]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[10]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[10]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[10]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[10]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[10]~I .operation_mode = "output";
defparam \Read_Data_2_ID[10]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[10]~I .output_power_up = "low";
defparam \Read_Data_2_ID[10]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[11]~I (
	.datain(\ID_Registers|Read_Data_2_ID[11]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[11]));
// synopsys translate_off
defparam \Read_Data_2_ID[11]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[11]~I .input_power_up = "low";
defparam \Read_Data_2_ID[11]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[11]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[11]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[11]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[11]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[11]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[11]~I .operation_mode = "output";
defparam \Read_Data_2_ID[11]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[11]~I .output_power_up = "low";
defparam \Read_Data_2_ID[11]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[12]~I (
	.datain(\ID_Registers|Read_Data_2_ID[12]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[12]));
// synopsys translate_off
defparam \Read_Data_2_ID[12]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[12]~I .input_power_up = "low";
defparam \Read_Data_2_ID[12]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[12]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[12]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[12]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[12]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[12]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[12]~I .operation_mode = "output";
defparam \Read_Data_2_ID[12]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[12]~I .output_power_up = "low";
defparam \Read_Data_2_ID[12]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[13]~I (
	.datain(\ID_Registers|Read_Data_2_ID[13]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[13]));
// synopsys translate_off
defparam \Read_Data_2_ID[13]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[13]~I .input_power_up = "low";
defparam \Read_Data_2_ID[13]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[13]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[13]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[13]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[13]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[13]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[13]~I .operation_mode = "output";
defparam \Read_Data_2_ID[13]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[13]~I .output_power_up = "low";
defparam \Read_Data_2_ID[13]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[14]~I (
	.datain(\ID_Registers|Read_Data_2_ID[14]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[14]));
// synopsys translate_off
defparam \Read_Data_2_ID[14]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[14]~I .input_power_up = "low";
defparam \Read_Data_2_ID[14]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[14]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[14]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[14]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[14]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[14]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[14]~I .operation_mode = "output";
defparam \Read_Data_2_ID[14]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[14]~I .output_power_up = "low";
defparam \Read_Data_2_ID[14]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[15]~I (
	.datain(\ID_Registers|Read_Data_2_ID[15]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[15]));
// synopsys translate_off
defparam \Read_Data_2_ID[15]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[15]~I .input_power_up = "low";
defparam \Read_Data_2_ID[15]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[15]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[15]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[15]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[15]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[15]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[15]~I .operation_mode = "output";
defparam \Read_Data_2_ID[15]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[15]~I .output_power_up = "low";
defparam \Read_Data_2_ID[15]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[16]~I (
	.datain(\ID_Registers|Read_Data_2_ID[16]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[16]));
// synopsys translate_off
defparam \Read_Data_2_ID[16]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[16]~I .input_power_up = "low";
defparam \Read_Data_2_ID[16]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[16]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[16]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[16]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[16]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[16]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[16]~I .operation_mode = "output";
defparam \Read_Data_2_ID[16]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[16]~I .output_power_up = "low";
defparam \Read_Data_2_ID[16]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[17]~I (
	.datain(\ID_Registers|Read_Data_2_ID[17]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[17]));
// synopsys translate_off
defparam \Read_Data_2_ID[17]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[17]~I .input_power_up = "low";
defparam \Read_Data_2_ID[17]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[17]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[17]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[17]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[17]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[17]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[17]~I .operation_mode = "output";
defparam \Read_Data_2_ID[17]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[17]~I .output_power_up = "low";
defparam \Read_Data_2_ID[17]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[18]~I (
	.datain(\ID_Registers|Read_Data_2_ID[18]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[18]));
// synopsys translate_off
defparam \Read_Data_2_ID[18]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[18]~I .input_power_up = "low";
defparam \Read_Data_2_ID[18]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[18]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[18]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[18]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[18]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[18]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[18]~I .operation_mode = "output";
defparam \Read_Data_2_ID[18]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[18]~I .output_power_up = "low";
defparam \Read_Data_2_ID[18]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[19]~I (
	.datain(\ID_Registers|Read_Data_2_ID[19]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[19]));
// synopsys translate_off
defparam \Read_Data_2_ID[19]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[19]~I .input_power_up = "low";
defparam \Read_Data_2_ID[19]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[19]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[19]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[19]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[19]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[19]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[19]~I .operation_mode = "output";
defparam \Read_Data_2_ID[19]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[19]~I .output_power_up = "low";
defparam \Read_Data_2_ID[19]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[20]~I (
	.datain(\ID_Registers|Read_Data_2_ID[20]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[20]));
// synopsys translate_off
defparam \Read_Data_2_ID[20]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[20]~I .input_power_up = "low";
defparam \Read_Data_2_ID[20]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[20]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[20]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[20]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[20]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[20]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[20]~I .operation_mode = "output";
defparam \Read_Data_2_ID[20]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[20]~I .output_power_up = "low";
defparam \Read_Data_2_ID[20]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[21]~I (
	.datain(\ID_Registers|Read_Data_2_ID[21]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[21]));
// synopsys translate_off
defparam \Read_Data_2_ID[21]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[21]~I .input_power_up = "low";
defparam \Read_Data_2_ID[21]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[21]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[21]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[21]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[21]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[21]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[21]~I .operation_mode = "output";
defparam \Read_Data_2_ID[21]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[21]~I .output_power_up = "low";
defparam \Read_Data_2_ID[21]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[22]~I (
	.datain(\ID_Registers|Read_Data_2_ID[22]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[22]));
// synopsys translate_off
defparam \Read_Data_2_ID[22]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[22]~I .input_power_up = "low";
defparam \Read_Data_2_ID[22]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[22]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[22]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[22]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[22]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[22]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[22]~I .operation_mode = "output";
defparam \Read_Data_2_ID[22]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[22]~I .output_power_up = "low";
defparam \Read_Data_2_ID[22]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[23]~I (
	.datain(\ID_Registers|Read_Data_2_ID[23]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[23]));
// synopsys translate_off
defparam \Read_Data_2_ID[23]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[23]~I .input_power_up = "low";
defparam \Read_Data_2_ID[23]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[23]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[23]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[23]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[23]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[23]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[23]~I .operation_mode = "output";
defparam \Read_Data_2_ID[23]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[23]~I .output_power_up = "low";
defparam \Read_Data_2_ID[23]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[24]~I (
	.datain(\ID_Registers|Read_Data_2_ID[24]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[24]));
// synopsys translate_off
defparam \Read_Data_2_ID[24]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[24]~I .input_power_up = "low";
defparam \Read_Data_2_ID[24]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[24]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[24]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[24]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[24]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[24]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[24]~I .operation_mode = "output";
defparam \Read_Data_2_ID[24]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[24]~I .output_power_up = "low";
defparam \Read_Data_2_ID[24]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[25]~I (
	.datain(\ID_Registers|Read_Data_2_ID[25]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[25]));
// synopsys translate_off
defparam \Read_Data_2_ID[25]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[25]~I .input_power_up = "low";
defparam \Read_Data_2_ID[25]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[25]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[25]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[25]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[25]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[25]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[25]~I .operation_mode = "output";
defparam \Read_Data_2_ID[25]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[25]~I .output_power_up = "low";
defparam \Read_Data_2_ID[25]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[26]~I (
	.datain(\ID_Registers|Read_Data_2_ID[26]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[26]));
// synopsys translate_off
defparam \Read_Data_2_ID[26]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[26]~I .input_power_up = "low";
defparam \Read_Data_2_ID[26]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[26]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[26]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[26]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[26]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[26]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[26]~I .operation_mode = "output";
defparam \Read_Data_2_ID[26]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[26]~I .output_power_up = "low";
defparam \Read_Data_2_ID[26]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[27]~I (
	.datain(\ID_Registers|Read_Data_2_ID[27]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[27]));
// synopsys translate_off
defparam \Read_Data_2_ID[27]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[27]~I .input_power_up = "low";
defparam \Read_Data_2_ID[27]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[27]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[27]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[27]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[27]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[27]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[27]~I .operation_mode = "output";
defparam \Read_Data_2_ID[27]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[27]~I .output_power_up = "low";
defparam \Read_Data_2_ID[27]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[28]~I (
	.datain(\ID_Registers|Read_Data_2_ID[28]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[28]));
// synopsys translate_off
defparam \Read_Data_2_ID[28]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[28]~I .input_power_up = "low";
defparam \Read_Data_2_ID[28]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[28]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[28]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[28]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[28]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[28]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[28]~I .operation_mode = "output";
defparam \Read_Data_2_ID[28]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[28]~I .output_power_up = "low";
defparam \Read_Data_2_ID[28]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[29]~I (
	.datain(\ID_Registers|Read_Data_2_ID[29]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[29]));
// synopsys translate_off
defparam \Read_Data_2_ID[29]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[29]~I .input_power_up = "low";
defparam \Read_Data_2_ID[29]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[29]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[29]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[29]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[29]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[29]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[29]~I .operation_mode = "output";
defparam \Read_Data_2_ID[29]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[29]~I .output_power_up = "low";
defparam \Read_Data_2_ID[29]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[30]~I (
	.datain(\ID_Registers|Read_Data_2_ID[30]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[30]));
// synopsys translate_off
defparam \Read_Data_2_ID[30]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[30]~I .input_power_up = "low";
defparam \Read_Data_2_ID[30]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[30]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[30]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[30]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[30]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[30]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[30]~I .operation_mode = "output";
defparam \Read_Data_2_ID[30]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[30]~I .output_power_up = "low";
defparam \Read_Data_2_ID[30]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[31]~I (
	.datain(\ID_Registers|Read_Data_2_ID[31]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[31]));
// synopsys translate_off
defparam \Read_Data_2_ID[31]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[31]~I .input_power_up = "low";
defparam \Read_Data_2_ID[31]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[31]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[31]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[31]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[31]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[31]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[31]~I .operation_mode = "output";
defparam \Read_Data_2_ID[31]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[31]~I .output_power_up = "low";
defparam \Read_Data_2_ID[31]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegDst_ID~I (
	.datain(\ID_Control|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegDst_ID));
// synopsys translate_off
defparam \RegDst_ID~I .input_async_reset = "none";
defparam \RegDst_ID~I .input_power_up = "low";
defparam \RegDst_ID~I .input_register_mode = "none";
defparam \RegDst_ID~I .input_sync_reset = "none";
defparam \RegDst_ID~I .oe_async_reset = "none";
defparam \RegDst_ID~I .oe_power_up = "low";
defparam \RegDst_ID~I .oe_register_mode = "none";
defparam \RegDst_ID~I .oe_sync_reset = "none";
defparam \RegDst_ID~I .operation_mode = "output";
defparam \RegDst_ID~I .output_async_reset = "none";
defparam \RegDst_ID~I .output_power_up = "low";
defparam \RegDst_ID~I .output_register_mode = "none";
defparam \RegDst_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[0]~I (
	.datain(\ID_Control|Decoder0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[0]));
// synopsys translate_off
defparam \ALUOp_ID[0]~I .input_async_reset = "none";
defparam \ALUOp_ID[0]~I .input_power_up = "low";
defparam \ALUOp_ID[0]~I .input_register_mode = "none";
defparam \ALUOp_ID[0]~I .input_sync_reset = "none";
defparam \ALUOp_ID[0]~I .oe_async_reset = "none";
defparam \ALUOp_ID[0]~I .oe_power_up = "low";
defparam \ALUOp_ID[0]~I .oe_register_mode = "none";
defparam \ALUOp_ID[0]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[0]~I .operation_mode = "output";
defparam \ALUOp_ID[0]~I .output_async_reset = "none";
defparam \ALUOp_ID[0]~I .output_power_up = "low";
defparam \ALUOp_ID[0]~I .output_register_mode = "none";
defparam \ALUOp_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[1]~I (
	.datain(\ID_Control|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[1]));
// synopsys translate_off
defparam \ALUOp_ID[1]~I .input_async_reset = "none";
defparam \ALUOp_ID[1]~I .input_power_up = "low";
defparam \ALUOp_ID[1]~I .input_register_mode = "none";
defparam \ALUOp_ID[1]~I .input_sync_reset = "none";
defparam \ALUOp_ID[1]~I .oe_async_reset = "none";
defparam \ALUOp_ID[1]~I .oe_power_up = "low";
defparam \ALUOp_ID[1]~I .oe_register_mode = "none";
defparam \ALUOp_ID[1]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[1]~I .operation_mode = "output";
defparam \ALUOp_ID[1]~I .output_async_reset = "none";
defparam \ALUOp_ID[1]~I .output_power_up = "low";
defparam \ALUOp_ID[1]~I .output_register_mode = "none";
defparam \ALUOp_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUSrc_ID~I (
	.datain(\ID_Control|ALUSrc_ID~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrc_ID));
// synopsys translate_off
defparam \ALUSrc_ID~I .input_async_reset = "none";
defparam \ALUSrc_ID~I .input_power_up = "low";
defparam \ALUSrc_ID~I .input_register_mode = "none";
defparam \ALUSrc_ID~I .input_sync_reset = "none";
defparam \ALUSrc_ID~I .oe_async_reset = "none";
defparam \ALUSrc_ID~I .oe_power_up = "low";
defparam \ALUSrc_ID~I .oe_register_mode = "none";
defparam \ALUSrc_ID~I .oe_sync_reset = "none";
defparam \ALUSrc_ID~I .operation_mode = "output";
defparam \ALUSrc_ID~I .output_async_reset = "none";
defparam \ALUSrc_ID~I .output_power_up = "low";
defparam \ALUSrc_ID~I .output_register_mode = "none";
defparam \ALUSrc_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_ID~I (
	.datain(\ID_Control|Decoder0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_ID));
// synopsys translate_off
defparam \Branch_ID~I .input_async_reset = "none";
defparam \Branch_ID~I .input_power_up = "low";
defparam \Branch_ID~I .input_register_mode = "none";
defparam \Branch_ID~I .input_sync_reset = "none";
defparam \Branch_ID~I .oe_async_reset = "none";
defparam \Branch_ID~I .oe_power_up = "low";
defparam \Branch_ID~I .oe_register_mode = "none";
defparam \Branch_ID~I .oe_sync_reset = "none";
defparam \Branch_ID~I .operation_mode = "output";
defparam \Branch_ID~I .output_async_reset = "none";
defparam \Branch_ID~I .output_power_up = "low";
defparam \Branch_ID~I .output_register_mode = "none";
defparam \Branch_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemRead_ID~I (
	.datain(\ID_Control|Decoder0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemRead_ID));
// synopsys translate_off
defparam \MemRead_ID~I .input_async_reset = "none";
defparam \MemRead_ID~I .input_power_up = "low";
defparam \MemRead_ID~I .input_register_mode = "none";
defparam \MemRead_ID~I .input_sync_reset = "none";
defparam \MemRead_ID~I .oe_async_reset = "none";
defparam \MemRead_ID~I .oe_power_up = "low";
defparam \MemRead_ID~I .oe_register_mode = "none";
defparam \MemRead_ID~I .oe_sync_reset = "none";
defparam \MemRead_ID~I .operation_mode = "output";
defparam \MemRead_ID~I .output_async_reset = "none";
defparam \MemRead_ID~I .output_power_up = "low";
defparam \MemRead_ID~I .output_register_mode = "none";
defparam \MemRead_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWrite_ID~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWrite_ID));
// synopsys translate_off
defparam \MemWrite_ID~I .input_async_reset = "none";
defparam \MemWrite_ID~I .input_power_up = "low";
defparam \MemWrite_ID~I .input_register_mode = "none";
defparam \MemWrite_ID~I .input_sync_reset = "none";
defparam \MemWrite_ID~I .oe_async_reset = "none";
defparam \MemWrite_ID~I .oe_power_up = "low";
defparam \MemWrite_ID~I .oe_register_mode = "none";
defparam \MemWrite_ID~I .oe_sync_reset = "none";
defparam \MemWrite_ID~I .operation_mode = "output";
defparam \MemWrite_ID~I .output_async_reset = "none";
defparam \MemWrite_ID~I .output_power_up = "low";
defparam \MemWrite_ID~I .output_register_mode = "none";
defparam \MemWrite_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegWrite_ID~I (
	.datain(\ID_Control|RegWrite_ID~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_ID));
// synopsys translate_off
defparam \RegWrite_ID~I .input_async_reset = "none";
defparam \RegWrite_ID~I .input_power_up = "low";
defparam \RegWrite_ID~I .input_register_mode = "none";
defparam \RegWrite_ID~I .input_sync_reset = "none";
defparam \RegWrite_ID~I .oe_async_reset = "none";
defparam \RegWrite_ID~I .oe_power_up = "low";
defparam \RegWrite_ID~I .oe_register_mode = "none";
defparam \RegWrite_ID~I .oe_sync_reset = "none";
defparam \RegWrite_ID~I .operation_mode = "output";
defparam \RegWrite_ID~I .output_async_reset = "none";
defparam \RegWrite_ID~I .output_power_up = "low";
defparam \RegWrite_ID~I .output_register_mode = "none";
defparam \RegWrite_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemtoReg_ID~I (
	.datain(\ID_Control|Decoder0~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemtoReg_ID));
// synopsys translate_off
defparam \MemtoReg_ID~I .input_async_reset = "none";
defparam \MemtoReg_ID~I .input_power_up = "low";
defparam \MemtoReg_ID~I .input_register_mode = "none";
defparam \MemtoReg_ID~I .input_sync_reset = "none";
defparam \MemtoReg_ID~I .oe_async_reset = "none";
defparam \MemtoReg_ID~I .oe_power_up = "low";
defparam \MemtoReg_ID~I .oe_register_mode = "none";
defparam \MemtoReg_ID~I .oe_sync_reset = "none";
defparam \MemtoReg_ID~I .operation_mode = "output";
defparam \MemtoReg_ID~I .output_async_reset = "none";
defparam \MemtoReg_ID~I .output_power_up = "low";
defparam \MemtoReg_ID~I .output_register_mode = "none";
defparam \MemtoReg_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[0]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[0]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[0]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[1]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[1]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[1]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[2]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[2]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[2]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[3]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[3]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[3]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[4]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[4]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[4]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[5]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[5]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[5]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[5]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[6]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[6]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[6]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[7]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[7]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[7]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[8]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[8]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[8]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[9]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[9]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[9]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[10]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[10]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[10]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[11]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[11]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[11]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[11]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[12]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[12]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[12]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[12]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[13]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[13]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[13]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[13]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[14]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[14]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[14]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[14]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[15]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[15]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[15]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[16]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[16]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[16]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[17]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[17]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[17]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[18]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[18]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[18]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[19]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[19]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[19]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[20]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[20]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[20]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[21]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[21]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[21]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[22]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[22]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[22]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[23]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[23]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[23]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[24]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[24]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[24]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[25]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[25]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[25]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[26]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[26]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[26]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[27]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[27]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[27]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[28]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[28]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[28]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[29]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[29]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[29]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[30]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[30]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[30]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[31]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[31]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[31]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Control_NOP~I (
	.datain(!\EX_Forward_Unit|ID_Control_NOP~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Control_NOP));
// synopsys translate_off
defparam \ID_Control_NOP~I .input_async_reset = "none";
defparam \ID_Control_NOP~I .input_power_up = "low";
defparam \ID_Control_NOP~I .input_register_mode = "none";
defparam \ID_Control_NOP~I .input_sync_reset = "none";
defparam \ID_Control_NOP~I .oe_async_reset = "none";
defparam \ID_Control_NOP~I .oe_power_up = "low";
defparam \ID_Control_NOP~I .oe_register_mode = "none";
defparam \ID_Control_NOP~I .oe_sync_reset = "none";
defparam \ID_Control_NOP~I .operation_mode = "output";
defparam \ID_Control_NOP~I .output_async_reset = "none";
defparam \ID_Control_NOP~I .output_power_up = "low";
defparam \ID_Control_NOP~I .output_register_mode = "none";
defparam \ID_Control_NOP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Register_Write_to_Read[0]~I (
	.datain(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Register_Write_to_Read[0]));
// synopsys translate_off
defparam \ID_Register_Write_to_Read[0]~I .input_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .input_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .input_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .input_sync_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .oe_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_sync_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .operation_mode = "output";
defparam \ID_Register_Write_to_Read[0]~I .output_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .output_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .output_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Register_Write_to_Read[1]~I (
	.datain(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Register_Write_to_Read[1]));
// synopsys translate_off
defparam \ID_Register_Write_to_Read[1]~I .input_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .input_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .input_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .input_sync_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .oe_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_sync_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .operation_mode = "output";
defparam \ID_Register_Write_to_Read[1]~I .output_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .output_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .output_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Comparetor_ID~I (
	.datain(\ID_Read_data_Mux|Equal0~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Comparetor_ID));
// synopsys translate_off
defparam \Comparetor_ID~I .input_async_reset = "none";
defparam \Comparetor_ID~I .input_power_up = "low";
defparam \Comparetor_ID~I .input_register_mode = "none";
defparam \Comparetor_ID~I .input_sync_reset = "none";
defparam \Comparetor_ID~I .oe_async_reset = "none";
defparam \Comparetor_ID~I .oe_power_up = "low";
defparam \Comparetor_ID~I .oe_register_mode = "none";
defparam \Comparetor_ID~I .oe_sync_reset = "none";
defparam \Comparetor_ID~I .operation_mode = "output";
defparam \Comparetor_ID~I .output_async_reset = "none";
defparam \Comparetor_ID~I .output_power_up = "low";
defparam \Comparetor_ID~I .output_register_mode = "none";
defparam \Comparetor_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardA_EX[0]~I (
	.datain(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardA_EX[0]));
// synopsys translate_off
defparam \ForwardA_EX[0]~I .input_async_reset = "none";
defparam \ForwardA_EX[0]~I .input_power_up = "low";
defparam \ForwardA_EX[0]~I .input_register_mode = "none";
defparam \ForwardA_EX[0]~I .input_sync_reset = "none";
defparam \ForwardA_EX[0]~I .oe_async_reset = "none";
defparam \ForwardA_EX[0]~I .oe_power_up = "low";
defparam \ForwardA_EX[0]~I .oe_register_mode = "none";
defparam \ForwardA_EX[0]~I .oe_sync_reset = "none";
defparam \ForwardA_EX[0]~I .operation_mode = "output";
defparam \ForwardA_EX[0]~I .output_async_reset = "none";
defparam \ForwardA_EX[0]~I .output_power_up = "low";
defparam \ForwardA_EX[0]~I .output_register_mode = "none";
defparam \ForwardA_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardA_EX[1]~I (
	.datain(\EX_Forward_Unit|ForwardA_EX[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardA_EX[1]));
// synopsys translate_off
defparam \ForwardA_EX[1]~I .input_async_reset = "none";
defparam \ForwardA_EX[1]~I .input_power_up = "low";
defparam \ForwardA_EX[1]~I .input_register_mode = "none";
defparam \ForwardA_EX[1]~I .input_sync_reset = "none";
defparam \ForwardA_EX[1]~I .oe_async_reset = "none";
defparam \ForwardA_EX[1]~I .oe_power_up = "low";
defparam \ForwardA_EX[1]~I .oe_register_mode = "none";
defparam \ForwardA_EX[1]~I .oe_sync_reset = "none";
defparam \ForwardA_EX[1]~I .operation_mode = "output";
defparam \ForwardA_EX[1]~I .output_async_reset = "none";
defparam \ForwardA_EX[1]~I .output_power_up = "low";
defparam \ForwardA_EX[1]~I .output_register_mode = "none";
defparam \ForwardA_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardB_EX[0]~I (
	.datain(\EX_Forward_Unit|ForwardB_EX[0]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardB_EX[0]));
// synopsys translate_off
defparam \ForwardB_EX[0]~I .input_async_reset = "none";
defparam \ForwardB_EX[0]~I .input_power_up = "low";
defparam \ForwardB_EX[0]~I .input_register_mode = "none";
defparam \ForwardB_EX[0]~I .input_sync_reset = "none";
defparam \ForwardB_EX[0]~I .oe_async_reset = "none";
defparam \ForwardB_EX[0]~I .oe_power_up = "low";
defparam \ForwardB_EX[0]~I .oe_register_mode = "none";
defparam \ForwardB_EX[0]~I .oe_sync_reset = "none";
defparam \ForwardB_EX[0]~I .operation_mode = "output";
defparam \ForwardB_EX[0]~I .output_async_reset = "none";
defparam \ForwardB_EX[0]~I .output_power_up = "low";
defparam \ForwardB_EX[0]~I .output_register_mode = "none";
defparam \ForwardB_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardB_EX[1]~I (
	.datain(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardB_EX[1]));
// synopsys translate_off
defparam \ForwardB_EX[1]~I .input_async_reset = "none";
defparam \ForwardB_EX[1]~I .input_power_up = "low";
defparam \ForwardB_EX[1]~I .input_register_mode = "none";
defparam \ForwardB_EX[1]~I .input_sync_reset = "none";
defparam \ForwardB_EX[1]~I .oe_async_reset = "none";
defparam \ForwardB_EX[1]~I .oe_power_up = "low";
defparam \ForwardB_EX[1]~I .oe_register_mode = "none";
defparam \ForwardB_EX[1]~I .oe_sync_reset = "none";
defparam \ForwardB_EX[1]~I .operation_mode = "output";
defparam \ForwardB_EX[1]~I .output_async_reset = "none";
defparam \ForwardB_EX[1]~I .output_power_up = "low";
defparam \ForwardB_EX[1]~I .output_register_mode = "none";
defparam \ForwardB_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Forward_Mem_to_Mem~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Forward_Mem_to_Mem));
// synopsys translate_off
defparam \Forward_Mem_to_Mem~I .input_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .input_power_up = "low";
defparam \Forward_Mem_to_Mem~I .input_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .input_sync_reset = "none";
defparam \Forward_Mem_to_Mem~I .oe_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .oe_power_up = "low";
defparam \Forward_Mem_to_Mem~I .oe_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .oe_sync_reset = "none";
defparam \Forward_Mem_to_Mem~I .operation_mode = "output";
defparam \Forward_Mem_to_Mem~I .output_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .output_power_up = "low";
defparam \Forward_Mem_to_Mem~I .output_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardC~I (
	.datain(\EX_Forward_Unit|ForwardC~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardC));
// synopsys translate_off
defparam \ForwardC~I .input_async_reset = "none";
defparam \ForwardC~I .input_power_up = "low";
defparam \ForwardC~I .input_register_mode = "none";
defparam \ForwardC~I .input_sync_reset = "none";
defparam \ForwardC~I .oe_async_reset = "none";
defparam \ForwardC~I .oe_power_up = "low";
defparam \ForwardC~I .oe_register_mode = "none";
defparam \ForwardC~I .oe_sync_reset = "none";
defparam \ForwardC~I .operation_mode = "output";
defparam \ForwardC~I .output_async_reset = "none";
defparam \ForwardC~I .output_power_up = "low";
defparam \ForwardC~I .output_register_mode = "none";
defparam \ForwardC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardD~I (
	.datain(\EX_Forward_Unit|ForwardD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardD));
// synopsys translate_off
defparam \ForwardD~I .input_async_reset = "none";
defparam \ForwardD~I .input_power_up = "low";
defparam \ForwardD~I .input_register_mode = "none";
defparam \ForwardD~I .input_sync_reset = "none";
defparam \ForwardD~I .oe_async_reset = "none";
defparam \ForwardD~I .oe_power_up = "low";
defparam \ForwardD~I .oe_register_mode = "none";
defparam \ForwardD~I .oe_sync_reset = "none";
defparam \ForwardD~I .operation_mode = "output";
defparam \ForwardD~I .output_async_reset = "none";
defparam \ForwardD~I .output_power_up = "low";
defparam \ForwardD~I .output_register_mode = "none";
defparam \ForwardD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[0]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[0]));
// synopsys translate_off
defparam \ALU_Data_2_EX[0]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[0]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[0]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[1]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[1]));
// synopsys translate_off
defparam \ALU_Data_2_EX[1]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[1]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[1]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[2]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[2]));
// synopsys translate_off
defparam \ALU_Data_2_EX[2]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[2]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[2]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[3]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[3]));
// synopsys translate_off
defparam \ALU_Data_2_EX[3]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[3]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[3]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[4]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[4]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[4]));
// synopsys translate_off
defparam \ALU_Data_2_EX[4]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[4]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[4]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[4]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[5]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[5]));
// synopsys translate_off
defparam \ALU_Data_2_EX[5]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[5]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[5]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[5]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[6]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[6]));
// synopsys translate_off
defparam \ALU_Data_2_EX[6]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[6]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[6]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[6]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[7]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[7]));
// synopsys translate_off
defparam \ALU_Data_2_EX[7]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[7]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[7]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[7]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[8]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[8]));
// synopsys translate_off
defparam \ALU_Data_2_EX[8]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[8]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[8]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[8]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[9]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[9]));
// synopsys translate_off
defparam \ALU_Data_2_EX[9]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[9]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[9]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[9]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[10]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[10]));
// synopsys translate_off
defparam \ALU_Data_2_EX[10]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[10]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[10]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[10]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[11]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[11]));
// synopsys translate_off
defparam \ALU_Data_2_EX[11]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[11]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[11]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[11]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[12]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[12]));
// synopsys translate_off
defparam \ALU_Data_2_EX[12]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[12]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[12]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[12]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[13]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[13]));
// synopsys translate_off
defparam \ALU_Data_2_EX[13]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[13]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[13]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[13]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[14]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[14]));
// synopsys translate_off
defparam \ALU_Data_2_EX[14]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[14]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[14]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[14]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[15]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[15]));
// synopsys translate_off
defparam \ALU_Data_2_EX[15]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[15]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[15]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[15]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[16]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[16]));
// synopsys translate_off
defparam \ALU_Data_2_EX[16]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[16]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[16]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[16]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[17]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[17]));
// synopsys translate_off
defparam \ALU_Data_2_EX[17]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[17]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[17]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[17]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[18]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[18]));
// synopsys translate_off
defparam \ALU_Data_2_EX[18]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[18]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[18]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[18]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[19]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[19]));
// synopsys translate_off
defparam \ALU_Data_2_EX[19]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[19]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[19]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[19]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[20]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[20]));
// synopsys translate_off
defparam \ALU_Data_2_EX[20]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[20]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[20]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[20]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[21]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[21]));
// synopsys translate_off
defparam \ALU_Data_2_EX[21]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[21]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[21]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[21]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[22]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[22]));
// synopsys translate_off
defparam \ALU_Data_2_EX[22]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[22]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[22]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[22]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[23]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[23]));
// synopsys translate_off
defparam \ALU_Data_2_EX[23]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[23]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[23]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[23]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[24]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[24]));
// synopsys translate_off
defparam \ALU_Data_2_EX[24]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[24]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[24]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[24]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[25]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[25]));
// synopsys translate_off
defparam \ALU_Data_2_EX[25]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[25]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[25]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[25]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[26]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[26]));
// synopsys translate_off
defparam \ALU_Data_2_EX[26]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[26]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[26]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[26]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[27]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[27]));
// synopsys translate_off
defparam \ALU_Data_2_EX[27]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[27]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[27]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[27]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[28]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[28]));
// synopsys translate_off
defparam \ALU_Data_2_EX[28]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[28]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[28]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[28]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[29]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[29]));
// synopsys translate_off
defparam \ALU_Data_2_EX[29]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[29]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[29]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[29]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[30]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[30]));
// synopsys translate_off
defparam \ALU_Data_2_EX[30]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[30]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[30]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[30]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[31]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[31]));
// synopsys translate_off
defparam \ALU_Data_2_EX[31]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[31]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[31]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[31]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[0]~I (
	.datain(\EX_ALU_Control|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[0]));
// synopsys translate_off
defparam \ALU_Control_EX[0]~I .input_async_reset = "none";
defparam \ALU_Control_EX[0]~I .input_power_up = "low";
defparam \ALU_Control_EX[0]~I .input_register_mode = "none";
defparam \ALU_Control_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[0]~I .oe_power_up = "low";
defparam \ALU_Control_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[0]~I .operation_mode = "output";
defparam \ALU_Control_EX[0]~I .output_async_reset = "none";
defparam \ALU_Control_EX[0]~I .output_power_up = "low";
defparam \ALU_Control_EX[0]~I .output_register_mode = "none";
defparam \ALU_Control_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[1]~I (
	.datain(!\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[1]));
// synopsys translate_off
defparam \ALU_Control_EX[1]~I .input_async_reset = "none";
defparam \ALU_Control_EX[1]~I .input_power_up = "low";
defparam \ALU_Control_EX[1]~I .input_register_mode = "none";
defparam \ALU_Control_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[1]~I .oe_power_up = "low";
defparam \ALU_Control_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[1]~I .operation_mode = "output";
defparam \ALU_Control_EX[1]~I .output_async_reset = "none";
defparam \ALU_Control_EX[1]~I .output_power_up = "low";
defparam \ALU_Control_EX[1]~I .output_register_mode = "none";
defparam \ALU_Control_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[2]~I (
	.datain(\EX_ALU_Control|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[2]));
// synopsys translate_off
defparam \ALU_Control_EX[2]~I .input_async_reset = "none";
defparam \ALU_Control_EX[2]~I .input_power_up = "low";
defparam \ALU_Control_EX[2]~I .input_register_mode = "none";
defparam \ALU_Control_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[2]~I .oe_power_up = "low";
defparam \ALU_Control_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[2]~I .operation_mode = "output";
defparam \ALU_Control_EX[2]~I .output_async_reset = "none";
defparam \ALU_Control_EX[2]~I .output_power_up = "low";
defparam \ALU_Control_EX[2]~I .output_register_mode = "none";
defparam \ALU_Control_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[3]));
// synopsys translate_off
defparam \ALU_Control_EX[3]~I .input_async_reset = "none";
defparam \ALU_Control_EX[3]~I .input_power_up = "low";
defparam \ALU_Control_EX[3]~I .input_register_mode = "none";
defparam \ALU_Control_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[3]~I .oe_power_up = "low";
defparam \ALU_Control_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[3]~I .operation_mode = "output";
defparam \ALU_Control_EX[3]~I .output_async_reset = "none";
defparam \ALU_Control_EX[3]~I .output_power_up = "low";
defparam \ALU_Control_EX[3]~I .output_register_mode = "none";
defparam \ALU_Control_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[0]~I (
	.datain(\EX_ALU|Mux31~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[0]));
// synopsys translate_off
defparam \ALU_Result_EX[0]~I .input_async_reset = "none";
defparam \ALU_Result_EX[0]~I .input_power_up = "low";
defparam \ALU_Result_EX[0]~I .input_register_mode = "none";
defparam \ALU_Result_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[0]~I .oe_power_up = "low";
defparam \ALU_Result_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[0]~I .operation_mode = "output";
defparam \ALU_Result_EX[0]~I .output_async_reset = "none";
defparam \ALU_Result_EX[0]~I .output_power_up = "low";
defparam \ALU_Result_EX[0]~I .output_register_mode = "none";
defparam \ALU_Result_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[1]~I (
	.datain(\EX_ALU|Mux30~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[1]));
// synopsys translate_off
defparam \ALU_Result_EX[1]~I .input_async_reset = "none";
defparam \ALU_Result_EX[1]~I .input_power_up = "low";
defparam \ALU_Result_EX[1]~I .input_register_mode = "none";
defparam \ALU_Result_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[1]~I .oe_power_up = "low";
defparam \ALU_Result_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[1]~I .operation_mode = "output";
defparam \ALU_Result_EX[1]~I .output_async_reset = "none";
defparam \ALU_Result_EX[1]~I .output_power_up = "low";
defparam \ALU_Result_EX[1]~I .output_register_mode = "none";
defparam \ALU_Result_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[2]~I (
	.datain(\EX_ALU|Mux29~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[2]));
// synopsys translate_off
defparam \ALU_Result_EX[2]~I .input_async_reset = "none";
defparam \ALU_Result_EX[2]~I .input_power_up = "low";
defparam \ALU_Result_EX[2]~I .input_register_mode = "none";
defparam \ALU_Result_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[2]~I .oe_power_up = "low";
defparam \ALU_Result_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[2]~I .operation_mode = "output";
defparam \ALU_Result_EX[2]~I .output_async_reset = "none";
defparam \ALU_Result_EX[2]~I .output_power_up = "low";
defparam \ALU_Result_EX[2]~I .output_register_mode = "none";
defparam \ALU_Result_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[3]~I (
	.datain(\EX_ALU|Mux28~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[3]));
// synopsys translate_off
defparam \ALU_Result_EX[3]~I .input_async_reset = "none";
defparam \ALU_Result_EX[3]~I .input_power_up = "low";
defparam \ALU_Result_EX[3]~I .input_register_mode = "none";
defparam \ALU_Result_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[3]~I .oe_power_up = "low";
defparam \ALU_Result_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[3]~I .operation_mode = "output";
defparam \ALU_Result_EX[3]~I .output_async_reset = "none";
defparam \ALU_Result_EX[3]~I .output_power_up = "low";
defparam \ALU_Result_EX[3]~I .output_register_mode = "none";
defparam \ALU_Result_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[4]~I (
	.datain(\EX_ALU|Mux27~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[4]));
// synopsys translate_off
defparam \ALU_Result_EX[4]~I .input_async_reset = "none";
defparam \ALU_Result_EX[4]~I .input_power_up = "low";
defparam \ALU_Result_EX[4]~I .input_register_mode = "none";
defparam \ALU_Result_EX[4]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[4]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[4]~I .oe_power_up = "low";
defparam \ALU_Result_EX[4]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[4]~I .operation_mode = "output";
defparam \ALU_Result_EX[4]~I .output_async_reset = "none";
defparam \ALU_Result_EX[4]~I .output_power_up = "low";
defparam \ALU_Result_EX[4]~I .output_register_mode = "none";
defparam \ALU_Result_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[5]~I (
	.datain(\EX_ALU|Mux26~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[5]));
// synopsys translate_off
defparam \ALU_Result_EX[5]~I .input_async_reset = "none";
defparam \ALU_Result_EX[5]~I .input_power_up = "low";
defparam \ALU_Result_EX[5]~I .input_register_mode = "none";
defparam \ALU_Result_EX[5]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[5]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[5]~I .oe_power_up = "low";
defparam \ALU_Result_EX[5]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[5]~I .operation_mode = "output";
defparam \ALU_Result_EX[5]~I .output_async_reset = "none";
defparam \ALU_Result_EX[5]~I .output_power_up = "low";
defparam \ALU_Result_EX[5]~I .output_register_mode = "none";
defparam \ALU_Result_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[6]~I (
	.datain(\EX_ALU|Mux25~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[6]));
// synopsys translate_off
defparam \ALU_Result_EX[6]~I .input_async_reset = "none";
defparam \ALU_Result_EX[6]~I .input_power_up = "low";
defparam \ALU_Result_EX[6]~I .input_register_mode = "none";
defparam \ALU_Result_EX[6]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[6]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[6]~I .oe_power_up = "low";
defparam \ALU_Result_EX[6]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[6]~I .operation_mode = "output";
defparam \ALU_Result_EX[6]~I .output_async_reset = "none";
defparam \ALU_Result_EX[6]~I .output_power_up = "low";
defparam \ALU_Result_EX[6]~I .output_register_mode = "none";
defparam \ALU_Result_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[7]~I (
	.datain(\EX_ALU|Mux24~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[7]));
// synopsys translate_off
defparam \ALU_Result_EX[7]~I .input_async_reset = "none";
defparam \ALU_Result_EX[7]~I .input_power_up = "low";
defparam \ALU_Result_EX[7]~I .input_register_mode = "none";
defparam \ALU_Result_EX[7]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[7]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[7]~I .oe_power_up = "low";
defparam \ALU_Result_EX[7]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[7]~I .operation_mode = "output";
defparam \ALU_Result_EX[7]~I .output_async_reset = "none";
defparam \ALU_Result_EX[7]~I .output_power_up = "low";
defparam \ALU_Result_EX[7]~I .output_register_mode = "none";
defparam \ALU_Result_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[8]~I (
	.datain(\EX_ALU|Mux23~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[8]));
// synopsys translate_off
defparam \ALU_Result_EX[8]~I .input_async_reset = "none";
defparam \ALU_Result_EX[8]~I .input_power_up = "low";
defparam \ALU_Result_EX[8]~I .input_register_mode = "none";
defparam \ALU_Result_EX[8]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[8]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[8]~I .oe_power_up = "low";
defparam \ALU_Result_EX[8]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[8]~I .operation_mode = "output";
defparam \ALU_Result_EX[8]~I .output_async_reset = "none";
defparam \ALU_Result_EX[8]~I .output_power_up = "low";
defparam \ALU_Result_EX[8]~I .output_register_mode = "none";
defparam \ALU_Result_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[9]~I (
	.datain(\EX_ALU|Mux22~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[9]));
// synopsys translate_off
defparam \ALU_Result_EX[9]~I .input_async_reset = "none";
defparam \ALU_Result_EX[9]~I .input_power_up = "low";
defparam \ALU_Result_EX[9]~I .input_register_mode = "none";
defparam \ALU_Result_EX[9]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[9]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[9]~I .oe_power_up = "low";
defparam \ALU_Result_EX[9]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[9]~I .operation_mode = "output";
defparam \ALU_Result_EX[9]~I .output_async_reset = "none";
defparam \ALU_Result_EX[9]~I .output_power_up = "low";
defparam \ALU_Result_EX[9]~I .output_register_mode = "none";
defparam \ALU_Result_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[10]~I (
	.datain(\EX_ALU|Mux21~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[10]));
// synopsys translate_off
defparam \ALU_Result_EX[10]~I .input_async_reset = "none";
defparam \ALU_Result_EX[10]~I .input_power_up = "low";
defparam \ALU_Result_EX[10]~I .input_register_mode = "none";
defparam \ALU_Result_EX[10]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[10]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[10]~I .oe_power_up = "low";
defparam \ALU_Result_EX[10]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[10]~I .operation_mode = "output";
defparam \ALU_Result_EX[10]~I .output_async_reset = "none";
defparam \ALU_Result_EX[10]~I .output_power_up = "low";
defparam \ALU_Result_EX[10]~I .output_register_mode = "none";
defparam \ALU_Result_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[11]~I (
	.datain(\EX_ALU|Mux20~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[11]));
// synopsys translate_off
defparam \ALU_Result_EX[11]~I .input_async_reset = "none";
defparam \ALU_Result_EX[11]~I .input_power_up = "low";
defparam \ALU_Result_EX[11]~I .input_register_mode = "none";
defparam \ALU_Result_EX[11]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[11]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[11]~I .oe_power_up = "low";
defparam \ALU_Result_EX[11]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[11]~I .operation_mode = "output";
defparam \ALU_Result_EX[11]~I .output_async_reset = "none";
defparam \ALU_Result_EX[11]~I .output_power_up = "low";
defparam \ALU_Result_EX[11]~I .output_register_mode = "none";
defparam \ALU_Result_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[12]~I (
	.datain(\EX_ALU|Mux19~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[12]));
// synopsys translate_off
defparam \ALU_Result_EX[12]~I .input_async_reset = "none";
defparam \ALU_Result_EX[12]~I .input_power_up = "low";
defparam \ALU_Result_EX[12]~I .input_register_mode = "none";
defparam \ALU_Result_EX[12]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[12]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[12]~I .oe_power_up = "low";
defparam \ALU_Result_EX[12]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[12]~I .operation_mode = "output";
defparam \ALU_Result_EX[12]~I .output_async_reset = "none";
defparam \ALU_Result_EX[12]~I .output_power_up = "low";
defparam \ALU_Result_EX[12]~I .output_register_mode = "none";
defparam \ALU_Result_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[13]~I (
	.datain(\EX_ALU|Mux18~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[13]));
// synopsys translate_off
defparam \ALU_Result_EX[13]~I .input_async_reset = "none";
defparam \ALU_Result_EX[13]~I .input_power_up = "low";
defparam \ALU_Result_EX[13]~I .input_register_mode = "none";
defparam \ALU_Result_EX[13]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[13]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[13]~I .oe_power_up = "low";
defparam \ALU_Result_EX[13]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[13]~I .operation_mode = "output";
defparam \ALU_Result_EX[13]~I .output_async_reset = "none";
defparam \ALU_Result_EX[13]~I .output_power_up = "low";
defparam \ALU_Result_EX[13]~I .output_register_mode = "none";
defparam \ALU_Result_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[14]~I (
	.datain(\EX_ALU|Mux17~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[14]));
// synopsys translate_off
defparam \ALU_Result_EX[14]~I .input_async_reset = "none";
defparam \ALU_Result_EX[14]~I .input_power_up = "low";
defparam \ALU_Result_EX[14]~I .input_register_mode = "none";
defparam \ALU_Result_EX[14]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[14]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[14]~I .oe_power_up = "low";
defparam \ALU_Result_EX[14]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[14]~I .operation_mode = "output";
defparam \ALU_Result_EX[14]~I .output_async_reset = "none";
defparam \ALU_Result_EX[14]~I .output_power_up = "low";
defparam \ALU_Result_EX[14]~I .output_register_mode = "none";
defparam \ALU_Result_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[15]~I (
	.datain(\EX_ALU|Mux16~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[15]));
// synopsys translate_off
defparam \ALU_Result_EX[15]~I .input_async_reset = "none";
defparam \ALU_Result_EX[15]~I .input_power_up = "low";
defparam \ALU_Result_EX[15]~I .input_register_mode = "none";
defparam \ALU_Result_EX[15]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[15]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[15]~I .oe_power_up = "low";
defparam \ALU_Result_EX[15]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[15]~I .operation_mode = "output";
defparam \ALU_Result_EX[15]~I .output_async_reset = "none";
defparam \ALU_Result_EX[15]~I .output_power_up = "low";
defparam \ALU_Result_EX[15]~I .output_register_mode = "none";
defparam \ALU_Result_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[16]~I (
	.datain(\EX_ALU|Mux15~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[16]));
// synopsys translate_off
defparam \ALU_Result_EX[16]~I .input_async_reset = "none";
defparam \ALU_Result_EX[16]~I .input_power_up = "low";
defparam \ALU_Result_EX[16]~I .input_register_mode = "none";
defparam \ALU_Result_EX[16]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[16]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[16]~I .oe_power_up = "low";
defparam \ALU_Result_EX[16]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[16]~I .operation_mode = "output";
defparam \ALU_Result_EX[16]~I .output_async_reset = "none";
defparam \ALU_Result_EX[16]~I .output_power_up = "low";
defparam \ALU_Result_EX[16]~I .output_register_mode = "none";
defparam \ALU_Result_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[17]~I (
	.datain(\EX_ALU|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[17]));
// synopsys translate_off
defparam \ALU_Result_EX[17]~I .input_async_reset = "none";
defparam \ALU_Result_EX[17]~I .input_power_up = "low";
defparam \ALU_Result_EX[17]~I .input_register_mode = "none";
defparam \ALU_Result_EX[17]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[17]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[17]~I .oe_power_up = "low";
defparam \ALU_Result_EX[17]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[17]~I .operation_mode = "output";
defparam \ALU_Result_EX[17]~I .output_async_reset = "none";
defparam \ALU_Result_EX[17]~I .output_power_up = "low";
defparam \ALU_Result_EX[17]~I .output_register_mode = "none";
defparam \ALU_Result_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[18]~I (
	.datain(\EX_ALU|Mux13~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[18]));
// synopsys translate_off
defparam \ALU_Result_EX[18]~I .input_async_reset = "none";
defparam \ALU_Result_EX[18]~I .input_power_up = "low";
defparam \ALU_Result_EX[18]~I .input_register_mode = "none";
defparam \ALU_Result_EX[18]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[18]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[18]~I .oe_power_up = "low";
defparam \ALU_Result_EX[18]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[18]~I .operation_mode = "output";
defparam \ALU_Result_EX[18]~I .output_async_reset = "none";
defparam \ALU_Result_EX[18]~I .output_power_up = "low";
defparam \ALU_Result_EX[18]~I .output_register_mode = "none";
defparam \ALU_Result_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[19]~I (
	.datain(\EX_ALU|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[19]));
// synopsys translate_off
defparam \ALU_Result_EX[19]~I .input_async_reset = "none";
defparam \ALU_Result_EX[19]~I .input_power_up = "low";
defparam \ALU_Result_EX[19]~I .input_register_mode = "none";
defparam \ALU_Result_EX[19]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[19]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[19]~I .oe_power_up = "low";
defparam \ALU_Result_EX[19]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[19]~I .operation_mode = "output";
defparam \ALU_Result_EX[19]~I .output_async_reset = "none";
defparam \ALU_Result_EX[19]~I .output_power_up = "low";
defparam \ALU_Result_EX[19]~I .output_register_mode = "none";
defparam \ALU_Result_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[20]~I (
	.datain(\EX_ALU|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[20]));
// synopsys translate_off
defparam \ALU_Result_EX[20]~I .input_async_reset = "none";
defparam \ALU_Result_EX[20]~I .input_power_up = "low";
defparam \ALU_Result_EX[20]~I .input_register_mode = "none";
defparam \ALU_Result_EX[20]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[20]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[20]~I .oe_power_up = "low";
defparam \ALU_Result_EX[20]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[20]~I .operation_mode = "output";
defparam \ALU_Result_EX[20]~I .output_async_reset = "none";
defparam \ALU_Result_EX[20]~I .output_power_up = "low";
defparam \ALU_Result_EX[20]~I .output_register_mode = "none";
defparam \ALU_Result_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[21]~I (
	.datain(\EX_ALU|Mux10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[21]));
// synopsys translate_off
defparam \ALU_Result_EX[21]~I .input_async_reset = "none";
defparam \ALU_Result_EX[21]~I .input_power_up = "low";
defparam \ALU_Result_EX[21]~I .input_register_mode = "none";
defparam \ALU_Result_EX[21]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[21]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[21]~I .oe_power_up = "low";
defparam \ALU_Result_EX[21]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[21]~I .operation_mode = "output";
defparam \ALU_Result_EX[21]~I .output_async_reset = "none";
defparam \ALU_Result_EX[21]~I .output_power_up = "low";
defparam \ALU_Result_EX[21]~I .output_register_mode = "none";
defparam \ALU_Result_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[22]~I (
	.datain(\EX_ALU|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[22]));
// synopsys translate_off
defparam \ALU_Result_EX[22]~I .input_async_reset = "none";
defparam \ALU_Result_EX[22]~I .input_power_up = "low";
defparam \ALU_Result_EX[22]~I .input_register_mode = "none";
defparam \ALU_Result_EX[22]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[22]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[22]~I .oe_power_up = "low";
defparam \ALU_Result_EX[22]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[22]~I .operation_mode = "output";
defparam \ALU_Result_EX[22]~I .output_async_reset = "none";
defparam \ALU_Result_EX[22]~I .output_power_up = "low";
defparam \ALU_Result_EX[22]~I .output_register_mode = "none";
defparam \ALU_Result_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[23]~I (
	.datain(\EX_ALU|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[23]));
// synopsys translate_off
defparam \ALU_Result_EX[23]~I .input_async_reset = "none";
defparam \ALU_Result_EX[23]~I .input_power_up = "low";
defparam \ALU_Result_EX[23]~I .input_register_mode = "none";
defparam \ALU_Result_EX[23]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[23]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[23]~I .oe_power_up = "low";
defparam \ALU_Result_EX[23]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[23]~I .operation_mode = "output";
defparam \ALU_Result_EX[23]~I .output_async_reset = "none";
defparam \ALU_Result_EX[23]~I .output_power_up = "low";
defparam \ALU_Result_EX[23]~I .output_register_mode = "none";
defparam \ALU_Result_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[24]~I (
	.datain(\EX_ALU|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[24]));
// synopsys translate_off
defparam \ALU_Result_EX[24]~I .input_async_reset = "none";
defparam \ALU_Result_EX[24]~I .input_power_up = "low";
defparam \ALU_Result_EX[24]~I .input_register_mode = "none";
defparam \ALU_Result_EX[24]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[24]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[24]~I .oe_power_up = "low";
defparam \ALU_Result_EX[24]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[24]~I .operation_mode = "output";
defparam \ALU_Result_EX[24]~I .output_async_reset = "none";
defparam \ALU_Result_EX[24]~I .output_power_up = "low";
defparam \ALU_Result_EX[24]~I .output_register_mode = "none";
defparam \ALU_Result_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[25]~I (
	.datain(\EX_ALU|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[25]));
// synopsys translate_off
defparam \ALU_Result_EX[25]~I .input_async_reset = "none";
defparam \ALU_Result_EX[25]~I .input_power_up = "low";
defparam \ALU_Result_EX[25]~I .input_register_mode = "none";
defparam \ALU_Result_EX[25]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[25]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[25]~I .oe_power_up = "low";
defparam \ALU_Result_EX[25]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[25]~I .operation_mode = "output";
defparam \ALU_Result_EX[25]~I .output_async_reset = "none";
defparam \ALU_Result_EX[25]~I .output_power_up = "low";
defparam \ALU_Result_EX[25]~I .output_register_mode = "none";
defparam \ALU_Result_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[26]~I (
	.datain(\EX_ALU|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[26]));
// synopsys translate_off
defparam \ALU_Result_EX[26]~I .input_async_reset = "none";
defparam \ALU_Result_EX[26]~I .input_power_up = "low";
defparam \ALU_Result_EX[26]~I .input_register_mode = "none";
defparam \ALU_Result_EX[26]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[26]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[26]~I .oe_power_up = "low";
defparam \ALU_Result_EX[26]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[26]~I .operation_mode = "output";
defparam \ALU_Result_EX[26]~I .output_async_reset = "none";
defparam \ALU_Result_EX[26]~I .output_power_up = "low";
defparam \ALU_Result_EX[26]~I .output_register_mode = "none";
defparam \ALU_Result_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[27]~I (
	.datain(\EX_ALU|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[27]));
// synopsys translate_off
defparam \ALU_Result_EX[27]~I .input_async_reset = "none";
defparam \ALU_Result_EX[27]~I .input_power_up = "low";
defparam \ALU_Result_EX[27]~I .input_register_mode = "none";
defparam \ALU_Result_EX[27]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[27]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[27]~I .oe_power_up = "low";
defparam \ALU_Result_EX[27]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[27]~I .operation_mode = "output";
defparam \ALU_Result_EX[27]~I .output_async_reset = "none";
defparam \ALU_Result_EX[27]~I .output_power_up = "low";
defparam \ALU_Result_EX[27]~I .output_register_mode = "none";
defparam \ALU_Result_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[28]~I (
	.datain(\EX_ALU|Mux3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[28]));
// synopsys translate_off
defparam \ALU_Result_EX[28]~I .input_async_reset = "none";
defparam \ALU_Result_EX[28]~I .input_power_up = "low";
defparam \ALU_Result_EX[28]~I .input_register_mode = "none";
defparam \ALU_Result_EX[28]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[28]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[28]~I .oe_power_up = "low";
defparam \ALU_Result_EX[28]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[28]~I .operation_mode = "output";
defparam \ALU_Result_EX[28]~I .output_async_reset = "none";
defparam \ALU_Result_EX[28]~I .output_power_up = "low";
defparam \ALU_Result_EX[28]~I .output_register_mode = "none";
defparam \ALU_Result_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[29]~I (
	.datain(\EX_ALU|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[29]));
// synopsys translate_off
defparam \ALU_Result_EX[29]~I .input_async_reset = "none";
defparam \ALU_Result_EX[29]~I .input_power_up = "low";
defparam \ALU_Result_EX[29]~I .input_register_mode = "none";
defparam \ALU_Result_EX[29]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[29]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[29]~I .oe_power_up = "low";
defparam \ALU_Result_EX[29]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[29]~I .operation_mode = "output";
defparam \ALU_Result_EX[29]~I .output_async_reset = "none";
defparam \ALU_Result_EX[29]~I .output_power_up = "low";
defparam \ALU_Result_EX[29]~I .output_register_mode = "none";
defparam \ALU_Result_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[30]~I (
	.datain(\EX_ALU|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[30]));
// synopsys translate_off
defparam \ALU_Result_EX[30]~I .input_async_reset = "none";
defparam \ALU_Result_EX[30]~I .input_power_up = "low";
defparam \ALU_Result_EX[30]~I .input_register_mode = "none";
defparam \ALU_Result_EX[30]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[30]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[30]~I .oe_power_up = "low";
defparam \ALU_Result_EX[30]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[30]~I .operation_mode = "output";
defparam \ALU_Result_EX[30]~I .output_async_reset = "none";
defparam \ALU_Result_EX[30]~I .output_power_up = "low";
defparam \ALU_Result_EX[30]~I .output_register_mode = "none";
defparam \ALU_Result_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[31]~I (
	.datain(\EX_ALU|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[31]));
// synopsys translate_off
defparam \ALU_Result_EX[31]~I .input_async_reset = "none";
defparam \ALU_Result_EX[31]~I .input_power_up = "low";
defparam \ALU_Result_EX[31]~I .input_register_mode = "none";
defparam \ALU_Result_EX[31]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[31]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[31]~I .oe_power_up = "low";
defparam \ALU_Result_EX[31]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[31]~I .operation_mode = "output";
defparam \ALU_Result_EX[31]~I .output_async_reset = "none";
defparam \ALU_Result_EX[31]~I .output_power_up = "low";
defparam \ALU_Result_EX[31]~I .output_register_mode = "none";
defparam \ALU_Result_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[0]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[0]));
// synopsys translate_off
defparam \Branch_Dest_EX[0]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .input_power_up = "low";
defparam \Branch_Dest_EX[0]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[0]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[0]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[0]~I .operation_mode = "output";
defparam \Branch_Dest_EX[0]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .output_power_up = "low";
defparam \Branch_Dest_EX[0]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[1]));
// synopsys translate_off
defparam \Branch_Dest_EX[1]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .input_power_up = "low";
defparam \Branch_Dest_EX[1]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[1]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[1]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[1]~I .operation_mode = "output";
defparam \Branch_Dest_EX[1]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .output_power_up = "low";
defparam \Branch_Dest_EX[1]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[2]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[2]));
// synopsys translate_off
defparam \Branch_Dest_EX[2]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .input_power_up = "low";
defparam \Branch_Dest_EX[2]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[2]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[2]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[2]~I .operation_mode = "output";
defparam \Branch_Dest_EX[2]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .output_power_up = "low";
defparam \Branch_Dest_EX[2]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[3]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[3]));
// synopsys translate_off
defparam \Branch_Dest_EX[3]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .input_power_up = "low";
defparam \Branch_Dest_EX[3]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[3]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[3]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[3]~I .operation_mode = "output";
defparam \Branch_Dest_EX[3]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .output_power_up = "low";
defparam \Branch_Dest_EX[3]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[4]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[4]));
// synopsys translate_off
defparam \Branch_Dest_EX[4]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .input_power_up = "low";
defparam \Branch_Dest_EX[4]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[4]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[4]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[4]~I .operation_mode = "output";
defparam \Branch_Dest_EX[4]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .output_power_up = "low";
defparam \Branch_Dest_EX[4]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[5]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[5]));
// synopsys translate_off
defparam \Branch_Dest_EX[5]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .input_power_up = "low";
defparam \Branch_Dest_EX[5]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[5]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[5]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[5]~I .operation_mode = "output";
defparam \Branch_Dest_EX[5]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .output_power_up = "low";
defparam \Branch_Dest_EX[5]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[6]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[6]));
// synopsys translate_off
defparam \Branch_Dest_EX[6]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .input_power_up = "low";
defparam \Branch_Dest_EX[6]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[6]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[6]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[6]~I .operation_mode = "output";
defparam \Branch_Dest_EX[6]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .output_power_up = "low";
defparam \Branch_Dest_EX[6]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[7]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[7]));
// synopsys translate_off
defparam \Branch_Dest_EX[7]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .input_power_up = "low";
defparam \Branch_Dest_EX[7]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[7]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[7]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[7]~I .operation_mode = "output";
defparam \Branch_Dest_EX[7]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .output_power_up = "low";
defparam \Branch_Dest_EX[7]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[8]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[8]));
// synopsys translate_off
defparam \Branch_Dest_EX[8]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .input_power_up = "low";
defparam \Branch_Dest_EX[8]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[8]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[8]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[8]~I .operation_mode = "output";
defparam \Branch_Dest_EX[8]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .output_power_up = "low";
defparam \Branch_Dest_EX[8]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[9]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[9]));
// synopsys translate_off
defparam \Branch_Dest_EX[9]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .input_power_up = "low";
defparam \Branch_Dest_EX[9]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[9]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[9]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[9]~I .operation_mode = "output";
defparam \Branch_Dest_EX[9]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .output_power_up = "low";
defparam \Branch_Dest_EX[9]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[10]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[10]));
// synopsys translate_off
defparam \Branch_Dest_EX[10]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .input_power_up = "low";
defparam \Branch_Dest_EX[10]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[10]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[10]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[10]~I .operation_mode = "output";
defparam \Branch_Dest_EX[10]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .output_power_up = "low";
defparam \Branch_Dest_EX[10]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[11]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[11]));
// synopsys translate_off
defparam \Branch_Dest_EX[11]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .input_power_up = "low";
defparam \Branch_Dest_EX[11]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[11]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[11]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[11]~I .operation_mode = "output";
defparam \Branch_Dest_EX[11]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .output_power_up = "low";
defparam \Branch_Dest_EX[11]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[12]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[12]));
// synopsys translate_off
defparam \Branch_Dest_EX[12]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .input_power_up = "low";
defparam \Branch_Dest_EX[12]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[12]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[12]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[12]~I .operation_mode = "output";
defparam \Branch_Dest_EX[12]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .output_power_up = "low";
defparam \Branch_Dest_EX[12]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[13]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[13]));
// synopsys translate_off
defparam \Branch_Dest_EX[13]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .input_power_up = "low";
defparam \Branch_Dest_EX[13]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[13]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[13]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[13]~I .operation_mode = "output";
defparam \Branch_Dest_EX[13]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .output_power_up = "low";
defparam \Branch_Dest_EX[13]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[14]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[14]));
// synopsys translate_off
defparam \Branch_Dest_EX[14]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .input_power_up = "low";
defparam \Branch_Dest_EX[14]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[14]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[14]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[14]~I .operation_mode = "output";
defparam \Branch_Dest_EX[14]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .output_power_up = "low";
defparam \Branch_Dest_EX[14]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[15]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[15]));
// synopsys translate_off
defparam \Branch_Dest_EX[15]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .input_power_up = "low";
defparam \Branch_Dest_EX[15]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[15]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[15]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[15]~I .operation_mode = "output";
defparam \Branch_Dest_EX[15]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .output_power_up = "low";
defparam \Branch_Dest_EX[15]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[16]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[16]));
// synopsys translate_off
defparam \Branch_Dest_EX[16]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .input_power_up = "low";
defparam \Branch_Dest_EX[16]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[16]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[16]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[16]~I .operation_mode = "output";
defparam \Branch_Dest_EX[16]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .output_power_up = "low";
defparam \Branch_Dest_EX[16]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[17]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[17]));
// synopsys translate_off
defparam \Branch_Dest_EX[17]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .input_power_up = "low";
defparam \Branch_Dest_EX[17]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[17]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[17]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[17]~I .operation_mode = "output";
defparam \Branch_Dest_EX[17]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .output_power_up = "low";
defparam \Branch_Dest_EX[17]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[18]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[18]));
// synopsys translate_off
defparam \Branch_Dest_EX[18]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .input_power_up = "low";
defparam \Branch_Dest_EX[18]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[18]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[18]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[18]~I .operation_mode = "output";
defparam \Branch_Dest_EX[18]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .output_power_up = "low";
defparam \Branch_Dest_EX[18]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[19]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[19]));
// synopsys translate_off
defparam \Branch_Dest_EX[19]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .input_power_up = "low";
defparam \Branch_Dest_EX[19]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[19]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[19]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[19]~I .operation_mode = "output";
defparam \Branch_Dest_EX[19]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .output_power_up = "low";
defparam \Branch_Dest_EX[19]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[20]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[20]));
// synopsys translate_off
defparam \Branch_Dest_EX[20]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .input_power_up = "low";
defparam \Branch_Dest_EX[20]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[20]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[20]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[20]~I .operation_mode = "output";
defparam \Branch_Dest_EX[20]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .output_power_up = "low";
defparam \Branch_Dest_EX[20]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[21]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[21]));
// synopsys translate_off
defparam \Branch_Dest_EX[21]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .input_power_up = "low";
defparam \Branch_Dest_EX[21]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[21]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[21]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[21]~I .operation_mode = "output";
defparam \Branch_Dest_EX[21]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .output_power_up = "low";
defparam \Branch_Dest_EX[21]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[22]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[22]));
// synopsys translate_off
defparam \Branch_Dest_EX[22]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .input_power_up = "low";
defparam \Branch_Dest_EX[22]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[22]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[22]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[22]~I .operation_mode = "output";
defparam \Branch_Dest_EX[22]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .output_power_up = "low";
defparam \Branch_Dest_EX[22]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[23]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[23]));
// synopsys translate_off
defparam \Branch_Dest_EX[23]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .input_power_up = "low";
defparam \Branch_Dest_EX[23]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[23]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[23]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[23]~I .operation_mode = "output";
defparam \Branch_Dest_EX[23]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .output_power_up = "low";
defparam \Branch_Dest_EX[23]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[24]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[24]));
// synopsys translate_off
defparam \Branch_Dest_EX[24]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .input_power_up = "low";
defparam \Branch_Dest_EX[24]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[24]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[24]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[24]~I .operation_mode = "output";
defparam \Branch_Dest_EX[24]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .output_power_up = "low";
defparam \Branch_Dest_EX[24]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[25]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[25]));
// synopsys translate_off
defparam \Branch_Dest_EX[25]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .input_power_up = "low";
defparam \Branch_Dest_EX[25]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[25]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[25]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[25]~I .operation_mode = "output";
defparam \Branch_Dest_EX[25]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .output_power_up = "low";
defparam \Branch_Dest_EX[25]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[26]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[26]));
// synopsys translate_off
defparam \Branch_Dest_EX[26]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .input_power_up = "low";
defparam \Branch_Dest_EX[26]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[26]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[26]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[26]~I .operation_mode = "output";
defparam \Branch_Dest_EX[26]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .output_power_up = "low";
defparam \Branch_Dest_EX[26]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[27]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[27]));
// synopsys translate_off
defparam \Branch_Dest_EX[27]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .input_power_up = "low";
defparam \Branch_Dest_EX[27]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[27]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[27]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[27]~I .operation_mode = "output";
defparam \Branch_Dest_EX[27]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .output_power_up = "low";
defparam \Branch_Dest_EX[27]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[28]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[28]));
// synopsys translate_off
defparam \Branch_Dest_EX[28]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .input_power_up = "low";
defparam \Branch_Dest_EX[28]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[28]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[28]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[28]~I .operation_mode = "output";
defparam \Branch_Dest_EX[28]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .output_power_up = "low";
defparam \Branch_Dest_EX[28]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[29]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[29]));
// synopsys translate_off
defparam \Branch_Dest_EX[29]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .input_power_up = "low";
defparam \Branch_Dest_EX[29]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[29]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[29]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[29]~I .operation_mode = "output";
defparam \Branch_Dest_EX[29]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .output_power_up = "low";
defparam \Branch_Dest_EX[29]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[30]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[30]));
// synopsys translate_off
defparam \Branch_Dest_EX[30]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .input_power_up = "low";
defparam \Branch_Dest_EX[30]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[30]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[30]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[30]~I .operation_mode = "output";
defparam \Branch_Dest_EX[30]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .output_power_up = "low";
defparam \Branch_Dest_EX[30]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[31]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[31]));
// synopsys translate_off
defparam \Branch_Dest_EX[31]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .input_power_up = "low";
defparam \Branch_Dest_EX[31]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[31]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[31]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[31]~I .operation_mode = "output";
defparam \Branch_Dest_EX[31]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .output_power_up = "low";
defparam \Branch_Dest_EX[31]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[0]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[0]));
// synopsys translate_off
defparam \Write_Register_EX[0]~I .input_async_reset = "none";
defparam \Write_Register_EX[0]~I .input_power_up = "low";
defparam \Write_Register_EX[0]~I .input_register_mode = "none";
defparam \Write_Register_EX[0]~I .input_sync_reset = "none";
defparam \Write_Register_EX[0]~I .oe_async_reset = "none";
defparam \Write_Register_EX[0]~I .oe_power_up = "low";
defparam \Write_Register_EX[0]~I .oe_register_mode = "none";
defparam \Write_Register_EX[0]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[0]~I .operation_mode = "output";
defparam \Write_Register_EX[0]~I .output_async_reset = "none";
defparam \Write_Register_EX[0]~I .output_power_up = "low";
defparam \Write_Register_EX[0]~I .output_register_mode = "none";
defparam \Write_Register_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[1]));
// synopsys translate_off
defparam \Write_Register_EX[1]~I .input_async_reset = "none";
defparam \Write_Register_EX[1]~I .input_power_up = "low";
defparam \Write_Register_EX[1]~I .input_register_mode = "none";
defparam \Write_Register_EX[1]~I .input_sync_reset = "none";
defparam \Write_Register_EX[1]~I .oe_async_reset = "none";
defparam \Write_Register_EX[1]~I .oe_power_up = "low";
defparam \Write_Register_EX[1]~I .oe_register_mode = "none";
defparam \Write_Register_EX[1]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[1]~I .operation_mode = "output";
defparam \Write_Register_EX[1]~I .output_async_reset = "none";
defparam \Write_Register_EX[1]~I .output_power_up = "low";
defparam \Write_Register_EX[1]~I .output_register_mode = "none";
defparam \Write_Register_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[2]));
// synopsys translate_off
defparam \Write_Register_EX[2]~I .input_async_reset = "none";
defparam \Write_Register_EX[2]~I .input_power_up = "low";
defparam \Write_Register_EX[2]~I .input_register_mode = "none";
defparam \Write_Register_EX[2]~I .input_sync_reset = "none";
defparam \Write_Register_EX[2]~I .oe_async_reset = "none";
defparam \Write_Register_EX[2]~I .oe_power_up = "low";
defparam \Write_Register_EX[2]~I .oe_register_mode = "none";
defparam \Write_Register_EX[2]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[2]~I .operation_mode = "output";
defparam \Write_Register_EX[2]~I .output_async_reset = "none";
defparam \Write_Register_EX[2]~I .output_power_up = "low";
defparam \Write_Register_EX[2]~I .output_register_mode = "none";
defparam \Write_Register_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[3]));
// synopsys translate_off
defparam \Write_Register_EX[3]~I .input_async_reset = "none";
defparam \Write_Register_EX[3]~I .input_power_up = "low";
defparam \Write_Register_EX[3]~I .input_register_mode = "none";
defparam \Write_Register_EX[3]~I .input_sync_reset = "none";
defparam \Write_Register_EX[3]~I .oe_async_reset = "none";
defparam \Write_Register_EX[3]~I .oe_power_up = "low";
defparam \Write_Register_EX[3]~I .oe_register_mode = "none";
defparam \Write_Register_EX[3]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[3]~I .operation_mode = "output";
defparam \Write_Register_EX[3]~I .output_async_reset = "none";
defparam \Write_Register_EX[3]~I .output_power_up = "low";
defparam \Write_Register_EX[3]~I .output_register_mode = "none";
defparam \Write_Register_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[4]));
// synopsys translate_off
defparam \Write_Register_EX[4]~I .input_async_reset = "none";
defparam \Write_Register_EX[4]~I .input_power_up = "low";
defparam \Write_Register_EX[4]~I .input_register_mode = "none";
defparam \Write_Register_EX[4]~I .input_sync_reset = "none";
defparam \Write_Register_EX[4]~I .oe_async_reset = "none";
defparam \Write_Register_EX[4]~I .oe_power_up = "low";
defparam \Write_Register_EX[4]~I .oe_register_mode = "none";
defparam \Write_Register_EX[4]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[4]~I .operation_mode = "output";
defparam \Write_Register_EX[4]~I .output_async_reset = "none";
defparam \Write_Register_EX[4]~I .output_power_up = "low";
defparam \Write_Register_EX[4]~I .output_register_mode = "none";
defparam \Write_Register_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Zero_EX~I (
	.datain(\EX_ALU|Equal0~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Zero_EX));
// synopsys translate_off
defparam \Zero_EX~I .input_async_reset = "none";
defparam \Zero_EX~I .input_power_up = "low";
defparam \Zero_EX~I .input_register_mode = "none";
defparam \Zero_EX~I .input_sync_reset = "none";
defparam \Zero_EX~I .oe_async_reset = "none";
defparam \Zero_EX~I .oe_power_up = "low";
defparam \Zero_EX~I .oe_register_mode = "none";
defparam \Zero_EX~I .oe_sync_reset = "none";
defparam \Zero_EX~I .operation_mode = "output";
defparam \Zero_EX~I .output_async_reset = "none";
defparam \Zero_EX~I .output_power_up = "low";
defparam \Zero_EX~I .output_register_mode = "none";
defparam \Zero_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[0]));
// synopsys translate_off
defparam \ALU_Result_MEM[0]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .input_power_up = "low";
defparam \ALU_Result_MEM[0]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[0]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[0]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[0]~I .operation_mode = "output";
defparam \ALU_Result_MEM[0]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .output_power_up = "low";
defparam \ALU_Result_MEM[0]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[1]));
// synopsys translate_off
defparam \ALU_Result_MEM[1]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .input_power_up = "low";
defparam \ALU_Result_MEM[1]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[1]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[1]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[1]~I .operation_mode = "output";
defparam \ALU_Result_MEM[1]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .output_power_up = "low";
defparam \ALU_Result_MEM[1]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[2]));
// synopsys translate_off
defparam \ALU_Result_MEM[2]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .input_power_up = "low";
defparam \ALU_Result_MEM[2]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[2]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[2]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[2]~I .operation_mode = "output";
defparam \ALU_Result_MEM[2]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .output_power_up = "low";
defparam \ALU_Result_MEM[2]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[3]));
// synopsys translate_off
defparam \ALU_Result_MEM[3]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .input_power_up = "low";
defparam \ALU_Result_MEM[3]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[3]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[3]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[3]~I .operation_mode = "output";
defparam \ALU_Result_MEM[3]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .output_power_up = "low";
defparam \ALU_Result_MEM[3]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[4]));
// synopsys translate_off
defparam \ALU_Result_MEM[4]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .input_power_up = "low";
defparam \ALU_Result_MEM[4]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[4]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[4]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[4]~I .operation_mode = "output";
defparam \ALU_Result_MEM[4]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .output_power_up = "low";
defparam \ALU_Result_MEM[4]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[5]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[5]));
// synopsys translate_off
defparam \ALU_Result_MEM[5]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .input_power_up = "low";
defparam \ALU_Result_MEM[5]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[5]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[5]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[5]~I .operation_mode = "output";
defparam \ALU_Result_MEM[5]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .output_power_up = "low";
defparam \ALU_Result_MEM[5]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[6]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[6]));
// synopsys translate_off
defparam \ALU_Result_MEM[6]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .input_power_up = "low";
defparam \ALU_Result_MEM[6]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[6]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[6]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[6]~I .operation_mode = "output";
defparam \ALU_Result_MEM[6]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .output_power_up = "low";
defparam \ALU_Result_MEM[6]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[7]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[7]));
// synopsys translate_off
defparam \ALU_Result_MEM[7]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .input_power_up = "low";
defparam \ALU_Result_MEM[7]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[7]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[7]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[7]~I .operation_mode = "output";
defparam \ALU_Result_MEM[7]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .output_power_up = "low";
defparam \ALU_Result_MEM[7]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[8]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[8]));
// synopsys translate_off
defparam \ALU_Result_MEM[8]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .input_power_up = "low";
defparam \ALU_Result_MEM[8]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[8]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[8]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[8]~I .operation_mode = "output";
defparam \ALU_Result_MEM[8]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .output_power_up = "low";
defparam \ALU_Result_MEM[8]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[9]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[9]));
// synopsys translate_off
defparam \ALU_Result_MEM[9]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .input_power_up = "low";
defparam \ALU_Result_MEM[9]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[9]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[9]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[9]~I .operation_mode = "output";
defparam \ALU_Result_MEM[9]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .output_power_up = "low";
defparam \ALU_Result_MEM[9]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[10]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[10]));
// synopsys translate_off
defparam \ALU_Result_MEM[10]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .input_power_up = "low";
defparam \ALU_Result_MEM[10]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[10]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[10]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[10]~I .operation_mode = "output";
defparam \ALU_Result_MEM[10]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .output_power_up = "low";
defparam \ALU_Result_MEM[10]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[11]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[11]));
// synopsys translate_off
defparam \ALU_Result_MEM[11]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .input_power_up = "low";
defparam \ALU_Result_MEM[11]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[11]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[11]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[11]~I .operation_mode = "output";
defparam \ALU_Result_MEM[11]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .output_power_up = "low";
defparam \ALU_Result_MEM[11]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[12]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[12]));
// synopsys translate_off
defparam \ALU_Result_MEM[12]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .input_power_up = "low";
defparam \ALU_Result_MEM[12]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[12]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[12]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[12]~I .operation_mode = "output";
defparam \ALU_Result_MEM[12]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .output_power_up = "low";
defparam \ALU_Result_MEM[12]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[13]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[13]));
// synopsys translate_off
defparam \ALU_Result_MEM[13]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .input_power_up = "low";
defparam \ALU_Result_MEM[13]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[13]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[13]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[13]~I .operation_mode = "output";
defparam \ALU_Result_MEM[13]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .output_power_up = "low";
defparam \ALU_Result_MEM[13]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[14]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[14]));
// synopsys translate_off
defparam \ALU_Result_MEM[14]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .input_power_up = "low";
defparam \ALU_Result_MEM[14]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[14]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[14]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[14]~I .operation_mode = "output";
defparam \ALU_Result_MEM[14]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .output_power_up = "low";
defparam \ALU_Result_MEM[14]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[15]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[15]));
// synopsys translate_off
defparam \ALU_Result_MEM[15]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .input_power_up = "low";
defparam \ALU_Result_MEM[15]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[15]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[15]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[15]~I .operation_mode = "output";
defparam \ALU_Result_MEM[15]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .output_power_up = "low";
defparam \ALU_Result_MEM[15]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[16]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[16]));
// synopsys translate_off
defparam \ALU_Result_MEM[16]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .input_power_up = "low";
defparam \ALU_Result_MEM[16]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[16]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[16]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[16]~I .operation_mode = "output";
defparam \ALU_Result_MEM[16]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .output_power_up = "low";
defparam \ALU_Result_MEM[16]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[17]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[17]));
// synopsys translate_off
defparam \ALU_Result_MEM[17]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .input_power_up = "low";
defparam \ALU_Result_MEM[17]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[17]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[17]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[17]~I .operation_mode = "output";
defparam \ALU_Result_MEM[17]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .output_power_up = "low";
defparam \ALU_Result_MEM[17]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[18]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[18]));
// synopsys translate_off
defparam \ALU_Result_MEM[18]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .input_power_up = "low";
defparam \ALU_Result_MEM[18]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[18]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[18]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[18]~I .operation_mode = "output";
defparam \ALU_Result_MEM[18]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .output_power_up = "low";
defparam \ALU_Result_MEM[18]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[19]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[19]));
// synopsys translate_off
defparam \ALU_Result_MEM[19]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .input_power_up = "low";
defparam \ALU_Result_MEM[19]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[19]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[19]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[19]~I .operation_mode = "output";
defparam \ALU_Result_MEM[19]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .output_power_up = "low";
defparam \ALU_Result_MEM[19]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[20]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[20]));
// synopsys translate_off
defparam \ALU_Result_MEM[20]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .input_power_up = "low";
defparam \ALU_Result_MEM[20]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[20]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[20]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[20]~I .operation_mode = "output";
defparam \ALU_Result_MEM[20]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .output_power_up = "low";
defparam \ALU_Result_MEM[20]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[21]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[21]));
// synopsys translate_off
defparam \ALU_Result_MEM[21]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .input_power_up = "low";
defparam \ALU_Result_MEM[21]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[21]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[21]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[21]~I .operation_mode = "output";
defparam \ALU_Result_MEM[21]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .output_power_up = "low";
defparam \ALU_Result_MEM[21]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[22]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[22]));
// synopsys translate_off
defparam \ALU_Result_MEM[22]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .input_power_up = "low";
defparam \ALU_Result_MEM[22]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[22]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[22]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[22]~I .operation_mode = "output";
defparam \ALU_Result_MEM[22]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .output_power_up = "low";
defparam \ALU_Result_MEM[22]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[23]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[23]));
// synopsys translate_off
defparam \ALU_Result_MEM[23]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .input_power_up = "low";
defparam \ALU_Result_MEM[23]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[23]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[23]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[23]~I .operation_mode = "output";
defparam \ALU_Result_MEM[23]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .output_power_up = "low";
defparam \ALU_Result_MEM[23]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[24]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[24]));
// synopsys translate_off
defparam \ALU_Result_MEM[24]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .input_power_up = "low";
defparam \ALU_Result_MEM[24]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[24]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[24]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[24]~I .operation_mode = "output";
defparam \ALU_Result_MEM[24]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .output_power_up = "low";
defparam \ALU_Result_MEM[24]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[25]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[25]));
// synopsys translate_off
defparam \ALU_Result_MEM[25]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .input_power_up = "low";
defparam \ALU_Result_MEM[25]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[25]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[25]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[25]~I .operation_mode = "output";
defparam \ALU_Result_MEM[25]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .output_power_up = "low";
defparam \ALU_Result_MEM[25]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[26]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[26]));
// synopsys translate_off
defparam \ALU_Result_MEM[26]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .input_power_up = "low";
defparam \ALU_Result_MEM[26]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[26]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[26]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[26]~I .operation_mode = "output";
defparam \ALU_Result_MEM[26]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .output_power_up = "low";
defparam \ALU_Result_MEM[26]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[27]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[27]));
// synopsys translate_off
defparam \ALU_Result_MEM[27]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .input_power_up = "low";
defparam \ALU_Result_MEM[27]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[27]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[27]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[27]~I .operation_mode = "output";
defparam \ALU_Result_MEM[27]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .output_power_up = "low";
defparam \ALU_Result_MEM[27]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[28]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[28]));
// synopsys translate_off
defparam \ALU_Result_MEM[28]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .input_power_up = "low";
defparam \ALU_Result_MEM[28]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[28]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[28]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[28]~I .operation_mode = "output";
defparam \ALU_Result_MEM[28]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .output_power_up = "low";
defparam \ALU_Result_MEM[28]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[29]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[29]));
// synopsys translate_off
defparam \ALU_Result_MEM[29]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .input_power_up = "low";
defparam \ALU_Result_MEM[29]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[29]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[29]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[29]~I .operation_mode = "output";
defparam \ALU_Result_MEM[29]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .output_power_up = "low";
defparam \ALU_Result_MEM[29]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[30]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[30]));
// synopsys translate_off
defparam \ALU_Result_MEM[30]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .input_power_up = "low";
defparam \ALU_Result_MEM[30]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[30]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[30]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[30]~I .operation_mode = "output";
defparam \ALU_Result_MEM[30]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .output_power_up = "low";
defparam \ALU_Result_MEM[30]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[31]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[31]));
// synopsys translate_off
defparam \ALU_Result_MEM[31]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .input_power_up = "low";
defparam \ALU_Result_MEM[31]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[31]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[31]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[31]~I .operation_mode = "output";
defparam \ALU_Result_MEM[31]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .output_power_up = "low";
defparam \ALU_Result_MEM[31]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[0]));
// synopsys translate_off
defparam \Write_Data_MEM[0]~I .input_async_reset = "none";
defparam \Write_Data_MEM[0]~I .input_power_up = "low";
defparam \Write_Data_MEM[0]~I .input_register_mode = "none";
defparam \Write_Data_MEM[0]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[0]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[0]~I .oe_power_up = "low";
defparam \Write_Data_MEM[0]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[0]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[0]~I .operation_mode = "output";
defparam \Write_Data_MEM[0]~I .output_async_reset = "none";
defparam \Write_Data_MEM[0]~I .output_power_up = "low";
defparam \Write_Data_MEM[0]~I .output_register_mode = "none";
defparam \Write_Data_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[1]));
// synopsys translate_off
defparam \Write_Data_MEM[1]~I .input_async_reset = "none";
defparam \Write_Data_MEM[1]~I .input_power_up = "low";
defparam \Write_Data_MEM[1]~I .input_register_mode = "none";
defparam \Write_Data_MEM[1]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[1]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[1]~I .oe_power_up = "low";
defparam \Write_Data_MEM[1]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[1]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[1]~I .operation_mode = "output";
defparam \Write_Data_MEM[1]~I .output_async_reset = "none";
defparam \Write_Data_MEM[1]~I .output_power_up = "low";
defparam \Write_Data_MEM[1]~I .output_register_mode = "none";
defparam \Write_Data_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[2]));
// synopsys translate_off
defparam \Write_Data_MEM[2]~I .input_async_reset = "none";
defparam \Write_Data_MEM[2]~I .input_power_up = "low";
defparam \Write_Data_MEM[2]~I .input_register_mode = "none";
defparam \Write_Data_MEM[2]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[2]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[2]~I .oe_power_up = "low";
defparam \Write_Data_MEM[2]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[2]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[2]~I .operation_mode = "output";
defparam \Write_Data_MEM[2]~I .output_async_reset = "none";
defparam \Write_Data_MEM[2]~I .output_power_up = "low";
defparam \Write_Data_MEM[2]~I .output_register_mode = "none";
defparam \Write_Data_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[3]));
// synopsys translate_off
defparam \Write_Data_MEM[3]~I .input_async_reset = "none";
defparam \Write_Data_MEM[3]~I .input_power_up = "low";
defparam \Write_Data_MEM[3]~I .input_register_mode = "none";
defparam \Write_Data_MEM[3]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[3]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[3]~I .oe_power_up = "low";
defparam \Write_Data_MEM[3]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[3]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[3]~I .operation_mode = "output";
defparam \Write_Data_MEM[3]~I .output_async_reset = "none";
defparam \Write_Data_MEM[3]~I .output_power_up = "low";
defparam \Write_Data_MEM[3]~I .output_register_mode = "none";
defparam \Write_Data_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[4]));
// synopsys translate_off
defparam \Write_Data_MEM[4]~I .input_async_reset = "none";
defparam \Write_Data_MEM[4]~I .input_power_up = "low";
defparam \Write_Data_MEM[4]~I .input_register_mode = "none";
defparam \Write_Data_MEM[4]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[4]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[4]~I .oe_power_up = "low";
defparam \Write_Data_MEM[4]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[4]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[4]~I .operation_mode = "output";
defparam \Write_Data_MEM[4]~I .output_async_reset = "none";
defparam \Write_Data_MEM[4]~I .output_power_up = "low";
defparam \Write_Data_MEM[4]~I .output_register_mode = "none";
defparam \Write_Data_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[5]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[5]));
// synopsys translate_off
defparam \Write_Data_MEM[5]~I .input_async_reset = "none";
defparam \Write_Data_MEM[5]~I .input_power_up = "low";
defparam \Write_Data_MEM[5]~I .input_register_mode = "none";
defparam \Write_Data_MEM[5]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[5]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[5]~I .oe_power_up = "low";
defparam \Write_Data_MEM[5]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[5]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[5]~I .operation_mode = "output";
defparam \Write_Data_MEM[5]~I .output_async_reset = "none";
defparam \Write_Data_MEM[5]~I .output_power_up = "low";
defparam \Write_Data_MEM[5]~I .output_register_mode = "none";
defparam \Write_Data_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[6]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[6]));
// synopsys translate_off
defparam \Write_Data_MEM[6]~I .input_async_reset = "none";
defparam \Write_Data_MEM[6]~I .input_power_up = "low";
defparam \Write_Data_MEM[6]~I .input_register_mode = "none";
defparam \Write_Data_MEM[6]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[6]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[6]~I .oe_power_up = "low";
defparam \Write_Data_MEM[6]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[6]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[6]~I .operation_mode = "output";
defparam \Write_Data_MEM[6]~I .output_async_reset = "none";
defparam \Write_Data_MEM[6]~I .output_power_up = "low";
defparam \Write_Data_MEM[6]~I .output_register_mode = "none";
defparam \Write_Data_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[7]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[7]));
// synopsys translate_off
defparam \Write_Data_MEM[7]~I .input_async_reset = "none";
defparam \Write_Data_MEM[7]~I .input_power_up = "low";
defparam \Write_Data_MEM[7]~I .input_register_mode = "none";
defparam \Write_Data_MEM[7]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[7]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[7]~I .oe_power_up = "low";
defparam \Write_Data_MEM[7]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[7]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[7]~I .operation_mode = "output";
defparam \Write_Data_MEM[7]~I .output_async_reset = "none";
defparam \Write_Data_MEM[7]~I .output_power_up = "low";
defparam \Write_Data_MEM[7]~I .output_register_mode = "none";
defparam \Write_Data_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[8]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[8]));
// synopsys translate_off
defparam \Write_Data_MEM[8]~I .input_async_reset = "none";
defparam \Write_Data_MEM[8]~I .input_power_up = "low";
defparam \Write_Data_MEM[8]~I .input_register_mode = "none";
defparam \Write_Data_MEM[8]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[8]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[8]~I .oe_power_up = "low";
defparam \Write_Data_MEM[8]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[8]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[8]~I .operation_mode = "output";
defparam \Write_Data_MEM[8]~I .output_async_reset = "none";
defparam \Write_Data_MEM[8]~I .output_power_up = "low";
defparam \Write_Data_MEM[8]~I .output_register_mode = "none";
defparam \Write_Data_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[9]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[9]));
// synopsys translate_off
defparam \Write_Data_MEM[9]~I .input_async_reset = "none";
defparam \Write_Data_MEM[9]~I .input_power_up = "low";
defparam \Write_Data_MEM[9]~I .input_register_mode = "none";
defparam \Write_Data_MEM[9]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[9]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[9]~I .oe_power_up = "low";
defparam \Write_Data_MEM[9]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[9]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[9]~I .operation_mode = "output";
defparam \Write_Data_MEM[9]~I .output_async_reset = "none";
defparam \Write_Data_MEM[9]~I .output_power_up = "low";
defparam \Write_Data_MEM[9]~I .output_register_mode = "none";
defparam \Write_Data_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[10]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[10]));
// synopsys translate_off
defparam \Write_Data_MEM[10]~I .input_async_reset = "none";
defparam \Write_Data_MEM[10]~I .input_power_up = "low";
defparam \Write_Data_MEM[10]~I .input_register_mode = "none";
defparam \Write_Data_MEM[10]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[10]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[10]~I .oe_power_up = "low";
defparam \Write_Data_MEM[10]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[10]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[10]~I .operation_mode = "output";
defparam \Write_Data_MEM[10]~I .output_async_reset = "none";
defparam \Write_Data_MEM[10]~I .output_power_up = "low";
defparam \Write_Data_MEM[10]~I .output_register_mode = "none";
defparam \Write_Data_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[11]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[11]));
// synopsys translate_off
defparam \Write_Data_MEM[11]~I .input_async_reset = "none";
defparam \Write_Data_MEM[11]~I .input_power_up = "low";
defparam \Write_Data_MEM[11]~I .input_register_mode = "none";
defparam \Write_Data_MEM[11]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[11]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[11]~I .oe_power_up = "low";
defparam \Write_Data_MEM[11]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[11]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[11]~I .operation_mode = "output";
defparam \Write_Data_MEM[11]~I .output_async_reset = "none";
defparam \Write_Data_MEM[11]~I .output_power_up = "low";
defparam \Write_Data_MEM[11]~I .output_register_mode = "none";
defparam \Write_Data_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[12]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[12]));
// synopsys translate_off
defparam \Write_Data_MEM[12]~I .input_async_reset = "none";
defparam \Write_Data_MEM[12]~I .input_power_up = "low";
defparam \Write_Data_MEM[12]~I .input_register_mode = "none";
defparam \Write_Data_MEM[12]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[12]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[12]~I .oe_power_up = "low";
defparam \Write_Data_MEM[12]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[12]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[12]~I .operation_mode = "output";
defparam \Write_Data_MEM[12]~I .output_async_reset = "none";
defparam \Write_Data_MEM[12]~I .output_power_up = "low";
defparam \Write_Data_MEM[12]~I .output_register_mode = "none";
defparam \Write_Data_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[13]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[13]));
// synopsys translate_off
defparam \Write_Data_MEM[13]~I .input_async_reset = "none";
defparam \Write_Data_MEM[13]~I .input_power_up = "low";
defparam \Write_Data_MEM[13]~I .input_register_mode = "none";
defparam \Write_Data_MEM[13]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[13]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[13]~I .oe_power_up = "low";
defparam \Write_Data_MEM[13]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[13]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[13]~I .operation_mode = "output";
defparam \Write_Data_MEM[13]~I .output_async_reset = "none";
defparam \Write_Data_MEM[13]~I .output_power_up = "low";
defparam \Write_Data_MEM[13]~I .output_register_mode = "none";
defparam \Write_Data_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[14]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[14]));
// synopsys translate_off
defparam \Write_Data_MEM[14]~I .input_async_reset = "none";
defparam \Write_Data_MEM[14]~I .input_power_up = "low";
defparam \Write_Data_MEM[14]~I .input_register_mode = "none";
defparam \Write_Data_MEM[14]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[14]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[14]~I .oe_power_up = "low";
defparam \Write_Data_MEM[14]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[14]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[14]~I .operation_mode = "output";
defparam \Write_Data_MEM[14]~I .output_async_reset = "none";
defparam \Write_Data_MEM[14]~I .output_power_up = "low";
defparam \Write_Data_MEM[14]~I .output_register_mode = "none";
defparam \Write_Data_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[15]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[15]));
// synopsys translate_off
defparam \Write_Data_MEM[15]~I .input_async_reset = "none";
defparam \Write_Data_MEM[15]~I .input_power_up = "low";
defparam \Write_Data_MEM[15]~I .input_register_mode = "none";
defparam \Write_Data_MEM[15]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[15]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[15]~I .oe_power_up = "low";
defparam \Write_Data_MEM[15]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[15]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[15]~I .operation_mode = "output";
defparam \Write_Data_MEM[15]~I .output_async_reset = "none";
defparam \Write_Data_MEM[15]~I .output_power_up = "low";
defparam \Write_Data_MEM[15]~I .output_register_mode = "none";
defparam \Write_Data_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[16]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[16]));
// synopsys translate_off
defparam \Write_Data_MEM[16]~I .input_async_reset = "none";
defparam \Write_Data_MEM[16]~I .input_power_up = "low";
defparam \Write_Data_MEM[16]~I .input_register_mode = "none";
defparam \Write_Data_MEM[16]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[16]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[16]~I .oe_power_up = "low";
defparam \Write_Data_MEM[16]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[16]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[16]~I .operation_mode = "output";
defparam \Write_Data_MEM[16]~I .output_async_reset = "none";
defparam \Write_Data_MEM[16]~I .output_power_up = "low";
defparam \Write_Data_MEM[16]~I .output_register_mode = "none";
defparam \Write_Data_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[17]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[17]));
// synopsys translate_off
defparam \Write_Data_MEM[17]~I .input_async_reset = "none";
defparam \Write_Data_MEM[17]~I .input_power_up = "low";
defparam \Write_Data_MEM[17]~I .input_register_mode = "none";
defparam \Write_Data_MEM[17]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[17]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[17]~I .oe_power_up = "low";
defparam \Write_Data_MEM[17]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[17]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[17]~I .operation_mode = "output";
defparam \Write_Data_MEM[17]~I .output_async_reset = "none";
defparam \Write_Data_MEM[17]~I .output_power_up = "low";
defparam \Write_Data_MEM[17]~I .output_register_mode = "none";
defparam \Write_Data_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[18]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[18]));
// synopsys translate_off
defparam \Write_Data_MEM[18]~I .input_async_reset = "none";
defparam \Write_Data_MEM[18]~I .input_power_up = "low";
defparam \Write_Data_MEM[18]~I .input_register_mode = "none";
defparam \Write_Data_MEM[18]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[18]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[18]~I .oe_power_up = "low";
defparam \Write_Data_MEM[18]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[18]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[18]~I .operation_mode = "output";
defparam \Write_Data_MEM[18]~I .output_async_reset = "none";
defparam \Write_Data_MEM[18]~I .output_power_up = "low";
defparam \Write_Data_MEM[18]~I .output_register_mode = "none";
defparam \Write_Data_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[19]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[19]));
// synopsys translate_off
defparam \Write_Data_MEM[19]~I .input_async_reset = "none";
defparam \Write_Data_MEM[19]~I .input_power_up = "low";
defparam \Write_Data_MEM[19]~I .input_register_mode = "none";
defparam \Write_Data_MEM[19]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[19]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[19]~I .oe_power_up = "low";
defparam \Write_Data_MEM[19]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[19]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[19]~I .operation_mode = "output";
defparam \Write_Data_MEM[19]~I .output_async_reset = "none";
defparam \Write_Data_MEM[19]~I .output_power_up = "low";
defparam \Write_Data_MEM[19]~I .output_register_mode = "none";
defparam \Write_Data_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[20]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[20]));
// synopsys translate_off
defparam \Write_Data_MEM[20]~I .input_async_reset = "none";
defparam \Write_Data_MEM[20]~I .input_power_up = "low";
defparam \Write_Data_MEM[20]~I .input_register_mode = "none";
defparam \Write_Data_MEM[20]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[20]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[20]~I .oe_power_up = "low";
defparam \Write_Data_MEM[20]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[20]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[20]~I .operation_mode = "output";
defparam \Write_Data_MEM[20]~I .output_async_reset = "none";
defparam \Write_Data_MEM[20]~I .output_power_up = "low";
defparam \Write_Data_MEM[20]~I .output_register_mode = "none";
defparam \Write_Data_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[21]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[21]));
// synopsys translate_off
defparam \Write_Data_MEM[21]~I .input_async_reset = "none";
defparam \Write_Data_MEM[21]~I .input_power_up = "low";
defparam \Write_Data_MEM[21]~I .input_register_mode = "none";
defparam \Write_Data_MEM[21]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[21]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[21]~I .oe_power_up = "low";
defparam \Write_Data_MEM[21]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[21]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[21]~I .operation_mode = "output";
defparam \Write_Data_MEM[21]~I .output_async_reset = "none";
defparam \Write_Data_MEM[21]~I .output_power_up = "low";
defparam \Write_Data_MEM[21]~I .output_register_mode = "none";
defparam \Write_Data_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[22]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[22]));
// synopsys translate_off
defparam \Write_Data_MEM[22]~I .input_async_reset = "none";
defparam \Write_Data_MEM[22]~I .input_power_up = "low";
defparam \Write_Data_MEM[22]~I .input_register_mode = "none";
defparam \Write_Data_MEM[22]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[22]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[22]~I .oe_power_up = "low";
defparam \Write_Data_MEM[22]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[22]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[22]~I .operation_mode = "output";
defparam \Write_Data_MEM[22]~I .output_async_reset = "none";
defparam \Write_Data_MEM[22]~I .output_power_up = "low";
defparam \Write_Data_MEM[22]~I .output_register_mode = "none";
defparam \Write_Data_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[23]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[23]));
// synopsys translate_off
defparam \Write_Data_MEM[23]~I .input_async_reset = "none";
defparam \Write_Data_MEM[23]~I .input_power_up = "low";
defparam \Write_Data_MEM[23]~I .input_register_mode = "none";
defparam \Write_Data_MEM[23]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[23]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[23]~I .oe_power_up = "low";
defparam \Write_Data_MEM[23]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[23]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[23]~I .operation_mode = "output";
defparam \Write_Data_MEM[23]~I .output_async_reset = "none";
defparam \Write_Data_MEM[23]~I .output_power_up = "low";
defparam \Write_Data_MEM[23]~I .output_register_mode = "none";
defparam \Write_Data_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[24]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[24]));
// synopsys translate_off
defparam \Write_Data_MEM[24]~I .input_async_reset = "none";
defparam \Write_Data_MEM[24]~I .input_power_up = "low";
defparam \Write_Data_MEM[24]~I .input_register_mode = "none";
defparam \Write_Data_MEM[24]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[24]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[24]~I .oe_power_up = "low";
defparam \Write_Data_MEM[24]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[24]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[24]~I .operation_mode = "output";
defparam \Write_Data_MEM[24]~I .output_async_reset = "none";
defparam \Write_Data_MEM[24]~I .output_power_up = "low";
defparam \Write_Data_MEM[24]~I .output_register_mode = "none";
defparam \Write_Data_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[25]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[25]));
// synopsys translate_off
defparam \Write_Data_MEM[25]~I .input_async_reset = "none";
defparam \Write_Data_MEM[25]~I .input_power_up = "low";
defparam \Write_Data_MEM[25]~I .input_register_mode = "none";
defparam \Write_Data_MEM[25]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[25]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[25]~I .oe_power_up = "low";
defparam \Write_Data_MEM[25]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[25]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[25]~I .operation_mode = "output";
defparam \Write_Data_MEM[25]~I .output_async_reset = "none";
defparam \Write_Data_MEM[25]~I .output_power_up = "low";
defparam \Write_Data_MEM[25]~I .output_register_mode = "none";
defparam \Write_Data_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[26]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[26]));
// synopsys translate_off
defparam \Write_Data_MEM[26]~I .input_async_reset = "none";
defparam \Write_Data_MEM[26]~I .input_power_up = "low";
defparam \Write_Data_MEM[26]~I .input_register_mode = "none";
defparam \Write_Data_MEM[26]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[26]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[26]~I .oe_power_up = "low";
defparam \Write_Data_MEM[26]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[26]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[26]~I .operation_mode = "output";
defparam \Write_Data_MEM[26]~I .output_async_reset = "none";
defparam \Write_Data_MEM[26]~I .output_power_up = "low";
defparam \Write_Data_MEM[26]~I .output_register_mode = "none";
defparam \Write_Data_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[27]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[27]));
// synopsys translate_off
defparam \Write_Data_MEM[27]~I .input_async_reset = "none";
defparam \Write_Data_MEM[27]~I .input_power_up = "low";
defparam \Write_Data_MEM[27]~I .input_register_mode = "none";
defparam \Write_Data_MEM[27]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[27]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[27]~I .oe_power_up = "low";
defparam \Write_Data_MEM[27]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[27]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[27]~I .operation_mode = "output";
defparam \Write_Data_MEM[27]~I .output_async_reset = "none";
defparam \Write_Data_MEM[27]~I .output_power_up = "low";
defparam \Write_Data_MEM[27]~I .output_register_mode = "none";
defparam \Write_Data_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[28]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[28]));
// synopsys translate_off
defparam \Write_Data_MEM[28]~I .input_async_reset = "none";
defparam \Write_Data_MEM[28]~I .input_power_up = "low";
defparam \Write_Data_MEM[28]~I .input_register_mode = "none";
defparam \Write_Data_MEM[28]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[28]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[28]~I .oe_power_up = "low";
defparam \Write_Data_MEM[28]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[28]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[28]~I .operation_mode = "output";
defparam \Write_Data_MEM[28]~I .output_async_reset = "none";
defparam \Write_Data_MEM[28]~I .output_power_up = "low";
defparam \Write_Data_MEM[28]~I .output_register_mode = "none";
defparam \Write_Data_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[29]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[29]));
// synopsys translate_off
defparam \Write_Data_MEM[29]~I .input_async_reset = "none";
defparam \Write_Data_MEM[29]~I .input_power_up = "low";
defparam \Write_Data_MEM[29]~I .input_register_mode = "none";
defparam \Write_Data_MEM[29]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[29]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[29]~I .oe_power_up = "low";
defparam \Write_Data_MEM[29]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[29]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[29]~I .operation_mode = "output";
defparam \Write_Data_MEM[29]~I .output_async_reset = "none";
defparam \Write_Data_MEM[29]~I .output_power_up = "low";
defparam \Write_Data_MEM[29]~I .output_register_mode = "none";
defparam \Write_Data_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[30]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[30]));
// synopsys translate_off
defparam \Write_Data_MEM[30]~I .input_async_reset = "none";
defparam \Write_Data_MEM[30]~I .input_power_up = "low";
defparam \Write_Data_MEM[30]~I .input_register_mode = "none";
defparam \Write_Data_MEM[30]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[30]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[30]~I .oe_power_up = "low";
defparam \Write_Data_MEM[30]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[30]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[30]~I .operation_mode = "output";
defparam \Write_Data_MEM[30]~I .output_async_reset = "none";
defparam \Write_Data_MEM[30]~I .output_power_up = "low";
defparam \Write_Data_MEM[30]~I .output_register_mode = "none";
defparam \Write_Data_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[31]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[31]));
// synopsys translate_off
defparam \Write_Data_MEM[31]~I .input_async_reset = "none";
defparam \Write_Data_MEM[31]~I .input_power_up = "low";
defparam \Write_Data_MEM[31]~I .input_register_mode = "none";
defparam \Write_Data_MEM[31]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[31]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[31]~I .oe_power_up = "low";
defparam \Write_Data_MEM[31]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[31]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[31]~I .operation_mode = "output";
defparam \Write_Data_MEM[31]~I .output_async_reset = "none";
defparam \Write_Data_MEM[31]~I .output_power_up = "low";
defparam \Write_Data_MEM[31]~I .output_register_mode = "none";
defparam \Write_Data_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[0]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[0]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[0]));
// synopsys translate_off
defparam \Read_Data_MEM[0]~I .input_async_reset = "none";
defparam \Read_Data_MEM[0]~I .input_power_up = "low";
defparam \Read_Data_MEM[0]~I .input_register_mode = "none";
defparam \Read_Data_MEM[0]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[0]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[0]~I .oe_power_up = "low";
defparam \Read_Data_MEM[0]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[0]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[0]~I .operation_mode = "output";
defparam \Read_Data_MEM[0]~I .output_async_reset = "none";
defparam \Read_Data_MEM[0]~I .output_power_up = "low";
defparam \Read_Data_MEM[0]~I .output_register_mode = "none";
defparam \Read_Data_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[1]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[1]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[1]));
// synopsys translate_off
defparam \Read_Data_MEM[1]~I .input_async_reset = "none";
defparam \Read_Data_MEM[1]~I .input_power_up = "low";
defparam \Read_Data_MEM[1]~I .input_register_mode = "none";
defparam \Read_Data_MEM[1]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[1]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[1]~I .oe_power_up = "low";
defparam \Read_Data_MEM[1]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[1]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[1]~I .operation_mode = "output";
defparam \Read_Data_MEM[1]~I .output_async_reset = "none";
defparam \Read_Data_MEM[1]~I .output_power_up = "low";
defparam \Read_Data_MEM[1]~I .output_register_mode = "none";
defparam \Read_Data_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[2]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[2]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[2]));
// synopsys translate_off
defparam \Read_Data_MEM[2]~I .input_async_reset = "none";
defparam \Read_Data_MEM[2]~I .input_power_up = "low";
defparam \Read_Data_MEM[2]~I .input_register_mode = "none";
defparam \Read_Data_MEM[2]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[2]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[2]~I .oe_power_up = "low";
defparam \Read_Data_MEM[2]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[2]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[2]~I .operation_mode = "output";
defparam \Read_Data_MEM[2]~I .output_async_reset = "none";
defparam \Read_Data_MEM[2]~I .output_power_up = "low";
defparam \Read_Data_MEM[2]~I .output_register_mode = "none";
defparam \Read_Data_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[3]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[3]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[3]));
// synopsys translate_off
defparam \Read_Data_MEM[3]~I .input_async_reset = "none";
defparam \Read_Data_MEM[3]~I .input_power_up = "low";
defparam \Read_Data_MEM[3]~I .input_register_mode = "none";
defparam \Read_Data_MEM[3]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[3]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[3]~I .oe_power_up = "low";
defparam \Read_Data_MEM[3]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[3]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[3]~I .operation_mode = "output";
defparam \Read_Data_MEM[3]~I .output_async_reset = "none";
defparam \Read_Data_MEM[3]~I .output_power_up = "low";
defparam \Read_Data_MEM[3]~I .output_register_mode = "none";
defparam \Read_Data_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[4]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[4]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[4]));
// synopsys translate_off
defparam \Read_Data_MEM[4]~I .input_async_reset = "none";
defparam \Read_Data_MEM[4]~I .input_power_up = "low";
defparam \Read_Data_MEM[4]~I .input_register_mode = "none";
defparam \Read_Data_MEM[4]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[4]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[4]~I .oe_power_up = "low";
defparam \Read_Data_MEM[4]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[4]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[4]~I .operation_mode = "output";
defparam \Read_Data_MEM[4]~I .output_async_reset = "none";
defparam \Read_Data_MEM[4]~I .output_power_up = "low";
defparam \Read_Data_MEM[4]~I .output_register_mode = "none";
defparam \Read_Data_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[5]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[5]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[5]));
// synopsys translate_off
defparam \Read_Data_MEM[5]~I .input_async_reset = "none";
defparam \Read_Data_MEM[5]~I .input_power_up = "low";
defparam \Read_Data_MEM[5]~I .input_register_mode = "none";
defparam \Read_Data_MEM[5]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[5]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[5]~I .oe_power_up = "low";
defparam \Read_Data_MEM[5]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[5]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[5]~I .operation_mode = "output";
defparam \Read_Data_MEM[5]~I .output_async_reset = "none";
defparam \Read_Data_MEM[5]~I .output_power_up = "low";
defparam \Read_Data_MEM[5]~I .output_register_mode = "none";
defparam \Read_Data_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[6]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[6]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[6]));
// synopsys translate_off
defparam \Read_Data_MEM[6]~I .input_async_reset = "none";
defparam \Read_Data_MEM[6]~I .input_power_up = "low";
defparam \Read_Data_MEM[6]~I .input_register_mode = "none";
defparam \Read_Data_MEM[6]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[6]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[6]~I .oe_power_up = "low";
defparam \Read_Data_MEM[6]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[6]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[6]~I .operation_mode = "output";
defparam \Read_Data_MEM[6]~I .output_async_reset = "none";
defparam \Read_Data_MEM[6]~I .output_power_up = "low";
defparam \Read_Data_MEM[6]~I .output_register_mode = "none";
defparam \Read_Data_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[7]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[7]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[7]));
// synopsys translate_off
defparam \Read_Data_MEM[7]~I .input_async_reset = "none";
defparam \Read_Data_MEM[7]~I .input_power_up = "low";
defparam \Read_Data_MEM[7]~I .input_register_mode = "none";
defparam \Read_Data_MEM[7]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[7]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[7]~I .oe_power_up = "low";
defparam \Read_Data_MEM[7]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[7]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[7]~I .operation_mode = "output";
defparam \Read_Data_MEM[7]~I .output_async_reset = "none";
defparam \Read_Data_MEM[7]~I .output_power_up = "low";
defparam \Read_Data_MEM[7]~I .output_register_mode = "none";
defparam \Read_Data_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[8]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[8]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[8]));
// synopsys translate_off
defparam \Read_Data_MEM[8]~I .input_async_reset = "none";
defparam \Read_Data_MEM[8]~I .input_power_up = "low";
defparam \Read_Data_MEM[8]~I .input_register_mode = "none";
defparam \Read_Data_MEM[8]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[8]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[8]~I .oe_power_up = "low";
defparam \Read_Data_MEM[8]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[8]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[8]~I .operation_mode = "output";
defparam \Read_Data_MEM[8]~I .output_async_reset = "none";
defparam \Read_Data_MEM[8]~I .output_power_up = "low";
defparam \Read_Data_MEM[8]~I .output_register_mode = "none";
defparam \Read_Data_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[9]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[9]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[9]));
// synopsys translate_off
defparam \Read_Data_MEM[9]~I .input_async_reset = "none";
defparam \Read_Data_MEM[9]~I .input_power_up = "low";
defparam \Read_Data_MEM[9]~I .input_register_mode = "none";
defparam \Read_Data_MEM[9]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[9]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[9]~I .oe_power_up = "low";
defparam \Read_Data_MEM[9]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[9]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[9]~I .operation_mode = "output";
defparam \Read_Data_MEM[9]~I .output_async_reset = "none";
defparam \Read_Data_MEM[9]~I .output_power_up = "low";
defparam \Read_Data_MEM[9]~I .output_register_mode = "none";
defparam \Read_Data_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[10]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[10]));
// synopsys translate_off
defparam \Read_Data_MEM[10]~I .input_async_reset = "none";
defparam \Read_Data_MEM[10]~I .input_power_up = "low";
defparam \Read_Data_MEM[10]~I .input_register_mode = "none";
defparam \Read_Data_MEM[10]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[10]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[10]~I .oe_power_up = "low";
defparam \Read_Data_MEM[10]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[10]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[10]~I .operation_mode = "output";
defparam \Read_Data_MEM[10]~I .output_async_reset = "none";
defparam \Read_Data_MEM[10]~I .output_power_up = "low";
defparam \Read_Data_MEM[10]~I .output_register_mode = "none";
defparam \Read_Data_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[11]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[11]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[11]));
// synopsys translate_off
defparam \Read_Data_MEM[11]~I .input_async_reset = "none";
defparam \Read_Data_MEM[11]~I .input_power_up = "low";
defparam \Read_Data_MEM[11]~I .input_register_mode = "none";
defparam \Read_Data_MEM[11]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[11]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[11]~I .oe_power_up = "low";
defparam \Read_Data_MEM[11]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[11]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[11]~I .operation_mode = "output";
defparam \Read_Data_MEM[11]~I .output_async_reset = "none";
defparam \Read_Data_MEM[11]~I .output_power_up = "low";
defparam \Read_Data_MEM[11]~I .output_register_mode = "none";
defparam \Read_Data_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[12]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[12]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[12]));
// synopsys translate_off
defparam \Read_Data_MEM[12]~I .input_async_reset = "none";
defparam \Read_Data_MEM[12]~I .input_power_up = "low";
defparam \Read_Data_MEM[12]~I .input_register_mode = "none";
defparam \Read_Data_MEM[12]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[12]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[12]~I .oe_power_up = "low";
defparam \Read_Data_MEM[12]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[12]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[12]~I .operation_mode = "output";
defparam \Read_Data_MEM[12]~I .output_async_reset = "none";
defparam \Read_Data_MEM[12]~I .output_power_up = "low";
defparam \Read_Data_MEM[12]~I .output_register_mode = "none";
defparam \Read_Data_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[13]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[13]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[13]));
// synopsys translate_off
defparam \Read_Data_MEM[13]~I .input_async_reset = "none";
defparam \Read_Data_MEM[13]~I .input_power_up = "low";
defparam \Read_Data_MEM[13]~I .input_register_mode = "none";
defparam \Read_Data_MEM[13]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[13]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[13]~I .oe_power_up = "low";
defparam \Read_Data_MEM[13]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[13]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[13]~I .operation_mode = "output";
defparam \Read_Data_MEM[13]~I .output_async_reset = "none";
defparam \Read_Data_MEM[13]~I .output_power_up = "low";
defparam \Read_Data_MEM[13]~I .output_register_mode = "none";
defparam \Read_Data_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[14]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[14]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[14]));
// synopsys translate_off
defparam \Read_Data_MEM[14]~I .input_async_reset = "none";
defparam \Read_Data_MEM[14]~I .input_power_up = "low";
defparam \Read_Data_MEM[14]~I .input_register_mode = "none";
defparam \Read_Data_MEM[14]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[14]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[14]~I .oe_power_up = "low";
defparam \Read_Data_MEM[14]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[14]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[14]~I .operation_mode = "output";
defparam \Read_Data_MEM[14]~I .output_async_reset = "none";
defparam \Read_Data_MEM[14]~I .output_power_up = "low";
defparam \Read_Data_MEM[14]~I .output_register_mode = "none";
defparam \Read_Data_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[15]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[15]));
// synopsys translate_off
defparam \Read_Data_MEM[15]~I .input_async_reset = "none";
defparam \Read_Data_MEM[15]~I .input_power_up = "low";
defparam \Read_Data_MEM[15]~I .input_register_mode = "none";
defparam \Read_Data_MEM[15]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[15]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[15]~I .oe_power_up = "low";
defparam \Read_Data_MEM[15]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[15]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[15]~I .operation_mode = "output";
defparam \Read_Data_MEM[15]~I .output_async_reset = "none";
defparam \Read_Data_MEM[15]~I .output_power_up = "low";
defparam \Read_Data_MEM[15]~I .output_register_mode = "none";
defparam \Read_Data_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[16]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[16]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[16]));
// synopsys translate_off
defparam \Read_Data_MEM[16]~I .input_async_reset = "none";
defparam \Read_Data_MEM[16]~I .input_power_up = "low";
defparam \Read_Data_MEM[16]~I .input_register_mode = "none";
defparam \Read_Data_MEM[16]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[16]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[16]~I .oe_power_up = "low";
defparam \Read_Data_MEM[16]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[16]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[16]~I .operation_mode = "output";
defparam \Read_Data_MEM[16]~I .output_async_reset = "none";
defparam \Read_Data_MEM[16]~I .output_power_up = "low";
defparam \Read_Data_MEM[16]~I .output_register_mode = "none";
defparam \Read_Data_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[17]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[17]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[17]));
// synopsys translate_off
defparam \Read_Data_MEM[17]~I .input_async_reset = "none";
defparam \Read_Data_MEM[17]~I .input_power_up = "low";
defparam \Read_Data_MEM[17]~I .input_register_mode = "none";
defparam \Read_Data_MEM[17]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[17]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[17]~I .oe_power_up = "low";
defparam \Read_Data_MEM[17]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[17]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[17]~I .operation_mode = "output";
defparam \Read_Data_MEM[17]~I .output_async_reset = "none";
defparam \Read_Data_MEM[17]~I .output_power_up = "low";
defparam \Read_Data_MEM[17]~I .output_register_mode = "none";
defparam \Read_Data_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[18]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[18]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[18]));
// synopsys translate_off
defparam \Read_Data_MEM[18]~I .input_async_reset = "none";
defparam \Read_Data_MEM[18]~I .input_power_up = "low";
defparam \Read_Data_MEM[18]~I .input_register_mode = "none";
defparam \Read_Data_MEM[18]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[18]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[18]~I .oe_power_up = "low";
defparam \Read_Data_MEM[18]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[18]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[18]~I .operation_mode = "output";
defparam \Read_Data_MEM[18]~I .output_async_reset = "none";
defparam \Read_Data_MEM[18]~I .output_power_up = "low";
defparam \Read_Data_MEM[18]~I .output_register_mode = "none";
defparam \Read_Data_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[19]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[19]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[19]));
// synopsys translate_off
defparam \Read_Data_MEM[19]~I .input_async_reset = "none";
defparam \Read_Data_MEM[19]~I .input_power_up = "low";
defparam \Read_Data_MEM[19]~I .input_register_mode = "none";
defparam \Read_Data_MEM[19]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[19]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[19]~I .oe_power_up = "low";
defparam \Read_Data_MEM[19]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[19]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[19]~I .operation_mode = "output";
defparam \Read_Data_MEM[19]~I .output_async_reset = "none";
defparam \Read_Data_MEM[19]~I .output_power_up = "low";
defparam \Read_Data_MEM[19]~I .output_register_mode = "none";
defparam \Read_Data_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[20]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[20]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[20]));
// synopsys translate_off
defparam \Read_Data_MEM[20]~I .input_async_reset = "none";
defparam \Read_Data_MEM[20]~I .input_power_up = "low";
defparam \Read_Data_MEM[20]~I .input_register_mode = "none";
defparam \Read_Data_MEM[20]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[20]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[20]~I .oe_power_up = "low";
defparam \Read_Data_MEM[20]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[20]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[20]~I .operation_mode = "output";
defparam \Read_Data_MEM[20]~I .output_async_reset = "none";
defparam \Read_Data_MEM[20]~I .output_power_up = "low";
defparam \Read_Data_MEM[20]~I .output_register_mode = "none";
defparam \Read_Data_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[21]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[21]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[21]));
// synopsys translate_off
defparam \Read_Data_MEM[21]~I .input_async_reset = "none";
defparam \Read_Data_MEM[21]~I .input_power_up = "low";
defparam \Read_Data_MEM[21]~I .input_register_mode = "none";
defparam \Read_Data_MEM[21]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[21]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[21]~I .oe_power_up = "low";
defparam \Read_Data_MEM[21]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[21]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[21]~I .operation_mode = "output";
defparam \Read_Data_MEM[21]~I .output_async_reset = "none";
defparam \Read_Data_MEM[21]~I .output_power_up = "low";
defparam \Read_Data_MEM[21]~I .output_register_mode = "none";
defparam \Read_Data_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[22]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[22]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[22]));
// synopsys translate_off
defparam \Read_Data_MEM[22]~I .input_async_reset = "none";
defparam \Read_Data_MEM[22]~I .input_power_up = "low";
defparam \Read_Data_MEM[22]~I .input_register_mode = "none";
defparam \Read_Data_MEM[22]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[22]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[22]~I .oe_power_up = "low";
defparam \Read_Data_MEM[22]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[22]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[22]~I .operation_mode = "output";
defparam \Read_Data_MEM[22]~I .output_async_reset = "none";
defparam \Read_Data_MEM[22]~I .output_power_up = "low";
defparam \Read_Data_MEM[22]~I .output_register_mode = "none";
defparam \Read_Data_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[23]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[23]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[23]));
// synopsys translate_off
defparam \Read_Data_MEM[23]~I .input_async_reset = "none";
defparam \Read_Data_MEM[23]~I .input_power_up = "low";
defparam \Read_Data_MEM[23]~I .input_register_mode = "none";
defparam \Read_Data_MEM[23]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[23]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[23]~I .oe_power_up = "low";
defparam \Read_Data_MEM[23]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[23]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[23]~I .operation_mode = "output";
defparam \Read_Data_MEM[23]~I .output_async_reset = "none";
defparam \Read_Data_MEM[23]~I .output_power_up = "low";
defparam \Read_Data_MEM[23]~I .output_register_mode = "none";
defparam \Read_Data_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[24]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[24]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[24]));
// synopsys translate_off
defparam \Read_Data_MEM[24]~I .input_async_reset = "none";
defparam \Read_Data_MEM[24]~I .input_power_up = "low";
defparam \Read_Data_MEM[24]~I .input_register_mode = "none";
defparam \Read_Data_MEM[24]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[24]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[24]~I .oe_power_up = "low";
defparam \Read_Data_MEM[24]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[24]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[24]~I .operation_mode = "output";
defparam \Read_Data_MEM[24]~I .output_async_reset = "none";
defparam \Read_Data_MEM[24]~I .output_power_up = "low";
defparam \Read_Data_MEM[24]~I .output_register_mode = "none";
defparam \Read_Data_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[25]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[25]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[25]));
// synopsys translate_off
defparam \Read_Data_MEM[25]~I .input_async_reset = "none";
defparam \Read_Data_MEM[25]~I .input_power_up = "low";
defparam \Read_Data_MEM[25]~I .input_register_mode = "none";
defparam \Read_Data_MEM[25]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[25]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[25]~I .oe_power_up = "low";
defparam \Read_Data_MEM[25]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[25]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[25]~I .operation_mode = "output";
defparam \Read_Data_MEM[25]~I .output_async_reset = "none";
defparam \Read_Data_MEM[25]~I .output_power_up = "low";
defparam \Read_Data_MEM[25]~I .output_register_mode = "none";
defparam \Read_Data_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[26]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[26]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[26]));
// synopsys translate_off
defparam \Read_Data_MEM[26]~I .input_async_reset = "none";
defparam \Read_Data_MEM[26]~I .input_power_up = "low";
defparam \Read_Data_MEM[26]~I .input_register_mode = "none";
defparam \Read_Data_MEM[26]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[26]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[26]~I .oe_power_up = "low";
defparam \Read_Data_MEM[26]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[26]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[26]~I .operation_mode = "output";
defparam \Read_Data_MEM[26]~I .output_async_reset = "none";
defparam \Read_Data_MEM[26]~I .output_power_up = "low";
defparam \Read_Data_MEM[26]~I .output_register_mode = "none";
defparam \Read_Data_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[27]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[27]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[27]));
// synopsys translate_off
defparam \Read_Data_MEM[27]~I .input_async_reset = "none";
defparam \Read_Data_MEM[27]~I .input_power_up = "low";
defparam \Read_Data_MEM[27]~I .input_register_mode = "none";
defparam \Read_Data_MEM[27]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[27]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[27]~I .oe_power_up = "low";
defparam \Read_Data_MEM[27]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[27]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[27]~I .operation_mode = "output";
defparam \Read_Data_MEM[27]~I .output_async_reset = "none";
defparam \Read_Data_MEM[27]~I .output_power_up = "low";
defparam \Read_Data_MEM[27]~I .output_register_mode = "none";
defparam \Read_Data_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[28]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[28]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[28]));
// synopsys translate_off
defparam \Read_Data_MEM[28]~I .input_async_reset = "none";
defparam \Read_Data_MEM[28]~I .input_power_up = "low";
defparam \Read_Data_MEM[28]~I .input_register_mode = "none";
defparam \Read_Data_MEM[28]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[28]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[28]~I .oe_power_up = "low";
defparam \Read_Data_MEM[28]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[28]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[28]~I .operation_mode = "output";
defparam \Read_Data_MEM[28]~I .output_async_reset = "none";
defparam \Read_Data_MEM[28]~I .output_power_up = "low";
defparam \Read_Data_MEM[28]~I .output_register_mode = "none";
defparam \Read_Data_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[29]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[29]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[29]));
// synopsys translate_off
defparam \Read_Data_MEM[29]~I .input_async_reset = "none";
defparam \Read_Data_MEM[29]~I .input_power_up = "low";
defparam \Read_Data_MEM[29]~I .input_register_mode = "none";
defparam \Read_Data_MEM[29]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[29]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[29]~I .oe_power_up = "low";
defparam \Read_Data_MEM[29]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[29]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[29]~I .operation_mode = "output";
defparam \Read_Data_MEM[29]~I .output_async_reset = "none";
defparam \Read_Data_MEM[29]~I .output_power_up = "low";
defparam \Read_Data_MEM[29]~I .output_register_mode = "none";
defparam \Read_Data_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[30]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[30]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[30]));
// synopsys translate_off
defparam \Read_Data_MEM[30]~I .input_async_reset = "none";
defparam \Read_Data_MEM[30]~I .input_power_up = "low";
defparam \Read_Data_MEM[30]~I .input_register_mode = "none";
defparam \Read_Data_MEM[30]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[30]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[30]~I .oe_power_up = "low";
defparam \Read_Data_MEM[30]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[30]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[30]~I .operation_mode = "output";
defparam \Read_Data_MEM[30]~I .output_async_reset = "none";
defparam \Read_Data_MEM[30]~I .output_power_up = "low";
defparam \Read_Data_MEM[30]~I .output_register_mode = "none";
defparam \Read_Data_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[31]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM[31]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[31]));
// synopsys translate_off
defparam \Read_Data_MEM[31]~I .input_async_reset = "none";
defparam \Read_Data_MEM[31]~I .input_power_up = "low";
defparam \Read_Data_MEM[31]~I .input_register_mode = "none";
defparam \Read_Data_MEM[31]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[31]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[31]~I .oe_power_up = "low";
defparam \Read_Data_MEM[31]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[31]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[31]~I .operation_mode = "output";
defparam \Read_Data_MEM[31]~I .output_async_reset = "none";
defparam \Read_Data_MEM[31]~I .output_power_up = "low";
defparam \Read_Data_MEM[31]~I .output_register_mode = "none";
defparam \Read_Data_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCSrc_MEM~I (
	.datain(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc_MEM));
// synopsys translate_off
defparam \PCSrc_MEM~I .input_async_reset = "none";
defparam \PCSrc_MEM~I .input_power_up = "low";
defparam \PCSrc_MEM~I .input_register_mode = "none";
defparam \PCSrc_MEM~I .input_sync_reset = "none";
defparam \PCSrc_MEM~I .oe_async_reset = "none";
defparam \PCSrc_MEM~I .oe_power_up = "low";
defparam \PCSrc_MEM~I .oe_register_mode = "none";
defparam \PCSrc_MEM~I .oe_sync_reset = "none";
defparam \PCSrc_MEM~I .operation_mode = "output";
defparam \PCSrc_MEM~I .output_async_reset = "none";
defparam \PCSrc_MEM~I .output_power_up = "low";
defparam \PCSrc_MEM~I .output_register_mode = "none";
defparam \PCSrc_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[0]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[0]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[0]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[1]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[1]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[1]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[2]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[2]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[2]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[3]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[3]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[3]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[4]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[4]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[4]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[5]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[5]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[5]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[5]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[6]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[6]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[6]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[6]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[7]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[7]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[7]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[7]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[8]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[8]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[8]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[8]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[9]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[9]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[9]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[9]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[10]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[10]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[10]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[10]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[11]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[11]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[11]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[11]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[12]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[12]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[12]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[12]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[13]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[13]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[13]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[13]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[14]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[14]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[14]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[14]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[15]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[15]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[15]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[15]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[16]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[16]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[16]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[16]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[17]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[17]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[17]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[17]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[18]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[18]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[18]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[18]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[19]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[19]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[19]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[19]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[20]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[20]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[20]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[20]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[21]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[21]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[21]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[21]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[22]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[22]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[22]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[22]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[23]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[23]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[23]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[23]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[24]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[24]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[24]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[24]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[25]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[25]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[25]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[25]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[26]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[26]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[26]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[26]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[27]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[27]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[27]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[27]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[28]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[28]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[28]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[28]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[29]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[29]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[29]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[29]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[30]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[30]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[30]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[30]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[31]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[31]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[31]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[31]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[0]));
// synopsys translate_off
defparam \Read_Data_WB[0]~I .input_async_reset = "none";
defparam \Read_Data_WB[0]~I .input_power_up = "low";
defparam \Read_Data_WB[0]~I .input_register_mode = "none";
defparam \Read_Data_WB[0]~I .input_sync_reset = "none";
defparam \Read_Data_WB[0]~I .oe_async_reset = "none";
defparam \Read_Data_WB[0]~I .oe_power_up = "low";
defparam \Read_Data_WB[0]~I .oe_register_mode = "none";
defparam \Read_Data_WB[0]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[0]~I .operation_mode = "output";
defparam \Read_Data_WB[0]~I .output_async_reset = "none";
defparam \Read_Data_WB[0]~I .output_power_up = "low";
defparam \Read_Data_WB[0]~I .output_register_mode = "none";
defparam \Read_Data_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[1]));
// synopsys translate_off
defparam \Read_Data_WB[1]~I .input_async_reset = "none";
defparam \Read_Data_WB[1]~I .input_power_up = "low";
defparam \Read_Data_WB[1]~I .input_register_mode = "none";
defparam \Read_Data_WB[1]~I .input_sync_reset = "none";
defparam \Read_Data_WB[1]~I .oe_async_reset = "none";
defparam \Read_Data_WB[1]~I .oe_power_up = "low";
defparam \Read_Data_WB[1]~I .oe_register_mode = "none";
defparam \Read_Data_WB[1]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[1]~I .operation_mode = "output";
defparam \Read_Data_WB[1]~I .output_async_reset = "none";
defparam \Read_Data_WB[1]~I .output_power_up = "low";
defparam \Read_Data_WB[1]~I .output_register_mode = "none";
defparam \Read_Data_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[2]));
// synopsys translate_off
defparam \Read_Data_WB[2]~I .input_async_reset = "none";
defparam \Read_Data_WB[2]~I .input_power_up = "low";
defparam \Read_Data_WB[2]~I .input_register_mode = "none";
defparam \Read_Data_WB[2]~I .input_sync_reset = "none";
defparam \Read_Data_WB[2]~I .oe_async_reset = "none";
defparam \Read_Data_WB[2]~I .oe_power_up = "low";
defparam \Read_Data_WB[2]~I .oe_register_mode = "none";
defparam \Read_Data_WB[2]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[2]~I .operation_mode = "output";
defparam \Read_Data_WB[2]~I .output_async_reset = "none";
defparam \Read_Data_WB[2]~I .output_power_up = "low";
defparam \Read_Data_WB[2]~I .output_register_mode = "none";
defparam \Read_Data_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[3]));
// synopsys translate_off
defparam \Read_Data_WB[3]~I .input_async_reset = "none";
defparam \Read_Data_WB[3]~I .input_power_up = "low";
defparam \Read_Data_WB[3]~I .input_register_mode = "none";
defparam \Read_Data_WB[3]~I .input_sync_reset = "none";
defparam \Read_Data_WB[3]~I .oe_async_reset = "none";
defparam \Read_Data_WB[3]~I .oe_power_up = "low";
defparam \Read_Data_WB[3]~I .oe_register_mode = "none";
defparam \Read_Data_WB[3]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[3]~I .operation_mode = "output";
defparam \Read_Data_WB[3]~I .output_async_reset = "none";
defparam \Read_Data_WB[3]~I .output_power_up = "low";
defparam \Read_Data_WB[3]~I .output_register_mode = "none";
defparam \Read_Data_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[4]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[4]));
// synopsys translate_off
defparam \Read_Data_WB[4]~I .input_async_reset = "none";
defparam \Read_Data_WB[4]~I .input_power_up = "low";
defparam \Read_Data_WB[4]~I .input_register_mode = "none";
defparam \Read_Data_WB[4]~I .input_sync_reset = "none";
defparam \Read_Data_WB[4]~I .oe_async_reset = "none";
defparam \Read_Data_WB[4]~I .oe_power_up = "low";
defparam \Read_Data_WB[4]~I .oe_register_mode = "none";
defparam \Read_Data_WB[4]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[4]~I .operation_mode = "output";
defparam \Read_Data_WB[4]~I .output_async_reset = "none";
defparam \Read_Data_WB[4]~I .output_power_up = "low";
defparam \Read_Data_WB[4]~I .output_register_mode = "none";
defparam \Read_Data_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[5]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[5]));
// synopsys translate_off
defparam \Read_Data_WB[5]~I .input_async_reset = "none";
defparam \Read_Data_WB[5]~I .input_power_up = "low";
defparam \Read_Data_WB[5]~I .input_register_mode = "none";
defparam \Read_Data_WB[5]~I .input_sync_reset = "none";
defparam \Read_Data_WB[5]~I .oe_async_reset = "none";
defparam \Read_Data_WB[5]~I .oe_power_up = "low";
defparam \Read_Data_WB[5]~I .oe_register_mode = "none";
defparam \Read_Data_WB[5]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[5]~I .operation_mode = "output";
defparam \Read_Data_WB[5]~I .output_async_reset = "none";
defparam \Read_Data_WB[5]~I .output_power_up = "low";
defparam \Read_Data_WB[5]~I .output_register_mode = "none";
defparam \Read_Data_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[6]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[6]));
// synopsys translate_off
defparam \Read_Data_WB[6]~I .input_async_reset = "none";
defparam \Read_Data_WB[6]~I .input_power_up = "low";
defparam \Read_Data_WB[6]~I .input_register_mode = "none";
defparam \Read_Data_WB[6]~I .input_sync_reset = "none";
defparam \Read_Data_WB[6]~I .oe_async_reset = "none";
defparam \Read_Data_WB[6]~I .oe_power_up = "low";
defparam \Read_Data_WB[6]~I .oe_register_mode = "none";
defparam \Read_Data_WB[6]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[6]~I .operation_mode = "output";
defparam \Read_Data_WB[6]~I .output_async_reset = "none";
defparam \Read_Data_WB[6]~I .output_power_up = "low";
defparam \Read_Data_WB[6]~I .output_register_mode = "none";
defparam \Read_Data_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[7]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[7]));
// synopsys translate_off
defparam \Read_Data_WB[7]~I .input_async_reset = "none";
defparam \Read_Data_WB[7]~I .input_power_up = "low";
defparam \Read_Data_WB[7]~I .input_register_mode = "none";
defparam \Read_Data_WB[7]~I .input_sync_reset = "none";
defparam \Read_Data_WB[7]~I .oe_async_reset = "none";
defparam \Read_Data_WB[7]~I .oe_power_up = "low";
defparam \Read_Data_WB[7]~I .oe_register_mode = "none";
defparam \Read_Data_WB[7]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[7]~I .operation_mode = "output";
defparam \Read_Data_WB[7]~I .output_async_reset = "none";
defparam \Read_Data_WB[7]~I .output_power_up = "low";
defparam \Read_Data_WB[7]~I .output_register_mode = "none";
defparam \Read_Data_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[8]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[8]));
// synopsys translate_off
defparam \Read_Data_WB[8]~I .input_async_reset = "none";
defparam \Read_Data_WB[8]~I .input_power_up = "low";
defparam \Read_Data_WB[8]~I .input_register_mode = "none";
defparam \Read_Data_WB[8]~I .input_sync_reset = "none";
defparam \Read_Data_WB[8]~I .oe_async_reset = "none";
defparam \Read_Data_WB[8]~I .oe_power_up = "low";
defparam \Read_Data_WB[8]~I .oe_register_mode = "none";
defparam \Read_Data_WB[8]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[8]~I .operation_mode = "output";
defparam \Read_Data_WB[8]~I .output_async_reset = "none";
defparam \Read_Data_WB[8]~I .output_power_up = "low";
defparam \Read_Data_WB[8]~I .output_register_mode = "none";
defparam \Read_Data_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[9]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[9]));
// synopsys translate_off
defparam \Read_Data_WB[9]~I .input_async_reset = "none";
defparam \Read_Data_WB[9]~I .input_power_up = "low";
defparam \Read_Data_WB[9]~I .input_register_mode = "none";
defparam \Read_Data_WB[9]~I .input_sync_reset = "none";
defparam \Read_Data_WB[9]~I .oe_async_reset = "none";
defparam \Read_Data_WB[9]~I .oe_power_up = "low";
defparam \Read_Data_WB[9]~I .oe_register_mode = "none";
defparam \Read_Data_WB[9]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[9]~I .operation_mode = "output";
defparam \Read_Data_WB[9]~I .output_async_reset = "none";
defparam \Read_Data_WB[9]~I .output_power_up = "low";
defparam \Read_Data_WB[9]~I .output_register_mode = "none";
defparam \Read_Data_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[10]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[10]));
// synopsys translate_off
defparam \Read_Data_WB[10]~I .input_async_reset = "none";
defparam \Read_Data_WB[10]~I .input_power_up = "low";
defparam \Read_Data_WB[10]~I .input_register_mode = "none";
defparam \Read_Data_WB[10]~I .input_sync_reset = "none";
defparam \Read_Data_WB[10]~I .oe_async_reset = "none";
defparam \Read_Data_WB[10]~I .oe_power_up = "low";
defparam \Read_Data_WB[10]~I .oe_register_mode = "none";
defparam \Read_Data_WB[10]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[10]~I .operation_mode = "output";
defparam \Read_Data_WB[10]~I .output_async_reset = "none";
defparam \Read_Data_WB[10]~I .output_power_up = "low";
defparam \Read_Data_WB[10]~I .output_register_mode = "none";
defparam \Read_Data_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[11]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[11]));
// synopsys translate_off
defparam \Read_Data_WB[11]~I .input_async_reset = "none";
defparam \Read_Data_WB[11]~I .input_power_up = "low";
defparam \Read_Data_WB[11]~I .input_register_mode = "none";
defparam \Read_Data_WB[11]~I .input_sync_reset = "none";
defparam \Read_Data_WB[11]~I .oe_async_reset = "none";
defparam \Read_Data_WB[11]~I .oe_power_up = "low";
defparam \Read_Data_WB[11]~I .oe_register_mode = "none";
defparam \Read_Data_WB[11]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[11]~I .operation_mode = "output";
defparam \Read_Data_WB[11]~I .output_async_reset = "none";
defparam \Read_Data_WB[11]~I .output_power_up = "low";
defparam \Read_Data_WB[11]~I .output_register_mode = "none";
defparam \Read_Data_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[12]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[12]));
// synopsys translate_off
defparam \Read_Data_WB[12]~I .input_async_reset = "none";
defparam \Read_Data_WB[12]~I .input_power_up = "low";
defparam \Read_Data_WB[12]~I .input_register_mode = "none";
defparam \Read_Data_WB[12]~I .input_sync_reset = "none";
defparam \Read_Data_WB[12]~I .oe_async_reset = "none";
defparam \Read_Data_WB[12]~I .oe_power_up = "low";
defparam \Read_Data_WB[12]~I .oe_register_mode = "none";
defparam \Read_Data_WB[12]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[12]~I .operation_mode = "output";
defparam \Read_Data_WB[12]~I .output_async_reset = "none";
defparam \Read_Data_WB[12]~I .output_power_up = "low";
defparam \Read_Data_WB[12]~I .output_register_mode = "none";
defparam \Read_Data_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[13]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[13]));
// synopsys translate_off
defparam \Read_Data_WB[13]~I .input_async_reset = "none";
defparam \Read_Data_WB[13]~I .input_power_up = "low";
defparam \Read_Data_WB[13]~I .input_register_mode = "none";
defparam \Read_Data_WB[13]~I .input_sync_reset = "none";
defparam \Read_Data_WB[13]~I .oe_async_reset = "none";
defparam \Read_Data_WB[13]~I .oe_power_up = "low";
defparam \Read_Data_WB[13]~I .oe_register_mode = "none";
defparam \Read_Data_WB[13]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[13]~I .operation_mode = "output";
defparam \Read_Data_WB[13]~I .output_async_reset = "none";
defparam \Read_Data_WB[13]~I .output_power_up = "low";
defparam \Read_Data_WB[13]~I .output_register_mode = "none";
defparam \Read_Data_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[14]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[14]));
// synopsys translate_off
defparam \Read_Data_WB[14]~I .input_async_reset = "none";
defparam \Read_Data_WB[14]~I .input_power_up = "low";
defparam \Read_Data_WB[14]~I .input_register_mode = "none";
defparam \Read_Data_WB[14]~I .input_sync_reset = "none";
defparam \Read_Data_WB[14]~I .oe_async_reset = "none";
defparam \Read_Data_WB[14]~I .oe_power_up = "low";
defparam \Read_Data_WB[14]~I .oe_register_mode = "none";
defparam \Read_Data_WB[14]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[14]~I .operation_mode = "output";
defparam \Read_Data_WB[14]~I .output_async_reset = "none";
defparam \Read_Data_WB[14]~I .output_power_up = "low";
defparam \Read_Data_WB[14]~I .output_register_mode = "none";
defparam \Read_Data_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[15]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[15]));
// synopsys translate_off
defparam \Read_Data_WB[15]~I .input_async_reset = "none";
defparam \Read_Data_WB[15]~I .input_power_up = "low";
defparam \Read_Data_WB[15]~I .input_register_mode = "none";
defparam \Read_Data_WB[15]~I .input_sync_reset = "none";
defparam \Read_Data_WB[15]~I .oe_async_reset = "none";
defparam \Read_Data_WB[15]~I .oe_power_up = "low";
defparam \Read_Data_WB[15]~I .oe_register_mode = "none";
defparam \Read_Data_WB[15]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[15]~I .operation_mode = "output";
defparam \Read_Data_WB[15]~I .output_async_reset = "none";
defparam \Read_Data_WB[15]~I .output_power_up = "low";
defparam \Read_Data_WB[15]~I .output_register_mode = "none";
defparam \Read_Data_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[16]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[16]));
// synopsys translate_off
defparam \Read_Data_WB[16]~I .input_async_reset = "none";
defparam \Read_Data_WB[16]~I .input_power_up = "low";
defparam \Read_Data_WB[16]~I .input_register_mode = "none";
defparam \Read_Data_WB[16]~I .input_sync_reset = "none";
defparam \Read_Data_WB[16]~I .oe_async_reset = "none";
defparam \Read_Data_WB[16]~I .oe_power_up = "low";
defparam \Read_Data_WB[16]~I .oe_register_mode = "none";
defparam \Read_Data_WB[16]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[16]~I .operation_mode = "output";
defparam \Read_Data_WB[16]~I .output_async_reset = "none";
defparam \Read_Data_WB[16]~I .output_power_up = "low";
defparam \Read_Data_WB[16]~I .output_register_mode = "none";
defparam \Read_Data_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[17]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[17]));
// synopsys translate_off
defparam \Read_Data_WB[17]~I .input_async_reset = "none";
defparam \Read_Data_WB[17]~I .input_power_up = "low";
defparam \Read_Data_WB[17]~I .input_register_mode = "none";
defparam \Read_Data_WB[17]~I .input_sync_reset = "none";
defparam \Read_Data_WB[17]~I .oe_async_reset = "none";
defparam \Read_Data_WB[17]~I .oe_power_up = "low";
defparam \Read_Data_WB[17]~I .oe_register_mode = "none";
defparam \Read_Data_WB[17]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[17]~I .operation_mode = "output";
defparam \Read_Data_WB[17]~I .output_async_reset = "none";
defparam \Read_Data_WB[17]~I .output_power_up = "low";
defparam \Read_Data_WB[17]~I .output_register_mode = "none";
defparam \Read_Data_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[18]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[18]));
// synopsys translate_off
defparam \Read_Data_WB[18]~I .input_async_reset = "none";
defparam \Read_Data_WB[18]~I .input_power_up = "low";
defparam \Read_Data_WB[18]~I .input_register_mode = "none";
defparam \Read_Data_WB[18]~I .input_sync_reset = "none";
defparam \Read_Data_WB[18]~I .oe_async_reset = "none";
defparam \Read_Data_WB[18]~I .oe_power_up = "low";
defparam \Read_Data_WB[18]~I .oe_register_mode = "none";
defparam \Read_Data_WB[18]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[18]~I .operation_mode = "output";
defparam \Read_Data_WB[18]~I .output_async_reset = "none";
defparam \Read_Data_WB[18]~I .output_power_up = "low";
defparam \Read_Data_WB[18]~I .output_register_mode = "none";
defparam \Read_Data_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[19]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[19]));
// synopsys translate_off
defparam \Read_Data_WB[19]~I .input_async_reset = "none";
defparam \Read_Data_WB[19]~I .input_power_up = "low";
defparam \Read_Data_WB[19]~I .input_register_mode = "none";
defparam \Read_Data_WB[19]~I .input_sync_reset = "none";
defparam \Read_Data_WB[19]~I .oe_async_reset = "none";
defparam \Read_Data_WB[19]~I .oe_power_up = "low";
defparam \Read_Data_WB[19]~I .oe_register_mode = "none";
defparam \Read_Data_WB[19]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[19]~I .operation_mode = "output";
defparam \Read_Data_WB[19]~I .output_async_reset = "none";
defparam \Read_Data_WB[19]~I .output_power_up = "low";
defparam \Read_Data_WB[19]~I .output_register_mode = "none";
defparam \Read_Data_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[20]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[20]));
// synopsys translate_off
defparam \Read_Data_WB[20]~I .input_async_reset = "none";
defparam \Read_Data_WB[20]~I .input_power_up = "low";
defparam \Read_Data_WB[20]~I .input_register_mode = "none";
defparam \Read_Data_WB[20]~I .input_sync_reset = "none";
defparam \Read_Data_WB[20]~I .oe_async_reset = "none";
defparam \Read_Data_WB[20]~I .oe_power_up = "low";
defparam \Read_Data_WB[20]~I .oe_register_mode = "none";
defparam \Read_Data_WB[20]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[20]~I .operation_mode = "output";
defparam \Read_Data_WB[20]~I .output_async_reset = "none";
defparam \Read_Data_WB[20]~I .output_power_up = "low";
defparam \Read_Data_WB[20]~I .output_register_mode = "none";
defparam \Read_Data_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[21]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[21]));
// synopsys translate_off
defparam \Read_Data_WB[21]~I .input_async_reset = "none";
defparam \Read_Data_WB[21]~I .input_power_up = "low";
defparam \Read_Data_WB[21]~I .input_register_mode = "none";
defparam \Read_Data_WB[21]~I .input_sync_reset = "none";
defparam \Read_Data_WB[21]~I .oe_async_reset = "none";
defparam \Read_Data_WB[21]~I .oe_power_up = "low";
defparam \Read_Data_WB[21]~I .oe_register_mode = "none";
defparam \Read_Data_WB[21]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[21]~I .operation_mode = "output";
defparam \Read_Data_WB[21]~I .output_async_reset = "none";
defparam \Read_Data_WB[21]~I .output_power_up = "low";
defparam \Read_Data_WB[21]~I .output_register_mode = "none";
defparam \Read_Data_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[22]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[22]));
// synopsys translate_off
defparam \Read_Data_WB[22]~I .input_async_reset = "none";
defparam \Read_Data_WB[22]~I .input_power_up = "low";
defparam \Read_Data_WB[22]~I .input_register_mode = "none";
defparam \Read_Data_WB[22]~I .input_sync_reset = "none";
defparam \Read_Data_WB[22]~I .oe_async_reset = "none";
defparam \Read_Data_WB[22]~I .oe_power_up = "low";
defparam \Read_Data_WB[22]~I .oe_register_mode = "none";
defparam \Read_Data_WB[22]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[22]~I .operation_mode = "output";
defparam \Read_Data_WB[22]~I .output_async_reset = "none";
defparam \Read_Data_WB[22]~I .output_power_up = "low";
defparam \Read_Data_WB[22]~I .output_register_mode = "none";
defparam \Read_Data_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[23]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[23]));
// synopsys translate_off
defparam \Read_Data_WB[23]~I .input_async_reset = "none";
defparam \Read_Data_WB[23]~I .input_power_up = "low";
defparam \Read_Data_WB[23]~I .input_register_mode = "none";
defparam \Read_Data_WB[23]~I .input_sync_reset = "none";
defparam \Read_Data_WB[23]~I .oe_async_reset = "none";
defparam \Read_Data_WB[23]~I .oe_power_up = "low";
defparam \Read_Data_WB[23]~I .oe_register_mode = "none";
defparam \Read_Data_WB[23]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[23]~I .operation_mode = "output";
defparam \Read_Data_WB[23]~I .output_async_reset = "none";
defparam \Read_Data_WB[23]~I .output_power_up = "low";
defparam \Read_Data_WB[23]~I .output_register_mode = "none";
defparam \Read_Data_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[24]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[24]));
// synopsys translate_off
defparam \Read_Data_WB[24]~I .input_async_reset = "none";
defparam \Read_Data_WB[24]~I .input_power_up = "low";
defparam \Read_Data_WB[24]~I .input_register_mode = "none";
defparam \Read_Data_WB[24]~I .input_sync_reset = "none";
defparam \Read_Data_WB[24]~I .oe_async_reset = "none";
defparam \Read_Data_WB[24]~I .oe_power_up = "low";
defparam \Read_Data_WB[24]~I .oe_register_mode = "none";
defparam \Read_Data_WB[24]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[24]~I .operation_mode = "output";
defparam \Read_Data_WB[24]~I .output_async_reset = "none";
defparam \Read_Data_WB[24]~I .output_power_up = "low";
defparam \Read_Data_WB[24]~I .output_register_mode = "none";
defparam \Read_Data_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[25]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[25]));
// synopsys translate_off
defparam \Read_Data_WB[25]~I .input_async_reset = "none";
defparam \Read_Data_WB[25]~I .input_power_up = "low";
defparam \Read_Data_WB[25]~I .input_register_mode = "none";
defparam \Read_Data_WB[25]~I .input_sync_reset = "none";
defparam \Read_Data_WB[25]~I .oe_async_reset = "none";
defparam \Read_Data_WB[25]~I .oe_power_up = "low";
defparam \Read_Data_WB[25]~I .oe_register_mode = "none";
defparam \Read_Data_WB[25]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[25]~I .operation_mode = "output";
defparam \Read_Data_WB[25]~I .output_async_reset = "none";
defparam \Read_Data_WB[25]~I .output_power_up = "low";
defparam \Read_Data_WB[25]~I .output_register_mode = "none";
defparam \Read_Data_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[26]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[26]));
// synopsys translate_off
defparam \Read_Data_WB[26]~I .input_async_reset = "none";
defparam \Read_Data_WB[26]~I .input_power_up = "low";
defparam \Read_Data_WB[26]~I .input_register_mode = "none";
defparam \Read_Data_WB[26]~I .input_sync_reset = "none";
defparam \Read_Data_WB[26]~I .oe_async_reset = "none";
defparam \Read_Data_WB[26]~I .oe_power_up = "low";
defparam \Read_Data_WB[26]~I .oe_register_mode = "none";
defparam \Read_Data_WB[26]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[26]~I .operation_mode = "output";
defparam \Read_Data_WB[26]~I .output_async_reset = "none";
defparam \Read_Data_WB[26]~I .output_power_up = "low";
defparam \Read_Data_WB[26]~I .output_register_mode = "none";
defparam \Read_Data_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[27]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[27]));
// synopsys translate_off
defparam \Read_Data_WB[27]~I .input_async_reset = "none";
defparam \Read_Data_WB[27]~I .input_power_up = "low";
defparam \Read_Data_WB[27]~I .input_register_mode = "none";
defparam \Read_Data_WB[27]~I .input_sync_reset = "none";
defparam \Read_Data_WB[27]~I .oe_async_reset = "none";
defparam \Read_Data_WB[27]~I .oe_power_up = "low";
defparam \Read_Data_WB[27]~I .oe_register_mode = "none";
defparam \Read_Data_WB[27]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[27]~I .operation_mode = "output";
defparam \Read_Data_WB[27]~I .output_async_reset = "none";
defparam \Read_Data_WB[27]~I .output_power_up = "low";
defparam \Read_Data_WB[27]~I .output_register_mode = "none";
defparam \Read_Data_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[28]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[28]));
// synopsys translate_off
defparam \Read_Data_WB[28]~I .input_async_reset = "none";
defparam \Read_Data_WB[28]~I .input_power_up = "low";
defparam \Read_Data_WB[28]~I .input_register_mode = "none";
defparam \Read_Data_WB[28]~I .input_sync_reset = "none";
defparam \Read_Data_WB[28]~I .oe_async_reset = "none";
defparam \Read_Data_WB[28]~I .oe_power_up = "low";
defparam \Read_Data_WB[28]~I .oe_register_mode = "none";
defparam \Read_Data_WB[28]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[28]~I .operation_mode = "output";
defparam \Read_Data_WB[28]~I .output_async_reset = "none";
defparam \Read_Data_WB[28]~I .output_power_up = "low";
defparam \Read_Data_WB[28]~I .output_register_mode = "none";
defparam \Read_Data_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[29]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[29]));
// synopsys translate_off
defparam \Read_Data_WB[29]~I .input_async_reset = "none";
defparam \Read_Data_WB[29]~I .input_power_up = "low";
defparam \Read_Data_WB[29]~I .input_register_mode = "none";
defparam \Read_Data_WB[29]~I .input_sync_reset = "none";
defparam \Read_Data_WB[29]~I .oe_async_reset = "none";
defparam \Read_Data_WB[29]~I .oe_power_up = "low";
defparam \Read_Data_WB[29]~I .oe_register_mode = "none";
defparam \Read_Data_WB[29]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[29]~I .operation_mode = "output";
defparam \Read_Data_WB[29]~I .output_async_reset = "none";
defparam \Read_Data_WB[29]~I .output_power_up = "low";
defparam \Read_Data_WB[29]~I .output_register_mode = "none";
defparam \Read_Data_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[30]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[30]));
// synopsys translate_off
defparam \Read_Data_WB[30]~I .input_async_reset = "none";
defparam \Read_Data_WB[30]~I .input_power_up = "low";
defparam \Read_Data_WB[30]~I .input_register_mode = "none";
defparam \Read_Data_WB[30]~I .input_sync_reset = "none";
defparam \Read_Data_WB[30]~I .oe_async_reset = "none";
defparam \Read_Data_WB[30]~I .oe_power_up = "low";
defparam \Read_Data_WB[30]~I .oe_register_mode = "none";
defparam \Read_Data_WB[30]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[30]~I .operation_mode = "output";
defparam \Read_Data_WB[30]~I .output_async_reset = "none";
defparam \Read_Data_WB[30]~I .output_power_up = "low";
defparam \Read_Data_WB[30]~I .output_register_mode = "none";
defparam \Read_Data_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[31]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[31]));
// synopsys translate_off
defparam \Read_Data_WB[31]~I .input_async_reset = "none";
defparam \Read_Data_WB[31]~I .input_power_up = "low";
defparam \Read_Data_WB[31]~I .input_register_mode = "none";
defparam \Read_Data_WB[31]~I .input_sync_reset = "none";
defparam \Read_Data_WB[31]~I .oe_async_reset = "none";
defparam \Read_Data_WB[31]~I .oe_power_up = "low";
defparam \Read_Data_WB[31]~I .oe_register_mode = "none";
defparam \Read_Data_WB[31]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[31]~I .operation_mode = "output";
defparam \Read_Data_WB[31]~I .output_async_reset = "none";
defparam \Read_Data_WB[31]~I .output_power_up = "low";
defparam \Read_Data_WB[31]~I .output_register_mode = "none";
defparam \Read_Data_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[0]));
// synopsys translate_off
defparam \ALU_Result_WB[0]~I .input_async_reset = "none";
defparam \ALU_Result_WB[0]~I .input_power_up = "low";
defparam \ALU_Result_WB[0]~I .input_register_mode = "none";
defparam \ALU_Result_WB[0]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_power_up = "low";
defparam \ALU_Result_WB[0]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .operation_mode = "output";
defparam \ALU_Result_WB[0]~I .output_async_reset = "none";
defparam \ALU_Result_WB[0]~I .output_power_up = "low";
defparam \ALU_Result_WB[0]~I .output_register_mode = "none";
defparam \ALU_Result_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[1]));
// synopsys translate_off
defparam \ALU_Result_WB[1]~I .input_async_reset = "none";
defparam \ALU_Result_WB[1]~I .input_power_up = "low";
defparam \ALU_Result_WB[1]~I .input_register_mode = "none";
defparam \ALU_Result_WB[1]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_power_up = "low";
defparam \ALU_Result_WB[1]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .operation_mode = "output";
defparam \ALU_Result_WB[1]~I .output_async_reset = "none";
defparam \ALU_Result_WB[1]~I .output_power_up = "low";
defparam \ALU_Result_WB[1]~I .output_register_mode = "none";
defparam \ALU_Result_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[2]));
// synopsys translate_off
defparam \ALU_Result_WB[2]~I .input_async_reset = "none";
defparam \ALU_Result_WB[2]~I .input_power_up = "low";
defparam \ALU_Result_WB[2]~I .input_register_mode = "none";
defparam \ALU_Result_WB[2]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_power_up = "low";
defparam \ALU_Result_WB[2]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .operation_mode = "output";
defparam \ALU_Result_WB[2]~I .output_async_reset = "none";
defparam \ALU_Result_WB[2]~I .output_power_up = "low";
defparam \ALU_Result_WB[2]~I .output_register_mode = "none";
defparam \ALU_Result_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[3]));
// synopsys translate_off
defparam \ALU_Result_WB[3]~I .input_async_reset = "none";
defparam \ALU_Result_WB[3]~I .input_power_up = "low";
defparam \ALU_Result_WB[3]~I .input_register_mode = "none";
defparam \ALU_Result_WB[3]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_power_up = "low";
defparam \ALU_Result_WB[3]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .operation_mode = "output";
defparam \ALU_Result_WB[3]~I .output_async_reset = "none";
defparam \ALU_Result_WB[3]~I .output_power_up = "low";
defparam \ALU_Result_WB[3]~I .output_register_mode = "none";
defparam \ALU_Result_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[4]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[4]));
// synopsys translate_off
defparam \ALU_Result_WB[4]~I .input_async_reset = "none";
defparam \ALU_Result_WB[4]~I .input_power_up = "low";
defparam \ALU_Result_WB[4]~I .input_register_mode = "none";
defparam \ALU_Result_WB[4]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_power_up = "low";
defparam \ALU_Result_WB[4]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .operation_mode = "output";
defparam \ALU_Result_WB[4]~I .output_async_reset = "none";
defparam \ALU_Result_WB[4]~I .output_power_up = "low";
defparam \ALU_Result_WB[4]~I .output_register_mode = "none";
defparam \ALU_Result_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[5]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[5]));
// synopsys translate_off
defparam \ALU_Result_WB[5]~I .input_async_reset = "none";
defparam \ALU_Result_WB[5]~I .input_power_up = "low";
defparam \ALU_Result_WB[5]~I .input_register_mode = "none";
defparam \ALU_Result_WB[5]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_power_up = "low";
defparam \ALU_Result_WB[5]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .operation_mode = "output";
defparam \ALU_Result_WB[5]~I .output_async_reset = "none";
defparam \ALU_Result_WB[5]~I .output_power_up = "low";
defparam \ALU_Result_WB[5]~I .output_register_mode = "none";
defparam \ALU_Result_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[6]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[6]));
// synopsys translate_off
defparam \ALU_Result_WB[6]~I .input_async_reset = "none";
defparam \ALU_Result_WB[6]~I .input_power_up = "low";
defparam \ALU_Result_WB[6]~I .input_register_mode = "none";
defparam \ALU_Result_WB[6]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_power_up = "low";
defparam \ALU_Result_WB[6]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .operation_mode = "output";
defparam \ALU_Result_WB[6]~I .output_async_reset = "none";
defparam \ALU_Result_WB[6]~I .output_power_up = "low";
defparam \ALU_Result_WB[6]~I .output_register_mode = "none";
defparam \ALU_Result_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[7]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[7]));
// synopsys translate_off
defparam \ALU_Result_WB[7]~I .input_async_reset = "none";
defparam \ALU_Result_WB[7]~I .input_power_up = "low";
defparam \ALU_Result_WB[7]~I .input_register_mode = "none";
defparam \ALU_Result_WB[7]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_power_up = "low";
defparam \ALU_Result_WB[7]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .operation_mode = "output";
defparam \ALU_Result_WB[7]~I .output_async_reset = "none";
defparam \ALU_Result_WB[7]~I .output_power_up = "low";
defparam \ALU_Result_WB[7]~I .output_register_mode = "none";
defparam \ALU_Result_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[8]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[8]));
// synopsys translate_off
defparam \ALU_Result_WB[8]~I .input_async_reset = "none";
defparam \ALU_Result_WB[8]~I .input_power_up = "low";
defparam \ALU_Result_WB[8]~I .input_register_mode = "none";
defparam \ALU_Result_WB[8]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_power_up = "low";
defparam \ALU_Result_WB[8]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .operation_mode = "output";
defparam \ALU_Result_WB[8]~I .output_async_reset = "none";
defparam \ALU_Result_WB[8]~I .output_power_up = "low";
defparam \ALU_Result_WB[8]~I .output_register_mode = "none";
defparam \ALU_Result_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[9]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[9]));
// synopsys translate_off
defparam \ALU_Result_WB[9]~I .input_async_reset = "none";
defparam \ALU_Result_WB[9]~I .input_power_up = "low";
defparam \ALU_Result_WB[9]~I .input_register_mode = "none";
defparam \ALU_Result_WB[9]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_power_up = "low";
defparam \ALU_Result_WB[9]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .operation_mode = "output";
defparam \ALU_Result_WB[9]~I .output_async_reset = "none";
defparam \ALU_Result_WB[9]~I .output_power_up = "low";
defparam \ALU_Result_WB[9]~I .output_register_mode = "none";
defparam \ALU_Result_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[10]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[10]));
// synopsys translate_off
defparam \ALU_Result_WB[10]~I .input_async_reset = "none";
defparam \ALU_Result_WB[10]~I .input_power_up = "low";
defparam \ALU_Result_WB[10]~I .input_register_mode = "none";
defparam \ALU_Result_WB[10]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_power_up = "low";
defparam \ALU_Result_WB[10]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .operation_mode = "output";
defparam \ALU_Result_WB[10]~I .output_async_reset = "none";
defparam \ALU_Result_WB[10]~I .output_power_up = "low";
defparam \ALU_Result_WB[10]~I .output_register_mode = "none";
defparam \ALU_Result_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[11]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[11]));
// synopsys translate_off
defparam \ALU_Result_WB[11]~I .input_async_reset = "none";
defparam \ALU_Result_WB[11]~I .input_power_up = "low";
defparam \ALU_Result_WB[11]~I .input_register_mode = "none";
defparam \ALU_Result_WB[11]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_power_up = "low";
defparam \ALU_Result_WB[11]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .operation_mode = "output";
defparam \ALU_Result_WB[11]~I .output_async_reset = "none";
defparam \ALU_Result_WB[11]~I .output_power_up = "low";
defparam \ALU_Result_WB[11]~I .output_register_mode = "none";
defparam \ALU_Result_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[12]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[12]));
// synopsys translate_off
defparam \ALU_Result_WB[12]~I .input_async_reset = "none";
defparam \ALU_Result_WB[12]~I .input_power_up = "low";
defparam \ALU_Result_WB[12]~I .input_register_mode = "none";
defparam \ALU_Result_WB[12]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_power_up = "low";
defparam \ALU_Result_WB[12]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .operation_mode = "output";
defparam \ALU_Result_WB[12]~I .output_async_reset = "none";
defparam \ALU_Result_WB[12]~I .output_power_up = "low";
defparam \ALU_Result_WB[12]~I .output_register_mode = "none";
defparam \ALU_Result_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[13]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[13]));
// synopsys translate_off
defparam \ALU_Result_WB[13]~I .input_async_reset = "none";
defparam \ALU_Result_WB[13]~I .input_power_up = "low";
defparam \ALU_Result_WB[13]~I .input_register_mode = "none";
defparam \ALU_Result_WB[13]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_power_up = "low";
defparam \ALU_Result_WB[13]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .operation_mode = "output";
defparam \ALU_Result_WB[13]~I .output_async_reset = "none";
defparam \ALU_Result_WB[13]~I .output_power_up = "low";
defparam \ALU_Result_WB[13]~I .output_register_mode = "none";
defparam \ALU_Result_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[14]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[14]));
// synopsys translate_off
defparam \ALU_Result_WB[14]~I .input_async_reset = "none";
defparam \ALU_Result_WB[14]~I .input_power_up = "low";
defparam \ALU_Result_WB[14]~I .input_register_mode = "none";
defparam \ALU_Result_WB[14]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_power_up = "low";
defparam \ALU_Result_WB[14]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .operation_mode = "output";
defparam \ALU_Result_WB[14]~I .output_async_reset = "none";
defparam \ALU_Result_WB[14]~I .output_power_up = "low";
defparam \ALU_Result_WB[14]~I .output_register_mode = "none";
defparam \ALU_Result_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[15]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[15]));
// synopsys translate_off
defparam \ALU_Result_WB[15]~I .input_async_reset = "none";
defparam \ALU_Result_WB[15]~I .input_power_up = "low";
defparam \ALU_Result_WB[15]~I .input_register_mode = "none";
defparam \ALU_Result_WB[15]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_power_up = "low";
defparam \ALU_Result_WB[15]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .operation_mode = "output";
defparam \ALU_Result_WB[15]~I .output_async_reset = "none";
defparam \ALU_Result_WB[15]~I .output_power_up = "low";
defparam \ALU_Result_WB[15]~I .output_register_mode = "none";
defparam \ALU_Result_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[16]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[16]));
// synopsys translate_off
defparam \ALU_Result_WB[16]~I .input_async_reset = "none";
defparam \ALU_Result_WB[16]~I .input_power_up = "low";
defparam \ALU_Result_WB[16]~I .input_register_mode = "none";
defparam \ALU_Result_WB[16]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_power_up = "low";
defparam \ALU_Result_WB[16]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .operation_mode = "output";
defparam \ALU_Result_WB[16]~I .output_async_reset = "none";
defparam \ALU_Result_WB[16]~I .output_power_up = "low";
defparam \ALU_Result_WB[16]~I .output_register_mode = "none";
defparam \ALU_Result_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[17]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[17]));
// synopsys translate_off
defparam \ALU_Result_WB[17]~I .input_async_reset = "none";
defparam \ALU_Result_WB[17]~I .input_power_up = "low";
defparam \ALU_Result_WB[17]~I .input_register_mode = "none";
defparam \ALU_Result_WB[17]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_power_up = "low";
defparam \ALU_Result_WB[17]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .operation_mode = "output";
defparam \ALU_Result_WB[17]~I .output_async_reset = "none";
defparam \ALU_Result_WB[17]~I .output_power_up = "low";
defparam \ALU_Result_WB[17]~I .output_register_mode = "none";
defparam \ALU_Result_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[18]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[18]));
// synopsys translate_off
defparam \ALU_Result_WB[18]~I .input_async_reset = "none";
defparam \ALU_Result_WB[18]~I .input_power_up = "low";
defparam \ALU_Result_WB[18]~I .input_register_mode = "none";
defparam \ALU_Result_WB[18]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_power_up = "low";
defparam \ALU_Result_WB[18]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .operation_mode = "output";
defparam \ALU_Result_WB[18]~I .output_async_reset = "none";
defparam \ALU_Result_WB[18]~I .output_power_up = "low";
defparam \ALU_Result_WB[18]~I .output_register_mode = "none";
defparam \ALU_Result_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[19]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[19]));
// synopsys translate_off
defparam \ALU_Result_WB[19]~I .input_async_reset = "none";
defparam \ALU_Result_WB[19]~I .input_power_up = "low";
defparam \ALU_Result_WB[19]~I .input_register_mode = "none";
defparam \ALU_Result_WB[19]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_power_up = "low";
defparam \ALU_Result_WB[19]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .operation_mode = "output";
defparam \ALU_Result_WB[19]~I .output_async_reset = "none";
defparam \ALU_Result_WB[19]~I .output_power_up = "low";
defparam \ALU_Result_WB[19]~I .output_register_mode = "none";
defparam \ALU_Result_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[20]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[20]));
// synopsys translate_off
defparam \ALU_Result_WB[20]~I .input_async_reset = "none";
defparam \ALU_Result_WB[20]~I .input_power_up = "low";
defparam \ALU_Result_WB[20]~I .input_register_mode = "none";
defparam \ALU_Result_WB[20]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_power_up = "low";
defparam \ALU_Result_WB[20]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .operation_mode = "output";
defparam \ALU_Result_WB[20]~I .output_async_reset = "none";
defparam \ALU_Result_WB[20]~I .output_power_up = "low";
defparam \ALU_Result_WB[20]~I .output_register_mode = "none";
defparam \ALU_Result_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[21]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[21]));
// synopsys translate_off
defparam \ALU_Result_WB[21]~I .input_async_reset = "none";
defparam \ALU_Result_WB[21]~I .input_power_up = "low";
defparam \ALU_Result_WB[21]~I .input_register_mode = "none";
defparam \ALU_Result_WB[21]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_power_up = "low";
defparam \ALU_Result_WB[21]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .operation_mode = "output";
defparam \ALU_Result_WB[21]~I .output_async_reset = "none";
defparam \ALU_Result_WB[21]~I .output_power_up = "low";
defparam \ALU_Result_WB[21]~I .output_register_mode = "none";
defparam \ALU_Result_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[22]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[22]));
// synopsys translate_off
defparam \ALU_Result_WB[22]~I .input_async_reset = "none";
defparam \ALU_Result_WB[22]~I .input_power_up = "low";
defparam \ALU_Result_WB[22]~I .input_register_mode = "none";
defparam \ALU_Result_WB[22]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_power_up = "low";
defparam \ALU_Result_WB[22]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .operation_mode = "output";
defparam \ALU_Result_WB[22]~I .output_async_reset = "none";
defparam \ALU_Result_WB[22]~I .output_power_up = "low";
defparam \ALU_Result_WB[22]~I .output_register_mode = "none";
defparam \ALU_Result_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[23]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[23]));
// synopsys translate_off
defparam \ALU_Result_WB[23]~I .input_async_reset = "none";
defparam \ALU_Result_WB[23]~I .input_power_up = "low";
defparam \ALU_Result_WB[23]~I .input_register_mode = "none";
defparam \ALU_Result_WB[23]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_power_up = "low";
defparam \ALU_Result_WB[23]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .operation_mode = "output";
defparam \ALU_Result_WB[23]~I .output_async_reset = "none";
defparam \ALU_Result_WB[23]~I .output_power_up = "low";
defparam \ALU_Result_WB[23]~I .output_register_mode = "none";
defparam \ALU_Result_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[24]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[24]));
// synopsys translate_off
defparam \ALU_Result_WB[24]~I .input_async_reset = "none";
defparam \ALU_Result_WB[24]~I .input_power_up = "low";
defparam \ALU_Result_WB[24]~I .input_register_mode = "none";
defparam \ALU_Result_WB[24]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_power_up = "low";
defparam \ALU_Result_WB[24]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .operation_mode = "output";
defparam \ALU_Result_WB[24]~I .output_async_reset = "none";
defparam \ALU_Result_WB[24]~I .output_power_up = "low";
defparam \ALU_Result_WB[24]~I .output_register_mode = "none";
defparam \ALU_Result_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[25]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[25]));
// synopsys translate_off
defparam \ALU_Result_WB[25]~I .input_async_reset = "none";
defparam \ALU_Result_WB[25]~I .input_power_up = "low";
defparam \ALU_Result_WB[25]~I .input_register_mode = "none";
defparam \ALU_Result_WB[25]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_power_up = "low";
defparam \ALU_Result_WB[25]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .operation_mode = "output";
defparam \ALU_Result_WB[25]~I .output_async_reset = "none";
defparam \ALU_Result_WB[25]~I .output_power_up = "low";
defparam \ALU_Result_WB[25]~I .output_register_mode = "none";
defparam \ALU_Result_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[26]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[26]));
// synopsys translate_off
defparam \ALU_Result_WB[26]~I .input_async_reset = "none";
defparam \ALU_Result_WB[26]~I .input_power_up = "low";
defparam \ALU_Result_WB[26]~I .input_register_mode = "none";
defparam \ALU_Result_WB[26]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_power_up = "low";
defparam \ALU_Result_WB[26]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .operation_mode = "output";
defparam \ALU_Result_WB[26]~I .output_async_reset = "none";
defparam \ALU_Result_WB[26]~I .output_power_up = "low";
defparam \ALU_Result_WB[26]~I .output_register_mode = "none";
defparam \ALU_Result_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[27]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[27]));
// synopsys translate_off
defparam \ALU_Result_WB[27]~I .input_async_reset = "none";
defparam \ALU_Result_WB[27]~I .input_power_up = "low";
defparam \ALU_Result_WB[27]~I .input_register_mode = "none";
defparam \ALU_Result_WB[27]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_power_up = "low";
defparam \ALU_Result_WB[27]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .operation_mode = "output";
defparam \ALU_Result_WB[27]~I .output_async_reset = "none";
defparam \ALU_Result_WB[27]~I .output_power_up = "low";
defparam \ALU_Result_WB[27]~I .output_register_mode = "none";
defparam \ALU_Result_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[28]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[28]));
// synopsys translate_off
defparam \ALU_Result_WB[28]~I .input_async_reset = "none";
defparam \ALU_Result_WB[28]~I .input_power_up = "low";
defparam \ALU_Result_WB[28]~I .input_register_mode = "none";
defparam \ALU_Result_WB[28]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_power_up = "low";
defparam \ALU_Result_WB[28]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .operation_mode = "output";
defparam \ALU_Result_WB[28]~I .output_async_reset = "none";
defparam \ALU_Result_WB[28]~I .output_power_up = "low";
defparam \ALU_Result_WB[28]~I .output_register_mode = "none";
defparam \ALU_Result_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[29]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[29]));
// synopsys translate_off
defparam \ALU_Result_WB[29]~I .input_async_reset = "none";
defparam \ALU_Result_WB[29]~I .input_power_up = "low";
defparam \ALU_Result_WB[29]~I .input_register_mode = "none";
defparam \ALU_Result_WB[29]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_power_up = "low";
defparam \ALU_Result_WB[29]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .operation_mode = "output";
defparam \ALU_Result_WB[29]~I .output_async_reset = "none";
defparam \ALU_Result_WB[29]~I .output_power_up = "low";
defparam \ALU_Result_WB[29]~I .output_register_mode = "none";
defparam \ALU_Result_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[30]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[30]));
// synopsys translate_off
defparam \ALU_Result_WB[30]~I .input_async_reset = "none";
defparam \ALU_Result_WB[30]~I .input_power_up = "low";
defparam \ALU_Result_WB[30]~I .input_register_mode = "none";
defparam \ALU_Result_WB[30]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_power_up = "low";
defparam \ALU_Result_WB[30]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .operation_mode = "output";
defparam \ALU_Result_WB[30]~I .output_async_reset = "none";
defparam \ALU_Result_WB[30]~I .output_power_up = "low";
defparam \ALU_Result_WB[30]~I .output_register_mode = "none";
defparam \ALU_Result_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[31]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[31]));
// synopsys translate_off
defparam \ALU_Result_WB[31]~I .input_async_reset = "none";
defparam \ALU_Result_WB[31]~I .input_power_up = "low";
defparam \ALU_Result_WB[31]~I .input_register_mode = "none";
defparam \ALU_Result_WB[31]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_power_up = "low";
defparam \ALU_Result_WB[31]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .operation_mode = "output";
defparam \ALU_Result_WB[31]~I .output_async_reset = "none";
defparam \ALU_Result_WB[31]~I .output_power_up = "low";
defparam \ALU_Result_WB[31]~I .output_register_mode = "none";
defparam \ALU_Result_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[0]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[0]));
// synopsys translate_off
defparam \Write_Data_WB[0]~I .input_async_reset = "none";
defparam \Write_Data_WB[0]~I .input_power_up = "low";
defparam \Write_Data_WB[0]~I .input_register_mode = "none";
defparam \Write_Data_WB[0]~I .input_sync_reset = "none";
defparam \Write_Data_WB[0]~I .oe_async_reset = "none";
defparam \Write_Data_WB[0]~I .oe_power_up = "low";
defparam \Write_Data_WB[0]~I .oe_register_mode = "none";
defparam \Write_Data_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[0]~I .operation_mode = "output";
defparam \Write_Data_WB[0]~I .output_async_reset = "none";
defparam \Write_Data_WB[0]~I .output_power_up = "low";
defparam \Write_Data_WB[0]~I .output_register_mode = "none";
defparam \Write_Data_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[1]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[1]));
// synopsys translate_off
defparam \Write_Data_WB[1]~I .input_async_reset = "none";
defparam \Write_Data_WB[1]~I .input_power_up = "low";
defparam \Write_Data_WB[1]~I .input_register_mode = "none";
defparam \Write_Data_WB[1]~I .input_sync_reset = "none";
defparam \Write_Data_WB[1]~I .oe_async_reset = "none";
defparam \Write_Data_WB[1]~I .oe_power_up = "low";
defparam \Write_Data_WB[1]~I .oe_register_mode = "none";
defparam \Write_Data_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[1]~I .operation_mode = "output";
defparam \Write_Data_WB[1]~I .output_async_reset = "none";
defparam \Write_Data_WB[1]~I .output_power_up = "low";
defparam \Write_Data_WB[1]~I .output_register_mode = "none";
defparam \Write_Data_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[2]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[2]));
// synopsys translate_off
defparam \Write_Data_WB[2]~I .input_async_reset = "none";
defparam \Write_Data_WB[2]~I .input_power_up = "low";
defparam \Write_Data_WB[2]~I .input_register_mode = "none";
defparam \Write_Data_WB[2]~I .input_sync_reset = "none";
defparam \Write_Data_WB[2]~I .oe_async_reset = "none";
defparam \Write_Data_WB[2]~I .oe_power_up = "low";
defparam \Write_Data_WB[2]~I .oe_register_mode = "none";
defparam \Write_Data_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[2]~I .operation_mode = "output";
defparam \Write_Data_WB[2]~I .output_async_reset = "none";
defparam \Write_Data_WB[2]~I .output_power_up = "low";
defparam \Write_Data_WB[2]~I .output_register_mode = "none";
defparam \Write_Data_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[3]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[3]));
// synopsys translate_off
defparam \Write_Data_WB[3]~I .input_async_reset = "none";
defparam \Write_Data_WB[3]~I .input_power_up = "low";
defparam \Write_Data_WB[3]~I .input_register_mode = "none";
defparam \Write_Data_WB[3]~I .input_sync_reset = "none";
defparam \Write_Data_WB[3]~I .oe_async_reset = "none";
defparam \Write_Data_WB[3]~I .oe_power_up = "low";
defparam \Write_Data_WB[3]~I .oe_register_mode = "none";
defparam \Write_Data_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[3]~I .operation_mode = "output";
defparam \Write_Data_WB[3]~I .output_async_reset = "none";
defparam \Write_Data_WB[3]~I .output_power_up = "low";
defparam \Write_Data_WB[3]~I .output_register_mode = "none";
defparam \Write_Data_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[4]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[4]));
// synopsys translate_off
defparam \Write_Data_WB[4]~I .input_async_reset = "none";
defparam \Write_Data_WB[4]~I .input_power_up = "low";
defparam \Write_Data_WB[4]~I .input_register_mode = "none";
defparam \Write_Data_WB[4]~I .input_sync_reset = "none";
defparam \Write_Data_WB[4]~I .oe_async_reset = "none";
defparam \Write_Data_WB[4]~I .oe_power_up = "low";
defparam \Write_Data_WB[4]~I .oe_register_mode = "none";
defparam \Write_Data_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[4]~I .operation_mode = "output";
defparam \Write_Data_WB[4]~I .output_async_reset = "none";
defparam \Write_Data_WB[4]~I .output_power_up = "low";
defparam \Write_Data_WB[4]~I .output_register_mode = "none";
defparam \Write_Data_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[5]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[5]));
// synopsys translate_off
defparam \Write_Data_WB[5]~I .input_async_reset = "none";
defparam \Write_Data_WB[5]~I .input_power_up = "low";
defparam \Write_Data_WB[5]~I .input_register_mode = "none";
defparam \Write_Data_WB[5]~I .input_sync_reset = "none";
defparam \Write_Data_WB[5]~I .oe_async_reset = "none";
defparam \Write_Data_WB[5]~I .oe_power_up = "low";
defparam \Write_Data_WB[5]~I .oe_register_mode = "none";
defparam \Write_Data_WB[5]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[5]~I .operation_mode = "output";
defparam \Write_Data_WB[5]~I .output_async_reset = "none";
defparam \Write_Data_WB[5]~I .output_power_up = "low";
defparam \Write_Data_WB[5]~I .output_register_mode = "none";
defparam \Write_Data_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[6]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[6]));
// synopsys translate_off
defparam \Write_Data_WB[6]~I .input_async_reset = "none";
defparam \Write_Data_WB[6]~I .input_power_up = "low";
defparam \Write_Data_WB[6]~I .input_register_mode = "none";
defparam \Write_Data_WB[6]~I .input_sync_reset = "none";
defparam \Write_Data_WB[6]~I .oe_async_reset = "none";
defparam \Write_Data_WB[6]~I .oe_power_up = "low";
defparam \Write_Data_WB[6]~I .oe_register_mode = "none";
defparam \Write_Data_WB[6]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[6]~I .operation_mode = "output";
defparam \Write_Data_WB[6]~I .output_async_reset = "none";
defparam \Write_Data_WB[6]~I .output_power_up = "low";
defparam \Write_Data_WB[6]~I .output_register_mode = "none";
defparam \Write_Data_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[7]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[7]));
// synopsys translate_off
defparam \Write_Data_WB[7]~I .input_async_reset = "none";
defparam \Write_Data_WB[7]~I .input_power_up = "low";
defparam \Write_Data_WB[7]~I .input_register_mode = "none";
defparam \Write_Data_WB[7]~I .input_sync_reset = "none";
defparam \Write_Data_WB[7]~I .oe_async_reset = "none";
defparam \Write_Data_WB[7]~I .oe_power_up = "low";
defparam \Write_Data_WB[7]~I .oe_register_mode = "none";
defparam \Write_Data_WB[7]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[7]~I .operation_mode = "output";
defparam \Write_Data_WB[7]~I .output_async_reset = "none";
defparam \Write_Data_WB[7]~I .output_power_up = "low";
defparam \Write_Data_WB[7]~I .output_register_mode = "none";
defparam \Write_Data_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[8]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[8]));
// synopsys translate_off
defparam \Write_Data_WB[8]~I .input_async_reset = "none";
defparam \Write_Data_WB[8]~I .input_power_up = "low";
defparam \Write_Data_WB[8]~I .input_register_mode = "none";
defparam \Write_Data_WB[8]~I .input_sync_reset = "none";
defparam \Write_Data_WB[8]~I .oe_async_reset = "none";
defparam \Write_Data_WB[8]~I .oe_power_up = "low";
defparam \Write_Data_WB[8]~I .oe_register_mode = "none";
defparam \Write_Data_WB[8]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[8]~I .operation_mode = "output";
defparam \Write_Data_WB[8]~I .output_async_reset = "none";
defparam \Write_Data_WB[8]~I .output_power_up = "low";
defparam \Write_Data_WB[8]~I .output_register_mode = "none";
defparam \Write_Data_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[9]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[9]));
// synopsys translate_off
defparam \Write_Data_WB[9]~I .input_async_reset = "none";
defparam \Write_Data_WB[9]~I .input_power_up = "low";
defparam \Write_Data_WB[9]~I .input_register_mode = "none";
defparam \Write_Data_WB[9]~I .input_sync_reset = "none";
defparam \Write_Data_WB[9]~I .oe_async_reset = "none";
defparam \Write_Data_WB[9]~I .oe_power_up = "low";
defparam \Write_Data_WB[9]~I .oe_register_mode = "none";
defparam \Write_Data_WB[9]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[9]~I .operation_mode = "output";
defparam \Write_Data_WB[9]~I .output_async_reset = "none";
defparam \Write_Data_WB[9]~I .output_power_up = "low";
defparam \Write_Data_WB[9]~I .output_register_mode = "none";
defparam \Write_Data_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[10]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[10]));
// synopsys translate_off
defparam \Write_Data_WB[10]~I .input_async_reset = "none";
defparam \Write_Data_WB[10]~I .input_power_up = "low";
defparam \Write_Data_WB[10]~I .input_register_mode = "none";
defparam \Write_Data_WB[10]~I .input_sync_reset = "none";
defparam \Write_Data_WB[10]~I .oe_async_reset = "none";
defparam \Write_Data_WB[10]~I .oe_power_up = "low";
defparam \Write_Data_WB[10]~I .oe_register_mode = "none";
defparam \Write_Data_WB[10]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[10]~I .operation_mode = "output";
defparam \Write_Data_WB[10]~I .output_async_reset = "none";
defparam \Write_Data_WB[10]~I .output_power_up = "low";
defparam \Write_Data_WB[10]~I .output_register_mode = "none";
defparam \Write_Data_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[11]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[11]));
// synopsys translate_off
defparam \Write_Data_WB[11]~I .input_async_reset = "none";
defparam \Write_Data_WB[11]~I .input_power_up = "low";
defparam \Write_Data_WB[11]~I .input_register_mode = "none";
defparam \Write_Data_WB[11]~I .input_sync_reset = "none";
defparam \Write_Data_WB[11]~I .oe_async_reset = "none";
defparam \Write_Data_WB[11]~I .oe_power_up = "low";
defparam \Write_Data_WB[11]~I .oe_register_mode = "none";
defparam \Write_Data_WB[11]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[11]~I .operation_mode = "output";
defparam \Write_Data_WB[11]~I .output_async_reset = "none";
defparam \Write_Data_WB[11]~I .output_power_up = "low";
defparam \Write_Data_WB[11]~I .output_register_mode = "none";
defparam \Write_Data_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[12]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[12]));
// synopsys translate_off
defparam \Write_Data_WB[12]~I .input_async_reset = "none";
defparam \Write_Data_WB[12]~I .input_power_up = "low";
defparam \Write_Data_WB[12]~I .input_register_mode = "none";
defparam \Write_Data_WB[12]~I .input_sync_reset = "none";
defparam \Write_Data_WB[12]~I .oe_async_reset = "none";
defparam \Write_Data_WB[12]~I .oe_power_up = "low";
defparam \Write_Data_WB[12]~I .oe_register_mode = "none";
defparam \Write_Data_WB[12]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[12]~I .operation_mode = "output";
defparam \Write_Data_WB[12]~I .output_async_reset = "none";
defparam \Write_Data_WB[12]~I .output_power_up = "low";
defparam \Write_Data_WB[12]~I .output_register_mode = "none";
defparam \Write_Data_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[13]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[13]));
// synopsys translate_off
defparam \Write_Data_WB[13]~I .input_async_reset = "none";
defparam \Write_Data_WB[13]~I .input_power_up = "low";
defparam \Write_Data_WB[13]~I .input_register_mode = "none";
defparam \Write_Data_WB[13]~I .input_sync_reset = "none";
defparam \Write_Data_WB[13]~I .oe_async_reset = "none";
defparam \Write_Data_WB[13]~I .oe_power_up = "low";
defparam \Write_Data_WB[13]~I .oe_register_mode = "none";
defparam \Write_Data_WB[13]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[13]~I .operation_mode = "output";
defparam \Write_Data_WB[13]~I .output_async_reset = "none";
defparam \Write_Data_WB[13]~I .output_power_up = "low";
defparam \Write_Data_WB[13]~I .output_register_mode = "none";
defparam \Write_Data_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[14]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[14]));
// synopsys translate_off
defparam \Write_Data_WB[14]~I .input_async_reset = "none";
defparam \Write_Data_WB[14]~I .input_power_up = "low";
defparam \Write_Data_WB[14]~I .input_register_mode = "none";
defparam \Write_Data_WB[14]~I .input_sync_reset = "none";
defparam \Write_Data_WB[14]~I .oe_async_reset = "none";
defparam \Write_Data_WB[14]~I .oe_power_up = "low";
defparam \Write_Data_WB[14]~I .oe_register_mode = "none";
defparam \Write_Data_WB[14]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[14]~I .operation_mode = "output";
defparam \Write_Data_WB[14]~I .output_async_reset = "none";
defparam \Write_Data_WB[14]~I .output_power_up = "low";
defparam \Write_Data_WB[14]~I .output_register_mode = "none";
defparam \Write_Data_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[15]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[15]));
// synopsys translate_off
defparam \Write_Data_WB[15]~I .input_async_reset = "none";
defparam \Write_Data_WB[15]~I .input_power_up = "low";
defparam \Write_Data_WB[15]~I .input_register_mode = "none";
defparam \Write_Data_WB[15]~I .input_sync_reset = "none";
defparam \Write_Data_WB[15]~I .oe_async_reset = "none";
defparam \Write_Data_WB[15]~I .oe_power_up = "low";
defparam \Write_Data_WB[15]~I .oe_register_mode = "none";
defparam \Write_Data_WB[15]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[15]~I .operation_mode = "output";
defparam \Write_Data_WB[15]~I .output_async_reset = "none";
defparam \Write_Data_WB[15]~I .output_power_up = "low";
defparam \Write_Data_WB[15]~I .output_register_mode = "none";
defparam \Write_Data_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[16]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[16]));
// synopsys translate_off
defparam \Write_Data_WB[16]~I .input_async_reset = "none";
defparam \Write_Data_WB[16]~I .input_power_up = "low";
defparam \Write_Data_WB[16]~I .input_register_mode = "none";
defparam \Write_Data_WB[16]~I .input_sync_reset = "none";
defparam \Write_Data_WB[16]~I .oe_async_reset = "none";
defparam \Write_Data_WB[16]~I .oe_power_up = "low";
defparam \Write_Data_WB[16]~I .oe_register_mode = "none";
defparam \Write_Data_WB[16]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[16]~I .operation_mode = "output";
defparam \Write_Data_WB[16]~I .output_async_reset = "none";
defparam \Write_Data_WB[16]~I .output_power_up = "low";
defparam \Write_Data_WB[16]~I .output_register_mode = "none";
defparam \Write_Data_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[17]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[17]));
// synopsys translate_off
defparam \Write_Data_WB[17]~I .input_async_reset = "none";
defparam \Write_Data_WB[17]~I .input_power_up = "low";
defparam \Write_Data_WB[17]~I .input_register_mode = "none";
defparam \Write_Data_WB[17]~I .input_sync_reset = "none";
defparam \Write_Data_WB[17]~I .oe_async_reset = "none";
defparam \Write_Data_WB[17]~I .oe_power_up = "low";
defparam \Write_Data_WB[17]~I .oe_register_mode = "none";
defparam \Write_Data_WB[17]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[17]~I .operation_mode = "output";
defparam \Write_Data_WB[17]~I .output_async_reset = "none";
defparam \Write_Data_WB[17]~I .output_power_up = "low";
defparam \Write_Data_WB[17]~I .output_register_mode = "none";
defparam \Write_Data_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[18]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[18]));
// synopsys translate_off
defparam \Write_Data_WB[18]~I .input_async_reset = "none";
defparam \Write_Data_WB[18]~I .input_power_up = "low";
defparam \Write_Data_WB[18]~I .input_register_mode = "none";
defparam \Write_Data_WB[18]~I .input_sync_reset = "none";
defparam \Write_Data_WB[18]~I .oe_async_reset = "none";
defparam \Write_Data_WB[18]~I .oe_power_up = "low";
defparam \Write_Data_WB[18]~I .oe_register_mode = "none";
defparam \Write_Data_WB[18]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[18]~I .operation_mode = "output";
defparam \Write_Data_WB[18]~I .output_async_reset = "none";
defparam \Write_Data_WB[18]~I .output_power_up = "low";
defparam \Write_Data_WB[18]~I .output_register_mode = "none";
defparam \Write_Data_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[19]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[19]));
// synopsys translate_off
defparam \Write_Data_WB[19]~I .input_async_reset = "none";
defparam \Write_Data_WB[19]~I .input_power_up = "low";
defparam \Write_Data_WB[19]~I .input_register_mode = "none";
defparam \Write_Data_WB[19]~I .input_sync_reset = "none";
defparam \Write_Data_WB[19]~I .oe_async_reset = "none";
defparam \Write_Data_WB[19]~I .oe_power_up = "low";
defparam \Write_Data_WB[19]~I .oe_register_mode = "none";
defparam \Write_Data_WB[19]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[19]~I .operation_mode = "output";
defparam \Write_Data_WB[19]~I .output_async_reset = "none";
defparam \Write_Data_WB[19]~I .output_power_up = "low";
defparam \Write_Data_WB[19]~I .output_register_mode = "none";
defparam \Write_Data_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[20]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[20]));
// synopsys translate_off
defparam \Write_Data_WB[20]~I .input_async_reset = "none";
defparam \Write_Data_WB[20]~I .input_power_up = "low";
defparam \Write_Data_WB[20]~I .input_register_mode = "none";
defparam \Write_Data_WB[20]~I .input_sync_reset = "none";
defparam \Write_Data_WB[20]~I .oe_async_reset = "none";
defparam \Write_Data_WB[20]~I .oe_power_up = "low";
defparam \Write_Data_WB[20]~I .oe_register_mode = "none";
defparam \Write_Data_WB[20]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[20]~I .operation_mode = "output";
defparam \Write_Data_WB[20]~I .output_async_reset = "none";
defparam \Write_Data_WB[20]~I .output_power_up = "low";
defparam \Write_Data_WB[20]~I .output_register_mode = "none";
defparam \Write_Data_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[21]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[21]));
// synopsys translate_off
defparam \Write_Data_WB[21]~I .input_async_reset = "none";
defparam \Write_Data_WB[21]~I .input_power_up = "low";
defparam \Write_Data_WB[21]~I .input_register_mode = "none";
defparam \Write_Data_WB[21]~I .input_sync_reset = "none";
defparam \Write_Data_WB[21]~I .oe_async_reset = "none";
defparam \Write_Data_WB[21]~I .oe_power_up = "low";
defparam \Write_Data_WB[21]~I .oe_register_mode = "none";
defparam \Write_Data_WB[21]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[21]~I .operation_mode = "output";
defparam \Write_Data_WB[21]~I .output_async_reset = "none";
defparam \Write_Data_WB[21]~I .output_power_up = "low";
defparam \Write_Data_WB[21]~I .output_register_mode = "none";
defparam \Write_Data_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[22]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[22]));
// synopsys translate_off
defparam \Write_Data_WB[22]~I .input_async_reset = "none";
defparam \Write_Data_WB[22]~I .input_power_up = "low";
defparam \Write_Data_WB[22]~I .input_register_mode = "none";
defparam \Write_Data_WB[22]~I .input_sync_reset = "none";
defparam \Write_Data_WB[22]~I .oe_async_reset = "none";
defparam \Write_Data_WB[22]~I .oe_power_up = "low";
defparam \Write_Data_WB[22]~I .oe_register_mode = "none";
defparam \Write_Data_WB[22]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[22]~I .operation_mode = "output";
defparam \Write_Data_WB[22]~I .output_async_reset = "none";
defparam \Write_Data_WB[22]~I .output_power_up = "low";
defparam \Write_Data_WB[22]~I .output_register_mode = "none";
defparam \Write_Data_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[23]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[23]));
// synopsys translate_off
defparam \Write_Data_WB[23]~I .input_async_reset = "none";
defparam \Write_Data_WB[23]~I .input_power_up = "low";
defparam \Write_Data_WB[23]~I .input_register_mode = "none";
defparam \Write_Data_WB[23]~I .input_sync_reset = "none";
defparam \Write_Data_WB[23]~I .oe_async_reset = "none";
defparam \Write_Data_WB[23]~I .oe_power_up = "low";
defparam \Write_Data_WB[23]~I .oe_register_mode = "none";
defparam \Write_Data_WB[23]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[23]~I .operation_mode = "output";
defparam \Write_Data_WB[23]~I .output_async_reset = "none";
defparam \Write_Data_WB[23]~I .output_power_up = "low";
defparam \Write_Data_WB[23]~I .output_register_mode = "none";
defparam \Write_Data_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[24]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[24]));
// synopsys translate_off
defparam \Write_Data_WB[24]~I .input_async_reset = "none";
defparam \Write_Data_WB[24]~I .input_power_up = "low";
defparam \Write_Data_WB[24]~I .input_register_mode = "none";
defparam \Write_Data_WB[24]~I .input_sync_reset = "none";
defparam \Write_Data_WB[24]~I .oe_async_reset = "none";
defparam \Write_Data_WB[24]~I .oe_power_up = "low";
defparam \Write_Data_WB[24]~I .oe_register_mode = "none";
defparam \Write_Data_WB[24]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[24]~I .operation_mode = "output";
defparam \Write_Data_WB[24]~I .output_async_reset = "none";
defparam \Write_Data_WB[24]~I .output_power_up = "low";
defparam \Write_Data_WB[24]~I .output_register_mode = "none";
defparam \Write_Data_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[25]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[25]));
// synopsys translate_off
defparam \Write_Data_WB[25]~I .input_async_reset = "none";
defparam \Write_Data_WB[25]~I .input_power_up = "low";
defparam \Write_Data_WB[25]~I .input_register_mode = "none";
defparam \Write_Data_WB[25]~I .input_sync_reset = "none";
defparam \Write_Data_WB[25]~I .oe_async_reset = "none";
defparam \Write_Data_WB[25]~I .oe_power_up = "low";
defparam \Write_Data_WB[25]~I .oe_register_mode = "none";
defparam \Write_Data_WB[25]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[25]~I .operation_mode = "output";
defparam \Write_Data_WB[25]~I .output_async_reset = "none";
defparam \Write_Data_WB[25]~I .output_power_up = "low";
defparam \Write_Data_WB[25]~I .output_register_mode = "none";
defparam \Write_Data_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[26]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[26]));
// synopsys translate_off
defparam \Write_Data_WB[26]~I .input_async_reset = "none";
defparam \Write_Data_WB[26]~I .input_power_up = "low";
defparam \Write_Data_WB[26]~I .input_register_mode = "none";
defparam \Write_Data_WB[26]~I .input_sync_reset = "none";
defparam \Write_Data_WB[26]~I .oe_async_reset = "none";
defparam \Write_Data_WB[26]~I .oe_power_up = "low";
defparam \Write_Data_WB[26]~I .oe_register_mode = "none";
defparam \Write_Data_WB[26]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[26]~I .operation_mode = "output";
defparam \Write_Data_WB[26]~I .output_async_reset = "none";
defparam \Write_Data_WB[26]~I .output_power_up = "low";
defparam \Write_Data_WB[26]~I .output_register_mode = "none";
defparam \Write_Data_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[27]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[27]));
// synopsys translate_off
defparam \Write_Data_WB[27]~I .input_async_reset = "none";
defparam \Write_Data_WB[27]~I .input_power_up = "low";
defparam \Write_Data_WB[27]~I .input_register_mode = "none";
defparam \Write_Data_WB[27]~I .input_sync_reset = "none";
defparam \Write_Data_WB[27]~I .oe_async_reset = "none";
defparam \Write_Data_WB[27]~I .oe_power_up = "low";
defparam \Write_Data_WB[27]~I .oe_register_mode = "none";
defparam \Write_Data_WB[27]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[27]~I .operation_mode = "output";
defparam \Write_Data_WB[27]~I .output_async_reset = "none";
defparam \Write_Data_WB[27]~I .output_power_up = "low";
defparam \Write_Data_WB[27]~I .output_register_mode = "none";
defparam \Write_Data_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[28]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[28]));
// synopsys translate_off
defparam \Write_Data_WB[28]~I .input_async_reset = "none";
defparam \Write_Data_WB[28]~I .input_power_up = "low";
defparam \Write_Data_WB[28]~I .input_register_mode = "none";
defparam \Write_Data_WB[28]~I .input_sync_reset = "none";
defparam \Write_Data_WB[28]~I .oe_async_reset = "none";
defparam \Write_Data_WB[28]~I .oe_power_up = "low";
defparam \Write_Data_WB[28]~I .oe_register_mode = "none";
defparam \Write_Data_WB[28]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[28]~I .operation_mode = "output";
defparam \Write_Data_WB[28]~I .output_async_reset = "none";
defparam \Write_Data_WB[28]~I .output_power_up = "low";
defparam \Write_Data_WB[28]~I .output_register_mode = "none";
defparam \Write_Data_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[29]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[29]));
// synopsys translate_off
defparam \Write_Data_WB[29]~I .input_async_reset = "none";
defparam \Write_Data_WB[29]~I .input_power_up = "low";
defparam \Write_Data_WB[29]~I .input_register_mode = "none";
defparam \Write_Data_WB[29]~I .input_sync_reset = "none";
defparam \Write_Data_WB[29]~I .oe_async_reset = "none";
defparam \Write_Data_WB[29]~I .oe_power_up = "low";
defparam \Write_Data_WB[29]~I .oe_register_mode = "none";
defparam \Write_Data_WB[29]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[29]~I .operation_mode = "output";
defparam \Write_Data_WB[29]~I .output_async_reset = "none";
defparam \Write_Data_WB[29]~I .output_power_up = "low";
defparam \Write_Data_WB[29]~I .output_register_mode = "none";
defparam \Write_Data_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[30]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[30]));
// synopsys translate_off
defparam \Write_Data_WB[30]~I .input_async_reset = "none";
defparam \Write_Data_WB[30]~I .input_power_up = "low";
defparam \Write_Data_WB[30]~I .input_register_mode = "none";
defparam \Write_Data_WB[30]~I .input_sync_reset = "none";
defparam \Write_Data_WB[30]~I .oe_async_reset = "none";
defparam \Write_Data_WB[30]~I .oe_power_up = "low";
defparam \Write_Data_WB[30]~I .oe_register_mode = "none";
defparam \Write_Data_WB[30]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[30]~I .operation_mode = "output";
defparam \Write_Data_WB[30]~I .output_async_reset = "none";
defparam \Write_Data_WB[30]~I .output_power_up = "low";
defparam \Write_Data_WB[30]~I .output_register_mode = "none";
defparam \Write_Data_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[31]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[31]));
// synopsys translate_off
defparam \Write_Data_WB[31]~I .input_async_reset = "none";
defparam \Write_Data_WB[31]~I .input_power_up = "low";
defparam \Write_Data_WB[31]~I .input_register_mode = "none";
defparam \Write_Data_WB[31]~I .input_sync_reset = "none";
defparam \Write_Data_WB[31]~I .oe_async_reset = "none";
defparam \Write_Data_WB[31]~I .oe_power_up = "low";
defparam \Write_Data_WB[31]~I .oe_register_mode = "none";
defparam \Write_Data_WB[31]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[31]~I .operation_mode = "output";
defparam \Write_Data_WB[31]~I .output_async_reset = "none";
defparam \Write_Data_WB[31]~I .output_power_up = "low";
defparam \Write_Data_WB[31]~I .output_register_mode = "none";
defparam \Write_Data_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[0]));
// synopsys translate_off
defparam \Write_Register_WB[0]~I .input_async_reset = "none";
defparam \Write_Register_WB[0]~I .input_power_up = "low";
defparam \Write_Register_WB[0]~I .input_register_mode = "none";
defparam \Write_Register_WB[0]~I .input_sync_reset = "none";
defparam \Write_Register_WB[0]~I .oe_async_reset = "none";
defparam \Write_Register_WB[0]~I .oe_power_up = "low";
defparam \Write_Register_WB[0]~I .oe_register_mode = "none";
defparam \Write_Register_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[0]~I .operation_mode = "output";
defparam \Write_Register_WB[0]~I .output_async_reset = "none";
defparam \Write_Register_WB[0]~I .output_power_up = "low";
defparam \Write_Register_WB[0]~I .output_register_mode = "none";
defparam \Write_Register_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[1]));
// synopsys translate_off
defparam \Write_Register_WB[1]~I .input_async_reset = "none";
defparam \Write_Register_WB[1]~I .input_power_up = "low";
defparam \Write_Register_WB[1]~I .input_register_mode = "none";
defparam \Write_Register_WB[1]~I .input_sync_reset = "none";
defparam \Write_Register_WB[1]~I .oe_async_reset = "none";
defparam \Write_Register_WB[1]~I .oe_power_up = "low";
defparam \Write_Register_WB[1]~I .oe_register_mode = "none";
defparam \Write_Register_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[1]~I .operation_mode = "output";
defparam \Write_Register_WB[1]~I .output_async_reset = "none";
defparam \Write_Register_WB[1]~I .output_power_up = "low";
defparam \Write_Register_WB[1]~I .output_register_mode = "none";
defparam \Write_Register_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[2]));
// synopsys translate_off
defparam \Write_Register_WB[2]~I .input_async_reset = "none";
defparam \Write_Register_WB[2]~I .input_power_up = "low";
defparam \Write_Register_WB[2]~I .input_register_mode = "none";
defparam \Write_Register_WB[2]~I .input_sync_reset = "none";
defparam \Write_Register_WB[2]~I .oe_async_reset = "none";
defparam \Write_Register_WB[2]~I .oe_power_up = "low";
defparam \Write_Register_WB[2]~I .oe_register_mode = "none";
defparam \Write_Register_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[2]~I .operation_mode = "output";
defparam \Write_Register_WB[2]~I .output_async_reset = "none";
defparam \Write_Register_WB[2]~I .output_power_up = "low";
defparam \Write_Register_WB[2]~I .output_register_mode = "none";
defparam \Write_Register_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[3]));
// synopsys translate_off
defparam \Write_Register_WB[3]~I .input_async_reset = "none";
defparam \Write_Register_WB[3]~I .input_power_up = "low";
defparam \Write_Register_WB[3]~I .input_register_mode = "none";
defparam \Write_Register_WB[3]~I .input_sync_reset = "none";
defparam \Write_Register_WB[3]~I .oe_async_reset = "none";
defparam \Write_Register_WB[3]~I .oe_power_up = "low";
defparam \Write_Register_WB[3]~I .oe_register_mode = "none";
defparam \Write_Register_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[3]~I .operation_mode = "output";
defparam \Write_Register_WB[3]~I .output_async_reset = "none";
defparam \Write_Register_WB[3]~I .output_power_up = "low";
defparam \Write_Register_WB[3]~I .output_register_mode = "none";
defparam \Write_Register_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[4]));
// synopsys translate_off
defparam \Write_Register_WB[4]~I .input_async_reset = "none";
defparam \Write_Register_WB[4]~I .input_power_up = "low";
defparam \Write_Register_WB[4]~I .input_register_mode = "none";
defparam \Write_Register_WB[4]~I .input_sync_reset = "none";
defparam \Write_Register_WB[4]~I .oe_async_reset = "none";
defparam \Write_Register_WB[4]~I .oe_power_up = "low";
defparam \Write_Register_WB[4]~I .oe_register_mode = "none";
defparam \Write_Register_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[4]~I .operation_mode = "output";
defparam \Write_Register_WB[4]~I .output_async_reset = "none";
defparam \Write_Register_WB[4]~I .output_power_up = "low";
defparam \Write_Register_WB[4]~I .output_register_mode = "none";
defparam \Write_Register_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
