

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Wed Feb 26 01:04:52 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.375 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 6 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 7 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 8 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 9 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 10 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.78ns)   --->   "%icmp_ln66 = icmp_slt  i16 %data_0_val_read, i16 %data_1_val_read" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 11 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%xor_ln66 = xor i1 %icmp_ln66, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln66 = select i1 %xor_ln66, i16 %data_0_val_read, i16 %data_1_val_read" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 13 'select' 'select_ln66' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln66_1 = icmp_slt  i16 %data_2_val_read, i16 %data_3_val_read" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 14 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_1)   --->   "%xor_ln66_1 = xor i1 %icmp_ln66_1, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln66_1 = select i1 %xor_ln66_1, i16 %data_2_val_read, i16 %data_3_val_read" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%icmp_ln66_2 = icmp_slt  i16 %select_ln66, i16 %select_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_2)   --->   "%xor_ln66_2 = xor i1 %icmp_ln66_2, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 18 'xor' 'xor_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln66_2 = select i1 %xor_ln66_2, i16 %select_ln66, i16 %select_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 19 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln66_3 = icmp_slt  i16 %select_ln66_2, i16 %data_4_val_read" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 20 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node x_max)   --->   "%xor_ln66_3 = xor i1 %icmp_ln66_3, i1 1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 21 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max = select i1 %xor_ln66_3, i16 %select_ln66_2, i16 %data_4_val_read" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 22 'select' 'x_max' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%conv36_i = sext i16 %x_max" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 23 'sext' 'conv36_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'sext' 'sext_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%sub_ln245 = sub i17 %sext_ln245, i17 %conv36_i" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'sub' 'sub_ln245' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%xor_ln245 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'xor' 'xor_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%and_ln245 = and i1 %tmp_1, i1 %xor_ln245" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'and' 'and_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%xor_ln245_1 = xor i1 %tmp, i1 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'xor' 'xor_ln245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln245_1 = sext i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'sext' 'sext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%sub_ln245_1 = sub i17 %sext_ln245_1, i17 %conv36_i" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'sub' 'sub_ln245_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%xor_ln245_2 = xor i1 %tmp_2, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'xor' 'xor_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%and_ln245_1 = and i1 %tmp_3, i1 %xor_ln245_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'and' 'and_ln245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%xor_ln245_3 = xor i1 %tmp_2, i1 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'xor' 'xor_ln245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln245_2 = sext i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'sext' 'sext_ln245_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%sub_ln245_2 = sub i17 %sext_ln245_2, i17 %conv36_i" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'sub' 'sub_ln245_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%xor_ln245_4 = xor i1 %tmp_4, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'xor' 'xor_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%and_ln245_2 = and i1 %tmp_5, i1 %xor_ln245_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'and' 'and_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%xor_ln245_5 = xor i1 %tmp_4, i1 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'xor' 'xor_ln245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln245_3 = sext i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'sext' 'sext_ln245_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%sub_ln245_3 = sub i17 %sext_ln245_3, i17 %conv36_i" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'sub' 'sub_ln245_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_3, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_3, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%xor_ln245_6 = xor i1 %tmp_6, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'xor' 'xor_ln245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%and_ln245_3 = and i1 %tmp_7, i1 %xor_ln245_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'and' 'and_ln245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%xor_ln245_7 = xor i1 %tmp_6, i1 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'xor' 'xor_ln245_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln245_4 = sext i16 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'sext' 'sext_ln245_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%sub_ln245_4 = sub i17 %sext_ln245_4, i17 %conv36_i" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'sub' 'sub_ln245_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_4, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_4, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%xor_ln245_8 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'xor' 'xor_ln245_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%and_ln245_4 = and i1 %tmp_9, i1 %xor_ln245_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'and' 'and_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%xor_ln245_9 = xor i1 %tmp_8, i1 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'xor' 'xor_ln245_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%select_ln245 = select i1 %and_ln245, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'select' 'select_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 60 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_1 = select i1 %xor_ln245_1, i10 %select_ln245, i10 %tmp_s" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'select' 'select_ln245_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %select_ln245_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 62 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 63 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.20ns)   --->   "%exp_res = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 64 'load' 'exp_res' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%select_ln245_2 = select i1 %and_ln245_1, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 65 'select' 'select_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_1, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 66 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_3 = select i1 %xor_ln245_3, i10 %select_ln245_2, i10 %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'select' 'select_ln245_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %select_ln245_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 68 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 69 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.20ns)   --->   "%exp_res_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 70 'load' 'exp_res_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%select_ln245_4 = select i1 %and_ln245_2, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'select' 'select_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_2, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 72 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_5 = select i1 %xor_ln245_5, i10 %select_ln245_4, i10 %tmp_11" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'select' 'select_ln245_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %select_ln245_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 74 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 75 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.20ns)   --->   "%exp_res_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 76 'load' 'exp_res_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%select_ln245_6 = select i1 %and_ln245_3, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'select' 'select_ln245_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_7)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_3, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 78 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_7 = select i1 %xor_ln245_7, i10 %select_ln245_6, i10 %tmp_12" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'select' 'select_ln245_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %select_ln245_7" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 80 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 81 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.20ns)   --->   "%exp_res_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 82 'load' 'exp_res_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%select_ln245_8 = select i1 %and_ln245_4, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'select_ln245_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_9)   --->   "%tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_4, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 84 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_9 = select i1 %xor_ln245_9, i10 %select_ln245_8, i10 %tmp_13" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 85 'select' 'select_ln245_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %select_ln245_9" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.20ns)   --->   "%exp_res_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'load' 'exp_res_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 89 [1/2] (1.20ns)   --->   "%exp_res = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'load' 'exp_res' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i17 %exp_res" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 90 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (1.20ns)   --->   "%exp_res_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'load' 'exp_res_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i17 %exp_res_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 92 'zext' 'zext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (1.20ns)   --->   "%exp_res_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'load' 'exp_res_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i17 %exp_res_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 94 'zext' 'zext_ln245_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (1.20ns)   --->   "%exp_res_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'load' 'exp_res_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln245_3 = zext i17 %exp_res_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 96 'zext' 'zext_ln245_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/2] (1.20ns)   --->   "%exp_res_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'exp_res_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_3 : Operation 98 [1/1] (0.79ns)   --->   "%add_ln51 = add i18 %zext_ln245_1, i18 %zext_ln245" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 98 'add' 'add_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 99 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.29ns)   --->   "%select_ln51 = select i1 %tmp_15, i18 131071, i18 %add_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 100 'select' 'select_ln51' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.79ns)   --->   "%add_ln51_1 = add i18 %zext_ln245_3, i18 %zext_ln245_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 101 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_1, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 102 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.29ns)   --->   "%select_ln51_1 = select i1 %tmp_16, i18 131071, i18 %add_ln51_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 103 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i18 %select_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 104 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i18 %select_ln51_1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'sext' 'sext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.79ns)   --->   "%add_ln51_2 = add i18 %select_ln51_1, i18 %select_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.79ns)   --->   "%add_ln51_3 = add i19 %sext_ln51_1, i19 %sext_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 107 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_3, i32 18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 108 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_2, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 109 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%xor_ln51 = xor i1 %tmp_17, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 110 'xor' 'xor_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%and_ln51 = and i1 %tmp_18, i1 %xor_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 111 'and' 'and_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%xor_ln51_1 = xor i1 %tmp_17, i1 %tmp_18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 112 'xor' 'xor_ln51_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_3)   --->   "%select_ln51_2 = select i1 %and_ln51, i18 131071, i18 131072" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 113 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln51_3 = select i1 %xor_ln51_1, i18 %select_ln51_2, i18 %add_ln51_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 114 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i17 %exp_res_4" [firmware/nnet_utils/nnet_activation.h:249]   --->   Operation 115 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln51_2 = sext i18 %select_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 116 'sext' 'sext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i17 %exp_res_4" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 117 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.79ns)   --->   "%add_ln51_4 = add i18 %zext_ln249, i18 %select_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 118 'add' 'add_ln51_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.79ns)   --->   "%add_ln51_5 = add i19 %sext_ln51_2, i19 %zext_ln51" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 119 'add' 'add_ln51_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_5, i32 18" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 120 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_4, i32 17" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 121 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%xor_ln51_2 = xor i1 %tmp_19, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 122 'xor' 'xor_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln51_1 = and i1 %tmp_20, i1 %xor_ln51_2" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 123 'and' 'and_ln51_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%xor_ln51_3 = xor i1 %tmp_20, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 124 'xor' 'xor_ln51_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%and_ln51_2 = and i1 %tmp_19, i1 %xor_ln51_3" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 125 'and' 'and_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.12ns)   --->   "%xor_ln51_4 = xor i1 %tmp_19, i1 %tmp_20" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 126 'xor' 'xor_ln51_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%xor_ln51_5 = xor i1 %xor_ln51_4, i1 1" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 127 'xor' 'xor_ln51_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%or_ln51 = or i1 %and_ln51_1, i1 %xor_ln51_5" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 128 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln51_4, i32 8, i32 17" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 129 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln51_4 = select i1 %xor_ln51_4, i10 511, i10 %tmp_14" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 130 'select' 'select_ln51_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln51_5 = select i1 %and_ln51_2, i10 512, i10 %tmp_14" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 131 'select' 'select_ln51_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.30ns) (out node of the LUT)   --->   "%empty = select i1 %or_ln51, i10 %select_ln51_4, i10 %select_ln51_5" [firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 132 'select' 'empty' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %empty" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 133 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 134 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 135 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 137 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i18 %inv_exp_sum" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 138 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i17 %exp_res" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 139 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (2.03ns)   --->   "%mul_ln268 = mul i26 %sext_ln268, i26 %zext_ln268" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 140 'mul' 'mul_ln268' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i17 %exp_res_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 142 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (2.03ns)   --->   "%mul_ln268_1 = mul i26 %sext_ln268, i26 %zext_ln268_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 143 'mul' 'mul_ln268_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_1, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 144 'partselect' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i17 %exp_res_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 145 'zext' 'zext_ln268_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (2.03ns)   --->   "%mul_ln268_2 = mul i26 %sext_ln268, i26 %zext_ln268_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 146 'mul' 'mul_ln268_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln268_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_2, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 147 'partselect' 'trunc_ln268_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln268_3 = zext i17 %exp_res_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 148 'zext' 'zext_ln268_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.03ns)   --->   "%mul_ln268_3 = mul i26 %sext_ln268, i26 %zext_ln268_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 149 'mul' 'mul_ln268_3' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln268_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_3, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 150 'partselect' 'trunc_ln268_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln268_4 = zext i17 %exp_res_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 151 'zext' 'zext_ln268_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (2.03ns)   --->   "%mul_ln268_4 = mul i26 %sext_ln268, i26 %zext_ln268_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 152 'mul' 'mul_ln268_4' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln268_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_4, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 153 'partselect' 'trunc_ln268_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 154 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln268_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 155 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln268_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 156 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln268_3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 157 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln268_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 158 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 159 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.056ns
The critical path consists of the following:
	wire read operation ('data_3_val_read', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) on port 'data_3_val' (firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln66_1', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [17]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln66_1', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [18]  (0.000 ns)
	'select' operation 16 bit ('select_ln66_1', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [19]  (0.243 ns)
	'icmp' operation 1 bit ('icmp_ln66_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [20]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln66_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [21]  (0.000 ns)
	'select' operation 16 bit ('select_ln66_2', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [22]  (0.243 ns)

 <State 2>: 3.316ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln66_3', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [23]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln66_3', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [24]  (0.000 ns)
	'select' operation 16 bit ('x_max', firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:239) [25]  (0.243 ns)
	'sub' operation 17 bit ('sub_ln245', firmware/nnet_utils/nnet_activation.h:245) [28]  (0.785 ns)
	'select' operation 10 bit ('select_ln245_1', firmware/nnet_utils/nnet_activation.h:245) [64]  (0.303 ns)
	'getelementptr' operation 10 bit ('exp_table_addr', firmware/nnet_utils/nnet_activation.h:255) [66]  (0.000 ns)
	'load' operation 17 bit ('exp_res', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [67]  (1.200 ns)

 <State 3>: 3.375ns
The critical path consists of the following:
	'load' operation 17 bit ('exp_res', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [67]  (1.200 ns)
	'add' operation 18 bit ('add_ln51', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [97]  (0.791 ns)
	'select' operation 18 bit ('select_ln51', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [99]  (0.293 ns)
	'add' operation 18 bit ('add_ln51_2', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [105]  (0.797 ns)
	'select' operation 18 bit ('select_ln51_3', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [113]  (0.293 ns)

 <State 4>: 2.603ns
The critical path consists of the following:
	'add' operation 18 bit ('add_ln51_4', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [116]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln51_3', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [122]  (0.000 ns)
	'and' operation 1 bit ('and_ln51_2', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [123]  (0.000 ns)
	'select' operation 10 bit ('select_ln51_5', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [129]  (0.303 ns)
	'select' operation 10 bit ('empty', firmware/nnet_utils/nnet_common.h:51->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) [130]  (0.303 ns)
	'getelementptr' operation 10 bit ('invert_table_addr', firmware/nnet_utils/nnet_activation.h:265) [132]  (0.000 ns)
	'load' operation 18 bit ('inv_exp_sum', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [133]  (1.200 ns)

 <State 5>: 3.233ns
The critical path consists of the following:
	'load' operation 18 bit ('inv_exp_sum', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [133]  (1.200 ns)
	'mul' operation 26 bit ('mul_ln268', firmware/nnet_utils/nnet_activation.h:268) [136]  (2.033 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
