------------------------------------------------------------------------------------------------
| Report   :  timing summary
| Design   :  fpgaTop
| Part     :  Device=7k325t  Package=ffg900  Speed=-1 (PRELIMINARY 1.06 2012-07-13)
| Version  :  Vivado v2012.2.1 (64-bit)  Build 200253 by xbuild on Wed Aug 29 11:42:44 MDT 2012
| Date     :  Mon Sep 24 16:40:28 2012
| Command  :  report_timing_summary -delay_type min_max -path_type full_clock_expanded -report_unconstrained -check_timing_verbose -max_paths 10 -nworst 1 -significant_digits 3 -input_pins -name timing_4 -file /home/cms/projects/blue7/blue7cp/timing_report.txt
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Constraints Type                           :  XDC
  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 2 register/latch pins with constant_clock.
ftop/cp/rom_memory/RAM_reg/CLKBWRCLK
ftop/gbe/qbgmac/gmac/gmii_rxc_dly/C

Checking 'unconstrained_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.
sys0_clkn
sys1_clkn

Checking 'no_output_delay'.
 There are 21 ports with no output delay specified.
gmii_gtx_clk
gmii_rstn
gmii_tx_en
gmii_tx_er
gmii_txd[0]
gmii_txd[1]
gmii_txd[2]
gmii_txd[3]
gmii_txd[4]
gmii_txd[5]
gmii_txd[6]
gmii_txd[7]
lcd_db[0]
lcd_db[1]
lcd_db[2]
lcd_db[3]
lcd_e
lcd_rs
lcd_rw
mdio_mdc
mdio_mdd

Checking 'multiple_clock'.
 There are 0 register/latch pins with multiple clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 clock sets for which periods were not expandable.

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints     WPWS(ns)     TPWS(ns)  Failing Endpoints  
    -------      -------  -----------------      -------      -------  -----------------     --------     --------  -----------------  
     -2.533     -397.852                452        0.061        0.000                  0        1.569        0.000                  0  


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
GMII_GTX_CLK  {0.000 4.000}        8.000           125.000         
GMII_RX_CLK   {0.000 4.000}        8.000           125.000         
sys0_clkp     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints     WPWS(ns)     TPWS(ns)  Failing Endpoints  
-----             -------      -------  -----------------      -------      -------  -----------------     --------     --------  -----------------  
GMII_GTX_CLK        2.288        0.000                  0        0.070        0.000                  0        3.061        0.000                  0  
GMII_RX_CLK         0.159        0.000                  0        0.103        0.000                  0        3.069        0.000                  0  
sys0_clkp          -0.752      -52.487                218        0.061        0.000                  0        1.569        0.000                  0  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints
----------    --------          -------      -------  -----------------      -------      -------  -----------------
GMII_RX_CLK   GMII_GTX_CLK        4.038        0.000                  0        0.689        0.000                  0  
sys0_clkp     GMII_GTX_CLK       -1.958     -148.423                 89        0.062        0.000                  0  
GMII_GTX_CLK  GMII_RX_CLK         4.149        0.000                  0        0.250        0.000                  0  
GMII_GTX_CLK  sys0_clkp          -2.533     -113.910                 48        0.168        0.000                  0  


------------------------------------------------------------------------------------------------
| Path Group Table
| ----------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  Failing Endpoints      WHS(ns)      THS(ns)  Failing Endpoints
----------         ----------         --------               -------      -------  -----------------      -------      -------  -----------------
**async_default**  GMII_GTX_CLK       GMII_GTX_CLK             3.747        0.000                  0        1.234        0.000                  0  
**async_default**  GMII_RX_CLK        GMII_GTX_CLK             4.322        0.000                  0        0.732        0.000                  0  
**async_default**  sys0_clkp          GMII_GTX_CLK            -1.786      -31.358                 21        0.414        0.000                  0  
**async_default**  GMII_GTX_CLK       GMII_RX_CLK              1.297        0.000                  0        0.630        0.000                  0  
**async_default**  GMII_RX_CLK        GMII_RX_CLK              5.000        0.000                  0        1.264        0.000                  0  
**async_default**  GMII_GTX_CLK       sys0_clkp               -2.513      -47.100                 19        0.347        0.000                  0  
**async_default**  sys0_clkp          sys0_clkp               -0.211       -4.574                 57        0.615        0.000                  0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        GMII_GTX_CLK                
(none)        GMII_RX_CLK                 
(none)        sys0_clkp                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.288ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.646ns  (logic 0.611ns (10.822%)  route 5.035ns (89.178%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/Q
                         net (fo=14, routed)          1.442     7.403    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/ADDRA2
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA/RADR2
    SLICE_X42Y114        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.169     7.572 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA/O
                         net (fo=1, routed)           3.593    11.165    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[6]
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/D
    SLICE_X43Y116        FDCE (Setup_fdce_C_D)        0.160    11.325    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/C
                         clock pessimism              1.226    13.648    
                         clock uncertainty           -0.035    13.613    
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.863ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.084ns  (logic 0.923ns (18.157%)  route 4.161ns (81.843%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    1.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.645     5.674    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDCE (Prop_fdce_C_Q)         0.282     5.956 r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/Q
                         net (fo=5, routed)           0.915     6.871    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg0_out[8]
    SLICE_X41Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/I1
    SLICE_X41Y129        LUT5 (Prop_lut5_I1_O)        0.157     7.028 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/O
                         net (fo=1, routed)           0.445     7.473    ftop/gbe/qbgmac/gmac/txRS_txF/n_3557_2091
    SLICE_X41Y128                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/I1
    SLICE_X41Y128        LUT6 (Prop_lut6_I1_O)        0.053     7.526 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/O
                         net (fo=7, routed)           0.279     7.805    ftop/gbe/qbgmac/gmac/txRS_txF/O17
    SLICE_X43Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/I2
    SLICE_X43Y129        LUT3 (Prop_lut3_I2_O)        0.053     7.858 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/O
                         net (fo=1, routed)           0.611     8.469    ftop/gbe/qbgmac/gmac/n_3585_txRS_txF
    SLICE_X42Y129                                                     r  ftop/gbe/qbgmac/gmac/i_1133_2060/I0
    SLICE_X42Y129        LUT5 (Prop_lut5_I0_O)        0.053     8.522 r  ftop/gbe/qbgmac/gmac/i_1133_2060/O
                         net (fo=21, routed)          0.836     9.359    ftop/gbe/qbgmac/gmac/txRS_txF/I1
    SLICE_X41Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/I3
    SLICE_X41Y131        LUT5 (Prop_lut5_I3_O)        0.053     9.412 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/O
                         net (fo=13, routed)          0.596    10.008    ftop/sys1_rst/p_3_out
    SLICE_X43Y132                                                     r  ftop/sys1_rst/i_3557_2070/I1
    SLICE_X43Y132        LUT2 (Prop_lut2_I1_O)        0.053    10.061 r  ftop/sys1_rst/i_3557_2070/O
                         net (fo=10, routed)          0.478    10.539    ftop/gbe/qbgmac/gmac/txRS_txF/I8[0]
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[6]/CE
    SLICE_X42Y132        FDCE (Setup_fdce_C_CE)       0.219    10.758    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[6]/C
                         clock pessimism              1.234    13.656    
                         clock uncertainty           -0.035    13.621    
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.863ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.084ns  (logic 0.923ns (18.157%)  route 4.161ns (81.843%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    1.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.645     5.674    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDCE (Prop_fdce_C_Q)         0.282     5.956 r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/Q
                         net (fo=5, routed)           0.915     6.871    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg0_out[8]
    SLICE_X41Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/I1
    SLICE_X41Y129        LUT5 (Prop_lut5_I1_O)        0.157     7.028 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/O
                         net (fo=1, routed)           0.445     7.473    ftop/gbe/qbgmac/gmac/txRS_txF/n_3557_2091
    SLICE_X41Y128                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/I1
    SLICE_X41Y128        LUT6 (Prop_lut6_I1_O)        0.053     7.526 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/O
                         net (fo=7, routed)           0.279     7.805    ftop/gbe/qbgmac/gmac/txRS_txF/O17
    SLICE_X43Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/I2
    SLICE_X43Y129        LUT3 (Prop_lut3_I2_O)        0.053     7.858 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/O
                         net (fo=1, routed)           0.611     8.469    ftop/gbe/qbgmac/gmac/n_3585_txRS_txF
    SLICE_X42Y129                                                     r  ftop/gbe/qbgmac/gmac/i_1133_2060/I0
    SLICE_X42Y129        LUT5 (Prop_lut5_I0_O)        0.053     8.522 r  ftop/gbe/qbgmac/gmac/i_1133_2060/O
                         net (fo=21, routed)          0.836     9.359    ftop/gbe/qbgmac/gmac/txRS_txF/I1
    SLICE_X41Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/I3
    SLICE_X41Y131        LUT5 (Prop_lut5_I3_O)        0.053     9.412 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/O
                         net (fo=13, routed)          0.596    10.008    ftop/sys1_rst/p_3_out
    SLICE_X43Y132                                                     r  ftop/sys1_rst/i_3557_2070/I1
    SLICE_X43Y132        LUT2 (Prop_lut2_I1_O)        0.053    10.061 r  ftop/sys1_rst/i_3557_2070/O
                         net (fo=10, routed)          0.478    10.539    ftop/gbe/qbgmac/gmac/txRS_txF/I8[0]
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[7]/CE
    SLICE_X42Y132        FDCE (Setup_fdce_C_CE)       0.219    10.758    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[7]/C
                         clock pessimism              1.234    13.656    
                         clock uncertainty           -0.035    13.621    
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.863ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.084ns  (logic 0.923ns (18.157%)  route 4.161ns (81.843%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    1.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.645     5.674    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDCE (Prop_fdce_C_Q)         0.282     5.956 r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/Q
                         net (fo=5, routed)           0.915     6.871    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg0_out[8]
    SLICE_X41Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/I1
    SLICE_X41Y129        LUT5 (Prop_lut5_I1_O)        0.157     7.028 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/O
                         net (fo=1, routed)           0.445     7.473    ftop/gbe/qbgmac/gmac/txRS_txF/n_3557_2091
    SLICE_X41Y128                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/I1
    SLICE_X41Y128        LUT6 (Prop_lut6_I1_O)        0.053     7.526 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/O
                         net (fo=7, routed)           0.279     7.805    ftop/gbe/qbgmac/gmac/txRS_txF/O17
    SLICE_X43Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/I2
    SLICE_X43Y129        LUT3 (Prop_lut3_I2_O)        0.053     7.858 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/O
                         net (fo=1, routed)           0.611     8.469    ftop/gbe/qbgmac/gmac/n_3585_txRS_txF
    SLICE_X42Y129                                                     r  ftop/gbe/qbgmac/gmac/i_1133_2060/I0
    SLICE_X42Y129        LUT5 (Prop_lut5_I0_O)        0.053     8.522 r  ftop/gbe/qbgmac/gmac/i_1133_2060/O
                         net (fo=21, routed)          0.836     9.359    ftop/gbe/qbgmac/gmac/txRS_txF/I1
    SLICE_X41Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/I3
    SLICE_X41Y131        LUT5 (Prop_lut5_I3_O)        0.053     9.412 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/O
                         net (fo=13, routed)          0.596    10.008    ftop/sys1_rst/p_3_out
    SLICE_X43Y132                                                     r  ftop/sys1_rst/i_3557_2070/I1
    SLICE_X43Y132        LUT2 (Prop_lut2_I1_O)        0.053    10.061 r  ftop/sys1_rst/i_3557_2070/O
                         net (fo=10, routed)          0.478    10.539    ftop/gbe/qbgmac/gmac/txRS_txF/I8[0]
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/CE
    SLICE_X42Y132        FDCE (Setup_fdce_C_CE)       0.219    10.758    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
                         clock pessimism              1.234    13.656    
                         clock uncertainty           -0.035    13.621    
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.863ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.084ns  (logic 0.923ns (18.157%)  route 4.161ns (81.843%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    5.674ns
    Clock Pessimism Removal (CPR):    1.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.645     5.674    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDCE (Prop_fdce_C_Q)         0.282     5.956 r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[8]/Q
                         net (fo=5, routed)           0.915     6.871    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg0_out[8]
    SLICE_X41Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/I1
    SLICE_X41Y129        LUT5 (Prop_lut5_I1_O)        0.157     7.028 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2091/O
                         net (fo=1, routed)           0.445     7.473    ftop/gbe/qbgmac/gmac/txRS_txF/n_3557_2091
    SLICE_X41Y128                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/I1
    SLICE_X41Y128        LUT6 (Prop_lut6_I1_O)        0.053     7.526 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2090/O
                         net (fo=7, routed)           0.279     7.805    ftop/gbe/qbgmac/gmac/txRS_txF/O17
    SLICE_X43Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/I2
    SLICE_X43Y129        LUT3 (Prop_lut3_I2_O)        0.053     7.858 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_2088/O
                         net (fo=1, routed)           0.611     8.469    ftop/gbe/qbgmac/gmac/n_3585_txRS_txF
    SLICE_X42Y129                                                     r  ftop/gbe/qbgmac/gmac/i_1133_2060/I0
    SLICE_X42Y129        LUT5 (Prop_lut5_I0_O)        0.053     8.522 r  ftop/gbe/qbgmac/gmac/i_1133_2060/O
                         net (fo=21, routed)          0.836     9.359    ftop/gbe/qbgmac/gmac/txRS_txF/I1
    SLICE_X41Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/I3
    SLICE_X41Y131        LUT5 (Prop_lut5_I3_O)        0.053     9.412 r  ftop/gbe/qbgmac/gmac/txRS_txF/i_3557_3979/O
                         net (fo=13, routed)          0.596    10.008    ftop/sys1_rst/p_3_out
    SLICE_X43Y132                                                     r  ftop/sys1_rst/i_3557_2070/I1
    SLICE_X43Y132        LUT2 (Prop_lut2_I1_O)        0.053    10.061 r  ftop/sys1_rst/i_3557_2070/O
                         net (fo=10, routed)          0.478    10.539    ftop/gbe/qbgmac/gmac/txRS_txF/I8[0]
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[9]/CE
    SLICE_X42Y132        FDCE (Setup_fdce_C_CE)       0.219    10.758    ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dDoutReg_reg[9]/C
                         clock pessimism              1.234    13.656    
                         clock uncertainty           -0.035    13.621    
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.871ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.063ns  (logic 0.469ns (9.263%)  route 4.594ns (90.737%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/Q
                         net (fo=14, routed)          1.442     7.403    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/ADDRA2
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/RADR2
    SLICE_X42Y114        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.157     7.560 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/O
                         net (fo=1, routed)           3.153    10.712    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[7]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/D
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)        0.030    10.742    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.536    12.423    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/C
                         clock pessimism              1.226    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.950ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.984ns  (logic 0.455ns (9.128%)  route 4.529ns (90.872%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/Q
                         net (fo=14, routed)          1.524     7.485    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/ADDRC1
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC_D1/RADR1
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.638 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           3.006    10.644    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[5]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]/D
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)        0.020    10.664    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.536    12.423    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]/C
                         clock pessimism              1.226    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             2.987ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.948ns  (logic 0.589ns (11.905%)  route 4.359ns (88.095%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/Q
                         net (fo=14, routed)          1.444     7.405    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/ADDRB2
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMB/RADR2
    SLICE_X42Y114        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.171     7.576 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMB/O
                         net (fo=1, routed)           2.915    10.491    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[8]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]/D
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)        0.136    10.627    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.536    12.423    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]/C
                         clock pessimism              1.226    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.004ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/R
                            (rising edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.819ns  (logic 1.061ns (22.016%)  route 3.758ns (77.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    5.670ns
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.641     5.670    ftop/gbe/qbgmac/gmac/txRS_txRst/sys1_clk$O
    SLICE_X42Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y129        FDCE (Prop_fdce_C_Q)         0.308     5.978 r  ftop/gbe/qbgmac/gmac/txRS_txRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.166     6.145    ftop/gbe/qbgmac/gmac/txRS_txRst/txRS_txRst$OUT_RST_N
    SLICE_X43Y129                                                     r  ftop/gbe/qbgmac/gmac/txRS_txRst/i_3557_2092/I0
    SLICE_X43Y129        LUT1 (Prop_lut1_I0_O)        0.053     6.198 r  ftop/gbe/qbgmac/gmac/txRS_txRst/i_3557_2092/O
                         net (fo=70, routed)          3.592     9.789    ftop/gbe/qbgmac/gmac/txRS_iobTxErr_reset$RESET_OUT
    OLOGIC_X0Y183                                                     r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/R
    OLOGIC_X0Y183        ODDR (Setup_oddr_C_R)        0.700    10.489    ftop/gbe/qbgmac/gmac/txRS_iobTxData_7
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.490    12.377    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y183                                                     r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/C
                         clock pessimism              1.152    13.529    
                         clock uncertainty           -0.035    13.494    
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.019ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.915ns  (logic 0.575ns (11.698%)  route 4.340ns (88.302%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    1.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/Q
                         net (fo=14, routed)          1.524     7.485    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/ADDRC1
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC/RADR1
    SLICE_X42Y115        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.164     7.649 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           2.817    10.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[4]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/D
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)        0.129    10.595    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.536    12.423    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/C
                         clock pessimism              1.226    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  3.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns
  Source:                 ftop/gbe/qbgmac/txfun_outF/data0_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_6_9/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.081ns  (logic -0.032ns (-39.291%)  route 0.113ns (139.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.627     1.635    ftop/gbe/qbgmac/txfun_outF/sys1_clk$O
    SLICE_X44Y133                                                     r  ftop/gbe/qbgmac/txfun_outF/data0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDCE (Prop_fdce_C_Q)         0.100     1.735 r  ftop/gbe/qbgmac/txfun_outF/data0_reg_reg[8]/Q
                         net (fo=2, routed)           0.113     1.849    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_6_9/DIB0
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_6_9/RAMB/I
    SLICE_X42Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                     -0.132     1.717    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.843     2.186    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_6_9/WCLK
    SLICE_X42Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.540     1.646    
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA/WADR3
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1/WADR3
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB/WADR3
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB_D1/WADR3
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC/WADR3
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC_D1/WADR3
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD/ADR3
    SLICE_X42Y131        RAMS32 (Hold_rams32_CLK_ADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.105ns  (logic -0.098ns (-93.344%)  route 0.203ns (193.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.626     1.634    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X40Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDCE (Prop_fdce_C_Q)         0.091     1.725 r  ftop/gbe/qbgmac/gmac/txRS_txF/sGEnqPtr_reg[3]/Q
                         net (fo=18, routed)          0.203     1.928    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/ADDRD3
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD_D1/ADR3
    SLICE_X42Y131        RAMS32 (Hold_rams32_CLK_ADR3)
                                                     -0.189     1.739    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns
  Source:                 ftop/gbe/qbgmac/txfun_outF/data0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.111ns  (logic -0.008ns (-7.209%)  route 0.119ns (107.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.627     1.635    ftop/gbe/qbgmac/txfun_outF/sys1_clk$O
    SLICE_X41Y132                                                     r  ftop/gbe/qbgmac/txfun_outF/data0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.100     1.735 r  ftop/gbe/qbgmac/txfun_outF/data0_reg_reg[1]/Q
                         net (fo=2, routed)           0.119     1.854    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/DIA1
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1/I
    SLICE_X42Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                     -0.108     1.746    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/WCLK
    SLICE_X42Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_GTX_CLK
Waveform:           { 0 4 }
Sources:            { sys1_clkp }

Check Type         Cell Pin       Required  Actual  Slack  Location          Netlist Pin
Min Period         BUFG/I         1.600     8.000   6.400  BUFGCTRL_X0Y16    ftop/sys1_clk/I
Min Period         IBUFDS_GTE2/I  1.538     8.000   6.462  IBUFDS_GTE2_X0Y4  ftop/sys1_clki/I
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y181     ftop/gbe/qbgmac/gmac/txRS_iobTxClk/C
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y168     ftop/gbe/qbgmac/gmac/txRS_iobTxData/C
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y164     ftop/gbe/qbgmac/gmac/txRS_iobTxData_1/C
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y170     ftop/gbe/qbgmac/gmac/txRS_iobTxData_2/C
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y171     ftop/gbe/qbgmac/gmac/txRS_iobTxData_3/C
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y179     ftop/gbe/qbgmac/gmac/txRS_iobTxData_4/C
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y180     ftop/gbe/qbgmac/gmac/txRS_iobTxData_5/C
Min Period         ODDR/C         1.249     8.000   6.751  OLOGIC_X0Y182     ftop/gbe/qbgmac/gmac/txRS_iobTxData_6/C
High  Pulse Width  RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMA/CLK
Low  Pulse Width   RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMA/CLK
High  Pulse Width  RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMA_D1/CLK
Low  Pulse Width   RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMA_D1/CLK
High  Pulse Width  RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMB/CLK
Low  Pulse Width   RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMB/CLK
High  Pulse Width  RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMB_D1/CLK
Low  Pulse Width   RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMB_D1/CLK
High  Pulse Width  RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC/CLK
Low  Pulse Width   RAMD32/CLK     0.910     3.971   3.061  SLICE_X52Y118     ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC/CLK


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns
  Source:                 gmii_rxd[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.713ns  (logic 1.423ns (24.905%)  route 4.290ns (75.095%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  gmii_rxd[6]
                         net (fo=0)                   0.000     5.500    gmii_rxd[6]
    T26                                                               r  gmii_rxd_IBUF[6]_inst/I
    T26                  IBUF (Prop_ibuf_I_O)         1.414     6.914 r  gmii_rxd_IBUF[6]_inst/O
                         net (fo=1, routed)           4.290    11.204    ftop/gbe/qbgmac/gmac/I39[6]
    SLICE_X10Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[6]/D
    SLICE_X10Y125        FDCE (Setup_fdce_C_D)        0.009    11.213    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.668    11.407    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X10Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[6]/C
                         clock pessimism              0.000    11.407    
                         clock uncertainty           -0.035    11.372    
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns
  Source:                 gmii_rxd[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.716ns  (logic 1.411ns (24.687%)  route 4.305ns (75.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  gmii_rxd[2]
                         net (fo=0)                   0.000     5.500    gmii_rxd[2]
    T25                                                               r  gmii_rxd_IBUF[2]_inst/I
    T25                  IBUF (Prop_ibuf_I_O)         1.402     6.902 r  gmii_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           4.305    11.207    ftop/gbe/qbgmac/gmac/I39[2]
    SLICE_X10Y121                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[2]/D
    SLICE_X10Y121        FDCE (Setup_fdce_C_D)        0.009    11.216    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.672    11.411    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X10Y121                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[2]/C
                         clock pessimism              0.000    11.411    
                         clock uncertainty           -0.035    11.376    
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.311ns
  Source:                 gmii_rxd[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.571ns  (logic 1.409ns (25.293%)  route 4.162ns (74.707%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  gmii_rxd[1]
                         net (fo=0)                   0.000     5.500    gmii_rxd[1]
    U25                                                               r  gmii_rxd_IBUF[1]_inst/I
    U25                  IBUF (Prop_ibuf_I_O)         1.400     6.900 r  gmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           4.162    11.062    ftop/gbe/qbgmac/gmac/I39[1]
    SLICE_X18Y121                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[1]/D
    SLICE_X18Y121        FDCE (Setup_fdce_C_D)        0.009    11.071    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.678    11.417    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X18Y121                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[1]/C
                         clock pessimism              0.000    11.417    
                         clock uncertainty           -0.035    11.382    
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.337ns
  Source:                 gmii_rxd[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.538ns  (logic 1.427ns (25.759%)  route 4.111ns (74.241%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  gmii_rxd[3]
                         net (fo=0)                   0.000     5.500    gmii_rxd[3]
    U28                                                               r  gmii_rxd_IBUF[3]_inst/I
    U28                  IBUF (Prop_ibuf_I_O)         1.418     6.918 r  gmii_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           4.111    11.029    ftop/gbe/qbgmac/gmac/I39[3]
    SLICE_X10Y122                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[3]/D
    SLICE_X10Y122        FDCE (Setup_fdce_C_D)        0.009    11.038    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.671    11.410    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X10Y122                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[3]/C
                         clock pessimism              0.000    11.410    
                         clock uncertainty           -0.035    11.375    
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.364ns
  Source:                 gmii_rxd[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.446ns  (logic 1.438ns (26.404%)  route 4.008ns (73.596%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  gmii_rxd[7]
                         net (fo=0)                   0.000     5.500    gmii_rxd[7]
    T28                                                               r  gmii_rxd_IBUF[7]_inst/I
    T28                  IBUF (Prop_ibuf_I_O)         1.429     6.929 r  gmii_rxd_IBUF[7]_inst/O
                         net (fo=1, routed)           4.008    10.937    ftop/gbe/qbgmac/gmac/I39[7]
    SLICE_X6Y126                                                      r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[7]/D
    SLICE_X6Y126         FDCE (Setup_fdce_C_D)        0.009    10.946    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.607    11.346    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X6Y126                                                      r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[7]/C
                         clock pessimism              0.000    11.346    
                         clock uncertainty           -0.035    11.311    
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.404ns
  Source:                 gmii_rx_er
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxER_reg/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.491ns  (logic 1.437ns (26.164%)  route 4.054ns (73.836%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  gmii_rx_er
                         net (fo=0)                   0.000     5.500    gmii_rx_er
    V26                                                               r  gmii_rx_er_IBUF_inst/I
    V26                  IBUF (Prop_ibuf_I_O)         1.403     6.903 r  gmii_rx_er_IBUF_inst/O
                         net (fo=1, routed)           4.054    10.957    ftop/gbe/qbgmac/gmac/gmii_rx_er_IBUF
    SLICE_X39Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxER_reg/D
    SLICE_X39Y119        FDRE (Setup_fdre_C_D)        0.034    10.991    ftop/gbe/qbgmac/gmac/rxRS_rxER_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.691    11.430    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X39Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxER_reg/C
                         clock pessimism              0.000    11.430    
                         clock uncertainty           -0.035    11.395    
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.421ns
  Source:                 gmii_rx_dv
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.476ns  (logic 1.434ns (26.181%)  route 4.043ns (73.819%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  gmii_rx_dv
                         net (fo=0)                   0.000     5.500    gmii_rx_dv
    R28                                                               r  gmii_rx_dv_IBUF_inst/I
    R28                  IBUF (Prop_ibuf_I_O)         1.425     6.925 r  gmii_rx_dv_IBUF_inst/O
                         net (fo=1, routed)           4.043    10.967    ftop/gbe/qbgmac/gmac/gmii_rx_dv_IBUF
    SLICE_X38Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg/D
    SLICE_X38Y116        FDRE (Setup_fdre_C_D)        0.009    10.976    ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.694    11.433    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X38Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxDV_reg/C
                         clock pessimism              0.000    11.433    
                         clock uncertainty           -0.035    11.398    
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.463ns
  Source:                 gmii_rxd[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.346ns  (logic 1.426ns (26.677%)  route 3.920ns (73.323%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  gmii_rxd[5]
                         net (fo=0)                   0.000     5.500    gmii_rxd[5]
    T27                                                               r  gmii_rxd_IBUF[5]_inst/I
    T27                  IBUF (Prop_ibuf_I_O)         1.417     6.917 r  gmii_rxd_IBUF[5]_inst/O
                         net (fo=1, routed)           3.920    10.837    ftop/gbe/qbgmac/gmac/I39[5]
    SLICE_X6Y124                                                      r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[5]/D
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)        0.009    10.846    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[5]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.605    11.344    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X6Y124                                                      r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[5]/C
                         clock pessimism              0.000    11.344    
                         clock uncertainty           -0.035    11.309    
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.487ns
  Source:                 gmii_rxd[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        5.328ns  (logic 1.446ns (27.131%)  route 3.882ns (72.869%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  gmii_rxd[0]
                         net (fo=0)                   0.000     5.500    gmii_rxd[0]
    U30                                                               r  gmii_rxd_IBUF[0]_inst/I
    U30                  IBUF (Prop_ibuf_I_O)         1.437     6.937 r  gmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           3.882    10.819    ftop/gbe/qbgmac/gmac/I39[0]
    SLICE_X6Y119                                                      r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[0]/D
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.009    10.828    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.611    11.350    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X6Y119                                                      r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[0]/C
                         clock pessimism              0.000    11.350    
                         clock uncertainty           -0.035    11.315    
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.930ns
  Source:                 gmii_rxd[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.958ns  (logic 1.375ns (27.736%)  route 3.583ns (72.264%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        3.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  gmii_rxd[4]
                         net (fo=0)                   0.000     5.500    gmii_rxd[4]
    R19                                                               r  gmii_rxd_IBUF[4]_inst/I
    R19                  IBUF (Prop_ibuf_I_O)         1.366     6.866 r  gmii_rxd_IBUF[4]_inst/O
                         net (fo=1, routed)           3.583    10.449    ftop/gbe/qbgmac/gmac/I39[4]
    SLICE_X10Y148                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[4]/D
    SLICE_X10Y148        FDCE (Setup_fdce_C_D)        0.009    10.458    ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.684    11.423    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X10Y148                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxData_reg[4]/C
                         clock pessimism              0.000    11.423    
                         clock uncertainty           -0.035    11.388    
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.114ns  (logic 0.053ns (46.564%)  route 0.061ns (53.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.313     1.525    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDCE (Prop_fdce_C_Q)         0.100     1.625 r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[0]/Q
                         net (fo=2, routed)           0.061     1.686    ftop/gbe/qbgmac/gmac/n_3557_rxRS_rxPipe_reg[0]
    SLICE_X40Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[8]/D
    SLICE_X40Y119        FDCE (Hold_fdce_C_D)        -0.047     1.639    ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.350     1.832    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[8]/C
                         clock pessimism             -0.296     1.536    
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.120ns  (logic 0.051ns (42.584%)  route 0.069ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.314     1.526    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.100     1.626 r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[17]/Q
                         net (fo=2, routed)           0.069     1.695    ftop/gbe/qbgmac/gmac/n_3557_rxRS_rxPipe_reg[17]
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[25]/D
    SLICE_X40Y118        FDCE (Hold_fdce_C_D)        -0.049     1.646    ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[25]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.351     1.833    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[25]/C
                         clock pessimism             -0.296     1.537    
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.121ns  (logic 0.053ns (43.874%)  route 0.068ns (56.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.314     1.526    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.100     1.626 r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[16]/Q
                         net (fo=2, routed)           0.068     1.694    ftop/gbe/qbgmac/gmac/n_3557_rxRS_rxPipe_reg[16]
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[24]/D
    SLICE_X40Y118        FDCE (Hold_fdce_C_D)        -0.047     1.647    ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[24]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.351     1.833    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[24]/C
                         clock pessimism             -0.296     1.537    
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.123ns  (logic 0.056ns (45.632%)  route 0.067ns (54.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.313     1.525    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDCE (Prop_fdce_C_Q)         0.100     1.625 r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[1]/Q
                         net (fo=2, routed)           0.067     1.692    ftop/gbe/qbgmac/gmac/n_3557_rxRS_rxPipe_reg[1]
    SLICE_X40Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[9]/D
    SLICE_X40Y119        FDCE (Hold_fdce_C_D)        -0.044     1.648    ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.350     1.832    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y119                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[9]/C
                         clock pessimism             -0.296     1.536    
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.123ns  (logic 0.056ns (45.632%)  route 0.067ns (54.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/Q
                         net (fo=5, routed)           0.067     1.696    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_sGEnqPtr1_reg[2]
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/D
    SLICE_X40Y113        FDCE (Hold_fdce_C_D)        -0.044     1.652    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
                         clock pessimism             -0.297     1.540    
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.123ns  (logic 0.056ns (45.632%)  route 0.067ns (54.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.314     1.526    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.100     1.626 r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[14]/Q
                         net (fo=2, routed)           0.067     1.693    ftop/gbe/qbgmac/gmac/n_3557_rxRS_rxPipe_reg[14]
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[22]/D
    SLICE_X40Y118        FDCE (Hold_fdce_C_D)        -0.044     1.649    ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[22]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.351     1.833    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[22]/C
                         clock pessimism             -0.296     1.537    
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.124ns  (logic 0.053ns (42.706%)  route 0.071ns (57.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.314     1.526    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.100     1.626 r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[12]/Q
                         net (fo=2, routed)           0.071     1.697    ftop/gbe/qbgmac/gmac/n_3557_rxRS_rxPipe_reg[12]
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[20]/D
    SLICE_X40Y118        FDCE (Hold_fdce_C_D)        -0.047     1.650    ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[20]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.351     1.833    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X40Y118                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[20]/C
                         clock pessimism             -0.296     1.537    
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.128ns  (logic 0.073ns (56.942%)  route 0.055ns (43.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.315     1.527    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X42Y117                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDCE (Prop_fdce_C_Q)         0.118     1.645 r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[39]/Q
                         net (fo=2, routed)           0.055     1.700    ftop/gbe/qbgmac/gmac/MUX_rxRS_rxF$enq_1__VAL_12__0[7]
    SLICE_X42Y117                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[47]/D
    SLICE_X42Y117        FDCE (Hold_fdce_C_D)        -0.045     1.655    ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[47]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.353     1.835    ftop/gbe/qbgmac/gmac/n_3557_rxClk_BUFR
    SLICE_X42Y117                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[47]/C
                         clock pessimism             -0.296     1.539    
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.130ns  (logic 0.051ns (39.217%)  route 0.079ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/Q
                         net (fo=3, routed)           0.079     1.708    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_sGEnqPtr1_reg[4]
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[4]/D
    SLICE_X40Y113        FDCE (Hold_fdce_C_D)        -0.049     1.659    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[4]/C
                         clock pessimism             -0.297     1.540    
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.131ns  (logic 0.053ns (40.433%)  route 0.078ns (59.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/Q
                         net (fo=3, routed)           0.078     1.707    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_sGEnqPtr1_reg[3]
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/D
    SLICE_X40Y113        FDCE (Hold_fdce_C_D)        -0.047     1.660    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/C
                         clock pessimism             -0.297     1.540    
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform:           { 0 4 }
Sources:            { gmii_rx_clk }

Check Type         Cell Pin    Required  Actual  Slack  Location       Netlist Pin
Min Period         BUFR/I      2.221     8.000   5.779  BUFR_X0Y9      ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y113  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y113  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y113  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y113  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[4]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y118  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[20]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y118  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[22]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y118  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[24]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X40Y118  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[25]/C
Min Period         FDCE/C      0.750     8.000   7.250  SLICE_X38Y117  ftop/gbe/qbgmac/gmac/rxRS_rxPipe_reg[27]/C
High  Pulse Width  RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK
Low  Pulse Width   RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK
High  Pulse Width  RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
Low  Pulse Width   RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
High  Pulse Width  RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB/CLK
Low  Pulse Width   RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB/CLK
High  Pulse Width  RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
Low  Pulse Width   RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
High  Pulse Width  RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC/CLK
Low  Pulse Width   RAMD32/CLK  0.910     3.979   3.069  SLICE_X42Y115  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC/CLK


---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :          218  Failing Endpoints,  Worst Slack       -0.752ns,  Total Violation      -52.487ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.752ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.550ns  (logic 0.689ns (12.414%)  route 4.861ns (87.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.295    10.566    ftop/cp/I1
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[10]/R
    SLICE_X95Y123        FDRE (Setup_fdre_C_R)        0.367    10.933    ftop/cp/readCntReg_reg[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.473     9.962    ftop/cp/sys0_clk$O
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[10]/C
                         clock pessimism              0.253    10.216    
                         clock uncertainty           -0.035    10.180    
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.752ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.550ns  (logic 0.689ns (12.414%)  route 4.861ns (87.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.295    10.566    ftop/cp/I1
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[11]/R
    SLICE_X95Y123        FDRE (Setup_fdre_C_R)        0.367    10.933    ftop/cp/readCntReg_reg[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.473     9.962    ftop/cp/sys0_clk$O
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[11]/C
                         clock pessimism              0.253    10.216    
                         clock uncertainty           -0.035    10.180    
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.752ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.550ns  (logic 0.689ns (12.414%)  route 4.861ns (87.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.295    10.566    ftop/cp/I1
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[8]/R
    SLICE_X95Y123        FDRE (Setup_fdre_C_R)        0.367    10.933    ftop/cp/readCntReg_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.473     9.962    ftop/cp/sys0_clk$O
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[8]/C
                         clock pessimism              0.253    10.216    
                         clock uncertainty           -0.035    10.180    
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.752ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.550ns  (logic 0.689ns (12.414%)  route 4.861ns (87.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.295    10.566    ftop/cp/I1
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[9]/R
    SLICE_X95Y123        FDRE (Setup_fdre_C_R)        0.367    10.933    ftop/cp/readCntReg_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.473     9.962    ftop/cp/sys0_clk$O
    SLICE_X95Y123                                                     r  ftop/cp/readCntReg_reg[9]/C
                         clock pessimism              0.253    10.216    
                         clock uncertainty           -0.035    10.180    
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.746ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.541ns  (logic 0.689ns (12.434%)  route 4.852ns (87.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.287    10.557    ftop/cp/I1
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[12]/R
    SLICE_X95Y124        FDRE (Setup_fdre_C_R)        0.367    10.924    ftop/cp/readCntReg_reg[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.471     9.960    ftop/cp/sys0_clk$O
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[12]/C
                         clock pessimism              0.253    10.214    
                         clock uncertainty           -0.035    10.178    
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.541ns  (logic 0.689ns (12.434%)  route 4.852ns (87.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.287    10.557    ftop/cp/I1
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[13]/R
    SLICE_X95Y124        FDRE (Setup_fdre_C_R)        0.367    10.924    ftop/cp/readCntReg_reg[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.471     9.960    ftop/cp/sys0_clk$O
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[13]/C
                         clock pessimism              0.253    10.214    
                         clock uncertainty           -0.035    10.178    
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.541ns  (logic 0.689ns (12.434%)  route 4.852ns (87.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.287    10.557    ftop/cp/I1
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[14]/R
    SLICE_X95Y124        FDRE (Setup_fdre_C_R)        0.367    10.924    ftop/cp/readCntReg_reg[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.471     9.960    ftop/cp/sys0_clk$O
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[14]/C
                         clock pessimism              0.253    10.214    
                         clock uncertainty           -0.035    10.178    
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.541ns  (logic 0.689ns (12.434%)  route 4.852ns (87.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.287    10.557    ftop/cp/I1
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[15]/R
    SLICE_X95Y124        FDRE (Setup_fdre_C_R)        0.367    10.924    ftop/cp/readCntReg_reg[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.471     9.960    ftop/cp/sys0_clk$O
    SLICE_X95Y124                                                     r  ftop/cp/readCntReg_reg[15]/C
                         clock pessimism              0.253    10.214    
                         clock uncertainty           -0.035    10.178    
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.736ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.535ns  (logic 0.689ns (12.447%)  route 4.846ns (87.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.281    10.551    ftop/cp/I1
    SLICE_X95Y121                                                     r  ftop/cp/readCntReg_reg[1]/R
    SLICE_X95Y121        FDRE (Setup_fdre_C_R)        0.367    10.918    ftop/cp/readCntReg_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.475     9.964    ftop/cp/sys0_clk$O
    SLICE_X95Y121                                                     r  ftop/cp/readCntReg_reg[1]/C
                         clock pessimism              0.253    10.218    
                         clock uncertainty           -0.035    10.182    
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.736ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/readCntReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.535ns  (logic 0.689ns (12.447%)  route 4.846ns (87.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 r  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         4.281    10.551    ftop/cp/I1
    SLICE_X95Y121                                                     r  ftop/cp/readCntReg_reg[2]/R
    SLICE_X95Y121        FDRE (Setup_fdre_C_R)        0.367    10.918    ftop/cp/readCntReg_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.475     9.964    ftop/cp/sys0_clk$O
    SLICE_X95Y121                                                     r  ftop/cp/readCntReg_reg[2]/C
                         clock pessimism              0.253    10.218    
                         clock uncertainty           -0.035    10.182    
  -------------------------------------------------------------------
                         required time                         10.182    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns
  Source:                 ftop/lcdWrk/r24_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/lcdWrk/lcd_ctrl/line2_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.259ns  (logic 0.068ns (26.229%)  route 0.191ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.590     2.087    ftop/lcdWrk/sys0_clk$O
    SLICE_X79Y106                                                     r  ftop/lcdWrk/r24_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDRE (Prop_fdre_C_Q)         0.100     2.187 r  ftop/lcdWrk/r24_reg[9]/Q
                         net (fo=1, routed)           0.191     2.379    ftop/lcdWrk/lcd_ctrl/I7[9]
    SLICE_X85Y104                                                     r  ftop/lcdWrk/lcd_ctrl/setLine2_text0_inferredi_1887_3014/I0
    SLICE_X85Y104        LUT2 (Prop_lut2_I0_O)        0.028     2.407 r  ftop/lcdWrk/lcd_ctrl/setLine2_text0_inferredi_1887_3014/O
                         net (fo=1, routed)           0.000     2.407    ftop/lcdWrk/lcd_ctrl/setLine2_text[81]
    SLICE_X85Y104                                                     r  ftop/lcdWrk/lcd_ctrl/line2_reg[81]/D
    SLICE_X85Y104        FDCE (Hold_fdce_C_D)        -0.060     2.347    ftop/lcdWrk/lcd_ctrl/line2_reg[81]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.816     2.470    ftop/lcdWrk/lcd_ctrl/sys0_clk$O
    SLICE_X85Y104                                                     r  ftop/lcdWrk/lcd_ctrl/line2_reg[81]/C
                         clock pessimism             -0.184     2.285    
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns
  Source:                 ftop/cp/td_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.089ns  (logic -0.031ns (-34.643%)  route 0.120ns (134.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.592     2.089    ftop/cp/sys0_clk$O
    SLICE_X88Y131                                                     r  ftop/cp/td_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y131        FDCE (Prop_fdce_C_Q)         0.100     2.189 r  ftop/cp/td_reg[10]/Q
                         net (fo=2, routed)           0.120     2.310    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/DIA0
    SLICE_X86Y132                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMA/I
    SLICE_X86Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                     -0.131     2.179    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.808     2.462    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/WCLK
    SLICE_X86Y132                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMA/CLK
                         clock pessimism             -0.344     2.117    
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns
  Source:                 ftop/cp/adminResp2F/D_OUT_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/adminRespF/D_OUT_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.252ns  (logic 0.067ns (26.609%)  route 0.185ns (73.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.588     2.085    ftop/cp/adminResp2F/sys0_clk$O
    SLICE_X83Y131                                                     r  ftop/cp/adminResp2F/D_OUT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDCE (Prop_fdce_C_Q)         0.100     2.185 r  ftop/cp/adminResp2F/D_OUT_reg[22]/Q
                         net (fo=1, routed)           0.185     2.370    ftop/cp/adminResp1F/I8[22]
    SLICE_X77Y130                                                     r  ftop/cp/adminResp1F/i_3557_724/I4
    SLICE_X77Y130        LUT6 (Prop_lut6_I4_O)        0.028     2.398 r  ftop/cp/adminResp1F/i_3557_724/O
                         net (fo=1, routed)           0.000     2.398    ftop/cp/adminRespF/I46[22]
    SLICE_X77Y130                                                     r  ftop/cp/adminRespF/D_OUT_reg[22]/D
    SLICE_X77Y130        FDCE (Hold_fdce_C_D)        -0.061     2.337    ftop/cp/adminRespF/D_OUT_reg[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.801     2.455    ftop/cp/adminRespF/sys0_clk$O
    SLICE_X77Y130                                                     r  ftop/cp/adminRespF/D_OUT_reg[22]/C
                         clock pessimism             -0.184     2.270    
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns
  Source:                 ftop/cp/adminResp2F/D_OUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/adminRespF/D_OUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.250ns  (logic 0.041ns (16.375%)  route 0.209ns (83.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.584     2.081    ftop/cp/adminResp2F/sys0_clk$O
    SLICE_X84Y124                                                     r  ftop/cp/adminResp2F/D_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        FDCE (Prop_fdce_C_Q)         0.100     2.181 r  ftop/cp/adminResp2F/D_OUT_reg[1]/Q
                         net (fo=1, routed)           0.209     2.391    ftop/cp/adminResp1F/I8[1]
    SLICE_X78Y126                                                     r  ftop/cp/adminResp1F/i_3557_703/I4
    SLICE_X78Y126        LUT6 (Prop_lut6_I4_O)        0.028     2.419 r  ftop/cp/adminResp1F/i_3557_703/O
                         net (fo=1, routed)           0.000     2.419    ftop/cp/adminRespF/I46[1]
    SLICE_X78Y126                                                     r  ftop/cp/adminRespF/D_OUT_reg[1]/D
    SLICE_X78Y126        FDCE (Hold_fdce_C_D)        -0.087     2.332    ftop/cp/adminRespF/D_OUT_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.795     2.449    ftop/cp/adminRespF/sys0_clk$O
    SLICE_X78Y126                                                     r  ftop/cp/adminRespF/D_OUT_reg[1]/C
                         clock pessimism             -0.184     2.264    
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns
  Source:                 ftop/cp/adminResp1F/D_OUT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/adminRespF/D_OUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.258ns  (logic 0.067ns (25.960%)  route 0.191ns (74.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/adminResp1F/sys0_clk$O
    SLICE_X81Y129                                                     r  ftop/cp/adminResp1F/D_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/adminResp1F/D_OUT_reg[7]/Q
                         net (fo=1, routed)           0.191     2.375    ftop/cp/adminResp1F/D_OUT[7]
    SLICE_X73Y129                                                     r  ftop/cp/adminResp1F/i_3557_709/I0
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.028     2.403 r  ftop/cp/adminResp1F/i_3557_709/O
                         net (fo=1, routed)           0.000     2.403    ftop/cp/adminRespF/I46[7]
    SLICE_X73Y129                                                     r  ftop/cp/adminRespF/D_OUT_reg[7]/D
    SLICE_X73Y129        FDCE (Hold_fdce_C_D)        -0.061     2.342    ftop/cp/adminRespF/D_OUT_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.801     2.455    ftop/cp/adminRespF/sys0_clk$O
    SLICE_X73Y129                                                     r  ftop/cp/adminRespF/D_OUT_reg[7]/C
                         clock pessimism             -0.184     2.270    
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns
  Source:                 ftop/cp/td_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.083ns  (logic -0.029ns (-34.821%)  route 0.112ns (134.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.593     2.090    ftop/cp/sys0_clk$O
    SLICE_X87Y134                                                     r  ftop/cp/td_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDCE (Prop_fdce_C_Q)         0.100     2.190 r  ftop/cp/td_reg[20]/Q
                         net (fo=2, routed)           0.112     2.303    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_48_53/DIC0
    SLICE_X86Y134                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_48_53/RAMC/I
    SLICE_X86Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                     -0.129     2.174    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_48_53/RAMC
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.810     2.464    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_48_53/WCLK
    SLICE_X86Y134                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_48_53/RAMC/CLK
                         clock pessimism             -0.362     2.101    
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns
  Source:                 ftop/cp/td_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.089ns  (logic 0.023ns (25.831%)  route 0.066ns (74.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.591     2.088    ftop/cp/sys0_clk$O
    SLICE_X87Y132                                                     r  ftop/cp/td_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y132        FDCE (Prop_fdce_C_Q)         0.091     2.179 r  ftop/cp/td_reg[15]/Q
                         net (fo=2, routed)           0.066     2.245    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/DIC1
    SLICE_X86Y132                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMC_D1/I
    SLICE_X86Y132        RAMD32 (Hold_ramd32_CLK_I)
                                                     -0.068     2.177    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMC_D1
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.808     2.462    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/WCLK
    SLICE_X86Y132                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_42_47/RAMC_D1/CLK
                         clock pessimism             -0.362     2.099    
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns
  Source:                 ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.095ns  (logic -0.197ns (-206.472%)  route 0.292ns (306.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.591     2.088    ftop/cp/timeServ_setRefF/sys0_clk$O
    SLICE_X80Y135                                                     r  ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDCE (Prop_fdce_C_Q)         0.100     2.188 r  ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.292     2.481    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X82Y135                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA/WADR0
    SLICE_X82Y135        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                     -0.297     2.184    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.809     2.463    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X82Y135                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA/CLK
                         clock pessimism             -0.361     2.101    
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns
  Source:                 ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.095ns  (logic -0.197ns (-206.472%)  route 0.292ns (306.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.591     2.088    ftop/cp/timeServ_setRefF/sys0_clk$O
    SLICE_X80Y135                                                     r  ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDCE (Prop_fdce_C_Q)         0.100     2.188 r  ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.292     2.481    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X82Y135                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/WADR0
    SLICE_X82Y135        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                     -0.297     2.184    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.809     2.463    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X82Y135                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMA_D1/CLK
                         clock pessimism             -0.361     2.101    
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns
  Source:                 ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.095ns  (logic -0.197ns (-206.472%)  route 0.292ns (306.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.591     2.088    ftop/cp/timeServ_setRefF/sys0_clk$O
    SLICE_X80Y135                                                     r  ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDCE (Prop_fdce_C_Q)         0.100     2.188 r  ftop/cp/timeServ_setRefF/sGEnqPtr_reg[0]/Q
                         net (fo=88, routed)          0.292     2.481    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/ADDRD0
    SLICE_X82Y135                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMB/WADR0
    SLICE_X82Y135        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                     -0.297     2.184    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.809     2.463    ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/WCLK
    SLICE_X82Y135                                                     r  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_24_29/RAMB/CLK
                         clock pessimism             -0.361     2.101    
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys0_clkp
Waveform:           { 0 2.5 }
Sources:            { sys0_clkp }

Check Type         Cell Pin            Required  Actual  Slack  Location       Netlist Pin
Min Period         RAMB36E1/CLKARDCLK  2.183     5.000   2.817  RAMB36_X2Y26   ftop/cp/rom_memory/RAM_reg/CLKARDCLK
Min Period         BUFG/I              1.600     5.000   3.400  BUFGCTRL_X0Y0  i_3557_65/I
Min Period         FDRE/C              0.750     5.000   4.250  SLICE_X79Y130  ftop/cp/cpControl_reg[19]/C
Min Period         FDRE/C              0.750     5.000   4.250  SLICE_X76Y128  ftop/cp/cpControl_reg[25]/C
Min Period         FDRE/C              0.750     5.000   4.250  SLICE_X81Y128  ftop/cp/cpControl_reg[26]/C
Min Period         FDRE/C              0.750     5.000   4.250  SLICE_X79Y130  ftop/cp/cpControl_reg[28]/C
Min Period         FDRE/C              0.750     5.000   4.250  SLICE_X79Y130  ftop/cp/cpControl_reg[29]/C
Min Period         FDRE/C              0.750     5.000   4.250  SLICE_X81Y128  ftop/cp/cpControl_reg[31]/C
Min Period         FDCE/C              0.750     5.000   4.250  SLICE_X59Y124  ftop/cp/cpReqF/data1_reg_reg[21]/C
Min Period         FDCE/C              0.750     5.000   4.250  SLICE_X59Y124  ftop/cp/cpReqF/data1_reg_reg[22]/C
High  Pulse Width  RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMA/CLK
Low  Pulse Width   RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMA/CLK
High  Pulse Width  RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMA_D1/CLK
Low  Pulse Width   RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMA_D1/CLK
High  Pulse Width  RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMB/CLK
Low  Pulse Width   RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMB/CLK
High  Pulse Width  RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMB_D1/CLK
Low  Pulse Width   RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMB_D1/CLK
High  Pulse Width  RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMC/CLK
Low  Pulse Width   RAMD32/CLK          0.910     2.479   1.569  SLICE_X90Y134  ftop/cp/timeServ_setRefF/fifoMem_reg_0_1_18_23/RAMC/CLK


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.612ns  (logic 1.019ns (22.093%)  route 3.593ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.740     3.736    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859     4.595 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA/O
                         net (fo=1, routed)           3.593     8.188    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[6]
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/D
    SLICE_X43Y116        FDCE (Setup_fdce_C_D)        0.160     8.348    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/C
                         clock pessimism              0.000    12.422    
                         clock uncertainty           -0.035    12.387    
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.505ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.148ns  (logic 1.004ns (24.206%)  route 3.144ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866     4.601 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           3.144     7.745    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[2]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]/D
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)        0.138     7.883    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.536    12.423    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]/C
                         clock pessimism              0.000    12.423    
                         clock uncertainty           -0.035    12.388    
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.570ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.085ns  (logic 0.376ns (9.205%)  route 3.709ns (90.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.246     3.981 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/Q
                         net (fo=18, routed)          3.709     7.690    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_sGEnqPtr_reg[2]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/D
    SLICE_X40Y115        FDCE (Setup_fdce_C_D)        0.130     7.820    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.538    12.425    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/C
                         clock pessimism              0.000    12.425    
                         clock uncertainty           -0.035    12.390    
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.631ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.021ns  (logic 0.868ns (21.588%)  route 3.153ns (78.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.740     3.736    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838     4.574 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/O
                         net (fo=1, routed)           3.153     7.727    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[7]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/D
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)        0.030     7.757    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.536    12.423    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/C
                         clock pessimism              0.000    12.423    
                         clock uncertainty           -0.035    12.388    
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.643ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.011ns  (logic 0.371ns (9.249%)  route 3.640ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.246     3.981 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/Q
                         net (fo=18, routed)          3.640     7.621    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_sGEnqPtr_reg[1]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/D
    SLICE_X40Y115        FDCE (Setup_fdce_C_D)        0.125     7.746    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.538    12.425    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/C
                         clock pessimism              0.000    12.425    
                         clock uncertainty           -0.035    12.390    
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.661ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.993ns  (logic 0.366ns (9.167%)  route 3.627ns (90.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.246     3.981 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/Q
                         net (fo=2, routed)           3.627     7.608    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_sGEnqPtr_reg[3]
    SLICE_X42Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]/D
    SLICE_X42Y113        FDCE (Setup_fdce_C_D)        0.120     7.728    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.537    12.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X42Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]/C
                         clock pessimism              0.000    12.424    
                         clock uncertainty           -0.035    12.389    
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.664ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.989ns  (logic 0.566ns (14.190%)  route 3.423ns (85.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.703     5.706    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.053     5.759 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.720     7.479    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]/CE
    SLICE_X43Y116        FDCE (Setup_fdce_C_CE)       0.244     7.723    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]/C
                         clock pessimism              0.000    12.422    
                         clock uncertainty           -0.035    12.387    
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.989ns  (logic 0.566ns (14.190%)  route 3.423ns (85.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.703     5.706    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.053     5.759 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.720     7.479    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/CE
    SLICE_X43Y116        FDCE (Setup_fdce_C_CE)       0.244     7.723    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[6]/C
                         clock pessimism              0.000    12.422    
                         clock uncertainty           -0.035    12.387    
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.691ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.961ns  (logic 1.008ns (25.451%)  route 2.953ns (74.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859     4.594 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/O
                         net (fo=1, routed)           2.953     7.547    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[0]
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]/D
    SLICE_X43Y116        FDCE (Setup_fdce_C_D)        0.149     7.696    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.535    12.422    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y116                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[0]/C
                         clock pessimism              0.000    12.422    
                         clock uncertainty           -0.035    12.387    
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.734ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.919ns  (logic 0.869ns (22.174%)  route 3.050ns (77.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.851     4.586 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           3.050     7.636    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[3]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/D
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)        0.018     7.654    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.536    12.423    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/C
                         clock pessimism              0.000    12.423    
                         clock uncertainty           -0.035    12.388    
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  4.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        2.968ns  (logic 0.602ns (20.286%)  route 2.366ns (79.714%))
  Logic Levels:           0  
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.686     4.120 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           2.366     6.486    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[4]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/D
    SLICE_X43Y115        FDCE (Hold_fdce_C_D)        -0.084     6.402    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.402    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.734ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.012ns  (logic 0.498ns (16.533%)  route 2.514ns (83.467%))
  Logic Levels:           0  
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.672     4.106 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/O
                         net (fo=1, routed)           2.514     6.620    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_out_0[1]
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/D
    SLICE_X43Y115        FDCE (Hold_fdce_C_D)        -0.174     6.446    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[1]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[2]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[3]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[4]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[5]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[7]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[8]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.032ns  (logic 0.250ns (8.245%)  route 2.782ns (91.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.677ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.449     5.099    ftop/gbe/qbgmac/gmac/rxRS_rxF/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/I5
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.042     5.141 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/i_3557_4021/O
                         net (fo=10, routed)          1.333     6.474    ftop/gbe/qbgmac/gmac/rxRS_rxF/n_3557_4021
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[9]/CE
    SLICE_X43Y115        FDCE (Hold_fdce_C_CE)       -0.008     6.466    ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     5.677    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dDoutReg_reg[9]/C
                         clock pessimism              0.000     5.677    
                         clock uncertainty            0.035     5.712    
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.466    
  -------------------------------------------------------------------
                         slack                                  0.754    





---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  GMII_GTX_CLK

Setup :           89  Failing Endpoints,  Worst Slack       -1.958ns,  Total Violation     -148.423ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.958ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.978ns  (logic 0.566ns (28.621%)  route 1.412ns (71.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.544    22.116    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[16]/CE
    SLICE_X23Y136        FDCE (Setup_fdce_C_CE)       0.244    22.360    ftop/gbe/qbgmac/txF/dDoutReg_reg[16]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.550    20.437    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[16]/C
                         clock pessimism              0.000    20.437    
                         clock uncertainty           -0.035    20.402    
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -22.360    
  -------------------------------------------------------------------
                         slack                                 -1.958    

Slack (VIOLATED) :        -1.958ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.978ns  (logic 0.566ns (28.621%)  route 1.412ns (71.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.544    22.116    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[24]/CE
    SLICE_X23Y136        FDCE (Setup_fdce_C_CE)       0.244    22.360    ftop/gbe/qbgmac/txF/dDoutReg_reg[24]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.550    20.437    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[24]/C
                         clock pessimism              0.000    20.437    
                         clock uncertainty           -0.035    20.402    
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -22.360    
  -------------------------------------------------------------------
                         slack                                 -1.958    

Slack (VIOLATED) :        -1.958ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.978ns  (logic 0.566ns (28.621%)  route 1.412ns (71.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.544    22.116    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[25]/CE
    SLICE_X23Y136        FDCE (Setup_fdce_C_CE)       0.244    22.360    ftop/gbe/qbgmac/txF/dDoutReg_reg[25]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.550    20.437    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[25]/C
                         clock pessimism              0.000    20.437    
                         clock uncertainty           -0.035    20.402    
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -22.360    
  -------------------------------------------------------------------
                         slack                                 -1.958    

Slack (VIOLATED) :        -1.958ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.978ns  (logic 0.566ns (28.621%)  route 1.412ns (71.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.544    22.116    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[26]/CE
    SLICE_X23Y136        FDCE (Setup_fdce_C_CE)       0.244    22.360    ftop/gbe/qbgmac/txF/dDoutReg_reg[26]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.550    20.437    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[26]/C
                         clock pessimism              0.000    20.437    
                         clock uncertainty           -0.035    20.402    
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -22.360    
  -------------------------------------------------------------------
                         slack                                 -1.958    

Slack (VIOLATED) :        -1.958ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.978ns  (logic 0.566ns (28.621%)  route 1.412ns (71.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.544    22.116    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[39]/CE
    SLICE_X23Y136        FDCE (Setup_fdce_C_CE)       0.244    22.360    ftop/gbe/qbgmac/txF/dDoutReg_reg[39]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.550    20.437    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[39]/C
                         clock pessimism              0.000    20.437    
                         clock uncertainty           -0.035    20.402    
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -22.360    
  -------------------------------------------------------------------
                         slack                                 -1.958    

Slack (VIOLATED) :        -1.946ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[32]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.967ns  (logic 0.566ns (28.781%)  route 1.401ns (71.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.533    22.105    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X21Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[32]/CE
    SLICE_X21Y135        FDCE (Setup_fdce_C_CE)       0.244    22.349    ftop/gbe/qbgmac/txF/dDoutReg_reg[32]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.551    20.438    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[32]/C
                         clock pessimism              0.000    20.438    
                         clock uncertainty           -0.035    20.403    
  -------------------------------------------------------------------
                         required time                         20.403    
                         arrival time                         -22.349    
  -------------------------------------------------------------------
                         slack                                 -1.946    

Slack (VIOLATED) :        -1.929ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.946ns  (logic 0.566ns (29.086%)  route 1.380ns (70.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.513    22.085    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[18]/CE
    SLICE_X23Y133        FDCE (Setup_fdce_C_CE)       0.244    22.329    ftop/gbe/qbgmac/txF/dDoutReg_reg[18]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.548    20.435    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[18]/C
                         clock pessimism              0.000    20.435    
                         clock uncertainty           -0.035    20.400    
  -------------------------------------------------------------------
                         required time                         20.400    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (VIOLATED) :        -1.929ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[35]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.946ns  (logic 0.566ns (29.086%)  route 1.380ns (70.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.513    22.085    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[35]/CE
    SLICE_X23Y133        FDCE (Setup_fdce_C_CE)       0.244    22.329    ftop/gbe/qbgmac/txF/dDoutReg_reg[35]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.548    20.435    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[35]/C
                         clock pessimism              0.000    20.435    
                         clock uncertainty           -0.035    20.400    
  -------------------------------------------------------------------
                         required time                         20.400    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (VIOLATED) :        -1.929ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.946ns  (logic 0.566ns (29.086%)  route 1.380ns (70.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.513    22.085    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[5]/CE
    SLICE_X23Y133        FDCE (Setup_fdce_C_CE)       0.244    22.329    ftop/gbe/qbgmac/txF/dDoutReg_reg[5]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.548    20.435    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[5]/C
                         clock pessimism              0.000    20.435    
                         clock uncertainty           -0.035    20.400    
  -------------------------------------------------------------------
                         required time                         20.400    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 -1.929    

Slack (VIOLATED) :        -1.929ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.946ns  (logic 0.566ns (29.086%)  route 1.380ns (70.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.867    21.519    ftop/gbe/qbgmac/txF/I3[0]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/i_3557_3985/I5
    SLICE_X23Y133        LUT6 (Prop_lut6_I5_O)        0.053    21.572 r  ftop/gbe/qbgmac/txF/i_3557_3985/O
                         net (fo=40, routed)          0.513    22.085    ftop/gbe/qbgmac/txF/n_3557_3985
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[7]/CE
    SLICE_X23Y133        FDCE (Setup_fdce_C_CE)       0.244    22.329    ftop/gbe/qbgmac/txF/dDoutReg_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.548    20.435    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[7]/C
                         clock pessimism              0.000    20.435    
                         clock uncertainty           -0.035    20.400    
  -------------------------------------------------------------------
                         required time                         20.400    
                         arrival time                         -22.329    
  -------------------------------------------------------------------
                         slack                                 -1.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.749ns  (logic 0.630ns (84.074%)  route 0.119ns (15.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.547     5.036    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X22Y134                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.695     5.731 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.119     5.851    ftop/gbe/qbgmac/txF/p_0_out__2[8]
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[8]/D
    SLICE_X23Y134        FDCE (Hold_fdce_C_D)        -0.065     5.786    ftop/gbe/qbgmac/txF/dDoutReg_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.659     5.688    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[8]/C
                         clock pessimism              0.000     5.688    
                         clock uncertainty            0.035     5.723    
  -------------------------------------------------------------------
                         required time                         -5.723    
                         arrival time                           5.786    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.281ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.968ns  (logic 0.607ns (62.704%)  route 0.361ns (37.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.547     5.036    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X22Y134                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.689     5.725 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_6_11/RAMA/O
                         net (fo=1, routed)           0.361     6.086    ftop/gbe/qbgmac/txF/p_0_out__2[6]
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[6]/D
    SLICE_X23Y134        FDCE (Hold_fdce_C_D)        -0.082     6.004    ftop/gbe/qbgmac/txF/dDoutReg_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.659     5.688    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[6]/C
                         clock pessimism              0.000     5.688    
                         clock uncertainty            0.035     5.723    
  -------------------------------------------------------------------
                         required time                         -5.723    
                         arrival time                           6.004    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.982ns  (logic 0.607ns (61.802%)  route 0.375ns (38.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.689ns
    Source Clock Delay      (SCD):    5.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.549     5.038    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_12_17/WCLK
    SLICE_X22Y137                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y137        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.689     5.727 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_12_17/RAMA/O
                         net (fo=1, routed)           0.375     6.103    ftop/gbe/qbgmac/txF/p_0_out__2[12]
    SLICE_X23Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[12]/D
    SLICE_X23Y135        FDCE (Hold_fdce_C_D)        -0.082     6.021    ftop/gbe/qbgmac/txF/dDoutReg_reg[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.660     5.689    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[12]/C
                         clock pessimism              0.000     5.689    
                         clock uncertainty            0.035     5.724    
  -------------------------------------------------------------------
                         required time                         -5.724    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.312ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.998ns  (logic 0.503ns (50.382%)  route 0.495ns (49.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.548     5.037    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X22Y136                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.677     5.714 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.495     6.210    ftop/gbe/qbgmac/txF/p_0_out__2[29]
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[29]/D
    SLICE_X23Y134        FDCE (Hold_fdce_C_D)        -0.174     6.036    ftop/gbe/qbgmac/txF/dDoutReg_reg[29]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.659     5.688    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[29]/C
                         clock pessimism              0.000     5.688    
                         clock uncertainty            0.035     5.723    
  -------------------------------------------------------------------
                         required time                         -5.723    
                         arrival time                           6.036    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.999ns  (logic 0.630ns (63.055%)  route 0.369ns (36.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.689ns
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.550     5.039    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X22Y138                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y138        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.695     5.734 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/RAMB/O
                         net (fo=1, routed)           0.369     6.104    ftop/gbe/qbgmac/txF/p_0_out__2[38]
    SLICE_X23Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[38]/D
    SLICE_X23Y135        FDCE (Hold_fdce_C_D)        -0.065     6.039    ftop/gbe/qbgmac/txF/dDoutReg_reg[38]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.660     5.689    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[38]/C
                         clock pessimism              0.000     5.689    
                         clock uncertainty            0.035     5.724    
  -------------------------------------------------------------------
                         required time                         -5.724    
                         arrival time                           6.039    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.006ns  (logic 0.619ns (61.533%)  route 0.387ns (38.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.546     5.035    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/WCLK
    SLICE_X22Y133                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.689     5.724 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_18_23/RAMA/O
                         net (fo=1, routed)           0.387     6.111    ftop/gbe/qbgmac/txF/p_0_out__2[18]
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[18]/D
    SLICE_X23Y133        FDCE (Hold_fdce_C_D)        -0.070     6.041    ftop/gbe/qbgmac/txF/dDoutReg_reg[18]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y133                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[18]/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.041    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.007ns  (logic 0.618ns (61.365%)  route 0.389ns (38.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.548     5.037    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X22Y136                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.686     5.723 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           0.389     6.113    ftop/gbe/qbgmac/txF/p_0_out__2[28]
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[28]/D
    SLICE_X23Y134        FDCE (Hold_fdce_C_D)        -0.068     6.045    ftop/gbe/qbgmac/txF/dDoutReg_reg[28]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.659     5.688    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[28]/C
                         clock pessimism              0.000     5.688    
                         clock uncertainty            0.035     5.723    
  -------------------------------------------------------------------
                         required time                         -5.723    
                         arrival time                           6.045    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.014ns  (logic 0.630ns (62.105%)  route 0.384ns (37.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.689ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.548     5.037    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X22Y136                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y136        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.695     5.732 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_24_29/RAMB/O
                         net (fo=1, routed)           0.384     6.117    ftop/gbe/qbgmac/txF/p_0_out__2[26]
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[26]/D
    SLICE_X23Y136        FDCE (Hold_fdce_C_D)        -0.065     6.052    ftop/gbe/qbgmac/txF/dDoutReg_reg[26]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.660     5.689    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y136                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[26]/C
                         clock pessimism              0.000     5.689    
                         clock uncertainty            0.035     5.724    
  -------------------------------------------------------------------
                         required time                         -5.724    
                         arrival time                           6.052    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.016ns  (logic 0.621ns (61.096%)  route 0.395ns (38.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.689ns
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.550     5.039    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X22Y138                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y138        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.689     5.728 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_36_39/RAMA/O
                         net (fo=1, routed)           0.395     6.124    ftop/gbe/qbgmac/txF/p_0_out__2[36]
    SLICE_X23Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[36]/D
    SLICE_X23Y135        FDCE (Hold_fdce_C_D)        -0.068     6.056    ftop/gbe/qbgmac/txF/dDoutReg_reg[36]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.660     5.689    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y135                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[36]/C
                         clock pessimism              0.000     5.689    
                         clock uncertainty            0.035     5.724    
  -------------------------------------------------------------------
                         required time                         -5.724    
                         arrival time                           6.056    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns
  Source:                 ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dDoutReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_GTX_CLK
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.017ns  (logic 0.621ns (61.036%)  route 0.396ns (38.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.688ns
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.548     5.037    ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X22Y135                                                     r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.689     5.726 r  ftop/gbe/qbgmac/txF/fifoMem_reg_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.396     6.123    ftop/gbe/qbgmac/txF/p_0_out__2[0]
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[0]/D
    SLICE_X23Y134        FDCE (Hold_fdce_C_D)        -0.068     6.055    ftop/gbe/qbgmac/txF/dDoutReg_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.659     5.688    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X23Y134                                                     r  ftop/gbe/qbgmac/txF/dDoutReg_reg[0]/C
                         clock pessimism              0.000     5.688    
                         clock uncertainty            0.035     5.723    
  -------------------------------------------------------------------
                         required time                         -5.723    
                         arrival time                           6.055    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.149ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        1.572ns  (logic 0.417ns (26.531%)  route 1.155ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/Q
                         net (fo=4, routed)           1.155     7.116    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[3]
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/D
    SLICE_X40Y114        FDCE (Setup_fdce_C_D)        0.135     7.251    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/C
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.035    11.400    
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.268ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        1.453ns  (logic 0.431ns (29.670%)  route 1.022ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/Q
                         net (fo=14, routed)          1.022     6.983    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[1]
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/D
    SLICE_X40Y114        FDCE (Setup_fdce_C_D)        0.149     7.132    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/C
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.035    11.400    
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.308ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        1.413ns  (logic 0.414ns (29.309%)  route 0.999ns (70.691%))
  Logic Levels:           0  
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/Q
                         net (fo=14, routed)          0.999     6.960    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[0]
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
    SLICE_X39Y114        FDCE (Setup_fdce_C_D)        0.132     7.092    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/C
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.035    11.400    
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.327ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        1.394ns  (logic 0.416ns (29.842%)  route 0.978ns (70.158%))
  Logic Levels:           0  
  Clock Path Skew:        -2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.282     5.961 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/Q
                         net (fo=2, routed)           0.978     6.939    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[2]
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/D
    SLICE_X39Y114        FDCE (Setup_fdce_C_D)        0.134     7.073    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/C
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.035    11.400    
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.495ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        1.226ns  (logic 0.303ns (24.705%)  route 0.923ns (75.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.638     5.667    ftop/gbe/qbgmac/gmac/txRS_txOperateS/sys1_clk$O
    SLICE_X40Y126                                                     r  ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDCE (Prop_fdce_C_Q)         0.269     5.936 r  ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/Q
                         net (fo=2, routed)           0.923     6.860    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/I1
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
    SLICE_X40Y125        FDCE (Setup_fdce_C_D)        0.034     6.894    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.685    11.424    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000    11.424    
                         clock uncertainty           -0.035    11.389    
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  4.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns
  Source:                 ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.482ns  (logic 0.060ns (12.436%)  route 0.422ns (87.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.621     1.629    ftop/gbe/qbgmac/gmac/txRS_txOperateS/sys1_clk$O
    SLICE_X40Y126                                                     r  ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y126        FDCE (Prop_fdce_C_Q)         0.100     1.729 r  ftop/gbe/qbgmac/gmac/txRS_txOperateS/sSyncReg_reg/Q
                         net (fo=2, routed)           0.422     2.152    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/I1
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
    SLICE_X40Y125        FDCE (Hold_fdce_C_D)        -0.040     2.112    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.344     1.826    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.826    
                         clock uncertainty            0.035     1.862    
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.496ns  (logic 0.100ns (20.160%)  route 0.396ns (79.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.629     1.637    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.107     1.744 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/Q
                         net (fo=2, routed)           0.396     2.140    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[2]
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/D
    SLICE_X39Y114        FDCE (Hold_fdce_C_D)        -0.007     2.133    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/C
                         clock pessimism              0.000     1.837    
                         clock uncertainty            0.035     1.873    
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.309ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.545ns  (logic 0.102ns (18.732%)  route 0.443ns (81.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.629     1.637    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.107     1.744 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/Q
                         net (fo=14, routed)          0.443     2.187    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[0]
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
    SLICE_X39Y114        FDCE (Hold_fdce_C_D)        -0.005     2.182    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/C
                         clock pessimism              0.000     1.837    
                         clock uncertainty            0.035     1.873    
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.339ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.575ns  (logic 0.107ns (18.620%)  route 0.468ns (81.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.629     1.637    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.107     1.744 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/Q
                         net (fo=14, routed)          0.468     2.212    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[1]
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/D
    SLICE_X40Y114        FDCE (Hold_fdce_C_D)         0.000     2.212    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/C
                         clock pessimism              0.000     1.837    
                         clock uncertainty            0.035     1.873    
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.393ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.629ns  (logic 0.110ns (17.494%)  route 0.519ns (82.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.629     1.637    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.107     1.744 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/Q
                         net (fo=4, routed)           0.519     2.263    ftop/gbe/qbgmac/gmac/rxRS_rxF/p_0_in[3]
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/D
    SLICE_X40Y114        FDCE (Hold_fdce_C_D)         0.003     2.266    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/C
                         clock pessimism              0.000     1.837    
                         clock uncertainty            0.035     1.873    
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_GTX_CLK
  To Clock:  sys0_clkp

Setup :           48  Failing Endpoints,  Worst Slack       -2.533ns,  Total Violation     -113.910ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.533ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.849ns  (logic 0.998ns (35.036%)  route 1.851ns (64.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.638    29.667    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X46Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855    30.522 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           1.851    32.373    ftop/gbe/qbgmac/rxF/p_0_out__1[4]
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[4]/D
    SLICE_X44Y120        FDCE (Setup_fdce_C_D)        0.143    32.516    ftop/gbe/qbgmac/rxF/dDoutReg_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.529    30.018    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[4]/C
                         clock pessimism              0.000    30.018    
                         clock uncertainty           -0.035    29.983    
  -------------------------------------------------------------------
                         required time                         29.983    
                         arrival time                         -32.516    
  -------------------------------------------------------------------
                         slack                                 -2.533    

Slack (VIOLATED) :        -2.514ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.826ns  (logic 1.004ns (35.527%)  route 1.822ns (64.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.577    29.606    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/WCLK
    SLICE_X50Y116                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866    30.472 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMB/O
                         net (fo=1, routed)           1.822    32.294    ftop/gbe/qbgmac/rxF/p_0_out__1[14]
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[14]/D
    SLICE_X51Y116        FDCE (Setup_fdce_C_D)        0.138    32.432    ftop/gbe/qbgmac/rxF/dDoutReg_reg[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.464    29.953    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[14]/C
                         clock pessimism              0.000    29.953    
                         clock uncertainty           -0.035    29.918    
  -------------------------------------------------------------------
                         required time                         29.918    
                         arrival time                         -32.432    
  -------------------------------------------------------------------
                         slack                                 -2.514    

Slack (VIOLATED) :        -2.480ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.793ns  (logic 0.975ns (34.907%)  route 1.818ns (65.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.577    29.606    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/WCLK
    SLICE_X50Y116                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855    30.461 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMC/O
                         net (fo=1, routed)           1.818    32.279    ftop/gbe/qbgmac/rxF/p_0_out__1[16]
    SLICE_X50Y115                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[16]/D
    SLICE_X50Y115        FDCE (Setup_fdce_C_D)        0.120    32.399    ftop/gbe/qbgmac/rxF/dDoutReg_reg[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.465    29.954    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X50Y115                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[16]/C
                         clock pessimism              0.000    29.954    
                         clock uncertainty           -0.035    29.919    
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                         -32.399    
  -------------------------------------------------------------------
                         slack                                 -2.480    

Slack (VIOLATED) :        -2.472ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.785ns  (logic 1.017ns (36.516%)  route 1.768ns (63.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    5.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.575    29.604    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/WCLK
    SLICE_X52Y118                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866    30.470 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMB/O
                         net (fo=1, routed)           1.768    32.238    ftop/gbe/qbgmac/rxF/p_0_out__1[20]
    SLICE_X53Y118                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[20]/D
    SLICE_X53Y118        FDCE (Setup_fdce_C_D)        0.151    32.389    ftop/gbe/qbgmac/rxF/dDoutReg_reg[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.463    29.952    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X53Y118                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[20]/C
                         clock pessimism              0.000    29.952    
                         clock uncertainty           -0.035    29.917    
  -------------------------------------------------------------------
                         required time                         29.917    
                         arrival time                         -32.389    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.466ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.779ns  (logic 0.862ns (31.014%)  route 1.917ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.576    29.605    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X50Y117                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    30.449 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC_D1/O
                         net (fo=1, routed)           1.917    32.367    ftop/gbe/qbgmac/rxF/p_0_out__1[29]
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[29]/D
    SLICE_X51Y116        FDCE (Setup_fdce_C_D)        0.018    32.385    ftop/gbe/qbgmac/rxF/dDoutReg_reg[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.464    29.953    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[29]/C
                         clock pessimism              0.000    29.953    
                         clock uncertainty           -0.035    29.918    
  -------------------------------------------------------------------
                         required time                         29.918    
                         arrival time                         -32.385    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.455ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.771ns  (logic 1.019ns (36.774%)  route 1.752ns (63.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.638    29.667    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X46Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866    30.533 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           1.752    32.285    ftop/gbe/qbgmac/rxF/p_0_out__1[2]
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[2]/D
    SLICE_X44Y120        FDCE (Setup_fdce_C_D)        0.153    32.438    ftop/gbe/qbgmac/rxF/dDoutReg_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.529    30.018    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[2]/C
                         clock pessimism              0.000    30.018    
                         clock uncertainty           -0.035    29.983    
  -------------------------------------------------------------------
                         required time                         29.983    
                         arrival time                         -32.438    
  -------------------------------------------------------------------
                         slack                                 -2.455    

Slack (VIOLATED) :        -2.450ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.764ns  (logic 0.883ns (31.951%)  route 1.881ns (68.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.569    29.598    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X50Y122                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.851    30.449 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMB_D1/O
                         net (fo=1, routed)           1.881    32.330    ftop/gbe/qbgmac/rxF/p_0_out__1[39]
    SLICE_X51Y122                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[39]/D
    SLICE_X51Y122        FDCE (Setup_fdce_C_D)        0.032    32.362    ftop/gbe/qbgmac/rxF/dDoutReg_reg[39]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.458    29.947    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y122                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[39]/C
                         clock pessimism              0.000    29.947    
                         clock uncertainty           -0.035    29.912    
  -------------------------------------------------------------------
                         required time                         29.912    
                         arrival time                         -32.362    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.447ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.759ns  (logic 0.983ns (35.623%)  route 1.776ns (64.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.576    29.605    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X50Y117                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855    30.460 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           1.776    32.237    ftop/gbe/qbgmac/rxF/p_0_out__1[28]
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]/D
    SLICE_X51Y116        FDCE (Setup_fdce_C_D)        0.128    32.365    ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.464    29.953    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]/C
                         clock pessimism              0.000    29.953    
                         clock uncertainty           -0.035    29.918    
  -------------------------------------------------------------------
                         required time                         29.918    
                         arrival time                         -32.365    
  -------------------------------------------------------------------
                         slack                                 -2.447    

Slack (VIOLATED) :        -2.443ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.759ns  (logic 0.896ns (32.475%)  route 1.863ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    5.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.638    29.667    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X46Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.851    30.518 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.863    32.381    ftop/gbe/qbgmac/rxF/p_0_out__1[3]
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]/D
    SLICE_X44Y120        FDCE (Setup_fdce_C_D)        0.045    32.426    ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.529    30.018    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]/C
                         clock pessimism              0.000    30.018    
                         clock uncertainty           -0.035    29.983    
  -------------------------------------------------------------------
                         required time                         29.983    
                         arrival time                         -32.426    
  -------------------------------------------------------------------
                         slack                                 -2.443    

Slack (VIOLATED) :        -2.442ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.755ns  (logic 0.862ns (31.285%)  route 1.893ns (68.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.577    29.606    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/WCLK
    SLICE_X50Y116                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    30.450 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_12_17/RAMC_D1/O
                         net (fo=1, routed)           1.893    32.343    ftop/gbe/qbgmac/rxF/p_0_out__1[17]
    SLICE_X50Y115                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[17]/D
    SLICE_X50Y115        FDCE (Setup_fdce_C_D)        0.018    32.361    ftop/gbe/qbgmac/rxF/dDoutReg_reg[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.465    29.954    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X50Y115                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[17]/C
                         clock pessimism              0.000    29.954    
                         clock uncertainty           -0.035    29.919    
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                         -32.361    
  -------------------------------------------------------------------
                         slack                                 -2.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.064ns  (logic 0.264ns (24.820%)  route 0.800ns (75.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.590     1.598    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/WCLK
    SLICE_X50Y119                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     1.895 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMB_D1/O
                         net (fo=1, routed)           0.800     2.695    ftop/gbe/qbgmac/rxF/p_0_out__1[33]
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[33]/D
    SLICE_X51Y119        FDCE (Hold_fdce_C_D)        -0.033     2.662    ftop/gbe/qbgmac/rxF/dDoutReg_reg[33]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[33]/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.201ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.097ns  (logic 0.289ns (26.333%)  route 0.808ns (73.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.592     1.600    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X50Y117                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.896 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           0.808     2.705    ftop/gbe/qbgmac/rxF/p_0_out__1[28]
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]/D
    SLICE_X51Y116        FDCE (Hold_fdce_C_D)        -0.007     2.698    ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.808     2.462    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y116                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[28]/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.097ns  (logic 0.388ns (35.367%)  route 0.709ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.590     1.598    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/WCLK
    SLICE_X50Y119                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.385     1.983 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMA/O
                         net (fo=1, routed)           0.709     2.692    ftop/gbe/qbgmac/rxF/p_0_out__1[30]
    SLICE_X52Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[30]/D
    SLICE_X52Y119        FDCE (Hold_fdce_C_D)         0.003     2.695    ftop/gbe/qbgmac/rxF/dDoutReg_reg[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X52Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[30]/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.099ns  (logic 0.259ns (23.565%)  route 0.840ns (76.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.621     1.629    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X46Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     1.926 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.840     2.766    ftop/gbe/qbgmac/rxF/p_0_out__1[3]
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]/D
    SLICE_X44Y120        FDCE (Hold_fdce_C_D)        -0.038     2.728    ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.838     2.492    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X44Y120                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[3]/C
                         clock pessimism              0.000     2.492    
                         clock uncertainty            0.035     2.527    
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.098ns  (logic 0.250ns (22.772%)  route 0.848ns (77.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.591     1.599    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/WCLK
    SLICE_X52Y118                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     1.893 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.848     2.741    ftop/gbe/qbgmac/rxF/p_0_out__1[23]
    SLICE_X53Y118                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[23]/D
    SLICE_X53Y118        FDCE (Hold_fdce_C_D)        -0.044     2.697    ftop/gbe/qbgmac/rxF/dDoutReg_reg[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.806     2.460    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X53Y118                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[23]/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.100ns  (logic 0.297ns (26.991%)  route 0.803ns (73.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.589     1.597    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X50Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301     1.898 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.803     2.702    ftop/gbe/qbgmac/rxF/p_0_out__1[8]
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[8]/D
    SLICE_X51Y119        FDCE (Hold_fdce_C_D)        -0.004     2.698    ftop/gbe/qbgmac/rxF/dDoutReg_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[8]/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.106ns  (logic 0.261ns (23.597%)  route 0.845ns (76.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.590     1.598    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/WCLK
    SLICE_X50Y119                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     1.892 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMC_D1/O
                         net (fo=1, routed)           0.845     2.737    ftop/gbe/qbgmac/rxF/p_0_out__1[35]
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[35]/D
    SLICE_X51Y119        FDCE (Hold_fdce_C_D)        -0.033     2.704    ftop/gbe/qbgmac/rxF/dDoutReg_reg[35]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[35]/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.111ns  (logic 0.303ns (27.285%)  route 0.808ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.587     1.595    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X50Y122                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301     1.896 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMB/O
                         net (fo=1, routed)           0.808     2.704    ftop/gbe/qbgmac/rxF/p_0_out__1[38]
    SLICE_X51Y122                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[38]/D
    SLICE_X51Y122        FDCE (Hold_fdce_C_D)         0.002     2.706    ftop/gbe/qbgmac/rxF/dDoutReg_reg[38]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.802     2.456    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y122                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[38]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.491    
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.115ns  (logic 0.330ns (29.594%)  route 0.785ns (70.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.589     1.597    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X50Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374     1.971 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.785     2.756    ftop/gbe/qbgmac/rxF/p_0_out__1[7]
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[7]/D
    SLICE_X51Y119        FDCE (Hold_fdce_C_D)        -0.044     2.712    ftop/gbe/qbgmac/rxF/dDoutReg_reg[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X51Y119                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[7]/C
                         clock pessimism              0.000     2.459    
                         clock uncertainty            0.035     2.494    
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dDoutReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys0_clkp
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.116ns  (logic 0.289ns (25.908%)  route 0.827ns (74.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.591     1.599    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/WCLK
    SLICE_X52Y118                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.895 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMC/O
                         net (fo=1, routed)           0.827     2.722    ftop/gbe/qbgmac/rxF/p_0_out__1[22]
    SLICE_X53Y118                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[22]/D
    SLICE_X53Y118        FDCE (Hold_fdce_C_D)        -0.007     2.715    ftop/gbe/qbgmac/rxF/dDoutReg_reg[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.806     2.460    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X53Y118                                                     r  ftop/gbe/qbgmac/rxF/dDoutReg_reg[22]/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.747ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.201ns  (logic 0.577ns (13.736%)  route 3.624ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.631     9.612    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y122                                                     f  ftop/gbe/qbgmac/rxF/sDeqPtr_reg[0]/CLR
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)      0.255     9.867    ftop/gbe/qbgmac/rxF/sDeqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.529    12.416    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X43Y122                                                     r  ftop/gbe/qbgmac/rxF/sDeqPtr_reg[0]/C
                         clock pessimism              1.233    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sDeqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.201ns  (logic 0.577ns (13.736%)  route 3.624ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.631     9.612    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y122                                                     f  ftop/gbe/qbgmac/rxF/sDeqPtr_reg[1]/CLR
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)      0.255     9.867    ftop/gbe/qbgmac/rxF/sDeqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.529    12.416    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X43Y122                                                     r  ftop/gbe/qbgmac/rxF/sDeqPtr_reg[1]/C
                         clock pessimism              1.233    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sNotFullReg_reg/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.201ns  (logic 0.577ns (13.736%)  route 3.624ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.631     9.612    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y122                                                     f  ftop/gbe/qbgmac/rxF/sNotFullReg_reg/CLR
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)      0.255     9.867    ftop/gbe/qbgmac/rxF/sNotFullReg_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.529    12.416    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X43Y122                                                     r  ftop/gbe/qbgmac/rxF/sNotFullReg_reg/C
                         clock pessimism              1.233    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sSyncReg1_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.201ns  (logic 0.577ns (13.736%)  route 3.624ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.631     9.612    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y122                                                     f  ftop/gbe/qbgmac/rxF/sSyncReg1_reg[0]/CLR
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)      0.255     9.867    ftop/gbe/qbgmac/rxF/sSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.529    12.416    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X43Y122                                                     r  ftop/gbe/qbgmac/rxF/sSyncReg1_reg[0]/C
                         clock pessimism              1.233    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sSyncReg1_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.201ns  (logic 0.577ns (13.736%)  route 3.624ns (86.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.631     9.612    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y122                                                     f  ftop/gbe/qbgmac/rxF/sSyncReg1_reg[1]/CLR
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)      0.255     9.867    ftop/gbe/qbgmac/rxF/sSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.529    12.416    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X43Y122                                                     r  ftop/gbe/qbgmac/rxF/sSyncReg1_reg[1]/C
                         clock pessimism              1.233    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.757ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[1]/PRE
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.191ns  (logic 0.550ns (13.122%)  route 3.641ns (86.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.649     9.629    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y121                                                     f  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[1]/PRE
    SLICE_X42Y121        FDPE (Recov_fdpe_C_PRE)      0.228     9.857    ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.530    12.417    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X42Y121                                                     r  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[1]/C
                         clock pessimism              1.233    13.650    
                         clock uncertainty           -0.035    13.615    
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.768ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[0]/PRE
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.180ns  (logic 0.539ns (12.894%)  route 3.641ns (87.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.649     9.629    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y121                                                     f  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[0]/PRE
    SLICE_X43Y121        FDPE (Recov_fdpe_C_PRE)      0.217     9.846    ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.530    12.417    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X43Y121                                                     r  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[0]/C
                         clock pessimism              1.233    13.650    
                         clock uncertainty           -0.035    13.615    
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.774ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.174ns  (logic 0.550ns (13.178%)  route 3.624ns (86.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.631     9.612    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y122                                                     f  ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[4]/CLR
    SLICE_X42Y122        FDCE (Recov_fdce_C_CLR)      0.228     9.840    ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.529    12.416    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X42Y122                                                     r  ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[4]/C
                         clock pessimism              1.233    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.793ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.155ns  (logic 0.514ns (12.370%)  route 3.641ns (87.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.649     9.629    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y121                                                     f  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[2]/CLR
    SLICE_X42Y121        FDCE (Recov_fdce_C_CLR)      0.192     9.821    ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.530    12.417    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X42Y121                                                     r  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[2]/C
                         clock pessimism              1.233    13.650    
                         clock uncertainty           -0.035    13.615    
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.810ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.138ns  (logic 0.514ns (12.422%)  route 3.624ns (87.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    1.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.631     9.612    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y122                                                     f  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]/CLR
    SLICE_X42Y122        FDCE (Recov_fdce_C_CLR)      0.192     9.804    ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.529    12.416    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X42Y122                                                     r  ftop/gbe/qbgmac/rxF/sGEnqPtr1_reg[3]/C
                         clock pessimism              1.233    13.649    
                         clock uncertainty           -0.035    13.614    
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  3.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[1]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.268ns  (logic 0.197ns (15.540%)  route 1.071ns (84.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.591     2.827    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y131                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[1]/CLR
    SLICE_X43Y131        FDCE (Remov_fdce_C_CLR)      0.069     2.896    ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[1]/C
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[1]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.268ns  (logic 0.197ns (15.540%)  route 1.071ns (84.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.591     2.827    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y131                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[1]/CLR
    SLICE_X43Y131        FDCE (Remov_fdce_C_CLR)      0.069     2.896    ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[1]/C
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[0]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.268ns  (logic 0.197ns (15.540%)  route 1.071ns (84.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.591     2.827    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y131                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[0]/CLR
    SLICE_X43Y131        FDCE (Remov_fdce_C_CLR)      0.069     2.896    ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[0]/C
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[2]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.268ns  (logic 0.197ns (15.540%)  route 1.071ns (84.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.591     2.827    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y131                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[2]/CLR
    SLICE_X43Y131        FDCE (Remov_fdce_C_CLR)      0.069     2.896    ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.842     2.185    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/sSyncReg1_reg[2]/C
                         clock pessimism             -0.523     1.662    
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.235ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.246ns  (logic 0.178ns (14.289%)  route 1.068ns (85.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.588     2.824    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y123                                                     f  ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[2]/CLR
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)      0.050     2.874    ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.836     2.179    ftop/gbe/qbgmac/rxF/sys1_clk$O
    SLICE_X42Y123                                                     r  ftop/gbe/qbgmac/rxF/sGEnqPtr_reg[2]/C
                         clock pessimism             -0.540     1.639    
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.327ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.362ns  (logic 0.197ns (14.466%)  route 1.165ns (85.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.685     2.921    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y132                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[0]/CLR
    SLICE_X43Y132        FDCE (Remov_fdce_C_CLR)      0.069     2.990    ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.843     2.186    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[0]/C
                         clock pessimism             -0.523     1.663    
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.362ns  (logic 0.197ns (14.466%)  route 1.165ns (85.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.685     2.921    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y132                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[2]/CLR
    SLICE_X43Y132        FDCE (Remov_fdce_C_CLR)      0.069     2.990    ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.843     2.186    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[2]/C
                         clock pessimism             -0.523     1.663    
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[0]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.362ns  (logic 0.197ns (14.466%)  route 1.165ns (85.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.685     2.921    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y132                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[0]/CLR
    SLICE_X43Y132        FDCE (Remov_fdce_C_CLR)      0.069     2.990    ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.843     2.186    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[0]/C
                         clock pessimism             -0.523     1.663    
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[2]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.362ns  (logic 0.197ns (14.466%)  route 1.165ns (85.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.685     2.921    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X43Y132                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[2]/CLR
    SLICE_X43Y132        FDCE (Remov_fdce_C_CLR)      0.069     2.990    ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.843     2.186    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X43Y132                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dSyncReg1_reg[2]/C
                         clock pessimism             -0.523     1.663    
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.332ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.364ns  (logic 0.178ns (13.045%)  route 1.186ns (86.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.707     2.943    ftop/gbe/qbgmac/gmac/txRS_txF/SR[0]
    SLICE_X46Y131                                                     f  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[3]/CLR
    SLICE_X46Y131        FDCE (Remov_fdce_C_CLR)      0.050     2.993    ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.840     2.183    ftop/gbe/qbgmac/gmac/txRS_txF/sys1_clk$O
    SLICE_X46Y131                                                     r  ftop/gbe/qbgmac/gmac/txRS_txF/dEnqPtr_reg[3]/C
                         clock pessimism             -0.523     1.660    
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  1.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  GMII_GTX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.322ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.333ns  (logic 0.577ns (13.317%)  route 3.756ns (86.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.799     7.812    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X43Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[0]/CLR
    SLICE_X43Y114        FDCE (Recov_fdce_C_CLR)      0.255     8.067    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.537    12.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X43Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[0]/C
                         clock pessimism              0.000    12.424    
                         clock uncertainty           -0.035    12.389    
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.488ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.166ns  (logic 0.514ns (12.337%)  route 3.652ns (87.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.695     7.709    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X42Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[2]/CLR
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)      0.192     7.901    ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.537    12.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X42Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[2]/C
                         clock pessimism              0.000    12.424    
                         clock uncertainty           -0.035    12.389    
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.488ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.166ns  (logic 0.514ns (12.337%)  route 3.652ns (87.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.695     7.709    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X42Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]/CLR
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)      0.192     7.901    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.537    12.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X42Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[2]/C
                         clock pessimism              0.000    12.424    
                         clock uncertainty           -0.035    12.389    
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.706ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.950ns  (logic 0.514ns (13.011%)  route 3.436ns (86.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.479     7.493    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[3]/CLR
    SLICE_X38Y113        FDCE (Recov_fdce_C_CLR)      0.192     7.685    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.539    12.426    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[3]/C
                         clock pessimism              0.000    12.426    
                         clock uncertainty           -0.035    12.391    
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.779ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[1]/PRE
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.878ns  (logic 0.550ns (14.183%)  route 3.328ns (85.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.371     7.384    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[1]/PRE
    SLICE_X38Y114        FDPE (Recov_fdpe_C_PRE)      0.228     7.612    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.539    12.426    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[1]/C
                         clock pessimism              0.000    12.426    
                         clock uncertainty           -0.035    12.391    
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.878ns  (logic 0.550ns (14.183%)  route 3.328ns (85.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.371     7.384    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/CLR
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)      0.228     7.612    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.539    12.426    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
                         clock pessimism              0.000    12.426    
                         clock uncertainty           -0.035    12.391    
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.878ns  (logic 0.550ns (14.183%)  route 3.328ns (85.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.371     7.384    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/CLR
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)      0.228     7.612    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.539    12.426    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
                         clock pessimism              0.000    12.426    
                         clock uncertainty           -0.035    12.391    
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.878ns  (logic 0.550ns (14.183%)  route 3.328ns (85.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.371     7.384    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/CLR
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)      0.228     7.612    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.539    12.426    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[3]/C
                         clock pessimism              0.000    12.426    
                         clock uncertainty           -0.035    12.391    
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.878ns  (logic 0.550ns (14.183%)  route 3.328ns (85.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.371     7.384    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/CLR
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)      0.228     7.612    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.539    12.426    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr_reg[4]/C
                         clock pessimism              0.000    12.426    
                         clock uncertainty           -0.035    12.391    
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.815ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        3.842ns  (logic 0.514ns (13.379%)  route 3.328ns (86.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.371     7.384    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]/CLR
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)      0.192     7.576    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    10.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.539    12.426    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]/C
                         clock pessimism              0.000    12.426    
                         clock uncertainty           -0.035    12.391    
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  4.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.011ns  (logic 0.407ns (13.518%)  route 2.604ns (86.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.678ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.953     6.296    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[0]/CLR
    SLICE_X40Y115        FDCE (Remov_fdce_C_CLR)      0.149     6.445    ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     5.678    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[0]/C
                         clock pessimism              0.000     5.678    
                         clock uncertainty            0.035     5.713    
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[1]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.011ns  (logic 0.407ns (13.518%)  route 2.604ns (86.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.678ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.953     6.296    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[1]/CLR
    SLICE_X40Y115        FDCE (Remov_fdce_C_CLR)      0.149     6.445    ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     5.678    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[1]/C
                         clock pessimism              0.000     5.678    
                         clock uncertainty            0.035     5.713    
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.011ns  (logic 0.407ns (13.518%)  route 2.604ns (86.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.678ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.953     6.296    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[3]/CLR
    SLICE_X40Y115        FDCE (Remov_fdce_C_CLR)      0.149     6.445    ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     5.678    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dEnqPtr_reg[3]/C
                         clock pessimism              0.000     5.678    
                         clock uncertainty            0.035     5.713    
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dNotEmptyReg_reg/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.011ns  (logic 0.407ns (13.518%)  route 2.604ns (86.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.678ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.953     6.296    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dNotEmptyReg_reg/CLR
    SLICE_X40Y115        FDCE (Remov_fdce_C_CLR)      0.149     6.445    ftop/gbe/qbgmac/gmac/rxRS_rxF/dNotEmptyReg_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     5.678    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dNotEmptyReg_reg/C
                         clock pessimism              0.000     5.678    
                         clock uncertainty            0.035     5.713    
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.011ns  (logic 0.407ns (13.518%)  route 2.604ns (86.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.678ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.953     6.296    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/CLR
    SLICE_X40Y115        FDCE (Remov_fdce_C_CLR)      0.149     6.445    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     5.678    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[0]/C
                         clock pessimism              0.000     5.678    
                         clock uncertainty            0.035     5.713    
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.011ns  (logic 0.407ns (13.518%)  route 2.604ns (86.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.678ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.953     6.296    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/CLR
    SLICE_X40Y115        FDCE (Remov_fdce_C_CLR)      0.149     6.445    ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     5.678    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/C
                         clock pessimism              0.000     5.678    
                         clock uncertainty            0.035     5.713    
  -------------------------------------------------------------------
                         required time                         -5.713    
                         arrival time                           6.445    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.848ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[0]/PRE
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.130ns  (logic 0.413ns (13.196%)  route 2.717ns (86.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.680ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.066     6.409    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X36Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[0]/PRE
    SLICE_X36Y114        FDPE (Remov_fdpe_C_PRE)      0.155     6.564    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.651     5.680    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X36Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[0]/C
                         clock pessimism              0.000     5.680    
                         clock uncertainty            0.035     5.715    
  -------------------------------------------------------------------
                         required time                         -5.715    
                         arrival time                           6.564    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.903ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.184ns  (logic 0.373ns (11.716%)  route 2.811ns (88.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.679ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.160     6.503    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]/CLR
    SLICE_X38Y114        FDCE (Remov_fdce_C_CLR)      0.115     6.618    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[2]/C
                         clock pessimism              0.000     5.679    
                         clock uncertainty            0.035     5.714    
  -------------------------------------------------------------------
                         required time                         -5.714    
                         arrival time                           6.618    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.184ns  (logic 0.373ns (11.716%)  route 2.811ns (88.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.679ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.160     6.503    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]/CLR
    SLICE_X38Y114        FDCE (Remov_fdce_C_CLR)      0.115     6.618    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[3]/C
                         clock pessimism              0.000     5.679    
                         clock uncertainty            0.035     5.714    
  -------------------------------------------------------------------
                         required time                         -5.714    
                         arrival time                           6.618    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[4]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        3.184ns  (logic 0.373ns (11.716%)  route 2.811ns (88.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.679ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     1.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     1.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414     2.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370     2.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695     3.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.216     3.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.651     5.301    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.042     5.343 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          1.160     6.503    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X38Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[4]/CLR
    SLICE_X38Y114        FDCE (Remov_fdce_C_CLR)      0.115     6.618    ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.650     5.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sys1_clk$O
    SLICE_X38Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/dGDeqPtr1_reg[4]/C
                         clock pessimism              0.000     5.679    
                         clock uncertainty            0.035     5.714    
  -------------------------------------------------------------------
                         required time                         -5.714    
                         arrival time                           6.618    
  -------------------------------------------------------------------
                         slack                                  0.903    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  GMII_GTX_CLK

Setup :           21  Failing Endpoints,  Worst Slack       -1.786ns,  Total Violation      -31.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.786ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.803ns  (logic 0.514ns (28.514%)  route 1.289ns (71.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.723    21.993    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y131                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[2]/CLR
    SLICE_X20Y131        FDCE (Recov_fdce_C_CLR)      0.192    22.185    ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.547    20.434    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y131                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[2]/C
                         clock pessimism              0.000    20.434    
                         clock uncertainty           -0.035    20.399    
  -------------------------------------------------------------------
                         required time                         20.399    
                         arrival time                         -22.185    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (VIOLATED) :        -1.547ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.565ns  (logic 0.577ns (36.876%)  route 0.988ns (63.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X21Y133                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[4]/CLR
    SLICE_X21Y133        FDCE (Recov_fdce_C_CLR)      0.255    21.947    ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y133                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[4]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.547ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.565ns  (logic 0.577ns (36.876%)  route 0.988ns (63.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X21Y133                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[0]/CLR
    SLICE_X21Y133        FDCE (Recov_fdce_C_CLR)      0.255    21.947    ftop/gbe/qbgmac/txF/dGDeqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y133                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[0]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.547ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.565ns  (logic 0.577ns (36.876%)  route 0.988ns (63.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X21Y133                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[1]/CLR
    SLICE_X21Y133        FDCE (Recov_fdce_C_CLR)      0.255    21.947    ftop/gbe/qbgmac/txF/dGDeqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y133                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[1]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.547ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.565ns  (logic 0.577ns (36.876%)  route 0.988ns (63.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X21Y133                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[2]/CLR
    SLICE_X21Y133        FDCE (Recov_fdce_C_CLR)      0.255    21.947    ftop/gbe/qbgmac/txF/dGDeqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y133                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[2]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.547ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.565ns  (logic 0.577ns (36.876%)  route 0.988ns (63.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X21Y133                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[3]/CLR
    SLICE_X21Y133        FDCE (Recov_fdce_C_CLR)      0.255    21.947    ftop/gbe/qbgmac/txF/dGDeqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y133                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[3]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.947    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.531ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.552ns  (logic 0.514ns (33.126%)  route 1.038ns (66.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.472    21.742    ftop/gbe/qbgmac/txF/I1
    SLICE_X18Y135                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[4]/CLR
    SLICE_X18Y135        FDCE (Recov_fdce_C_CLR)      0.192    21.934    ftop/gbe/qbgmac/txF/dGDeqPtr_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.552    20.439    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X18Y135                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr_reg[4]/C
                         clock pessimism              0.000    20.439    
                         clock uncertainty           -0.035    20.404    
  -------------------------------------------------------------------
                         required time                         20.404    
                         arrival time                         -21.934    
  -------------------------------------------------------------------
                         slack                                 -1.531    

Slack (VIOLATED) :        -1.520ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.538ns  (logic 0.550ns (35.768%)  route 0.988ns (64.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y133                                                     f  ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]/CLR
    SLICE_X20Y133        FDCE (Recov_fdce_C_CLR)      0.228    21.920    ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y133                                                     r  ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.920    
  -------------------------------------------------------------------
                         slack                                 -1.520    

Slack (VIOLATED) :        -1.520ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.538ns  (logic 0.550ns (35.768%)  route 0.988ns (64.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y133                                                     f  ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]/CLR
    SLICE_X20Y133        FDCE (Recov_fdce_C_CLR)      0.228    21.920    ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y133                                                     r  ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.920    
  -------------------------------------------------------------------
                         slack                                 -1.520    

Slack (VIOLATED) :        -1.520ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dSyncReg1_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        1.538ns  (logic 0.550ns (35.768%)  route 0.988ns (64.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  sys0_clkp
                         net (fo=0)                   0.000    15.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032    16.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579    18.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    18.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652    20.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269    20.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566    21.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053    21.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.422    21.692    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y133                                                     f  ftop/gbe/qbgmac/txF/dSyncReg1_reg[2]/CLR
    SLICE_X20Y133        FDCE (Recov_fdce_C_CLR)      0.228    21.920    ftop/gbe/qbgmac/txF/dSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  sys1_clkp
                         net (fo=0)                   0.000    16.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    17.616 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.158    18.774    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    18.887 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.549    20.436    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y133                                                     r  ftop/gbe/qbgmac/txF/dSyncReg1_reg[2]/C
                         clock pessimism              0.000    20.436    
                         clock uncertainty           -0.035    20.401    
  -------------------------------------------------------------------
                         required time                         20.401    
                         arrival time                         -21.920    
  -------------------------------------------------------------------
                         slack                                 -1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.102ns  (logic 0.373ns (33.841%)  route 0.729ns (66.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.255     6.021    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y132                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]/CLR
    SLICE_X20Y132        FDCE (Remov_fdce_C_CLR)      0.115     6.136    ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y132                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[3]/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.136    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.423ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[0]/PRE
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.111ns  (logic 0.382ns (34.377%)  route 0.729ns (65.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.255     6.021    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y132                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[0]/PRE
    SLICE_X20Y132        FDPE (Remov_fdpe_C_PRE)      0.124     6.145    ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y132                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[0]/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.145    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[1]/PRE
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.111ns  (logic 0.382ns (34.377%)  route 0.729ns (65.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.255     6.021    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y132                                                     f  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[1]/PRE
    SLICE_X20Y132        FDPE (Remov_fdpe_C_PRE)      0.124     6.145    ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y132                                                     r  ftop/gbe/qbgmac/txF/dGDeqPtr1_reg[1]/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.145    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.448ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.136ns  (logic 0.407ns (35.821%)  route 0.729ns (64.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.255     6.021    ftop/gbe/qbgmac/txF/I1
    SLICE_X21Y132                                                     f  ftop/gbe/qbgmac/txF/dEnqPtr_reg[0]/CLR
    SLICE_X21Y132        FDCE (Remov_fdce_C_CLR)      0.149     6.170    ftop/gbe/qbgmac/txF/dEnqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y132                                                     r  ftop/gbe/qbgmac/txF/dEnqPtr_reg[0]/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.170    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dSyncReg1_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.136ns  (logic 0.407ns (35.821%)  route 0.729ns (64.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.255     6.021    ftop/gbe/qbgmac/txF/I1
    SLICE_X21Y132                                                     f  ftop/gbe/qbgmac/txF/dSyncReg1_reg[3]/CLR
    SLICE_X21Y132        FDCE (Remov_fdce_C_CLR)      0.149     6.170    ftop/gbe/qbgmac/txF/dSyncReg1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X21Y132                                                     r  ftop/gbe/qbgmac/txF/dSyncReg1_reg[3]/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.170    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txOper/dSyncReg1_reg/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.136ns  (logic 0.407ns (35.821%)  route 0.729ns (64.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.255     6.021    ftop/gbe/qbgmac/txOper/I1
    SLICE_X21Y132                                                     f  ftop/gbe/qbgmac/txOper/dSyncReg1_reg/CLR
    SLICE_X21Y132        FDCE (Remov_fdce_C_CLR)      0.149     6.170    ftop/gbe/qbgmac/txOper/dSyncReg1_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txOper/sys1_clk$O
    SLICE_X21Y132                                                     r  ftop/gbe/qbgmac/txOper/dSyncReg1_reg/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.170    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txOper/dSyncReg2_reg/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.136ns  (logic 0.407ns (35.821%)  route 0.729ns (64.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.686ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.255     6.021    ftop/gbe/qbgmac/txOper/I1
    SLICE_X21Y132                                                     f  ftop/gbe/qbgmac/txOper/dSyncReg2_reg/CLR
    SLICE_X21Y132        FDCE (Remov_fdce_C_CLR)      0.149     6.170    ftop/gbe/qbgmac/txOper/dSyncReg2_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.657     5.686    ftop/gbe/qbgmac/txOper/sys1_clk$O
    SLICE_X21Y132                                                     r  ftop/gbe/qbgmac/txOper/dSyncReg2_reg/C
                         clock pessimism              0.000     5.686    
                         clock uncertainty            0.035     5.721    
  -------------------------------------------------------------------
                         required time                         -5.721    
                         arrival time                           6.170    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.519ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.208ns  (logic 0.373ns (30.885%)  route 0.835ns (69.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.360     6.126    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y133                                                     f  ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]/CLR
    SLICE_X20Y133        FDCE (Remov_fdce_C_CLR)      0.115     6.241    ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.658     5.687    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y133                                                     r  ftop/gbe/qbgmac/txF/dEnqPtr_reg[1]/C
                         clock pessimism              0.000     5.687    
                         clock uncertainty            0.035     5.722    
  -------------------------------------------------------------------
                         required time                         -5.722    
                         arrival time                           6.241    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.208ns  (logic 0.373ns (30.885%)  route 0.835ns (69.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.360     6.126    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y133                                                     f  ftop/gbe/qbgmac/txF/dEnqPtr_reg[2]/CLR
    SLICE_X20Y133        FDCE (Remov_fdce_C_CLR)      0.115     6.241    ftop/gbe/qbgmac/txF/dEnqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.658     5.687    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y133                                                     r  ftop/gbe/qbgmac/txF/dEnqPtr_reg[2]/C
                         clock pessimism              0.000     5.687    
                         clock uncertainty            0.035     5.722    
  -------------------------------------------------------------------
                         required time                         -5.722    
                         arrival time                           6.241    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]/CLR
                            (removal check against rising-edge clock GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.208ns  (logic 0.373ns (30.885%)  route 0.835ns (69.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.687ns
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     0.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     3.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.544     5.033    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.216     5.249 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.475     5.724    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.042     5.766 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         0.360     6.126    ftop/gbe/qbgmac/txF/I1
    SLICE_X20Y133                                                     f  ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]/CLR
    SLICE_X20Y133        FDCE (Remov_fdce_C_CLR)      0.115     6.241    ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.658     5.687    ftop/gbe/qbgmac/txF/sys1_clk$O
    SLICE_X20Y133                                                     r  ftop/gbe/qbgmac/txF/dEnqPtr_reg[3]/C
                         clock pessimism              0.000     5.687    
                         clock uncertainty            0.035     5.722    
  -------------------------------------------------------------------
                         required time                         -5.722    
                         arrival time                           6.241    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_GTX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.297ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.436ns  (logic 0.577ns (13.008%)  route 3.859ns (86.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.866     9.847    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I6[0]
    SLICE_X41Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
    SLICE_X41Y115        FDCE (Recov_fdce_C_CLR)      0.255    10.102    ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695    11.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/C
                         clock pessimism              0.000    11.434    
                         clock uncertainty           -0.035    11.399    
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.297ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        4.436ns  (logic 0.577ns (13.008%)  route 3.859ns (86.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          2.866     9.847    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I6[0]
    SLICE_X41Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/CLR
    SLICE_X41Y115        FDCE (Recov_fdce_C_CLR)      0.255    10.102    ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.695    11.434    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                         clock pessimism              0.000    11.434    
                         clock uncertainty           -0.035    11.399    
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             3.697ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.026ns  (logic 0.577ns (28.478%)  route 1.449ns (71.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.456     7.437    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/SR[0]
    SLICE_X40Y125                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)      0.255     7.692    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.685    11.424    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000    11.424    
                         clock uncertainty           -0.035    11.389    
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.697ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.026ns  (logic 0.577ns (28.478%)  route 1.449ns (71.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     3.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637     5.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269     5.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993     6.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053     6.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.456     7.437    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/SR[0]
    SLICE_X40Y125                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg/CLR
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)      0.255     7.692    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.685    11.424    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg/C
                         clock pessimism              0.000    11.424    
                         clock uncertainty           -0.035    11.389    
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  3.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.863ns  (logic 0.197ns (22.824%)  route 0.666ns (77.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.186     2.422    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/SR[0]
    SLICE_X40Y125                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
    SLICE_X40Y125        FDCE (Remov_fdce_C_CLR)      0.069     2.491    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.344     1.826    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.826    
                         clock uncertainty            0.035     1.862    
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.863ns  (logic 0.197ns (22.824%)  route 0.666ns (77.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.186     2.422    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/SR[0]
    SLICE_X40Y125                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg/CLR
    SLICE_X40Y125        FDCE (Remov_fdce_C_CLR)      0.069     2.491    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.344     1.826    ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X40Y125                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxOperateS/dSyncReg2_reg/C
                         clock pessimism              0.000     1.826    
                         clock uncertainty            0.035     1.862    
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             1.836ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        2.080ns  (logic 0.197ns (9.473%)  route 1.883ns (90.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.403     3.639    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I6[0]
    SLICE_X41Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
    SLICE_X41Y115        FDCE (Remov_fdce_C_CLR)      0.069     3.708    ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.354     1.836    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[0]/C
                         clock pessimism              0.000     1.836    
                         clock uncertainty            0.035     1.872    
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        2.080ns  (logic 0.197ns (9.473%)  route 1.883ns (90.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.403     3.639    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I6[0]
    SLICE_X41Y115                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/CLR
    SLICE_X41Y115        FDCE (Remov_fdce_C_CLR)      0.069     3.708    ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.354     1.836    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                         clock pessimism              0.000     1.836    
                         clock uncertainty            0.035     1.872    
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  1.836    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.000ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.945ns  (logic 0.577ns (19.596%)  route 2.368ns (80.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.411     6.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X39Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/CLR
    SLICE_X39Y114        FDCE (Recov_fdce_C_CLR)      0.255     6.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.945ns  (logic 0.577ns (19.596%)  route 2.368ns (80.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.411     6.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X39Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]/CLR
    SLICE_X39Y114        FDCE (Recov_fdce_C_CLR)      0.255     6.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[2]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.945ns  (logic 0.577ns (19.596%)  route 2.368ns (80.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.411     6.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X39Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/CLR
    SLICE_X39Y114        FDCE (Recov_fdce_C_CLR)      0.255     6.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.000ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.945ns  (logic 0.577ns (19.596%)  route 2.368ns (80.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.411     6.424    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X39Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/CLR
    SLICE_X39Y114        FDCE (Recov_fdce_C_CLR)      0.255     6.679    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X39Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[2]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.004ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.941ns  (logic 0.577ns (19.622%)  route 2.364ns (80.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.407     6.420    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/CLR
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)      0.255     6.675    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.004ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.941ns  (logic 0.577ns (19.622%)  route 2.364ns (80.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.407     6.420    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/CLR
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)      0.255     6.675    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.004ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.941ns  (logic 0.577ns (19.622%)  route 2.364ns (80.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.407     6.420    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/CLR
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)      0.255     6.675    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.004ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.941ns  (logic 0.577ns (19.622%)  route 2.364ns (80.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.407     6.420    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/CLR
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)      0.255     6.675    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.004ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.941ns  (logic 0.577ns (19.622%)  route 2.364ns (80.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.407     6.420    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/CLR
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)      0.255     6.675    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.004ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns
  Data Path Delay:        2.941ns  (logic 0.577ns (19.622%)  route 2.364ns (80.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.738     3.734    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.269     4.003 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           1.957     5.960    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.053     6.013 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.407     6.420    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/CLR
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)      0.255     6.675    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.293     9.293 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.293    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.662     9.955 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.414    10.369    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.370    10.739 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.696    11.435    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[3]/C
                         clock pessimism              0.279    11.714    
                         clock uncertainty           -0.035    11.679    
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.277ns  (logic 0.197ns (15.425%)  route 1.080ns (84.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.133     2.737    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X41Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]/CLR
    SLICE_X41Y114        FDCE (Remov_fdce_C_CLR)      0.069     2.806    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X41Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.267ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.280ns  (logic 0.197ns (15.397%)  route 1.083ns (84.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.136     2.740    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[1]/CLR
    SLICE_X40Y114        FDCE (Remov_fdce_C_CLR)      0.069     2.809    ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[1]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.280ns  (logic 0.197ns (15.397%)  route 1.083ns (84.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.136     2.740    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/CLR
    SLICE_X40Y114        FDCE (Remov_fdce_C_CLR)      0.069     2.809    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.280ns  (logic 0.197ns (15.397%)  route 1.083ns (84.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.136     2.740    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/CLR
    SLICE_X40Y114        FDCE (Remov_fdce_C_CLR)      0.069     2.809    ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sSyncReg1_reg[3]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.280ns  (logic 0.200ns (15.623%)  route 1.080ns (84.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.133     2.737    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X41Y114                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]/PRE
    SLICE_X41Y114        FDPE (Remov_fdpe_C_PRE)      0.072     2.809    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X41Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.308ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.321ns  (logic 0.197ns (14.910%)  route 1.124ns (85.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.177     2.781    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X41Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[3]/CLR
    SLICE_X41Y113        FDCE (Remov_fdce_C_CLR)      0.069     2.850    ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X41Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sDeqPtr_reg[3]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sNotFullReg_reg/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.321ns  (logic 0.197ns (14.910%)  route 1.124ns (85.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.177     2.781    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X41Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sNotFullReg_reg/CLR
    SLICE_X41Y113        FDCE (Remov_fdce_C_CLR)      0.069     2.850    ftop/gbe/qbgmac/gmac/rxRS_rxF/sNotFullReg_reg
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X41Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sNotFullReg_reg/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.311ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.324ns  (logic 0.197ns (14.884%)  route 1.127ns (85.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.180     2.784    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/CLR
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)      0.069     2.853    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.324ns  (logic 0.197ns (14.884%)  route 1.127ns (85.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.180     2.784    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/CLR
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)      0.069     2.853    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[3]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.324ns  (logic 0.197ns (14.884%)  route 1.127ns (85.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxRst/I5
    SLICE_X41Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDCE (Prop_fdce_C_Q)         0.100     1.629 r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.947     2.576    ftop/gbe/qbgmac/gmac/rxRS_rxRst/Q[0]
    SLICE_X40Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/I0
    SLICE_X40Y115        LUT1 (Prop_lut1_I0_O)        0.028     2.604 f  ftop/gbe/qbgmac/gmac/rxRS_rxRst/i_3557_2480/O
                         net (fo=83, routed)          0.180     2.784    ftop/gbe/qbgmac/gmac/rxRS_rxF/SR[0]
    SLICE_X40Y113                                                     f  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/CLR
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)      0.069     2.853    ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.355     1.837    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr1_reg[4]/C
                         clock pessimism             -0.295     1.542    
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  1.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_GTX_CLK
  To Clock:  sys0_clkp

Setup :           19  Failing Endpoints,  Worst Slack       -2.513ns,  Total Violation      -47.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.513ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.425%)  route 2.248ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y124                                                     f  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]/CLR
    SLICE_X43Y124        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.524    30.013    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X43Y124                                                     r  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[0]/C
                         clock pessimism              0.000    30.013    
                         clock uncertainty           -0.035    29.978    
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.513ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dEnqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.425%)  route 2.248ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y124                                                     f  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[1]/CLR
    SLICE_X43Y124        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dEnqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.524    30.013    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X43Y124                                                     r  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[1]/C
                         clock pessimism              0.000    30.013    
                         clock uncertainty           -0.035    29.978    
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.513ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dEnqPtr_reg[3]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.425%)  route 2.248ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y124                                                     f  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[3]/CLR
    SLICE_X43Y124        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dEnqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.524    30.013    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X43Y124                                                     r  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[3]/C
                         clock pessimism              0.000    30.013    
                         clock uncertainty           -0.035    29.978    
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.513ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dNotEmptyReg_reg/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.425%)  route 2.248ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y124                                                     f  ftop/gbe/qbgmac/rxF/dNotEmptyReg_reg/CLR
    SLICE_X43Y124        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dNotEmptyReg_reg
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.524    30.013    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X43Y124                                                     r  ftop/gbe/qbgmac/rxF/dNotEmptyReg_reg/C
                         clock pessimism              0.000    30.013    
                         clock uncertainty           -0.035    29.978    
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.513ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dSyncReg1_reg[0]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.425%)  route 2.248ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y124                                                     f  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[0]/CLR
    SLICE_X43Y124        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dSyncReg1_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.524    30.013    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X43Y124                                                     r  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[0]/C
                         clock pessimism              0.000    30.013    
                         clock uncertainty           -0.035    29.978    
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.513ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dSyncReg1_reg[1]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.425%)  route 2.248ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y124                                                     f  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[1]/CLR
    SLICE_X43Y124        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dSyncReg1_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.524    30.013    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X43Y124                                                     r  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[1]/C
                         clock pessimism              0.000    30.013    
                         clock uncertainty           -0.035    29.978    
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.513ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dSyncReg1_reg[3]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.425%)  route 2.248ns (79.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X43Y124                                                     f  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[3]/CLR
    SLICE_X43Y124        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dSyncReg1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.524    30.013    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X43Y124                                                     r  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[3]/C
                         clock pessimism              0.000    30.013    
                         clock uncertainty           -0.035    29.978    
  -------------------------------------------------------------------
                         required time                         29.978    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.511ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.427%)  route 2.248ns (79.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X41Y125                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]/CLR
    SLICE_X41Y125        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.526    30.015    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X41Y125                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]/C
                         clock pessimism              0.000    30.015    
                         clock uncertainty           -0.035    29.980    
  -------------------------------------------------------------------
                         required time                         29.980    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.511    

Slack (VIOLATED) :        -2.511ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.427%)  route 2.248ns (79.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X41Y125                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]/CLR
    SLICE_X41Y125        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.526    30.015    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X41Y125                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]/C
                         clock pessimism              0.000    30.015    
                         clock uncertainty           -0.035    29.980    
  -------------------------------------------------------------------
                         required time                         29.980    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.511    

Slack (VIOLATED) :        -2.511ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.000ns
  Data Path Delay:        2.825ns  (logic 0.577ns (20.427%)  route 2.248ns (79.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  sys1_clkp
                         net (fo=0)                   0.000    24.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    26.684 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225    27.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    28.029 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.637    29.666    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.269    29.935 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.993    30.928    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.053    30.981 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          1.255    32.236    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X41Y125                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]/CLR
    SLICE_X41Y125        FDCE (Recov_fdce_C_CLR)      0.255    32.491    ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  sys0_clkp
                         net (fo=0)                   0.000    25.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913    25.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463    28.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.526    30.015    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X41Y125                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]/C
                         clock pessimism              0.000    30.015    
                         clock uncertainty           -0.035    29.980    
  -------------------------------------------------------------------
                         required time                         29.980    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                 -2.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.241ns  (logic 0.178ns (14.341%)  route 1.063ns (85.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.584     2.819    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y125                                                     f  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[2]/CLR
    SLICE_X42Y125        FDCE (Remov_fdce_C_CLR)      0.050     2.869    ftop/gbe/qbgmac/rxF/dEnqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.833     2.487    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X42Y125                                                     r  ftop/gbe/qbgmac/rxF/dEnqPtr_reg[2]/C
                         clock pessimism              0.000     2.487    
                         clock uncertainty            0.035     2.522    
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dSyncReg1_reg[2]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.241ns  (logic 0.178ns (14.341%)  route 1.063ns (85.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.584     2.819    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y125                                                     f  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[2]/CLR
    SLICE_X42Y125        FDCE (Remov_fdce_C_CLR)      0.050     2.869    ftop/gbe/qbgmac/rxF/dSyncReg1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.833     2.487    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X42Y125                                                     r  ftop/gbe/qbgmac/rxF/dSyncReg1_reg[2]/C
                         clock pessimism              0.000     2.487    
                         clock uncertainty            0.035     2.522    
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.370ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[4]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.264ns  (logic 0.178ns (14.082%)  route 1.086ns (85.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.606     2.842    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y124                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[4]/CLR
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)      0.050     2.892    ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.833     2.487    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X42Y124                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[4]/C
                         clock pessimism              0.000     2.487    
                         clock uncertainty            0.035     2.522    
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.264ns  (logic 0.178ns (14.082%)  route 1.086ns (85.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.606     2.842    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y124                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[0]/CLR
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)      0.050     2.892    ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.833     2.487    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X42Y124                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[0]/C
                         clock pessimism              0.000     2.487    
                         clock uncertainty            0.035     2.522    
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[1]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.264ns  (logic 0.178ns (14.082%)  route 1.086ns (85.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.606     2.842    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y124                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[1]/CLR
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)      0.050     2.892    ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.833     2.487    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X42Y124                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[1]/C
                         clock pessimism              0.000     2.487    
                         clock uncertainty            0.035     2.522    
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[2]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.264ns  (logic 0.178ns (14.082%)  route 1.086ns (85.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.606     2.842    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y124                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[2]/CLR
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)      0.050     2.892    ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.833     2.487    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X42Y124                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[2]/C
                         clock pessimism              0.000     2.487    
                         clock uncertainty            0.035     2.522    
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[4]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.264ns  (logic 0.178ns (14.082%)  route 1.086ns (85.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.606     2.842    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X42Y124                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[4]/CLR
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)      0.050     2.892    ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.833     2.487    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X42Y124                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[4]/C
                         clock pessimism              0.000     2.487    
                         clock uncertainty            0.035     2.522    
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.267ns  (logic 0.197ns (15.553%)  route 1.070ns (84.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.590     2.826    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X41Y125                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]/CLR
    SLICE_X41Y125        FDCE (Remov_fdce_C_CLR)      0.069     2.895    ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.835     2.489    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X41Y125                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[2]/C
                         clock pessimism              0.000     2.489    
                         clock uncertainty            0.035     2.524    
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.267ns  (logic 0.197ns (15.553%)  route 1.070ns (84.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.590     2.826    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X41Y125                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]/CLR
    SLICE_X41Y125        FDCE (Remov_fdce_C_CLR)      0.069     2.895    ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.835     2.489    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X41Y125                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr1_reg[3]/C
                         clock pessimism              0.000     2.489    
                         clock uncertainty            0.035     2.524    
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        1.267ns  (logic 0.197ns (15.553%)  route 1.070ns (84.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.620     1.628    ftop/sys1_rst/sys1_clk$O
    SLICE_X43Y123                                                     r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.100     1.728 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=12, routed)          0.480     2.208    ftop/sys1_rst/O1
    SLICE_X42Y124                                                     r  ftop/sys1_rst/i_3557_2481/I0
    SLICE_X42Y124        LUT1 (Prop_lut1_I0_O)        0.028     2.236 f  ftop/sys1_rst/i_3557_2481/O
                         net (fo=98, routed)          0.590     2.826    ftop/gbe/qbgmac/rxF/SR[0]
    SLICE_X41Y125                                                     f  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]/CLR
    SLICE_X41Y125        FDCE (Remov_fdce_C_CLR)      0.069     2.895    ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.835     2.489    ftop/gbe/qbgmac/rxF/sys0_clk$O
    SLICE_X41Y125                                                     r  ftop/gbe/qbgmac/rxF/dGDeqPtr_reg[3]/C
                         clock pessimism              0.000     2.489    
                         clock uncertainty            0.035     2.524    
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :           57  Failing Endpoints,  Worst Slack       -0.211ns,  Total Violation       -4.574ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[17]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.016ns  (logic 0.577ns (11.503%)  route 4.439ns (88.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.874    10.144    ftop/cp/timeServ_nowInCC/I18
    SLICE_X95Y134                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[17]/CLR
    SLICE_X95Y134        FDCE (Recov_fdce_C_CLR)      0.255    10.399    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.481     9.970    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X95Y134                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[17]/C
                         clock pessimism              0.253    10.224    
                         clock uncertainty           -0.035    10.188    
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[18]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.016ns  (logic 0.577ns (11.503%)  route 4.439ns (88.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.874    10.144    ftop/cp/timeServ_nowInCC/I18
    SLICE_X95Y134                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[18]/CLR
    SLICE_X95Y134        FDCE (Recov_fdce_C_CLR)      0.255    10.399    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.481     9.970    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X95Y134                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[18]/C
                         clock pessimism              0.253    10.224    
                         clock uncertainty           -0.035    10.188    
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[19]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        5.016ns  (logic 0.577ns (11.503%)  route 4.439ns (88.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.874    10.144    ftop/cp/timeServ_nowInCC/I18
    SLICE_X95Y134                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[19]/CLR
    SLICE_X95Y134        FDCE (Recov_fdce_C_CLR)      0.255    10.399    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.481     9.970    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X95Y134                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[19]/C
                         clock pessimism              0.253    10.224    
                         clock uncertainty           -0.035    10.188    
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.148ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[21]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.953ns  (logic 0.514ns (10.377%)  route 4.439ns (89.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.874    10.144    ftop/cp/timeServ_nowInCC/I18
    SLICE_X94Y134                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[21]/CLR
    SLICE_X94Y134        FDCE (Recov_fdce_C_CLR)      0.192    10.336    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.481     9.970    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X94Y134                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[21]/C
                         clock pessimism              0.253    10.224    
                         clock uncertainty           -0.035    10.188    
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.148ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[23]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.953ns  (logic 0.514ns (10.377%)  route 4.439ns (89.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.874    10.144    ftop/cp/timeServ_nowInCC/I18
    SLICE_X94Y134                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[23]/CLR
    SLICE_X94Y134        FDCE (Recov_fdce_C_CLR)      0.192    10.336    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.481     9.970    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X94Y134                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[23]/C
                         clock pessimism              0.253    10.224    
                         clock uncertainty           -0.035    10.188    
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.148ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[24]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.953ns  (logic 0.514ns (10.377%)  route 4.439ns (89.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.874    10.144    ftop/cp/timeServ_nowInCC/I18
    SLICE_X94Y134                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[24]/CLR
    SLICE_X94Y134        FDCE (Recov_fdce_C_CLR)      0.192    10.336    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.481     9.970    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X94Y134                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[24]/C
                         clock pessimism              0.253    10.224    
                         clock uncertainty           -0.035    10.188    
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.148ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[27]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.953ns  (logic 0.514ns (10.377%)  route 4.439ns (89.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.874    10.144    ftop/cp/timeServ_nowInCC/I18
    SLICE_X94Y134                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[27]/CLR
    SLICE_X94Y134        FDCE (Recov_fdce_C_CLR)      0.192    10.336    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.481     9.970    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X94Y134                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[27]/C
                         clock pessimism              0.253    10.224    
                         clock uncertainty           -0.035    10.188    
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.126ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/dD_OUT_reg[53]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.930ns  (logic 0.577ns (11.703%)  route 4.353ns (88.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.788    10.058    ftop/cp/timeServ_nowInCC/I18
    SLICE_X91Y135                                                     f  ftop/cp/timeServ_nowInCC/dD_OUT_reg[53]/CLR
    SLICE_X91Y135        FDCE (Recov_fdce_C_CLR)      0.255    10.313    ftop/cp/timeServ_nowInCC/dD_OUT_reg[53]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.480     9.969    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X91Y135                                                     r  ftop/cp/timeServ_nowInCC/dD_OUT_reg[53]/C
                         clock pessimism              0.253    10.223    
                         clock uncertainty           -0.035    10.187    
  -------------------------------------------------------------------
                         required time                         10.187    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.126ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/dD_OUT_reg[55]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.930ns  (logic 0.577ns (11.703%)  route 4.353ns (88.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.788    10.058    ftop/cp/timeServ_nowInCC/I18
    SLICE_X91Y135                                                     f  ftop/cp/timeServ_nowInCC/dD_OUT_reg[55]/CLR
    SLICE_X91Y135        FDCE (Recov_fdce_C_CLR)      0.255    10.313    ftop/cp/timeServ_nowInCC/dD_OUT_reg[55]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.480     9.969    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X91Y135                                                     r  ftop/cp/timeServ_nowInCC/dD_OUT_reg[55]/C
                         clock pessimism              0.253    10.223    
                         clock uncertainty           -0.035    10.187    
  -------------------------------------------------------------------
                         required time                         10.187    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.122ns
  Source:                 ftop/sys0_rst/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[30]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns
  Data Path Delay:        4.930ns  (logic 0.577ns (11.705%)  route 4.353ns (88.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.652     5.383    ftop/sys0_rst/sys0_clk$O
    SLICE_X23Y131                                                     r  ftop/sys0_rst/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDCE (Prop_fdce_C_Q)         0.269     5.652 r  ftop/sys0_rst/reset_hold_reg[15]/Q
                         net (fo=112, routed)         0.566     6.217    ftop/sys0_rst/Q[0]
    SLICE_X20Y131                                                     r  ftop/sys0_rst/i_3557_3569/I0
    SLICE_X20Y131        LUT1 (Prop_lut1_I0_O)        0.053     6.270 f  ftop/sys0_rst/i_3557_3569/O
                         net (fo=735, routed)         3.787    10.057    ftop/cp/timeServ_nowInCC/I18
    SLICE_X93Y137                                                     f  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[30]/CLR
    SLICE_X93Y137        FDCE (Recov_fdce_C_CLR)      0.255    10.312    ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys0_clkp
                         net (fo=0)                   0.000     5.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.913     5.913 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.463     8.376    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.489 r  i_3557_65/O
                         net (fo=3710, routed)        1.483     9.972    ftop/cp/timeServ_nowInCC/sys0_clk$O
    SLICE_X93Y137                                                     r  ftop/cp/timeServ_nowInCC/sDataSyncIn_reg[30]/C
                         clock pessimism              0.253    10.226    
                         clock uncertainty           -0.035    10.190    
  -------------------------------------------------------------------
                         required time                         10.190    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 -0.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.645ns  (logic 0.178ns (27.608%)  route 0.467ns (72.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.198     2.678    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X54Y119                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[0]/CLR
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)      0.050     2.728    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.804     2.458    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X54Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[0]/C
                         clock pessimism             -0.344     2.113    
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[1]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.645ns  (logic 0.178ns (27.608%)  route 0.467ns (72.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.198     2.678    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X54Y119                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[1]/CLR
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)      0.050     2.728    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.804     2.458    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X54Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[1]/C
                         clock pessimism             -0.344     2.113    
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[2]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.645ns  (logic 0.178ns (27.608%)  route 0.467ns (72.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.198     2.678    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X54Y119                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[2]/CLR
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)      0.050     2.728    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.804     2.458    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X54Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[2]/C
                         clock pessimism             -0.344     2.113    
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.624ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[10]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.655ns  (logic 0.178ns (27.172%)  route 0.477ns (72.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.208     2.689    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X56Y118                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[10]/CLR
    SLICE_X56Y118        FDCE (Remov_fdce_C_CLR)      0.050     2.739    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X56Y118                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[10]/C
                         clock pessimism             -0.344     2.114    
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[11]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.655ns  (logic 0.178ns (27.172%)  route 0.477ns (72.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.208     2.689    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X56Y118                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[11]/CLR
    SLICE_X56Y118        FDCE (Remov_fdce_C_CLR)      0.050     2.739    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X56Y118                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[11]/C
                         clock pessimism             -0.344     2.114    
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[12]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.655ns  (logic 0.178ns (27.172%)  route 0.477ns (72.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.208     2.689    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X56Y118                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[12]/CLR
    SLICE_X56Y118        FDCE (Remov_fdce_C_CLR)      0.050     2.739    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X56Y118                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[12]/C
                         clock pessimism             -0.344     2.114    
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[13]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.655ns  (logic 0.178ns (27.172%)  route 0.477ns (72.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.208     2.689    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X56Y118                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[13]/CLR
    SLICE_X56Y118        FDCE (Remov_fdce_C_CLR)      0.050     2.739    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X56Y118                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[13]/C
                         clock pessimism             -0.344     2.114    
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[14]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.655ns  (logic 0.178ns (27.172%)  route 0.477ns (72.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.208     2.689    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X56Y118                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[14]/CLR
    SLICE_X56Y118        FDCE (Remov_fdce_C_CLR)      0.050     2.739    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X56Y118                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[14]/C
                         clock pessimism             -0.344     2.114    
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[15]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.655ns  (logic 0.178ns (27.172%)  route 0.477ns (72.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.208     2.689    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X56Y118                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[15]/CLR
    SLICE_X56Y118        FDCE (Remov_fdce_C_CLR)      0.050     2.739    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X56Y118                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[15]/C
                         clock pessimism             -0.344     2.114    
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns
  Source:                 ftop/cp/wci_mReset_1/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[16]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns
  Data Path Delay:        0.655ns  (logic 0.178ns (27.172%)  route 0.477ns (72.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/cp/wci_mReset_1/sys0_clk$O
    SLICE_X65Y119                                                     r  ftop/cp/wci_mReset_1/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDCE (Prop_fdce_C_Q)         0.100     2.183 r  ftop/cp/wci_mReset_1/rst_reg/Q
                         net (fo=1, routed)           0.269     2.453    ftop/cp/wci_mReset_1/rstSync/I1
    SLICE_X56Y119                                                     r  ftop/cp/wci_mReset_1/rstSync/i_1886_184/I0
    SLICE_X56Y119        LUT1 (Prop_lut1_I0_O)        0.028     2.481 f  ftop/cp/wci_mReset_1/rstSync/i_1886_184/O
                         net (fo=17, routed)          0.208     2.689    ftop/cp/wci_mReset_1/rstSync/n_3557_i_1886_184
    SLICE_X56Y118                                                     f  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[16]/CLR
    SLICE_X56Y118        FDCE (Remov_fdce_C_CLR)      0.050     2.739    ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.154     1.624    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_3557_65/O
                         net (fo=3710, routed)        0.805     2.459    ftop/cp/wci_mReset_1/rstSync/sys0_clk$O
    SLICE_X56Y118                                                     r  ftop/cp/wci_mReset_1/rstSync/reset_hold_reg[16]/C
                         clock pessimism             -0.344     2.114    
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.624    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GMII_GTX_CLK
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.050ns  (logic 4.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.655     9.684    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y183                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        ODDR (Prop_oddr_C_Q)         0.415    10.099 r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_7/Q
                         net (fo=1, routed)           0.000    10.099    n_3565_ftop
    J28                                                               r  gmii_txd_OBUF[7]_inst/I
    J28                  OBUF (Prop_obuf_I_O)         3.635    13.734 r  gmii_txd_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.734    gmii_txd[7]
    J28                                                               r  gmii_txd[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxClk/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_gtx_clk
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.039ns  (logic 4.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.653     9.682    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y181                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxClk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.415    10.097 r  ftop/gbe/qbgmac/gmac/txRS_iobTxClk/Q
                         net (fo=1, routed)           0.000    10.097    n_3557_ftop
    K30                                                               r  gmii_gtx_clk_OBUF_inst/I
    K30                  OBUF (Prop_obuf_I_O)         3.624    13.721 r  gmii_gtx_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.721    gmii_gtx_clk
    K30                                                               r  gmii_gtx_clk
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxData_4/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.042ns  (logic 4.042ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     9.678    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y179                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxData_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.415    10.093 r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_4/Q
                         net (fo=1, routed)           0.000    10.093    n_3562_ftop
    J26                                                               r  gmii_txd_OBUF[4]_inst/I
    J26                  OBUF (Prop_obuf_I_O)         3.627    13.720 r  gmii_txd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.720    gmii_txd[4]
    J26                                                               r  gmii_txd[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxData_6/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.036ns  (logic 4.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.653     9.682    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y182                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxData_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        ODDR (Prop_oddr_C_Q)         0.415    10.097 r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_6/Q
                         net (fo=1, routed)           0.000    10.097    n_3564_ftop
    L30                                                               r  gmii_txd_OBUF[6]_inst/I
    L30                  OBUF (Prop_obuf_I_O)         3.621    13.718 r  gmii_txd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.718    gmii_txd[6]
    L30                                                               r  gmii_txd[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxErr/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_tx_er
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 4.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.655     9.684    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y166                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxErr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.415    10.099 r  ftop/gbe/qbgmac/gmac/txRS_iobTxErr/Q
                         net (fo=1, routed)           0.000    10.099    n_3567_ftop
    N29                                                               r  gmii_tx_er_OBUF_inst/I
    N29                  OBUF (Prop_obuf_I_O)         3.606    13.705 r  gmii_tx_er_OBUF_inst/O
                         net (fo=0)                   0.000    13.705    gmii_tx_er
    N29                                                               r  gmii_tx_er
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxData_3/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 4.026ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.648     9.677    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y171                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxData_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.415    10.092 r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_3/Q
                         net (fo=1, routed)           0.000    10.092    n_3561_ftop
    L28                                                               r  gmii_txd_OBUF[3]_inst/I
    L28                  OBUF (Prop_obuf_I_O)         3.611    13.703 r  gmii_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.703    gmii_txd[3]
    L28                                                               r  gmii_txd[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxData_5/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.024ns  (logic 4.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     9.678    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y180                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxData_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        ODDR (Prop_oddr_C_Q)         0.415    10.093 r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_5/Q
                         net (fo=1, routed)           0.000    10.093    n_3563_ftop
    K26                                                               r  gmii_txd_OBUF[5]_inst/I
    K26                  OBUF (Prop_obuf_I_O)         3.609    13.702 r  gmii_txd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.702    gmii_txd[5]
    K26                                                               r  gmii_txd[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxData_2/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 4.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.649     9.678    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y170                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxData_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.415    10.093 r  ftop/gbe/qbgmac/gmac/txRS_iobTxData_2/Q
                         net (fo=1, routed)           0.000    10.093    n_3560_ftop
    M29                                                               r  gmii_txd_OBUF[2]_inst/I
    M29                  OBUF (Prop_obuf_I_O)         3.608    13.702 r  gmii_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.702    gmii_txd[2]
    M29                                                               r  gmii_txd[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxEna/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_tx_en
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.013ns  (logic 4.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.653     9.682    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y167                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxEna/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.415    10.097 r  ftop/gbe/qbgmac/gmac/txRS_iobTxEna/Q
                         net (fo=1, routed)           0.000    10.097    n_3566_ftop
    M27                                                               r  gmii_tx_en_OBUF_inst/I
    M27                  OBUF (Prop_obuf_I_O)         3.598    13.695 r  gmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    13.695    gmii_tx_en
    M27                                                               r  gmii_tx_en
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/txRS_iobTxData/C
                            (falling edge-triggered cell ODDR clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.006ns  (logic 4.006ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK fall edge)
                                                      4.000     4.000 f  
    G8                                                0.000     4.000 f  sys1_clkp
                         net (fo=0)                   0.000     4.000    sys1_clkp
    G8                                                                f  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     4.000 f  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  f  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     6.684 f  ftop/sys1_clki/O
                         net (fo=1, routed)           1.225     7.909    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    f  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     8.029 f  ftop/sys1_clk/O
                         net (fo=566, routed)         1.653     9.682    ftop/gbe/qbgmac/gmac/sys1_clk$O
    OLOGIC_X0Y168                                                     f  ftop/gbe/qbgmac/gmac/txRS_iobTxData/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.415    10.097 r  ftop/gbe/qbgmac/gmac/txRS_iobTxData/Q
                         net (fo=1, routed)           0.000    10.097    n_3558_ftop
    N27                                                               r  gmii_txd_OBUF[0]_inst/I
    N27                  OBUF (Prop_obuf_I_O)         3.591    13.689 r  gmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.689    gmii_txd[0]
    N27                                                               r  gmii_txd[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.587     1.595    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X50Y122                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     1.889 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC_D1/O
    SLICE_X50Y122        RAMD32                       0.000     1.889    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.587     1.595    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X50Y122                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.891 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC/O
    SLICE_X50Y122        RAMD32                       0.000     1.891    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMC
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.587     1.595    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X50Y122                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.897 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD_D1/O
    SLICE_X50Y122        RAMS32                       0.000     1.897    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.304ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.587     1.595    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/WCLK
    SLICE_X50Y122                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        RAMS32 (Prop_rams32_CLK_O)
                                                      0.304     1.899 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD/O
    SLICE_X50Y122        RAMS32                       0.000     1.899    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_36_39/RAMD
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.589     1.597    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X50Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.899 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD_D1/O
    SLICE_X50Y120        RAMS32                       0.000     1.899    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.590     1.598    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/WCLK
    SLICE_X50Y119                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.900 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD_D1/O
    SLICE_X50Y119        RAMS32                       0.000     1.900    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.591     1.599    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/WCLK
    SLICE_X52Y118                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.901 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMD_D1/O
    SLICE_X52Y118        RAMS32                       0.000     1.901    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_18_23/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.304ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.589     1.597    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X50Y120                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        RAMS32 (Prop_rams32_CLK_O)
                                                      0.304     1.901 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD/O
    SLICE_X50Y120        RAMS32                       0.000     1.901    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.592     1.600    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X50Y117                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.902 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMD_D1/O
    SLICE_X50Y117        RAMS32                       0.000     1.902    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_24_29/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_GTX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.304ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_GTX_CLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki$O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.590     1.598    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/WCLK
    SLICE_X50Y119                                                     r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        RAMS32 (Prop_rams32_CLK_O)
                                                      0.304     1.902 r  ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD/O
    SLICE_X50Y119        RAMS32                       0.000     1.902    ftop/gbe/qbgmac/rxF/fifoMem_reg_0_7_30_35/RAMD
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GMII_RX_CLK
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD/O
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 0.416ns (14.271%)  route 2.499ns (85.729%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.246     3.981 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/Q
                         net (fo=18, routed)          2.499     6.480    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/ADDRD1
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD/ADR1
    SLICE_X42Y115        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.170     6.650 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD/O
    SLICE_X42Y115        RAMS32                       0.000     6.650    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.903ns  (logic 0.404ns (13.917%)  route 2.499ns (86.083%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.246     3.981 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/Q
                         net (fo=18, routed)          2.499     6.480    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/ADDRD1
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1/ADR1
    SLICE_X42Y115        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.158     6.638 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1/O
    SLICE_X42Y115        RAMS32                       0.000     6.638    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD/O
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.625ns  (logic 0.416ns (15.846%)  route 2.209ns (84.154%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.246     3.981 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/Q
                         net (fo=18, routed)          2.209     6.190    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/ADDRD1
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD/ADR1
    SLICE_X42Y114        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.170     6.360 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD/O
    SLICE_X42Y114        RAMS32                       0.000     6.360    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.613ns  (logic 0.404ns (15.460%)  route 2.209ns (84.540%))
  Logic Levels:           1  (RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.739     3.735    ftop/gbe/qbgmac/gmac/rxRS_rxF/I1
    SLICE_X40Y113                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDCE (Prop_fdce_C_Q)         0.246     3.981 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/sGEnqPtr_reg[1]/Q
                         net (fo=18, routed)          2.209     6.190    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/ADDRD1
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1/ADR1
    SLICE_X42Y114        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.158     6.348 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1/O
    SLICE_X42Y114        RAMS32                       0.000     6.348    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/O
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.740     3.736    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855     4.591 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/O
    SLICE_X42Y114        RAMD32                       0.000     4.591    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/O
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.844ns  (logic 0.844ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.414    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     2.129 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.490     2.619    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.377     2.996 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.740     3.736    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844     4.580 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/O
    SLICE_X42Y114        RAMD32                       0.000     4.580    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     1.823 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1/O
    SLICE_X42Y114        RAMD32                       0.000     1.823    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.825 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC/O
    SLICE_X42Y114        RAMD32                       0.000     1.825    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMC
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.831 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1/O
    SLICE_X42Y115        RAMS32                       0.000     1.831    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.831 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1/O
    SLICE_X42Y114        RAMS32                       0.000     1.831    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.304ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X42Y115                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        RAMS32 (Prop_rams32_CLK_O)
                                                      0.304     1.833 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD/O
    SLICE_X42Y115        RAMS32                       0.000     1.833    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD/CLK
                            (rising edge-triggered cell RAMS32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.304ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gbe/qbgmac/gmac/gmii_rx_clk_IBUF
    IDELAY_X0Y124                                                     r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gbe/qbgmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gbe/qbgmac/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X0Y9                                                         r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gbe/qbgmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.317     1.529    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X42Y114                                                     r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        RAMS32 (Prop_rams32_CLK_O)
                                                      0.304     1.833 r  ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD/O
    SLICE_X42Y114        RAMS32                       0.000     1.833    ftop/gbe/qbgmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMD
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys0_clkp
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftop/lcdWrk/lcd_ctrl/e_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lcd_e
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 3.451ns (48.427%)  route 3.675ns (51.573%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.585     5.316    ftop/lcdWrk/lcd_ctrl/sys0_clk$O
    SLICE_X56Y102                                                     r  ftop/lcdWrk/lcd_ctrl/e_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDCE (Prop_fdce_C_Q)         0.308     5.624 r  ftop/lcdWrk/lcd_ctrl/e_reg_reg/Q
                         net (fo=2, routed)           3.675     9.299    n_3572_ftop
    AB10                                                              r  lcd_e_OBUF_inst/I
    AB10                 OBUF (Prop_obuf_I_O)         3.143    12.442 r  lcd_e_OBUF_inst/O
                         net (fo=0)                   0.000    12.442    lcd_e
    AB10                                                              r  lcd_e
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/mdi_rOutEn_reg/C
                            (rising edge-triggered cell FDSE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mdio_mdd
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.819ns (54.488%)  route 3.190ns (45.512%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.659     5.390    ftop/gbe/sys0_clk$O
    SLICE_X12Y134                                                     r  ftop/gbe/mdi_rOutEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y134        FDSE (Prop_fdse_C_Q)         0.308     5.698 r  ftop/gbe/mdi_rOutEn_reg/Q
                         net (fo=1, routed)           1.810     7.508    gbe/mdi_rOutEn
    SLICE_X6Y190                                                      r  i_3557_0/I0
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.053     7.561 f  i_3557_0/O
                         net (fo=1, routed)           1.380     8.941    n_3557_0
    J21                                                               f  i_3557_1/T
    J21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.458    12.399 r  i_3557_1/O
                         net (fo=0)                   0.000    12.399    mdio_mdd
    J21                                                               r  mdio_mdd
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/lcd_ctrl/rs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lcd_rs
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 3.385ns (51.006%)  route 3.252ns (48.994%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.778     5.509    ftop/lcdWrk/lcd_ctrl/sys0_clk$O
    SLICE_X71Y99                                                      r  ftop/lcdWrk/lcd_ctrl/rs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y99         FDRE (Prop_fdre_C_Q)         0.269     5.778 r  ftop/lcdWrk/lcd_ctrl/rs_reg_reg/Q
                         net (fo=1, routed)           3.252     9.029    n_3571_ftop
    Y11                                                               r  lcd_rs_OBUF_inst/I
    Y11                  OBUF (Prop_obuf_I_O)         3.116    12.145 r  lcd_rs_OBUF_inst/O
                         net (fo=0)                   0.000    12.145    lcd_rs
    Y11                                                               r  lcd_rs
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/lcd_ctrl/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lcd_db[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.383ns (51.196%)  route 3.225ns (48.804%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.778     5.509    ftop/lcdWrk/lcd_ctrl/sys0_clk$O
    SLICE_X71Y99                                                      r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y99         FDRE (Prop_fdre_C_Q)         0.269     5.778 r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[1]/Q
                         net (fo=1, routed)           3.225     9.003    n_4041_ftop
    AA10                                                              r  lcd_db_OBUF[1]_inst/I
    AA10                 OBUF (Prop_obuf_I_O)         3.114    12.117 r  lcd_db_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.117    lcd_db[1]
    AA10                                                              r  lcd_db[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/lcd_ctrl/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lcd_db[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 3.381ns (50.168%)  route 3.359ns (49.832%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.583     5.314    ftop/lcdWrk/lcd_ctrl/sys0_clk$O
    SLICE_X68Y100                                                     r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.269     5.583 r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[2]/Q
                         net (fo=1, routed)           3.359     8.941    n_4040_ftop
    AA11                                                              r  lcd_db_OBUF[2]_inst/I
    AA11                 OBUF (Prop_obuf_I_O)         3.112    12.054 r  lcd_db_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.054    lcd_db[2]
    AA11                                                              r  lcd_db[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/lcd_ctrl/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lcd_db[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 3.402ns (51.234%)  route 3.238ns (48.766%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.582     5.313    ftop/lcdWrk/lcd_ctrl/sys0_clk$O
    SLICE_X71Y100                                                     r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.269     5.582 r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[0]/Q
                         net (fo=1, routed)           3.238     8.820    n_4042_ftop
    AA13                                                              r  lcd_db_OBUF[0]_inst/I
    AA13                 OBUF (Prop_obuf_I_O)         3.133    11.952 r  lcd_db_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.952    lcd_db[0]
    AA13                                                              r  lcd_db[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/lcd_ctrl/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lcd_db[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.605ns  (logic 3.387ns (51.280%)  route 3.218ns (48.720%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.583     5.314    ftop/lcdWrk/lcd_ctrl/sys0_clk$O
    SLICE_X68Y100                                                     r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDRE (Prop_fdre_C_Q)         0.269     5.583 r  ftop/lcdWrk/lcd_ctrl/data_reg_reg[3]/Q
                         net (fo=1, routed)           3.218     8.800    n_4039_ftop
    Y10                                                               r  lcd_db_OBUF[3]_inst/I
    Y10                  OBUF (Prop_obuf_I_O)         3.118    11.918 r  lcd_db_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.918    lcd_db[3]
    Y10                                                               r  lcd_db[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/gbe/mdi_rMDC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mdio_mdc
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 3.862ns (68.547%)  route 1.772ns (31.453%))
  Logic Levels:           1  (OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.659     5.390    ftop/gbe/sys0_clk$O
    SLICE_X12Y134                                                     r  ftop/gbe/mdi_rMDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y134        FDRE (Prop_fdre_C_Q)         0.308     5.698 r  ftop/gbe/mdi_rMDC_reg/Q
                         net (fo=1, routed)           1.772     7.470    n_3570_ftop
    R23                                                               r  mdio_mdc_OBUF_inst/I
    R23                  OBUF (Prop_obuf_I_O)         3.554    11.024 r  mdio_mdc_OBUF_inst/O
                         net (fo=0)                   0.000    11.024    mdio_mdc
    R23                                                               r  mdio_mdc
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys0_clkp
                            (clock source 'sys0_clkp'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/idc/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.202ns  (logic 1.152ns (22.140%)  route 4.050ns (77.860%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 f  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              f  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 f  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     f  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 f  i_3557_65/O
                         net (fo=3710, routed)        1.471     5.202    ftop/sys0_clk$O
    IDELAYCTRL_X0Y2                                                   f  ftop/idc/REFCLK
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     5.202    ftop/idc
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/idc_idcRst/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/idc/RST
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.946ns  (logic 0.322ns (16.543%)  route 1.624ns (83.457%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     1.032     1.032 r  ftop/sys0_clk/O
                         net (fo=1, routed)           2.579     3.611    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.731 r  i_3557_65/O
                         net (fo=3710, routed)        1.661     5.392    ftop/idc_idcRst/rstSync/sys0_clk$O
    SLICE_X23Y139                                                     r  ftop/idc_idcRst/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y139        FDCE (Prop_fdce_C_Q)         0.269     5.661 r  ftop/idc_idcRst/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.727     6.387    ftop/idc_idcRst/rstSync/reset_hold[1]
    SLICE_X18Y132                                                     r  ftop/idc_idcRst/rstSync/i_3557_3568/I0
    SLICE_X18Y132        LUT1 (Prop_lut1_I0_O)        0.053     6.440 r  ftop/idc_idcRst/rstSync/i_3557_3568/O
                         net (fo=1, routed)           0.898     7.338    ftop/idc_resetP$RESET_OUT
    IDELAYCTRL_X0Y2                                                   r  ftop/idc/RST
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     7.338    ftop/idc
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys0_clkp
                            (clock source 'sys0_clkp'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/idc/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 0.414ns (19.997%)  route 1.658ns (80.003%))
  Logic Levels:           2  (BUFG=1 IBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.575     2.072    ftop/sys0_clk$O
    IDELAYCTRL_X0Y2                                                   r  ftop/idc/REFCLK
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     2.072    ftop/idc
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/WCLK
    SLICE_X62Y119                                                     r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     2.377 r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC_D1/O
    SLICE_X62Y119        RAMD32                       0.000     2.377    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.588     2.085    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/WCLK
    SLICE_X70Y134                                                     r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294     2.379 r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC_D1/O
    SLICE_X70Y134        RAMD32                       0.000     2.379    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.586     2.083    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/WCLK
    SLICE_X62Y119                                                     r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.379 r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC/O
    SLICE_X62Y119        RAMD32                       0.000     2.379    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_36_41/RAMC
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.297ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.585     2.082    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/WCLK
    SLICE_X66Y119                                                     r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     2.379 r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB_D1/O
    SLICE_X66Y119        RAMD32                       0.000     2.379    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.588     2.085    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/WCLK
    SLICE_X70Y134                                                     r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     2.381 r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC/O
    SLICE_X70Y134        RAMD32                       0.000     2.381    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMC
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMB_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.297ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.588     2.085    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/WCLK
    SLICE_X70Y134                                                     r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     2.382 r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMB_D1/O
    SLICE_X70Y134        RAMD32                       0.000     2.382    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_30_31/RAMB_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_18_23/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_18_23/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.584     2.081    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_18_23/WCLK
    SLICE_X74Y131                                                     r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_18_23/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y131        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.383 r  ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_18_23/RAMD_D1/O
    SLICE_X74Y131        RAMS32                       0.000     2.383    ftop/cp/rom_serverAdapter_outDataCore/arr_reg_0_1_18_23/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_18_23/RAMD_D1/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_18_23/RAMD_D1/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.584     2.081    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_18_23/WCLK
    SLICE_X70Y119                                                     r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_18_23/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.383 r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_18_23/RAMD_D1/O
    SLICE_X70Y119        RAMS32                       0.000     2.383    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_18_23/RAMD_D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB/O
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    ftop/sys0_clkp
    AD12                                                              r  ftop/sys0_clk/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  ftop/sys0_clk/O
                         net (fo=1, routed)           1.083     1.471    n_3573_ftop
    BUFGCTRL_X0Y0                                                     r  i_3557_65/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_3557_65/O
                         net (fo=3710, routed)        0.585     2.082    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/WCLK
    SLICE_X66Y119                                                     r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301     2.383 r  ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB/O
    SLICE_X66Y119        RAMD32                       0.000     2.383    ftop/lcdWrk/wci_wslv_reqF/arr_reg_0_1_60_65/RAMB
  -------------------------------------------------------------------    -------------------





