/** *************************************************************************************
 * Copyright (c) 2020-2021 Institute of Computing Technology, Chinese Academy of Sciences
 * Copyright (c) 2020-2021 Peng Cheng Laboratory
 *
 * XiangShan is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 * http://license.coscl.org.cn/MulanPSL2
 *
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
 * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
 * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 *
 * See the Mulan PSL v2 for more details.
 * *************************************************************************************
 */

package coupledL2

import chisel3._
import chisel3.util._
import coupledL2.utils._
import chipsalliance.rocketchip.config.Parameters
import freechips.rocketchip.tilelink._
import freechips.rocketchip.tilelink.TLMessages._
import coupledL2.prefetch.PrefetchResp
import coupledL2.utils.{XSPerfAccumulate, XSPerfHistogram, XSPerfMax}
import utility._

// Communicate with L1
// Send out Grant/GrantData/ReleaseAck from d and
// receive GrantAck through e
// ** L1 is non-blocking for Grant
// ** FIFO version of GrantBuffer
class GrantBufferFIFO(implicit p: Parameters) extends BaseGrantBuffer with HasCircularQueuePtrHelper{

  class GrantBufferPtr(implicit p: Parameters) extends CircularQueuePtr[GrantBufferPtr](mshrsAll){ }

  object GrantBufferPtr {
    def apply(f: Bool, v: UInt)(implicit p: Parameters): GrantBufferPtr = {
      val ptr = Wire(new GrantBufferPtr)
      ptr.flag := f
      ptr.value := v
      ptr
    }
  }

  val enqPtrExt = RegInit(0.U.asTypeOf(new GrantBufferPtr))
  val deqPtrExt = RegInit(0.U.asTypeOf(new GrantBufferPtr))

  val enqPtr = enqPtrExt.value
  val deqPtr = deqPtrExt.value

  val beat_valids = RegInit(VecInit(Seq.fill(mshrsAll) {
    VecInit(Seq.fill(beatSize)(false.B))
  }))
  val block_valids = VecInit(beat_valids.map(_.asUInt.orR)).asUInt
  val tasks = Reg(Vec(mshrsAll, new TaskBundle))
  val datas = Reg(Vec(mshrsAll, new DSBlock))
  val full = block_valids.andR

  // used by prefetch, update deqPtrExt
  val flush = RegInit(VecInit(Seq.fill(mshrsAll) {
    false.B
  }))

  // hint interface: l2 will send hint to l1 before sending grantData (3 cycle ahead)
  val globalCounter = RegInit(0.U((log2Ceil(mshrsAll) + 1).W))
  val beat_counters = RegInit(VecInit(Seq.fill(mshrsAll) {
    0.U((log2Ceil(mshrsAll) + 1).W)
  }))
  io.globalCounter := globalCounter

  when(io.d_task.fire()) {
    val hasData = io.d_task.bits.task.opcode(0)
    when(hasData) {
      globalCounter := globalCounter + 1.U // counter = counter + 2 - 1
    }.otherwise {
      globalCounter := globalCounter // counter = counter + 1 - 1
    }
  }.otherwise {
    globalCounter := Mux(globalCounter === 0.U, 0.U, globalCounter - 1.U) // counter = counter - 1
  }

  // GrantData
  val hint_valid_vec = beat_counters.zip(tasks).map{case (counter, task) => { counter === hintCycleAhead.U && task.opcode === GrantData && !task.fromL2pft.getOrElse(false.B) }}
  val sourceid_vec = tasks.map{case task => task.sourceId}

  io.l1Hint.valid := VecInit(hint_valid_vec).asUInt.orR
  io.l1Hint.bits.sourceId := ParallelMux(hint_valid_vec zip sourceid_vec)
  assert(PopCount(VecInit(hint_valid_vec)) <= 1.U)

  beat_counters.foreach {
    case (counter) => {
      counter := Mux(counter === 0.U, 0.U, counter - 1.U)
    }
  }

  // sourceIdAll (= L1 Ids) entries
  // Caution: blocks choose an empty entry to insert, which has #mshrsAll entries
  // while inflight_grant use sourceId as index, which has #sourceIdAll entries
  val inflight_grant = RegInit(VecInit(Seq.fill(sourceIdAll){
    0.U.asTypeOf(Valid(new InflightGrantEntry))
  }))

  io.grantStatus zip inflight_grant foreach {
    case (g, i) =>
      g.valid := i.valid
      g.tag    := i.bits.tag
      g.set    := i.bits.set
  }

  when (io.d_task.fire && io.d_task.bits.task.opcode(2, 1) === Grant(2, 1)) {
    // choose an empty entry
    val insertIdx = io.d_task.bits.task.sourceId
    val entry = inflight_grant(insertIdx)
    entry.valid := true.B
    entry.bits.set   := io.d_task.bits.task.set
    entry.bits.tag   := io.d_task.bits.task.tag
    entry.bits.sink  := io.d_task.bits.task.mshrId
  }
  when (io.e.fire) {
    // compare sink to clear buffer
    val sinkMatchVec = inflight_grant.map(g => g.valid && g.bits.sink === io.e.bits.sink)
    assert(PopCount(sinkMatchVec) === 1.U, "GrantBuf: there must be one and only one match")
    val bufIdx = OHToUInt(sinkMatchVec)
    inflight_grant(bufIdx).valid := false.B
  }

  // handle capacity conflict of GrantBuffer
  // count the number of valid blocks + those in pipe that might use GrantBuf
  // so that GrantBuffer will not exceed capacity
  val noSpaceForSinkReq = PopCount(Cat(VecInit(io.pipeStatusVec.tail.map { case s =>
    s.valid && (s.bits.fromA || s.bits.fromC)
  }).asUInt, block_valids)) >= mshrsAll.U
  val noSpaceForMSHRReq = PopCount(Cat(VecInit(io.pipeStatusVec.map { case s =>
    s.valid && s.bits.fromA
  }).asUInt, block_valids)) >= mshrsAll.U

  io.toReqArb.blockSinkReqEntrance.blockA_s1 := noSpaceForSinkReq
  io.toReqArb.blockSinkReqEntrance.blockB_s1 := Cat(inflight_grant.map(g => g.valid &&
    g.bits.set === io.fromReqArb.status_s1.b_set && g.bits.tag === io.fromReqArb.status_s1.b_tag)).orR
  //TODO: or should we still Stall B req?
  // A-replace related rprobe is handled in SourceB
  io.toReqArb.blockSinkReqEntrance.blockC_s1 := noSpaceForSinkReq
  io.toReqArb.blockMSHRReqEntrance := noSpaceForMSHRReq

  when(io.d_task.fire() && !(io.d_task.bits.task.opcode === HintAck && !io.d_task.bits.task.fromL2pft.getOrElse(false.B))) {
    beat_valids(enqPtr).foreach(_ := true.B)
    tasks(enqPtr) := io.d_task.bits.task
    datas(enqPtr) := io.d_task.bits.data
    beat_counters(enqPtr) := globalCounter
    enqPtrExt := enqPtrExt + 1.U
  }
  // If no prefetch, there never should be HintAck
  assert(prefetchOpt.nonEmpty.B || !io.d_task.valid || io.d_task.bits.task.opcode =/= HintAck)

  def toTLBundleD(task: TaskBundle, data: UInt = 0.U) = {
    val d = Wire(new TLBundleD(edgeIn.bundle))
    d.opcode := task.opcode
    d.param := task.param
    d.size := offsetBits.U
    d.source := task.sourceId
    d.sink := task.mshrId
    d.denied := false.B
    d.data := data
    d.corrupt := false.B
    d
  }

  def getBeat(data: UInt, beatsOH: UInt): (UInt, UInt) = {
    // get one beat from data according to beatsOH
    require(data.getWidth == (blockBytes * 8))
    require(beatsOH.getWidth == beatSize)
    // next beat
    val next_beat = ParallelPriorityMux(beatsOH, data.asTypeOf(Vec(beatSize, UInt((beatBytes * 8).W))))
    val selOH = PriorityEncoderOH(beatsOH)
    // remaining beats that haven't been sent out
    val next_beatsOH = beatsOH & ~selOH
    (next_beat, next_beatsOH)
  }

  io.d.valid := false.B
  io.d.bits := 0.U.asTypeOf(io.d.bits)
  for(idx <- (0 until mshrsAll)) {
    when(deqPtr === idx.U) {
      io.d.valid := block_valids(idx) && tasks(idx).opcode =/= HintAck // L1 does not need HintAck (for now)
      val data = datas(idx).data
      val beatsOH = beat_valids(idx).asUInt
      val (beat, next_beatsOH) = getBeat(data, beatsOH)
      io.d.bits := toTLBundleD(tasks(idx), beat)
      val hasData = io.d.bits.opcode(0)

      when (io.d.fire()) {
        when (hasData) {
          beat_valids(idx) := VecInit(next_beatsOH.asBools)
          // only when all beats fire, inc deqPtrExt
          when(next_beatsOH === 0.U) {
            deqPtrExt := deqPtrExt + 1.U
          }
        }.otherwise {
          beat_valids(idx).foreach(_ := false.B)
          deqPtrExt := deqPtrExt + 1.U
        }
      }
    }
  }

  val pft_resps = prefetchOpt.map(_ => Wire(Vec(mshrsAll, DecoupledIO(new PrefetchResp))))
  io.prefetchResp.zip(pft_resps).foreach {
    case (out, ins) =>
      ins.zipWithIndex.foreach {
        case (in, i) =>
          in.valid := block_valids(i) && tasks(i).opcode === HintAck
          in.bits.tag := tasks(i).tag
          in.bits.set := tasks(i).set
          when (in.fire()) {
            beat_valids(i).foreach(_ := false.B)
            flush(i) := true.B
          }
      }
      fastArb(ins, out, Some("pft_resp_arb"))
  }

  io.d_task.ready := !full

  // GrantBuf should always be ready.
  // If not, block reqs at the entrance of the pipeline when GrantBuf is about to be full.
  assert(!io.d_task.valid || io.d_task.ready) 

  when(flush(deqPtr)) {
    flush(deqPtr) := false.B
    deqPtrExt := deqPtrExt + 1.U
  }

  io.e.ready := true.B
  io.e_resp.valid := io.e.valid
  io.e_resp.mshrId := io.e.bits.sink
  io.e_resp.set := 0.U(setBits.W)
  io.e_resp.tag := 0.U(tagBits.W)
  io.e_resp.respInfo.opcode := GrantAck
  io.e_resp.respInfo.param := 0.U(3.W)
  io.e_resp.respInfo.last := true.B
  io.e_resp.respInfo.dirty := false.B
  io.e_resp.respInfo.isHit := false.B

  if (cacheParams.enablePerf) {
    XSPerfAccumulate(cacheParams, "grant_buffer_full", full)

    val timers = RegInit(VecInit(Seq.fill(sourceIdAll){0.U(64.W)}))
    inflight_grant zip timers map {
      case (e, t) =>
        when(e.valid) { t := t + 1.U }
        when(RegNext(e.valid) && !e.valid) { t := 0.U }
        assert(t < 10000.U, "Inflight Grant Leak")

        val enable = RegNext(e.valid) && !e.valid
        XSPerfHistogram(cacheParams, "grant_grantack_period", t, enable, 0, 12, 1)
        XSPerfMax(cacheParams, "max_grant_grantack_period", t, enable)
    }
  }
}
