{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689056636794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689056636794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 14:23:56 2023 " "Processing started: Tue Jul 11 14:23:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689056636794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689056636794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_fifo_axi -c sdram_fifo_axi " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_fifo_axi -c sdram_fifo_axi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689056636794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1689056637059 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(865) " "Verilog HDL warning at sdram_model_plus.v(865): extended using \"x\" or \"z\"" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 865 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689056637094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(866) " "Verilog HDL warning at sdram_model_plus.v(866): extended using \"x\" or \"z\"" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 866 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689056637094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(867) " "Verilog HDL warning at sdram_model_plus.v(867): extended using \"x\" or \"z\"" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 867 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689056637094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(868) " "Verilog HDL warning at sdram_model_plus.v(868): extended using \"x\" or \"z\"" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 868 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689056637094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_model_plus.v(329) " "Verilog HDL information at sdram_model_plus.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689056637094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_model_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_model_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_model_plus " "Found entity 1: sdram_model_plus" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sdram_pro_top " "Found entity 1: tb_sdram_pro_top" {  } { { "src/sdram_pro_top_tb.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637100 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "WRITE src/sdram_model_plus.v 155 defines.v(10) " "Verilog HDL macro warning at defines.v(10): overriding existing definition for macro \"WRITE\", which was defined in \"src/sdram_model_plus.v\", line 155" {  } { { "src/defines.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/defines.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1689056637103 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "READ src/sdram_model_plus.v 153 defines.v(11) " "Verilog HDL macro warning at defines.v(11): overriding existing definition for macro \"READ\", which was defined in \"src/sdram_model_plus.v\", line 153" {  } { { "src/defines.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/defines.v" 11 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1689056637103 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_pro_sdram_ctrl.v(66) " "Verilog HDL warning at sdram_pro_sdram_ctrl.v(66): extended using \"x\" or \"z\"" {  } { { "src/sdram_pro_sdram_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689056637104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_sdram_ctrl " "Found entity 1: sdram_pro_sdram_ctrl" {  } { { "src/sdram_pro_sdram_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_fifo_ctrl " "Found entity 1: sdram_pro_fifo_ctrl" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END sdram_pro_write.v(20) " "Verilog HDL Declaration information at sdram_pro_write.v(20): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "src/sdram_pro_write.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_write.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRP cnt_trp sdram_pro_write.v(42) " "Verilog HDL Declaration information at sdram_pro_write.v(42): object \"CNT_TRP\" differs only in case from object \"cnt_trp\" in the same scope" {  } { { "src/sdram_pro_write.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_write.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRC cnt_trc sdram_pro_write.v(43) " "Verilog HDL Declaration information at sdram_pro_write.v(43): object \"CNT_TRC\" differs only in case from object \"cnt_trc\" in the same scope" {  } { { "src/sdram_pro_write.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_write.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_write " "Found entity 1: sdram_pro_write" {  } { { "src/sdram_pro_write.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_write.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_top " "Found entity 1: sdram_pro_top" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_pro_read.v(232) " "Verilog HDL warning at sdram_pro_read.v(232): extended using \"x\" or \"z\"" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 232 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689056637114 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_pro_read.v(298) " "Verilog HDL warning at sdram_pro_read.v(298): extended using \"x\" or \"z\"" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 298 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689056637114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END sdram_pro_read.v(20) " "Verilog HDL Declaration information at sdram_pro_read.v(20): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRP cnt_trp sdram_pro_read.v(45) " "Verilog HDL Declaration information at sdram_pro_read.v(45): object \"CNT_TRP\" differs only in case from object \"cnt_trp\" in the same scope" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRC cnt_trc sdram_pro_read.v(46) " "Verilog HDL Declaration information at sdram_pro_read.v(46): object \"CNT_TRC\" differs only in case from object \"cnt_trc\" in the same scope" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CAS_LATENCY cnt_cas_latency sdram_pro_read.v(47) " "Verilog HDL Declaration information at sdram_pro_read.v(47): object \"CNT_CAS_LATENCY\" differs only in case from object \"cnt_cas_latency\" in the same scope" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_read " "Found entity 1: sdram_pro_read" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sdram_pro_init.v(16) " "Verilog HDL Declaration information at sdram_pro_init.v(16): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "src/sdram_pro_init.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRP cnt_trp sdram_pro_init.v(30) " "Verilog HDL Declaration information at sdram_pro_init.v(30): object \"CNT_TRP\" differs only in case from object \"cnt_trp\" in the same scope" {  } { { "src/sdram_pro_init.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRC cnt_trc sdram_pro_init.v(31) " "Verilog HDL Declaration information at sdram_pro_init.v(31): object \"CNT_TRC\" differs only in case from object \"cnt_trc\" in the same scope" {  } { { "src/sdram_pro_init.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_init.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_init " "Found entity 1: sdram_pro_init" {  } { { "src/sdram_pro_init.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "atref_end ATREF_END sdram_pro_autorefresh.v(19) " "Verilog HDL Declaration information at sdram_pro_autorefresh.v(19): object \"atref_end\" differs only in case from object \"ATREF_END\" in the same scope" {  } { { "src/sdram_pro_autorefresh.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_autorefresh.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_15US cnt_15us sdram_pro_autorefresh.v(32) " "Verilog HDL Declaration information at sdram_pro_autorefresh.v(32): object \"CNT_15US\" differs only in case from object \"cnt_15us\" in the same scope" {  } { { "src/sdram_pro_autorefresh.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_autorefresh.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRP cnt_trp sdram_pro_autorefresh.v(33) " "Verilog HDL Declaration information at sdram_pro_autorefresh.v(33): object \"CNT_TRP\" differs only in case from object \"cnt_trp\" in the same scope" {  } { { "src/sdram_pro_autorefresh.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_autorefresh.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_TRC cnt_trc sdram_pro_autorefresh.v(34) " "Verilog HDL Declaration information at sdram_pro_autorefresh.v(34): object \"CNT_TRC\" differs only in case from object \"cnt_trc\" in the same scope" {  } { { "src/sdram_pro_autorefresh.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_autorefresh.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689056637120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_autorefresh.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_autorefresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_autorefresh " "Found entity 1: sdram_pro_autorefresh" {  } { { "src/sdram_pro_autorefresh.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_autorefresh.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_pro_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_pro_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pro_arbit " "Found entity 1: sdram_pro_arbit" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/write_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/write_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_fifo " "Found entity 1: write_fifo" {  } { { "ip/write_fifo.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/write_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/read_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/read_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo " "Found entity 1: read_fifo" {  } { { "ip/read_fifo.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/read_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_pro_top_tb.v(69) " "Verilog HDL Implicit Net warning at sdram_pro_top_tb.v(69): created implicit net for \"rst_n\"" {  } { { "src/sdram_pro_top_tb.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top_tb.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056637129 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_sign packed sdram_model_plus.v(292) " "Verilog HDL Port Declaration warning at sdram_model_plus.v(292): data type declaration for \"data_sign\" declares packed dimensions but the port declaration declaration does not" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 292 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1689056637129 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_sign sdram_model_plus.v(291) " "HDL info at sdram_model_plus.v(291): see declaration for object \"data_sign\"" {  } { { "src/sdram_model_plus.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v" 291 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056637129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_pro_top " "Elaborating entity \"sdram_pro_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689056637180 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_clk_out sdram_pro_top.v(30) " "Output port \"sdram_clk_out\" at sdram_pro_top.v(30) has no driver" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1689056637180 "|sdram_pro_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pro_fifo_ctrl sdram_pro_fifo_ctrl:fifo_ctrl_inst " "Elaborating entity \"sdram_pro_fifo_ctrl\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\"" {  } { { "src/sdram_pro_top.v" "fifo_ctrl_inst" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_fifo sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst " "Elaborating entity \"write_fifo\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "write_fifo_inst" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/write_fifo.v" "dcfifo_component" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/write_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/write_fifo.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/write_fifo.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637240 ""}  } { { "ip/write_fifo.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/write_fifo.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689056637240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_prn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_prn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_prn1 " "Found entity 1: dcfifo_prn1" {  } { { "db/dcfifo_prn1.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_prn1 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated " "Elaborating entity \"dcfifo_prn1\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_prn1.tdf" "rdptr_g_gray2bin" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_p96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Elaborating entity \"a_graycounter_p96\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_prn1.tdf" "rdptr_g1p" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_ggc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Elaborating entity \"a_graycounter_ggc\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_prn1.tdf" "wrptr_g1p" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_graycounter_fgc:wrptr_gp " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|a_graycounter_fgc:wrptr_gp\"" {  } { { "db/dcfifo_prn1.tdf" "wrptr_gp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr61 " "Found entity 1: altsyncram_pr61" {  } { { "db/altsyncram_pr61.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/altsyncram_pr61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr61 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|altsyncram_pr61:fifo_ram " "Elaborating entity \"altsyncram_pr61\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|altsyncram_pr61:fifo_ram\"" {  } { { "db/dcfifo_prn1.tdf" "fifo_ram" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52f1 " "Found entity 1: altsyncram_52f1" {  } { { "db/altsyncram_52f1.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/altsyncram_52f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52f1 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14 " "Elaborating entity \"altsyncram_52f1\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14\"" {  } { { "db/altsyncram_pr61.tdf" "altsyncram14" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/altsyncram_pr61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_prn1.tdf" "rdaclr" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_lec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_lec " "Found entity 1: dffpipe_lec" {  } { { "db/dffpipe_lec.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_lec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_lec sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|dffpipe_lec:rs_brp " "Elaborating entity \"dffpipe_lec\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|dffpipe_lec:rs_brp\"" {  } { { "db/dcfifo_prn1.tdf" "rs_brp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sdb " "Found entity 1: alt_synch_pipe_sdb" {  } { { "db/alt_synch_pipe_sdb.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_sdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sdb sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sdb\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\"" {  } { { "db/dcfifo_prn1.tdf" "rs_dgwp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe18 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_sdb.tdf" "dffpipe18" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_sdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_prn1.tdf" "ws_brp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_prn1.tdf" "ws_dgrp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe22 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe22\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe22" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_636.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_636 " "Found entity 1: cmpr_636" {  } { { "db/cmpr_636.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/cmpr_636.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_636 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|cmpr_636:rdempty_eq_comp " "Elaborating entity \"cmpr_636\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|write_fifo:write_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_prn1:auto_generated\|cmpr_636:rdempty_eq_comp\"" {  } { { "db/dcfifo_prn1.tdf" "rdempty_eq_comp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst " "Elaborating entity \"read_fifo\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "read_fifo_inst" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/read_fifo.v" "dcfifo_component" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/read_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/read_fifo.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/read_fifo.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637754 ""}  } { { "ip/read_fifo.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/read_fifo.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689056637754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5lj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5lj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5lj1 " "Found entity 1: dcfifo_5lj1" {  } { { "db/dcfifo_5lj1.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_5lj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5lj1 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated " "Elaborating entity \"dcfifo_5lj1\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tdb " "Found entity 1: alt_synch_pipe_tdb" {  } { { "db/alt_synch_pipe_tdb.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_tdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tdb sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tdb\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\"" {  } { { "db/dcfifo_5lj1.tdf" "rs_dgwp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_5lj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_tdb:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_tdb.tdf" "dffpipe5" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_tdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_5lj1.tdf" "ws_dgrp" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_5lj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689056637885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689056637885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_te9:dffpipe8 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|read_fifo:read_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_5lj1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_te9:dffpipe8\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe8" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pro_sdram_ctrl sdram_pro_sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_pro_sdram_ctrl\" for hierarchy \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\"" {  } { { "src/sdram_pro_top.v" "sdram_ctrl_inst" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pro_arbit sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_arbit:U_sdram_pro_arbit " "Elaborating entity \"sdram_pro_arbit\" for hierarchy \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_arbit:U_sdram_pro_arbit\"" {  } { { "src/sdram_pro_sdram_ctrl.v" "U_sdram_pro_arbit" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(80) " "Verilog HDL assignment warning at sdram_pro_arbit.v(80): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(92) " "Verilog HDL assignment warning at sdram_pro_arbit.v(92): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(95) " "Verilog HDL assignment warning at sdram_pro_arbit.v(95): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(101) " "Verilog HDL assignment warning at sdram_pro_arbit.v(101): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(104) " "Verilog HDL assignment warning at sdram_pro_arbit.v(104): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(107) " "Verilog HDL assignment warning at sdram_pro_arbit.v(107): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(110) " "Verilog HDL assignment warning at sdram_pro_arbit.v(110): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(116) " "Verilog HDL assignment warning at sdram_pro_arbit.v(116): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(119) " "Verilog HDL assignment warning at sdram_pro_arbit.v(119): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(124) " "Verilog HDL assignment warning at sdram_pro_arbit.v(124): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(127) " "Verilog HDL assignment warning at sdram_pro_arbit.v(127): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(132) " "Verilog HDL assignment warning at sdram_pro_arbit.v(132): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(135) " "Verilog HDL assignment warning at sdram_pro_arbit.v(135): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_pro_arbit.v(139) " "Verilog HDL assignment warning at sdram_pro_arbit.v(139): truncated value with size 32 to match size of target (3)" {  } { { "src/sdram_pro_arbit.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637896 "|sdram_pro_top|sdram_pro_arbit:U_sdram_pro_arbit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pro_init sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_init:U_sdram_pro_init " "Elaborating entity \"sdram_pro_init\" for hierarchy \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_init:U_sdram_pro_init\"" {  } { { "src/sdram_pro_sdram_ctrl.v" "U_sdram_pro_init" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637898 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_mrd sdram_pro_init.v(42) " "Verilog HDL or VHDL warning at sdram_pro_init.v(42): object \"flag_mrd\" assigned a value but never read" {  } { { "src/sdram_pro_init.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689056637899 "|sdram_pro_top|sdram_pro_init:U_sdram_pro_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram_pro_init.v(59) " "Verilog HDL assignment warning at sdram_pro_init.v(59): truncated value with size 32 to match size of target (14)" {  } { { "src/sdram_pro_init.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637899 "|sdram_pro_top|sdram_pro_init:U_sdram_pro_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pro_autorefresh sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_autorefresh:U_sdram_pro_autorefresh " "Elaborating entity \"sdram_pro_autorefresh\" for hierarchy \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_autorefresh:U_sdram_pro_autorefresh\"" {  } { { "src/sdram_pro_sdram_ctrl.v" "U_sdram_pro_autorefresh" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pro_write sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_write:U_sdram_pro_write " "Elaborating entity \"sdram_pro_write\" for hierarchy \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_write:U_sdram_pro_write\"" {  } { { "src/sdram_pro_sdram_ctrl.v" "U_sdram_pro_write" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_pro_write.v(60) " "Verilog HDL assignment warning at sdram_pro_write.v(60): truncated value with size 32 to match size of target (16)" {  } { { "src/sdram_pro_write.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_write.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689056637904 "|sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pro_read sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read " "Elaborating entity \"sdram_pro_read\" for hierarchy \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\"" {  } { { "src/sdram_pro_sdram_ctrl.v" "U_sdram_pro_read" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689056637906 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sdram_wr_addr\[23\] " "Net \"sdram_wr_addr\[23\]\" is missing source, defaulting to GND" {  } { { "src/sdram_pro_top.v" "sdram_wr_addr\[23\]" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689056637976 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sdram_rd_addr\[23\] " "Net \"sdram_rd_addr\[23\]\" is missing source, defaulting to GND" {  } { { "src/sdram_pro_top.v" "sdram_rd_addr\[23\]" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689056637976 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1689056637976 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[2\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[2\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[1\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[1\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[0\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[0\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[3\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[3\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[4\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[4\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[5\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[5\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[6\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[6\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[7\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[7\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[8\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[8\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[9\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[9\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[10\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[10\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[11\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[11\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[12\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[12\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[13\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[13\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[14\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[14\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[15\] " "Converted tri-state buffer \"sdram_pro_sdram_ctrl:sdram_ctrl_inst\|sdram_pro_read:U_sdram_pro_read\|rd_data_out\[15\]\" feeding internal logic into a wire" {  } { { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1689056638054 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1689056638054 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1689056638400 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/sdram_pro_init.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v" 178 -1 0 } } { "src/sdram_pro_read.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v" 236 -1 0 } } { "src/sdram_pro_autorefresh.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_autorefresh.v" 162 -1 0 } } { "src/sdram_pro_write.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_write.v" 200 -1 0 } } { "db/a_graycounter_fgc.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_fgc.tdf" 37 2 0 } } { "db/a_graycounter_p96.tdf" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_p96.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1689056638426 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1689056638426 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~1 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[21\]~1\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[21\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[21\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[21\]~1 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[21\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[21\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[21\]~1\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[22\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[22\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[22\]~5 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[22\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[22\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[22\]~5\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[22\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[22\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[22\]~5 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[22\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[22\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[22\]~5\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[9\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[9\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[9\]~9 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[9\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[9\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[9\]~9\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[0\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[0\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[0\]~13 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[0\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[0\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[0\]~13\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[9\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[9\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[9\]~9 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[9\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[9\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[9\]~9\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[0\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[0\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[0\]~13 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[0\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[0\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[0\]~13\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[10\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[10\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[10\]~17 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[10\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[10\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[10\]~17\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[1\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[1\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[1\]~21 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[1\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[1\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[1\]~21\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[10\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[10\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[10\]~17 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[10\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[10\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[10\]~17\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[1\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[1\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[1\]~21 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[1\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[1\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[1\]~21\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[11\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[11\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[11\]~25 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[11\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[11\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[11\]~25\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[2\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[2\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[2\]~29 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[2\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[2\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[2\]~29\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[11\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[11\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[11\]~25 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[11\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[11\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[11\]~25\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[2\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[2\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[2\]~29 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[2\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[2\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[2\]~29\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[12\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[12\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[12\]~33 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[12\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[12\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[12\]~33\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[3\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[3\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[3\]~37 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[3\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[3\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[3\]~37\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[12\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[12\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[12\]~33 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[12\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[12\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[12\]~33\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[3\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[3\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[3\]~37 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[3\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[3\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[3\]~37\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[13\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[13\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[13\]~41 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[13\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[13\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[13\]~41\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[4\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[4\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[4\]~45 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[4\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[4\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[4\]~45\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[13\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[13\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[13\]~41 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[13\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[13\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[13\]~41\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[4\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[4\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[4\]~45 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[4\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[4\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[4\]~45\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[14\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[14\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[14\]~49 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[14\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[14\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[14\]~49\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[5\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[5\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[5\]~53 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[5\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[5\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[5\]~53\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[14\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[14\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[14\]~49 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[14\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[14\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[14\]~49\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[5\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[5\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[5\]~53 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[5\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[5\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[5\]~53\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[15\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[15\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[15\]~57 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[15\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[15\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[15\]~57\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[6\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[6\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[6\]~61 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[6\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[6\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[6\]~61\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[15\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[15\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[15\]~57 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[15\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[15\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[15\]~57\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[6\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[6\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[6\]~61 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[6\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[6\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[6\]~61\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[16\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[16\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[16\]~65 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[16\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[16\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[16\]~65\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[7\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[7\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[7\]~69 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[7\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[7\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[7\]~69\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[16\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[16\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[16\]~65 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[16\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[16\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[16\]~65\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[7\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[7\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[7\]~69 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[7\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[7\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[7\]~69\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[17\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[17\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[17\]~73 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[17\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[17\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[17\]~73\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[8\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[8\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[8\]~77 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[8\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[8\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[8\]~77\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[17\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[17\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[17\]~73 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[17\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[17\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[17\]~73\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[8\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[8\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[8\]~77 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[8\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[8\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[8\]~77\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[18\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[18\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[18\]~81 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[18\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[18\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[18\]~81\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~81 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[18\]~81\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[19\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[19\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[19\]~85 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[19\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[19\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[19\]~85\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[19\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[19\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[19\]~85 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[19\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[19\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[19\]~85\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[20\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[20\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[20\]~89 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[20\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[20\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_wr_addr\[20\]~89\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[20\] sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[20\]~_emulated sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[20\]~89 " "Register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[20\]\" is converted into an equivalent circuit using register \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[20\]~_emulated\" and latch \"sdram_pro_fifo_ctrl:fifo_ctrl_inst\|sdram_rd_addr\[20\]~89\"" {  } { { "src/sdram_pro_fifo_ctrl.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1689056638428 "|sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1689056638428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_clk_out GND " "Pin \"sdram_clk_out\" is stuck at GND" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689056638596 "|sdram_pro_top|sdram_clk_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689056638596 "|sdram_pro_top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689056638596 "|sdram_pro_top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689056638596 "|sdram_pro_top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689056638596 "|sdram_pro_top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689056638596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1689056638743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/output_files/sdram_fifo_axi.map.smsg " "Generated suppressed messages file D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/output_files/sdram_fifo_axi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1689056638847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689056638982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056638982 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_fifo_wr_clk " "No output dependent on input pin \"wr_fifo_wr_clk\"" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056639067 "|sdram_pro_top|wr_fifo_wr_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_fifo_rst " "No output dependent on input pin \"wr_fifo_rst\"" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056639067 "|sdram_pro_top|wr_fifo_rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_fifo_rd_clk " "No output dependent on input pin \"rd_fifo_rd_clk\"" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056639067 "|sdram_pro_top|rd_fifo_rd_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_fifo_rst " "No output dependent on input pin \"rd_fifo_rst\"" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056639067 "|sdram_pro_top|rd_fifo_rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdram_rd_b_addr\[23\] " "No output dependent on input pin \"sdram_rd_b_addr\[23\]\"" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056639067 "|sdram_pro_top|sdram_rd_b_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdram_rd_e_addr\[23\] " "No output dependent on input pin \"sdram_rd_e_addr\[23\]\"" {  } { { "src/sdram_pro_top.v" "" { Text "D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689056639067 "|sdram_pro_top|sdram_rd_e_addr[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1689056639067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1203 " "Implemented 1203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "139 " "Implemented 139 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689056639068 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689056639068 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1689056639068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "957 " "Implemented 957 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689056639068 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1689056639068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689056639068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689056639098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 14:23:59 2023 " "Processing ended: Tue Jul 11 14:23:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689056639098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689056639098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689056639098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689056639098 ""}
