--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/gpu_test_v3_1122_20110621/gpu_test_20110813/gpu_test_20110703.ise -intstyle
ise -v 3 -s 1 -xml top top.ncd -o top.twr top.pcf -ucf cpu_gpu.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.62 2008-08-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_U_TO_D_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG" 
PERIOD = 30 ns         HIGH 50%;

 162 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.341ns.
--------------------------------------------------------------------------------
Slack:                  25.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 (FF)
  Destination:          Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.378 - 1.404)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 to Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y73.CQ      Tcko                  0.450   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3
    SLICE_X99Y80.A1      net (fanout=6)        1.718   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce
    SLICE_X99Y80.A       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r<19>
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_wrce_re1
    SLICE_X99Y80.B6      net (fanout=1)        0.135   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce_re
    SLICE_X99Y80.B       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r<19>
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1
    OLOGIC_X2Y198.D1     net (fanout=1)        1.355   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb
    OLOGIC_X2Y198.CLK    Todck                 0.434   fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (1.072ns logic, 3.208ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  26.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 (FF)
  Destination:          Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (1.378 - 1.386)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 to Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y68.CQ      Tcko                  0.450   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2
    SLICE_X99Y80.A2      net (fanout=5)        1.322   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
    SLICE_X99Y80.A       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r<19>
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_wrce_re1
    SLICE_X99Y80.B6      net (fanout=1)        0.135   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce_re
    SLICE_X99Y80.B       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r<19>
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1
    OLOGIC_X2Y198.D1     net (fanout=1)        1.355   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb
    OLOGIC_X2Y198.CLK    Todck                 0.434   fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.072ns logic, 2.812ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  26.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2 (FF)
  Destination:          Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (1.378 - 1.399)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2 to Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y67.CQ      Tcko                  0.450   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2
    SLICE_X99Y80.B1      net (fanout=3)        1.428   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2
    SLICE_X99Y80.B       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushData_r<19>
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1
    OLOGIC_X2Y198.D1     net (fanout=1)        1.355   Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb
    OLOGIC_X2Y198.CLK    Todck                 0.434   fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF
                                                       Inst_cpu_0/SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (0.978ns logic, 2.783ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.838  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.527ns.
--------------------------------------------------------------------------------
Slack:                  0.073ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>
Report:    0.527ns delay meets   0.600ns timing constraint by 0.073ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.527  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.838  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.835  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.838  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.527ns.
--------------------------------------------------------------------------------
Slack:                  0.073ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
Report:    0.527ns delay meets   0.600ns timing constraint by 0.073ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.527  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.838  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.838  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.835  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.835  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 10 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.231ns.
--------------------------------------------------------------------------------
Slack:                  14.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.044ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (1.463 - 1.478)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/dlmb_port_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.DQ       Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X0Y125.C4      net (fanout=32)       2.898   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
    SLICE_X0Y125.C       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<63>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/rd_data_rise1
    SLICE_X1Y106.DX      net (fanout=2)        1.600   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<63>
    SLICE_X1Y106.CLK     Tdick                 0.002   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r<63>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_63
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (0.546ns logic, 4.498ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  14.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_63 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.978ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.448 - 1.478)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/dlmb_port_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.DQ       Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X0Y125.B4      net (fanout=32)       2.918   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
    SLICE_X0Y125.B       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<63>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/rd_data_fall1
    SLICE_X0Y111.DX      net (fanout=2)        1.521   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<127>
    SLICE_X0Y111.CLK     Tdick                -0.005   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r<63>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_63
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (0.539ns logic, 4.439ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  14.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (1.448 - 1.478)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/dlmb_port_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.172ns

  Clock Uncertainty:          0.172ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y94.DQ       Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X1Y124.B4      net (fanout=32)       2.869   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
    SLICE_X1Y124.B       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/stg2b_out_rise
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X1Y111.CX      net (fanout=2)        1.553   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<58>
    SLICE_X1Y111.CLK     Tdick                 0.004   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r<59>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      4.970ns (0.548ns logic, 4.422ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;

 34 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.003ns.
--------------------------------------------------------------------------------
Slack:                  15.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (3.337 - 3.496)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.DQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X36Y83.B2      net (fanout=24)       1.884   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X36Y83.B       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X29Y90.DX      net (fanout=2)        1.122   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X29Y90.CLK     Tdick                 0.002   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (0.546ns logic, 3.006ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  16.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.550ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (3.342 - 3.496)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.DQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X28Y88.D5      net (fanout=24)       3.090   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X28Y88.CLK     Tas                   0.010   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<7>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<7>1
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (0.460ns logic, 3.090ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  16.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.518ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.311 - 3.496)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s falling at 3.750ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.DQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X41Y81.C4      net (fanout=24)       1.938   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X41Y81.C       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X36Y81.SR      net (fanout=4)        0.488   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X36Y81.CLK     Tsrck                 0.548   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.092ns logic, 2.426ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.448ns.
--------------------------------------------------------------------------------
Slack:                  16.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (3.622 - 3.779)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.BQ       Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X0Y128.A2      net (fanout=1)        2.542   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<25>
    SLICE_X0Y128.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.457ns logic, 2.542ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  16.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.822ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (3.555 - 3.779)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.AQ       Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X0Y51.A6       net (fanout=1)        2.365   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<24>
    SLICE_X0Y51.CLK      Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.457ns logic, 2.365ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  16.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (3.622 - 3.779)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.CQ       Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly
    SLICE_X0Y128.A3      net (fanout=1)        2.270   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<26>
    SLICE_X0Y128.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.457ns logic, 2.270ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.956ns.
--------------------------------------------------------------------------------
Slack:                  18.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.418 - 3.671)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y65.AQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X16Y65.A2      net (fanout=1)        0.954   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<0>
    SLICE_X16Y65.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.457ns logic, 0.954ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  18.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.154ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.418 - 3.671)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y65.CQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X16Y65.A4      net (fanout=1)        0.697   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<2>
    SLICE_X16Y65.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.154ns (0.457ns logic, 0.697ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  18.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.418 - 3.671)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y65.BQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X16Y65.A3      net (fanout=1)        0.605   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<1>
    SLICE_X16Y65.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.457ns logic, 0.605ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.991ns.
--------------------------------------------------------------------------------
Slack:                  18.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (3.414 - 3.698)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.AQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X16Y73.A2      net (fanout=1)        0.958   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<0>
    SLICE_X16Y73.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.457ns logic, 0.958ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  18.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (3.414 - 3.698)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.BQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X16Y73.A3      net (fanout=1)        0.772   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<1>
    SLICE_X16Y73.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.457ns logic, 0.772ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  18.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.255ns (3.414 - 3.669)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y73.BQ      Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X16Y73.A6      net (fanout=1)        0.715   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
    SLICE_X16Y73.CLK     Tas                   0.007   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.457ns logic, 0.715ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;

 128 paths analyzed, 64 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum period is   3.774ns.
 Maximum delay is   1.911ns.
--------------------------------------------------------------------------------
Slack:                  -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q2     Tickq                 0.530   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.843   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLK    Tice1ck               0.581   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_0m
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.111ns logic, 0.843ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q2     Tickq                 0.530   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.843   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLKB   Tice1ck               0.557   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_0m
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_0m.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (1.087ns logic, 0.843ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack:                  0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_0s.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_0s.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q2     Tickq                 0.530   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.808   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLK    Tice1ck               0.581   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_0s
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_0s.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.111ns logic, 0.808ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100mhz1 = PERIOD TIMEGRP "clk_100mhz1" TS_sys_clk_pin 
HIGH 50%;

 4711317011 paths analyzed, 29406 endpoints analyzed, 1026 failing endpoints
 1026 timing errors detected. (1026 setup errors, 0 hold errors)
 Minimum period is  16.173ns.
--------------------------------------------------------------------------------
Slack:                  -6.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/inst_tri_z_buffer/z1_value_1 (FF)
  Destination:          test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.902ns (Levels of Logic = 13)
  Clock Path Skew:      -0.176ns (1.286 - 1.462)
  Source Clock:         clk_100mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/inst_tri_z_buffer/z1_value_1 to test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.BQ     Tcko                  0.471   test/raster_sys_0/inst_tri_z_buffer/z0_value<3>
                                                       test/raster_sys_0/inst_tri_z_buffer/z1_value_1
    SLICE_X30Y117.B3     net (fanout=2)        0.788   test/raster_sys_0/inst_tri_z_buffer/z1_value<1>
    SLICE_X30Y117.COUT   Topcyb                0.483   test/raster_sys_0/inst_tri_z_buffer/z0_value<3>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_lut<1>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<3>
    SLICE_X30Y118.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<3>
    SLICE_X30Y118.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/z0_value<5>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<7>
    SLICE_X30Y119.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<7>
    SLICE_X30Y119.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/z0_value<8>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<11>
    SLICE_X30Y120.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<11>
    SLICE_X30Y120.CMUX   Tcinc                 0.337   test/raster_sys_0/inst_tri_z_buffer/z0_value<14>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<15>
    DSP48_X0Y48.B14      net (fanout=1)        0.645   test/raster_sys_0/inst_tri_z_buffer/z10<14>
    DSP48_X0Y48.P23      Tdspdo_BP_M           3.646   test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10
                                                       test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10
    SLICE_X31Y123.D2     net (fanout=1)        0.964   test/raster_sys_0/inst_tri_z_buffer/u_z10<23>
    SLICE_X31Y123.COUT   Topcyd                0.392   test/raster_sys_0/inst_tri_z_buffer/z2_value<11>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_lut<23>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<23>
    SLICE_X31Y124.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<23>
    SLICE_X31Y124.AMUX   Tcina                 0.271   test/raster_sys_0/inst_tri_z_buffer/z2_value<15>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<27>
    SLICE_X35Y125.AX     net (fanout=2)        1.004   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg_addsub0000<24>
    SLICE_X35Y125.COUT   Taxcy                 0.439   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<27>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<27>
    SLICE_X35Y126.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<27>
    SLICE_X35Y126.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
    SLICE_X35Y127.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
    SLICE_X35Y127.CMUX   Tcinc                 0.334   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg<35>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_xor<35>
    SLICE_X37Y125.D1     net (fanout=2)        1.191   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg<34>
    SLICE_X37Y125.DMUX   Topdd                 0.618   test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000
                                                       test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_lut<7>
                                                       test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_cy<7>
    SLICE_X23Y86.B6      net (fanout=21)       2.750   test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000
    SLICE_X23Y86.B       Tilo                  0.094   test/raster_sys_0/inst_tri_z_buffer/pix_data_o<262>
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not00011
    SLICE_X27Y90.A5      net (fanout=181)      1.137   test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not0001
    SLICE_X27Y90.CLK     Tas                   0.026   test/raster_sys_0/inst_tri_z_buffer/pix_data_o<208>
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215_rstpot
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215
    -------------------------------------------------  ---------------------------
    Total                                     15.902ns (7.423ns logic, 8.479ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  -6.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/inst_tri_z_buffer/z1_value_1 (FF)
  Destination:          test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.902ns (Levels of Logic = 13)
  Clock Path Skew:      -0.176ns (1.286 - 1.462)
  Source Clock:         clk_100mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/inst_tri_z_buffer/z1_value_1 to test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.BQ     Tcko                  0.471   test/raster_sys_0/inst_tri_z_buffer/z0_value<3>
                                                       test/raster_sys_0/inst_tri_z_buffer/z1_value_1
    SLICE_X30Y117.B3     net (fanout=2)        0.788   test/raster_sys_0/inst_tri_z_buffer/z1_value<1>
    SLICE_X30Y117.COUT   Topcyb                0.483   test/raster_sys_0/inst_tri_z_buffer/z0_value<3>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_lut<1>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<3>
    SLICE_X30Y118.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<3>
    SLICE_X30Y118.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/z0_value<5>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<7>
    SLICE_X30Y119.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<7>
    SLICE_X30Y119.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/z0_value<8>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<11>
    SLICE_X30Y120.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<11>
    SLICE_X30Y120.CMUX   Tcinc                 0.337   test/raster_sys_0/inst_tri_z_buffer/z0_value<14>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<15>
    DSP48_X0Y48.B14      net (fanout=1)        0.645   test/raster_sys_0/inst_tri_z_buffer/z10<14>
    DSP48_X0Y48.P23      Tdspdo_BP_M           3.646   test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10
                                                       test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10
    SLICE_X31Y123.D2     net (fanout=1)        0.964   test/raster_sys_0/inst_tri_z_buffer/u_z10<23>
    SLICE_X31Y123.COUT   Topcyd                0.392   test/raster_sys_0/inst_tri_z_buffer/z2_value<11>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_lut<23>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<23>
    SLICE_X31Y124.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<23>
    SLICE_X31Y124.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/z2_value<15>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<27>
    SLICE_X31Y125.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<27>
    SLICE_X31Y125.AMUX   Tcina                 0.271   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<31>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<31>
    SLICE_X35Y126.AX     net (fanout=2)        1.004   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg_addsub0000<28>
    SLICE_X35Y126.COUT   Taxcy                 0.439   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
    SLICE_X35Y127.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
    SLICE_X35Y127.CMUX   Tcinc                 0.334   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg<35>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_xor<35>
    SLICE_X37Y125.D1     net (fanout=2)        1.191   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg<34>
    SLICE_X37Y125.DMUX   Topdd                 0.618   test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000
                                                       test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_lut<7>
                                                       test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_cy<7>
    SLICE_X23Y86.B6      net (fanout=21)       2.750   test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000
    SLICE_X23Y86.B       Tilo                  0.094   test/raster_sys_0/inst_tri_z_buffer/pix_data_o<262>
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not00011
    SLICE_X27Y90.A5      net (fanout=181)      1.137   test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not0001
    SLICE_X27Y90.CLK     Tas                   0.026   test/raster_sys_0/inst_tri_z_buffer/pix_data_o<208>
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215_rstpot
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_215
    -------------------------------------------------  ---------------------------
    Total                                     15.902ns (7.423ns logic, 8.479ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  -6.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/inst_tri_z_buffer/z1_value_1 (FF)
  Destination:          test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.900ns (Levels of Logic = 13)
  Clock Path Skew:      -0.176ns (1.286 - 1.462)
  Source Clock:         clk_100mhz rising at 0.000ns
  Destination Clock:    clk_100mhz rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/inst_tri_z_buffer/z1_value_1 to test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.BQ     Tcko                  0.471   test/raster_sys_0/inst_tri_z_buffer/z0_value<3>
                                                       test/raster_sys_0/inst_tri_z_buffer/z1_value_1
    SLICE_X30Y117.B3     net (fanout=2)        0.788   test/raster_sys_0/inst_tri_z_buffer/z1_value<1>
    SLICE_X30Y117.COUT   Topcyb                0.483   test/raster_sys_0/inst_tri_z_buffer/z0_value<3>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_lut<1>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<3>
    SLICE_X30Y118.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<3>
    SLICE_X30Y118.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/z0_value<5>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<7>
    SLICE_X30Y119.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<7>
    SLICE_X30Y119.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/z0_value<8>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<11>
    SLICE_X30Y120.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<11>
    SLICE_X30Y120.CMUX   Tcinc                 0.337   test/raster_sys_0/inst_tri_z_buffer/z0_value<14>
                                                       test/raster_sys_0/inst_tri_z_buffer/Msub_z10_cy<15>
    DSP48_X0Y48.B14      net (fanout=1)        0.645   test/raster_sys_0/inst_tri_z_buffer/z10<14>
    DSP48_X0Y48.P23      Tdspdo_BP_M           3.646   test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10
                                                       test/raster_sys_0/inst_tri_z_buffer/Mmult_u_z10
    SLICE_X31Y123.D2     net (fanout=1)        0.964   test/raster_sys_0/inst_tri_z_buffer/u_z10<23>
    SLICE_X31Y123.COUT   Topcyd                0.392   test/raster_sys_0/inst_tri_z_buffer/z2_value<11>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_lut<23>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<23>
    SLICE_X31Y124.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<23>
    SLICE_X31Y124.AMUX   Tcina                 0.271   test/raster_sys_0/inst_tri_z_buffer/z2_value<15>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_addsub0000_Madd_cy<27>
    SLICE_X35Y125.AX     net (fanout=2)        1.004   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg_addsub0000<24>
    SLICE_X35Y125.COUT   Taxcy                 0.439   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<27>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<27>
    SLICE_X35Y126.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<27>
    SLICE_X35Y126.COUT   Tbyp                  0.104   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
    SLICE_X35Y127.CIN    net (fanout=1)        0.000   test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_cy<31>
    SLICE_X35Y127.CMUX   Tcinc                 0.334   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg<35>
                                                       test/raster_sys_0/inst_tri_z_buffer/Madd_new_z_value_reg_Madd_xor<35>
    SLICE_X37Y125.D1     net (fanout=2)        1.191   test/raster_sys_0/inst_tri_z_buffer/new_z_value_reg<34>
    SLICE_X37Y125.DMUX   Topdd                 0.618   test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000
                                                       test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_lut<7>
                                                       test/raster_sys_0/inst_tri_z_buffer/Mcompar_state_cmp_le0000_cy<7>
    SLICE_X23Y86.B6      net (fanout=21)       2.750   test/raster_sys_0/inst_tri_z_buffer/state_cmp_le0000
    SLICE_X23Y86.B       Tilo                  0.094   test/raster_sys_0/inst_tri_z_buffer/pix_data_o<262>
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not00011
    SLICE_X27Y90.B5      net (fanout=181)      1.134   test/raster_sys_0/inst_tri_z_buffer/pix_data_o_not0001
    SLICE_X27Y90.CLK     Tas                   0.027   test/raster_sys_0/inst_tri_z_buffer/pix_data_o<208>
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203_rstpot
                                                       test/raster_sys_0/inst_tri_z_buffer/pix_data_o_203
    -------------------------------------------------  ---------------------------
    Total                                     15.900ns (7.424ns logic, 8.476ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_test_raster_sys_0_vga_clk1 = PERIOD TIMEGRP 
"test_raster_sys_0_vga_clk1"         TS_sys_clk_pin * 4 HIGH 50%;

 1617 paths analyzed, 273 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  39.840ns.
--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          test/raster_sys_0/dvi_out_inst/DVI_D0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (3.635 - 3.733)
  Source Clock:         clk_100mhz rising at 10.000ns
  Destination Clock:    test/raster_sys_0/vga_clk falling at 20.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2 to test/raster_sys_0/dvi_out_inst/DVI_D0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y25.CQ      Tcko                  0.450   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X103Y7.A4      net (fanout=109)      3.949   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X103Y7.A       Tilo                  0.094   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_828
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X77Y22.C1      net (fanout=1)        2.657   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_84
    SLICE_X77Y22.CMUX    Tilo                  0.392   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_321
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1
    OLOGIC_X2Y68.D2      net (fanout=1)        1.601   test/raster_sys_0/doutb_buf<12>
    OLOGIC_X2Y68.CLK     Todck                 0.434   dvi_d_0_OBUF
                                                       test/raster_sys_0/dvi_out_inst/DVI_D0
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (1.370ns logic, 8.207ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          test/raster_sys_0/dvi_out_inst/DVI_D10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (3.643 - 3.733)
  Source Clock:         clk_100mhz rising at 30.000ns
  Destination Clock:    test/raster_sys_0/vga_clk rising at 40.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2 to test/raster_sys_0/dvi_out_inst/DVI_D10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y25.CQ      Tcko                  0.450   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X103Y7.B4      net (fanout=109)      3.950   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X103Y7.B       Tilo                  0.094   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_828
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_8
    SLICE_X77Y19.C6      net (fanout=1)        2.197   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_8
    SLICE_X77Y19.CMUX    Tilo                  0.392   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_10
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7
    OLOGIC_X2Y78.D1      net (fanout=1)        1.872   test/raster_sys_0/doutb_buf<10>
    OLOGIC_X2Y78.CLK     Todck                 0.434   dvi_d_10_OBUF
                                                       test/raster_sys_0/dvi_out_inst/DVI_D10
    -------------------------------------------------  ---------------------------
    Total                                      9.389ns (1.370ns logic, 8.019ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2 (FF)
  Destination:          test/raster_sys_0/dvi_out_inst/DVI_D7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.280ns (Levels of Logic = 2)
  Clock Path Skew:      -0.092ns (3.641 - 3.733)
  Source Clock:         clk_100mhz rising at 30.000ns
  Destination Clock:    test/raster_sys_0/vga_clk rising at 40.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.160ns

  Maximum Data Path: test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2 to test/raster_sys_0/dvi_out_inst/DVI_D7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y25.CQ      Tcko                  0.450   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2
    SLICE_X102Y7.C4      net (fanout=109)      3.799   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe<2>
    SLICE_X102Y7.C       Tilo                  0.094   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_830
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_830
    SLICE_X79Y18.C2      net (fanout=1)        2.434   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_830
    SLICE_X79Y18.CMUX    Tilo                  0.392   test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3151
                                                       test/raster_sys_0/inst0_buffer_RAM/BU2/U0/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    OLOGIC_X2Y75.D1      net (fanout=1)        1.677   test/raster_sys_0/doutb_buf<7>
    OLOGIC_X2Y75.CLK     Todck                 0.434   dvi_d_7_OBUF
                                                       test/raster_sys_0/dvi_out_inst/DVI_D7
    -------------------------------------------------  ---------------------------
    Total                                      9.280ns (1.370ns logic, 7.910ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ = PERIOD      
   TIMEGRP         
"Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_"         
TS_clk_100mhz1 / 2 HIGH 50%;

 6708 paths analyzed, 3832 endpoints analyzed, 68 failing endpoints
 68 timing errors detected. (68 setup errors, 0 hold errors)
 Minimum period is   5.614ns.
--------------------------------------------------------------------------------
Slack:                  -0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (3.448 - 3.581)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.DQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
    SLICE_X41Y46.C3      net (fanout=3)        1.867   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
    SLICE_X41Y46.C       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg_SW0
    SLICE_X41Y46.D5      net (fanout=1)        0.226   Inst_cpu_0/DDR2_SDRAM/N47
    SLICE_X41Y46.D       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg
    SLICE_X18Y60.SR      net (fanout=10)       1.821   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg
    SLICE_X18Y60.CLK     Tsrck                 0.547   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<19>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_17
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (1.206ns logic, 3.914ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (3.448 - 3.581)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.DQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
    SLICE_X41Y46.C3      net (fanout=3)        1.867   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
    SLICE_X41Y46.C       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg_SW0
    SLICE_X41Y46.D5      net (fanout=1)        0.226   Inst_cpu_0/DDR2_SDRAM/N47
    SLICE_X41Y46.D       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg
    SLICE_X18Y60.SR      net (fanout=10)       1.821   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg
    SLICE_X18Y60.CLK     Tsrck                 0.547   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<19>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_19
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (1.206ns logic, 3.914ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (3.448 - 3.581)
  Source Clock:         Inst_cpu_0/dlmb_port_BRAM_Clk rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.DQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
    SLICE_X41Y46.C3      net (fanout=3)        1.867   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks
    SLICE_X41Y46.C       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg_SW0
    SLICE_X41Y46.D5      net (fanout=1)        0.226   Inst_cpu_0/DDR2_SDRAM/N47
    SLICE_X41Y46.D       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_busy_reg
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg
    SLICE_X18Y60.SR      net (fanout=10)       1.821   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg
    SLICE_X18Y60.CLK     Tsrck                 0.547   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<19>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_18
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (1.206ns logic, 3.914ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ = PERIOD      
   TIMEGRP         
"Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_"         
TS_clk_100mhz1 / 2 PHASE 1.25 ns HIGH 50%;

 894 paths analyzed, 760 endpoints analyzed, 20 failing endpoints
 20 timing errors detected. (20 setup errors, 0 hold errors)
 Minimum period is   5.752ns.
--------------------------------------------------------------------------------
Slack:                  -0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1 (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns (3.311 - 3.609)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s falling at 3.750ns
  Clock Uncertainty:    0.283ns

  Clock Uncertainty:          0.283ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1 to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y86.AQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1
    SLICE_X41Y81.C6      net (fanout=3)        2.132   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1
    SLICE_X41Y81.C       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X36Y81.SR      net (fanout=4)        0.488   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X36Y81.CLK     Tsrck                 0.548   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (1.113ns logic, 2.620ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1 (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.764ns (Levels of Logic = 1)
  Clock Path Skew:      -0.255ns (3.354 - 3.609)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 0.000ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s falling at 3.750ns
  Clock Uncertainty:    0.283ns

  Clock Uncertainty:          0.283ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1 to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y86.AQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1
    SLICE_X36Y83.B6      net (fanout=3)        2.660   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/gen_noecc_skip.ctrl_bram_out_8_d1
    SLICE_X36Y83.B       Tilo                  0.094   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X28Y84.AX      net (fanout=2)        0.548   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X28Y84.CLK     Tdick                -0.009   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (0.556ns logic, 3.208ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_tri_state_dq (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.128ns (1.570 - 1.442)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s rising at 1.250ns
  Destination Clock:    Inst_cpu_0/DDR2_SDRAM_mpmc_clk_90_s rising at 6.250ns
  Clock Uncertainty:    0.163ns

  Clock Uncertainty:          0.163ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_tri_state_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.AQ       Tcko                  0.450   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n<1>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0
    OLOGIC_X0Y276.T1     net (fanout=64)       4.406   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n<0>
    OLOGIC_X0Y276.CLK    Totck                 0.410   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/dq_out
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_tri_state_dq
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (0.860ns logic, 4.406ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ = PERIOD      
   TIMEGRP         
"Inst_cpu_0_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_"         
TS_clk_100mhz1 HIGH 50%;

 464026 paths analyzed, 20981 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Minimum period is  10.094ns.
--------------------------------------------------------------------------------
Slack:                  -0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (3.621 - 3.649)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Destination Clock:    Inst_cpu_0/dlmb_port_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y90.CQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
    SLICE_X0Y35.SR       net (fanout=209)      3.709   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
    SLICE_X0Y35.CLK      Tsrck                 0.547   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_2
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.018ns logic, 3.709ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (3.621 - 3.649)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Destination Clock:    Inst_cpu_0/dlmb_port_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y90.CQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
    SLICE_X0Y35.SR       net (fanout=209)      3.709   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
    SLICE_X0Y35.CLK      Tsrck                 0.545   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_3
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.016ns logic, 3.709ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy (FF)
  Destination:          Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (3.621 - 3.649)
  Source Clock:         Inst_cpu_0/DDR2_SDRAM_mpmc_clk_s rising at 5.000ns
  Destination Clock:    Inst_cpu_0/dlmb_port_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy to Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y90.CQ      Tcko                  0.471   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
    SLICE_X0Y35.SR       net (fanout=209)      3.709   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy
    SLICE_X0Y35.CLK      Tsrck                 0.544   Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq<3>
                                                       Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq_1
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (1.015ns logic, 3.709ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" TO TIMEGRP "J_CLK" 
30 ns;

 18903 paths analyzed, 941 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  13.073ns.
--------------------------------------------------------------------------------
Slack:                  16.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.038ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/CONTROL0<0> rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y120.CQ     Tcko                  0.471   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<3>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X76Y118.D2     net (fanout=7)        0.975   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X76Y118.D      Tilo                  0.094   test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y102.C1     net (fanout=32)       3.091   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y102.C      Tilo                  0.094   test/raster_sys_0/v0_r<31>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X81Y114.C5     net (fanout=18)       3.152   test/raster_sys_0/CONTROL0<9>
    SLICE_X81Y114.C      Tilo                  0.094   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>240
    SLICE_X85Y115.D6     net (fanout=1)        0.438   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>240
    SLICE_X85Y115.D      Tilo                  0.094   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>289
    SLICE_X85Y115.C6     net (fanout=11)       0.172   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>
    SLICE_X85Y115.CMUX   Tilo                  0.392   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>_rt_pack_1
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/YES_LUT6.U_MUXF7
    SLICE_X93Y115.C2     net (fanout=1)        1.217   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>
    SLICE_X93Y115.BMUX   Topcb                 0.459   test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>_rt
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>_rt_pack_1
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/YES_LUT6.U_MUXF8
    SLICE_X66Y116.C4     net (fanout=1)        1.480   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD<2>
    SLICE_X66Y116.C      Tilo                  0.094   test/world_translation_0/translation_matrix/add_2_3_data2<16>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6
    SLICE_X76Y117.D5     net (fanout=1)        0.711   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<1>
    SLICE_X76Y117.CLK    Tas                   0.010   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.038ns (1.802ns logic, 11.236ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  16.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.987ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/CONTROL0<0> rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y120.AQ     Tcko                  0.471   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<3>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X76Y118.D1     net (fanout=7)        0.924   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<0>
    SLICE_X76Y118.D      Tilo                  0.094   test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y102.C1     net (fanout=32)       3.091   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y102.C      Tilo                  0.094   test/raster_sys_0/v0_r<31>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X81Y114.C5     net (fanout=18)       3.152   test/raster_sys_0/CONTROL0<9>
    SLICE_X81Y114.C      Tilo                  0.094   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>240
    SLICE_X85Y115.D6     net (fanout=1)        0.438   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>240
    SLICE_X85Y115.D      Tilo                  0.094   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>289
    SLICE_X85Y115.C6     net (fanout=11)       0.172   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>
    SLICE_X85Y115.CMUX   Tilo                  0.392   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>_rt_pack_1
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/YES_LUT6.U_MUXF7
    SLICE_X93Y115.C2     net (fanout=1)        1.217   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>
    SLICE_X93Y115.BMUX   Topcb                 0.459   test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>_rt
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>_rt_pack_1
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/YES_LUT6.U_MUXF8
    SLICE_X66Y116.C4     net (fanout=1)        1.480   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD<2>
    SLICE_X66Y116.C      Tilo                  0.094   test/world_translation_0/translation_matrix/add_2_3_data2<16>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6
    SLICE_X76Y117.D5     net (fanout=1)        0.711   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<1>
    SLICE_X76Y117.CLK    Tas                   0.010   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.987ns (1.802ns logic, 11.185ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  17.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.769ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/CONTROL0<0> rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y120.CQ     Tcko                  0.471   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<3>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X76Y118.D2     net (fanout=7)        0.975   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X76Y118.D      Tilo                  0.094   test/view_translation_0/pix_fifo_0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X46Y102.C1     net (fanout=32)       3.091   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X46Y102.C      Tilo                  0.094   test/raster_sys_0/v0_r<31>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X81Y114.C5     net (fanout=18)       3.152   test/raster_sys_0/CONTROL0<9>
    SLICE_X81Y114.C      Tilo                  0.094   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>240
    SLICE_X85Y115.D6     net (fanout=1)        0.438   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>240
    SLICE_X85Y115.CMUX   Topdc                 0.389   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT<17>289
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/YES_LUT6.U_MUXF7
    SLICE_X93Y115.C2     net (fanout=1)        1.217   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>
    SLICE_X93Y115.BMUX   Topcb                 0.459   test/line_creator_0/pix_fifo_0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>_rt
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/MUXAB<0>_rt_pack_1
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/YES_LUT6.U_MUXF8
    SLICE_X66Y116.C4     net (fanout=1)        1.480   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/MUXABCD<2>
    SLICE_X66Y116.C      Tilo                  0.094   test/world_translation_0/translation_matrix/add_2_3_data2<16>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2/YES_LUT6.U_LUT6
    SLICE_X76Y117.D5     net (fanout=1)        0.711   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<1>
    SLICE_X76Y117.CLK    Tas                   0.010   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.769ns (1.705ns logic, 11.064ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.252ns.
--------------------------------------------------------------------------------
Slack:                  10.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD to test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.DQ      Tcko                  0.450   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y101.D4     net (fanout=3)        1.919   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
    SLICE_X66Y101.D      Tilo                  0.094   test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X76Y120.CE     net (fanout=3)        1.528   test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X76Y120.CLK    Tceck                 0.226   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<3>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (0.770ns logic, 3.447ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  10.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD to test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.DQ      Tcko                  0.450   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y101.D4     net (fanout=3)        1.919   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
    SLICE_X66Y101.D      Tilo                  0.094   test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X76Y120.CE     net (fanout=3)        1.528   test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X76Y120.CLK    Tceck                 0.226   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<3>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (0.770ns logic, 3.447ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  10.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD to test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.DQ      Tcko                  0.450   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y101.D4     net (fanout=3)        1.919   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
    SLICE_X66Y101.D      Tilo                  0.094   test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X76Y120.CE     net (fanout=3)        1.528   test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X76Y120.CLK    Tceck                 0.226   test/raster_sys_0/icon1_inst/U0/U_ICON/iCORE_ID<3>
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (0.770ns logic, 3.447ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.875ns.
--------------------------------------------------------------------------------
Slack:                  14.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT rising
  Destination Clock:    test/raster_sys_0/icon1_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD to test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.DQ      Tcko                  0.450   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y81.D4      net (fanout=3)        0.362   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
    SLICE_X49Y81.CLK     Tas                   0.028   test/raster_sys_0/icon1_inst/U0/U_ICON/iDATA_CMD
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD_n
                                                       test/raster_sys_0/icon1_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.478ns logic, 0.362ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_U_TO_D_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 318 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.077ns (data path - clock path skew + uncertainty)
  Source:               test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      4.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/CONTROL0<0> rising
  Destination Clock:    test/raster_sys_0/v0_push rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y105.AMUX   Treg                  1.983   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y100.SR      net (fanout=3)        1.518   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y100.CLK     Tsrck                 0.541   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (2.524ns logic, 1.518ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Delay:                  4.076ns (data path - clock path skew + uncertainty)
  Source:               test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      4.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/CONTROL0<0> rising
  Destination Clock:    test/raster_sys_0/v0_push rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y105.AMUX   Treg                  1.982   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X0Y100.SR      net (fanout=3)        1.518   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X0Y100.CLK     Tsrck                 0.541   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (2.523ns logic, 1.518ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Delay:                  4.068ns (data path - clock path skew + uncertainty)
  Source:               test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      4.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/CONTROL0<0> rising
  Destination Clock:    test/raster_sys_0/v0_push rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y109.AMUX   Treg                  1.983   test/raster_sys_0/inst_tri_z_buffer/inst_z_buffer_fifo/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i_mux000049
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X45Y115.SR     net (fanout=3)        1.503   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X45Y115.CLK    Tsrck                 0.547   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (2.530ns logic, 1.503ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 559 paths analyzed, 504 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.862ns (data path - clock path skew + uncertainty)
  Source:               test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.827ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/v0_push rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y121.BQ     Tcko                  0.471   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X34Y121.A1     net (fanout=1)        1.289   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X34Y121.AMUX   Tilo                  0.374   test/world_translation_0/translation_matrix/mult_1/blk00000003/sig00000134
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7
    SLICE_X66Y113.A3     net (fanout=1)        1.906   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X66Y113.AMUX   Tilo                  0.374   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7
    SLICE_X76Y117.D2     net (fanout=1)        1.403   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>
    SLICE_X76Y117.CLK    Tas                   0.010   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.229ns logic, 4.598ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  5.836ns (data path - clock path skew + uncertainty)
  Source:               test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.801ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/v0_push rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y121.CQ     Tcko                  0.471   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X34Y121.A2     net (fanout=1)        1.263   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X34Y121.AMUX   Tilo                  0.374   test/world_translation_0/translation_matrix/mult_1/blk00000003/sig00000134
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7
    SLICE_X66Y113.A3     net (fanout=1)        1.906   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X66Y113.AMUX   Tilo                  0.374   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7
    SLICE_X76Y117.D2     net (fanout=1)        1.403   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>
    SLICE_X76Y117.CLK    Tas                   0.010   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (1.229ns logic, 4.572ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.715ns (data path - clock path skew + uncertainty)
  Source:               test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.680ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         test/raster_sys_0/v0_push rising
  Destination Clock:    test/raster_sys_0/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y121.BQ     Tcko                  0.450   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X34Y121.B2     net (fanout=1)        1.166   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X34Y121.AMUX   Topba                 0.371   test/world_translation_0/translation_matrix/mult_1/blk00000003/sig00000134
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4A/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7
    SLICE_X66Y113.A3     net (fanout=1)        1.906   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X66Y113.AMUX   Tilo                  0.374   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/YES_LUT6.U_MUXF7
    SLICE_X76Y117.D2     net (fanout=1)        1.403   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>
    SLICE_X76Y117.CLK    Tas                   0.010   test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2/YES_LUT6.U_LUT6
                                                       test/raster_sys_0/ila1_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (1.205ns logic, 4.475ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|     16.173ns|            0|         1118|            0|   4711790724|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.231ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      4.003ns|          N/A|            0|            0|           34|            0|
| TS_MC_GATE_DLY                |     20.000ns|      3.448ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.956ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.991ns|          N/A|            0|            0|            5|            0|
| TS_clk_100mhz1                |     10.000ns|     16.173ns|     11.504ns|         1026|           92|   4711317011|       471628|
|  TS_Inst_cpu_0_clock_generator|      5.000ns|      5.614ns|          N/A|           68|            0|         6708|            0|
|  _0_clock_generator_0_PLL0_CLK|             |             |             |             |             |             |             |
|  _OUT_0_                      |             |             |             |             |             |             |             |
|  TS_Inst_cpu_0_clock_generator|      5.000ns|      5.752ns|          N/A|           20|            0|          894|            0|
|  _0_clock_generator_0_PLL0_CLK|             |             |             |             |             |             |             |
|  _OUT_1_                      |             |             |             |             |             |             |             |
|  TS_Inst_cpu_0_clock_generator|     10.000ns|     10.094ns|          N/A|            4|            0|       464026|            0|
|  _0_clock_generator_0_PLL0_CLK|             |             |             |             |             |             |             |
|  _OUT_2_                      |             |             |             |             |             |             |             |
| TS_test_raster_sys_0_vga_clk1 |     40.000ns|     39.840ns|          N/A|            0|            0|         1617|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<0>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<0>  |         |    1.828|         |    1.852|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<0>|         |    1.828|         |    1.852|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<1>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<1>  |         |    1.690|         |    1.714|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<1>|         |    1.690|         |    1.714|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<2>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<2>  |         |    1.820|         |    1.844|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<2>|         |    1.820|         |    1.844|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<3>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<3>  |         |    1.788|         |    1.812|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<3>|         |    1.788|         |    1.812|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<4>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<4>  |         |    1.801|         |    1.825|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<4>|         |    1.801|         |    1.825|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<5>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<5>  |         |    1.887|         |    1.911|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<5>|         |    1.887|         |    1.911|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<6>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<6>  |         |    1.812|         |    1.836|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<6>|         |    1.812|         |    1.836|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS<7>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<7>  |         |    1.827|         |    1.851|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<7>|         |    1.827|         |    1.851|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<0>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<0>  |         |    1.828|         |    1.852|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<0>|         |    1.828|         |    1.852|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<1>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<1>  |         |    1.690|         |    1.714|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<1>|         |    1.690|         |    1.714|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<2>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<2>  |         |    1.820|         |    1.844|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<2>|         |    1.820|         |    1.844|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<3>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<3>  |         |    1.788|         |    1.812|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<3>|         |    1.788|         |    1.812|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<4>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<4>  |         |    1.801|         |    1.825|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<4>|         |    1.801|         |    1.825|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<5>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<5>  |         |    1.887|         |    1.911|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<5>|         |    1.887|         |    1.911|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<6>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<6>  |         |    1.812|         |    1.836|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<6>|         |    1.812|         |    1.836|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n<7>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS<7>  |         |    1.827|         |    1.851|
fpga_0_DDR2_SDRAM_DDR2_DQS_n<7>|         |    1.827|         |    1.851|
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_SysACE_CompactFlash_SysACE_CLK_pin
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin|    4.341|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |   16.173|    2.929|    9.960|    4.921|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1119  Score: 3531442

Constraints cover 4711810813 paths, 16 nets, and 90441 connections

Design statistics:
   Minimum period:  39.840ns{1}   (Maximum frequency:  25.100MHz)
   Maximum path delay from/to any node:  13.073ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 22 20:19:03 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 672 MB



