#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c2ad70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c32f30 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x1c2b3f0 .functor NOT 1, L_0x1c69020, C4<0>, C4<0>, C4<0>;
L_0x1c2b780 .functor XOR 8, L_0x1c68cb0, L_0x1c68e00, C4<00000000>, C4<00000000>;
L_0x1c2bb40 .functor XOR 8, L_0x1c2b780, L_0x1c68f00, C4<00000000>, C4<00000000>;
v0x1c679e0_0 .net *"_ivl_10", 7 0, L_0x1c68f00;  1 drivers
v0x1c67ae0_0 .net *"_ivl_12", 7 0, L_0x1c2bb40;  1 drivers
v0x1c67bc0_0 .net *"_ivl_2", 7 0, L_0x1c68bf0;  1 drivers
v0x1c67c80_0 .net *"_ivl_4", 7 0, L_0x1c68cb0;  1 drivers
v0x1c67d60_0 .net *"_ivl_6", 7 0, L_0x1c68e00;  1 drivers
v0x1c67e90_0 .net *"_ivl_8", 7 0, L_0x1c2b780;  1 drivers
v0x1c67f70_0 .net "a", 7 0, v0x1c2c3d0_0;  1 drivers
v0x1c68030_0 .net "b", 7 0, v0x1c2c4a0_0;  1 drivers
v0x1c680f0_0 .var "clk", 0 0;
v0x1c68220_0 .net "out_dut", 7 0, L_0x1c68b10;  1 drivers
v0x1c682c0_0 .net "out_ref", 7 0, L_0x1c68930;  1 drivers
v0x1c68390_0 .net "sel", 0 0, v0x1c66d90_0;  1 drivers
v0x1c68430_0 .var/2u "stats1", 159 0;
v0x1c684f0_0 .var/2u "strobe", 0 0;
v0x1c685b0_0 .net "tb_match", 0 0, L_0x1c69020;  1 drivers
v0x1c68670_0 .net "tb_mismatch", 0 0, L_0x1c2b3f0;  1 drivers
v0x1c68730_0 .net "wavedrom_enable", 0 0, v0x1c66e60_0;  1 drivers
v0x1c68800_0 .net "wavedrom_title", 511 0, v0x1c66f50_0;  1 drivers
L_0x1c68bf0 .concat [ 8 0 0 0], L_0x1c68930;
L_0x1c68cb0 .concat [ 8 0 0 0], L_0x1c68930;
L_0x1c68e00 .concat [ 8 0 0 0], L_0x1c68b10;
L_0x1c68f00 .concat [ 8 0 0 0], L_0x1c68930;
L_0x1c69020 .cmp/eeq 8, L_0x1c68bf0, L_0x1c2bb40;
S_0x1c37fc0 .scope module, "good1" "reference_module" 3 107, 3 4 0, S_0x1c32f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x1c2b960_0 .net "a", 7 0, v0x1c2c3d0_0;  alias, 1 drivers
v0x1c2bc50_0 .net "b", 7 0, v0x1c2c4a0_0;  alias, 1 drivers
v0x1c2bd20_0 .net "out", 7 0, L_0x1c68930;  alias, 1 drivers
v0x1c2c010_0 .net "sel", 0 0, v0x1c66d90_0;  alias, 1 drivers
L_0x1c68930 .functor MUXZ 8, v0x1c2c4a0_0, v0x1c2c3d0_0, v0x1c66d90_0, C4<>;
S_0x1c66560 .scope module, "stim1" "stimulus_gen" 3 101, 3 17 0, S_0x1c32f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1c2c3d0_0 .var "a", 7 0;
v0x1c2c4a0_0 .var "b", 7 0;
v0x1c66cf0_0 .net "clk", 0 0, v0x1c680f0_0;  1 drivers
v0x1c66d90_0 .var "sel", 0 0;
v0x1c66e60_0 .var "wavedrom_enable", 0 0;
v0x1c66f50_0 .var "wavedrom_title", 511 0;
E_0x1c37b60/0 .event negedge, v0x1c66cf0_0;
E_0x1c37b60/1 .event posedge, v0x1c66cf0_0;
E_0x1c37b60 .event/or E_0x1c37b60/0, E_0x1c37b60/1;
E_0x1c36e40 .event negedge, v0x1c66cf0_0;
S_0x1c66870 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1c66560;
 .timescale -12 -12;
v0x1c2c0e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c66ad0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1c66560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c670d0 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0x1c32f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0x1c67370_0 .net "a", 7 0, v0x1c2c3d0_0;  alias, 1 drivers
v0x1c67480_0 .net "b", 7 0, v0x1c2c4a0_0;  alias, 1 drivers
v0x1c67590_0 .net "out", 7 0, L_0x1c68b10;  alias, 1 drivers
v0x1c67650_0 .net "sel", 0 0, v0x1c66d90_0;  alias, 1 drivers
L_0x1c68b10 .functor MUXZ 8, v0x1c2c3d0_0, v0x1c2c4a0_0, v0x1c66d90_0, C4<>;
S_0x1c677c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 121, 3 121 0, S_0x1c32f30;
 .timescale -12 -12;
E_0x1c376e0 .event anyedge, v0x1c684f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c684f0_0;
    %nor/r;
    %assign/vec4 v0x1c684f0_0, 0;
    %wait E_0x1c376e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c66560;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %wait E_0x1c36e40;
    %wait E_0x1c37b60;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %wait E_0x1c37b60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c66ad0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c37b60;
    %vpi_func 3 58 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1c66d90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1c2c4a0_0, 0;
    %assign/vec4 v0x1c2c3d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c32f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c680f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c684f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c32f30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c680f0_0;
    %inv;
    %store/vec4 v0x1c680f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c32f30;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c66cf0_0, v0x1c68670_0, v0x1c68390_0, v0x1c67f70_0, v0x1c68030_0, v0x1c682c0_0, v0x1c68220_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c32f30;
T_7 ;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c32f30;
T_8 ;
    %wait E_0x1c37b60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c68430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68430_0, 4, 32;
    %load/vec4 v0x1c685b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68430_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c68430_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68430_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c682c0_0;
    %load/vec4 v0x1c682c0_0;
    %load/vec4 v0x1c68220_0;
    %xor;
    %load/vec4 v0x1c682c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68430_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c68430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c68430_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/bugs_mux2/bugs_mux2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/bugs_mux2/iter1/response2/top_module.sv";
