Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,450
design__inferred_latch__count,0
design__instance__count,751
design__instance__area,5646.67
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0012983600609004498
power__switching__total,0.0009426615433767438
power__leakage__total,7.065341200984676E-9
power__total,0.0022410284727811813
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.264516638302318
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2657267536778082
timing__hold__ws__corner:nom_tt_025C_1v80,0.3295507848777406
timing__setup__ws__corner:nom_tt_025C_1v80,2.364507323530878
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.329551
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.364507
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.29193867594132206
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2928029845904371
timing__hold__ws__corner:nom_ss_100C_1v60,0.9123917435375859
timing__setup__ws__corner:nom_ss_100C_1v60,-0.04759615059021123
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.14214896329036364
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.04759615059021123
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.912392
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,11
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.047596
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,11
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25754277217590066
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.258524403646461
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12037726711711377
timing__setup__ws__corner:nom_ff_n40C_1v95,3.2522432334402738
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.120377
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,3.252243
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,5
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2572555852268835
clock__skew__worst_setup,0.25798447441873995
timing__hold__ws,0.11793810706302814
timing__setup__ws,-0.08714451629191272
timing__hold__tns,0.0
timing__setup__tns,-0.5282827658187634
timing__hold__wns,0
timing__setup__wns,-0.08714451629191272
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117938
timing__hold_r2r_vio__count,0
timing__setup_vio__count,23
timing__setup_r2r__ws,-0.087145
timing__setup_r2r_vio__count,23
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,751
design__instance__area__stdcell,5646.67
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.342361
design__instance__utilization__stdcell,0.342361
design__instance__count__class:buffer,2
design__instance__count__class:inverter,71
design__instance__count__class:sequential_cell,72
design__instance__count__class:multi_input_combinational_cell,231
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1197
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10099.5
design__violations,0
design__instance__count__class:timing_repair_buffer,108
design__instance__count__class:clock_buffer,14
design__instance__count__class:clock_inverter,28
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,62
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,537
route__net__special,2
route__drc_errors__iter:1,217
route__wirelength__iter:1,11246
route__drc_errors__iter:2,76
route__wirelength__iter:2,11132
route__drc_errors__iter:3,82
route__wirelength__iter:3,11087
route__drc_errors__iter:4,19
route__wirelength__iter:4,11033
route__drc_errors__iter:5,0
route__wirelength__iter:5,11028
route__drc_errors,0
route__wirelength,11028
route__vias,3502
route__vias__singlecut,3502
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,173.84
timing__unannotated_net__count__corner:nom_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26570796315258494
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2669203267297636
timing__hold__ws__corner:min_tt_025C_1v80,0.32333825421199197
timing__setup__ws__corner:min_tt_025C_1v80,2.3848754757167017
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.323338
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.384874
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2940054671824171
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2948308070022656
timing__hold__ws__corner:min_ss_100C_1v60,0.8981203257527673
timing__setup__ws__corner:min_ss_100C_1v60,-0.009188650100880418
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.009188650100880418
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.009188650100880418
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.898120
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.009189
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1
timing__unannotated_net__count__corner:min_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2581138154047668
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25911187817655634
timing__hold__ws__corner:min_ff_n40C_1v95,0.11793810706302814
timing__setup__ws__corner:min_ff_n40C_1v95,3.26663727536163
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.117938
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,3.266637
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2635414461254825
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26445990590415513
timing__hold__ws__corner:max_tt_025C_1v80,0.3348940664017748
timing__setup__ws__corner:max_tt_025C_1v80,2.3428570857599573
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.334894
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.342857
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,16
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,5
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2894800314726032
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29072592378607376
timing__hold__ws__corner:max_ss_100C_1v60,0.9233771786323361
timing__setup__ws__corner:max_ss_100C_1v60,-0.08714451629191272
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.5282827658187634
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.08714451629191272
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.923377
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,11
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.087145
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,11
timing__unannotated_net__count__corner:max_ss_100C_1v60,16
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2572555852268835
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25798447441873995
timing__hold__ws__corner:max_ff_n40C_1v95,0.12295487198628563
timing__setup__ws__corner:max_ff_n40C_1v95,3.237353587946708
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122955
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,3.237354
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,16
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000192324
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000185102
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000372286
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000185102
design_powergrid__voltage__worst,0.000185102
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000192324
design_powergrid__drop__worst__net:VPWR,0.000192324
design_powergrid__voltage__worst__net:VGND,0.000185102
design_powergrid__drop__worst__net:VGND,0.000185102
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000372000000000000029753109698216206879806122742593288421630859375
ir__drop__worst,0.000192000000000000004864164626638967092731036245822906494140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
