<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cpu.h source code [codebrowser/target/i386/cpu.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="BNDCSReg,BNDReg,CPUX86State,FeatureWord,SegmentCache,TPRAccess,X86CPU,X86LegacyXSaveArea,X86XSaveArea,X86XSaveHeader,XSaveAVX,XSaveBNDCSR,XSaveBNDREG,XSaveHi16_ZMM,XSaveOpmask,XSavePKRU,XSaveZMM_Hi256 "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/target/i386/cpu.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>target</a>/<a href='./'>i386</a>/<a href='cpu.h.html'>cpu.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * i386 virtual CPU header</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2003 Fabrice Bellard</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="7">7</th><td><i> * modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="8">8</th><td><i> * License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="9">9</th><td><i> * version 2 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * This library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="12">12</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="14">14</th><td><i> * Lesser General Public License for more details.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="17">17</th><td><i> * License along with this library; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span> <span class="macro" data-ref="_M/I386_CPU_H">I386_CPU_H</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/I386_CPU_H" data-ref="_M/I386_CPU_H">I386_CPU_H</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/qemu-common.h.html">"qemu-common.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="cpu-qom.h.html">"cpu-qom.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/standard-headers/asm-x86/hyperv.h.html">"standard-headers/asm-x86/hyperv.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="27">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/TARGET_LONG_BITS" data-ref="_M/TARGET_LONG_BITS">TARGET_LONG_BITS</dfn> 64</u></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="27">else</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define TARGET_LONG_BITS 32</u></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="27">endif</span></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* The x86 has a strong memory model with some store-after-load re-ordering */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/TCG_GUEST_DEFAULT_MO" data-ref="_M/TCG_GUEST_DEFAULT_MO">TCG_GUEST_DEFAULT_MO</dfn>      (TCG_MO_ALL &amp; ~TCG_MO_ST_LD)</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* Maximum instruction code size */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/TARGET_MAX_INSN_SIZE" data-ref="_M/TARGET_MAX_INSN_SIZE">TARGET_MAX_INSN_SIZE</dfn> 16</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* support for self modifying code even if the modified instruction is</i></td></tr>
<tr><th id="40">40</th><td><i>   close to the modifying instruction */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/TARGET_HAS_PRECISE_SMC" data-ref="_M/TARGET_HAS_PRECISE_SMC">TARGET_HAS_PRECISE_SMC</dfn></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="43">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/I386_ELF_MACHINE" data-ref="_M/I386_ELF_MACHINE">I386_ELF_MACHINE</dfn>  EM_X86_64</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ELF_MACHINE_UNAME" data-ref="_M/ELF_MACHINE_UNAME">ELF_MACHINE_UNAME</dfn> "x86_64"</u></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="43">else</span></u></td></tr>
<tr><th id="47">47</th><td><u>#define I386_ELF_MACHINE  EM_386</u></td></tr>
<tr><th id="48">48</th><td><u>#define ELF_MACHINE_UNAME "i686"</u></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="43">endif</span></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CPUArchState" data-ref="_M/CPUArchState">CPUArchState</dfn> struct CPUX86State</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/exec/cpu-defs.h.html">"exec/cpu-defs.h"</a></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="55">ifdef</span> <a class="macro" href="../../config-host.h.html#66" data-ref="_M/CONFIG_TCG">CONFIG_TCG</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/fpu/softfloat.h.html">"fpu/softfloat.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="55">endif</span></u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/R_EAX" data-ref="_M/R_EAX">R_EAX</dfn> 0</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/R_ECX" data-ref="_M/R_ECX">R_ECX</dfn> 1</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/R_EDX" data-ref="_M/R_EDX">R_EDX</dfn> 2</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/R_EBX" data-ref="_M/R_EBX">R_EBX</dfn> 3</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/R_ESP" data-ref="_M/R_ESP">R_ESP</dfn> 4</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/R_EBP" data-ref="_M/R_EBP">R_EBP</dfn> 5</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/R_ESI" data-ref="_M/R_ESI">R_ESI</dfn> 6</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/R_EDI" data-ref="_M/R_EDI">R_EDI</dfn> 7</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/R_AL" data-ref="_M/R_AL">R_AL</dfn> 0</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/R_CL" data-ref="_M/R_CL">R_CL</dfn> 1</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/R_DL" data-ref="_M/R_DL">R_DL</dfn> 2</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/R_BL" data-ref="_M/R_BL">R_BL</dfn> 3</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/R_AH" data-ref="_M/R_AH">R_AH</dfn> 4</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/R_CH" data-ref="_M/R_CH">R_CH</dfn> 5</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/R_DH" data-ref="_M/R_DH">R_DH</dfn> 6</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/R_BH" data-ref="_M/R_BH">R_BH</dfn> 7</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/R_ES" data-ref="_M/R_ES">R_ES</dfn> 0</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/R_CS" data-ref="_M/R_CS">R_CS</dfn> 1</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/R_SS" data-ref="_M/R_SS">R_SS</dfn> 2</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/R_DS" data-ref="_M/R_DS">R_DS</dfn> 3</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/R_FS" data-ref="_M/R_FS">R_FS</dfn> 4</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/R_GS" data-ref="_M/R_GS">R_GS</dfn> 5</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* segment descriptor fields */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/DESC_G_MASK" data-ref="_M/DESC_G_MASK">DESC_G_MASK</dfn>     (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/DESC_B_SHIFT" data-ref="_M/DESC_B_SHIFT">DESC_B_SHIFT</dfn>    22</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/DESC_B_MASK" data-ref="_M/DESC_B_MASK">DESC_B_MASK</dfn>     (1 &lt;&lt; DESC_B_SHIFT)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/DESC_L_SHIFT" data-ref="_M/DESC_L_SHIFT">DESC_L_SHIFT</dfn>    21 /* x86_64 only : 64 bit code segment */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/DESC_L_MASK" data-ref="_M/DESC_L_MASK">DESC_L_MASK</dfn>     (1 &lt;&lt; DESC_L_SHIFT)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/DESC_AVL_MASK" data-ref="_M/DESC_AVL_MASK">DESC_AVL_MASK</dfn>   (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/DESC_P_MASK" data-ref="_M/DESC_P_MASK">DESC_P_MASK</dfn>     (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/DESC_DPL_SHIFT" data-ref="_M/DESC_DPL_SHIFT">DESC_DPL_SHIFT</dfn>  13</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DESC_DPL_MASK" data-ref="_M/DESC_DPL_MASK">DESC_DPL_MASK</dfn>   (3 &lt;&lt; DESC_DPL_SHIFT)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DESC_S_MASK" data-ref="_M/DESC_S_MASK">DESC_S_MASK</dfn>     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/DESC_TYPE_SHIFT" data-ref="_M/DESC_TYPE_SHIFT">DESC_TYPE_SHIFT</dfn> 8</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/DESC_TYPE_MASK" data-ref="_M/DESC_TYPE_MASK">DESC_TYPE_MASK</dfn>  (15 &lt;&lt; DESC_TYPE_SHIFT)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/DESC_A_MASK" data-ref="_M/DESC_A_MASK">DESC_A_MASK</dfn>     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/DESC_CS_MASK" data-ref="_M/DESC_CS_MASK">DESC_CS_MASK</dfn>    (1 &lt;&lt; 11) /* 1=code segment 0=data segment */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/DESC_C_MASK" data-ref="_M/DESC_C_MASK">DESC_C_MASK</dfn>     (1 &lt;&lt; 10) /* code: conforming */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/DESC_R_MASK" data-ref="_M/DESC_R_MASK">DESC_R_MASK</dfn>     (1 &lt;&lt; 9)  /* code: readable */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/DESC_E_MASK" data-ref="_M/DESC_E_MASK">DESC_E_MASK</dfn>     (1 &lt;&lt; 10) /* data: expansion direction */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/DESC_W_MASK" data-ref="_M/DESC_W_MASK">DESC_W_MASK</dfn>     (1 &lt;&lt; 9)  /* data: writable */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/DESC_TSS_BUSY_MASK" data-ref="_M/DESC_TSS_BUSY_MASK">DESC_TSS_BUSY_MASK</dfn> (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* eflags masks */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CC_C" data-ref="_M/CC_C">CC_C</dfn>    0x0001</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/CC_P" data-ref="_M/CC_P">CC_P</dfn>    0x0004</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/CC_A" data-ref="_M/CC_A">CC_A</dfn>    0x0010</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CC_Z" data-ref="_M/CC_Z">CC_Z</dfn>    0x0040</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CC_S" data-ref="_M/CC_S">CC_S</dfn>    0x0080</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CC_O" data-ref="_M/CC_O">CC_O</dfn>    0x0800</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/TF_SHIFT" data-ref="_M/TF_SHIFT">TF_SHIFT</dfn>   8</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/IOPL_SHIFT" data-ref="_M/IOPL_SHIFT">IOPL_SHIFT</dfn> 12</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/VM_SHIFT" data-ref="_M/VM_SHIFT">VM_SHIFT</dfn>   17</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/TF_MASK" data-ref="_M/TF_MASK">TF_MASK</dfn>                 0x00000100</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/IF_MASK" data-ref="_M/IF_MASK">IF_MASK</dfn>                 0x00000200</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/DF_MASK" data-ref="_M/DF_MASK">DF_MASK</dfn>                 0x00000400</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/IOPL_MASK" data-ref="_M/IOPL_MASK">IOPL_MASK</dfn>               0x00003000</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/NT_MASK" data-ref="_M/NT_MASK">NT_MASK</dfn>                 0x00004000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/RF_MASK" data-ref="_M/RF_MASK">RF_MASK</dfn>                 0x00010000</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/VM_MASK" data-ref="_M/VM_MASK">VM_MASK</dfn>                 0x00020000</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AC_MASK" data-ref="_M/AC_MASK">AC_MASK</dfn>                 0x00040000</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/VIF_MASK" data-ref="_M/VIF_MASK">VIF_MASK</dfn>                0x00080000</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/VIP_MASK" data-ref="_M/VIP_MASK">VIP_MASK</dfn>                0x00100000</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ID_MASK" data-ref="_M/ID_MASK">ID_MASK</dfn>                 0x00200000</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* hidden flags - used internally by qemu to represent additional cpu</i></td></tr>
<tr><th id="133">133</th><td><i>   states. Only the INHIBIT_IRQ, SMM and SVMI are not redundant. We</i></td></tr>
<tr><th id="134">134</th><td><i>   avoid using the IOPL_MASK, TF_MASK, VM_MASK and AC_MASK bit</i></td></tr>
<tr><th id="135">135</th><td><i>   positions to ease oring with eflags. */</i></td></tr>
<tr><th id="136">136</th><td><i>/* current cpl */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/HF_CPL_SHIFT" data-ref="_M/HF_CPL_SHIFT">HF_CPL_SHIFT</dfn>         0</u></td></tr>
<tr><th id="138">138</th><td><i>/* true if hardware interrupts must be disabled for next instruction */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/HF_INHIBIT_IRQ_SHIFT" data-ref="_M/HF_INHIBIT_IRQ_SHIFT">HF_INHIBIT_IRQ_SHIFT</dfn> 3</u></td></tr>
<tr><th id="140">140</th><td><i>/* 16 or 32 segments */</i></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/HF_CS32_SHIFT" data-ref="_M/HF_CS32_SHIFT">HF_CS32_SHIFT</dfn>        4</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/HF_SS32_SHIFT" data-ref="_M/HF_SS32_SHIFT">HF_SS32_SHIFT</dfn>        5</u></td></tr>
<tr><th id="143">143</th><td><i>/* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/HF_ADDSEG_SHIFT" data-ref="_M/HF_ADDSEG_SHIFT">HF_ADDSEG_SHIFT</dfn>      6</u></td></tr>
<tr><th id="145">145</th><td><i>/* copy of CR0.PE (protected mode) */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/HF_PE_SHIFT" data-ref="_M/HF_PE_SHIFT">HF_PE_SHIFT</dfn>          7</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/HF_TF_SHIFT" data-ref="_M/HF_TF_SHIFT">HF_TF_SHIFT</dfn>          8 /* must be same as eflags */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/HF_MP_SHIFT" data-ref="_M/HF_MP_SHIFT">HF_MP_SHIFT</dfn>          9 /* the order must be MP, EM, TS */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/HF_EM_SHIFT" data-ref="_M/HF_EM_SHIFT">HF_EM_SHIFT</dfn>         10</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/HF_TS_SHIFT" data-ref="_M/HF_TS_SHIFT">HF_TS_SHIFT</dfn>         11</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/HF_IOPL_SHIFT" data-ref="_M/HF_IOPL_SHIFT">HF_IOPL_SHIFT</dfn>       12 /* must be same as eflags */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/HF_LMA_SHIFT" data-ref="_M/HF_LMA_SHIFT">HF_LMA_SHIFT</dfn>        14 /* only used on x86_64: long mode active */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/HF_CS64_SHIFT" data-ref="_M/HF_CS64_SHIFT">HF_CS64_SHIFT</dfn>       15 /* only used on x86_64: 64 bit code segment  */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/HF_RF_SHIFT" data-ref="_M/HF_RF_SHIFT">HF_RF_SHIFT</dfn>         16 /* must be same as eflags */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/HF_VM_SHIFT" data-ref="_M/HF_VM_SHIFT">HF_VM_SHIFT</dfn>         17 /* must be same as eflags */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/HF_AC_SHIFT" data-ref="_M/HF_AC_SHIFT">HF_AC_SHIFT</dfn>         18 /* must be same as eflags */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/HF_SMM_SHIFT" data-ref="_M/HF_SMM_SHIFT">HF_SMM_SHIFT</dfn>        19 /* CPU in SMM mode */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/HF_SVME_SHIFT" data-ref="_M/HF_SVME_SHIFT">HF_SVME_SHIFT</dfn>       20 /* SVME enabled (copy of EFER.SVME) */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/HF_SVMI_SHIFT" data-ref="_M/HF_SVMI_SHIFT">HF_SVMI_SHIFT</dfn>       21 /* SVM intercepts are active */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/HF_OSFXSR_SHIFT" data-ref="_M/HF_OSFXSR_SHIFT">HF_OSFXSR_SHIFT</dfn>     22 /* CR4.OSFXSR */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/HF_SMAP_SHIFT" data-ref="_M/HF_SMAP_SHIFT">HF_SMAP_SHIFT</dfn>       23 /* CR4.SMAP */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/HF_IOBPT_SHIFT" data-ref="_M/HF_IOBPT_SHIFT">HF_IOBPT_SHIFT</dfn>      24 /* an io breakpoint enabled */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/HF_MPX_EN_SHIFT" data-ref="_M/HF_MPX_EN_SHIFT">HF_MPX_EN_SHIFT</dfn>     25 /* MPX Enabled (CR4+XCR0+BNDCFGx) */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/HF_MPX_IU_SHIFT" data-ref="_M/HF_MPX_IU_SHIFT">HF_MPX_IU_SHIFT</dfn>     26 /* BND registers in-use */</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/HF_CPL_MASK" data-ref="_M/HF_CPL_MASK">HF_CPL_MASK</dfn>          (3 &lt;&lt; HF_CPL_SHIFT)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/HF_INHIBIT_IRQ_MASK" data-ref="_M/HF_INHIBIT_IRQ_MASK">HF_INHIBIT_IRQ_MASK</dfn>  (1 &lt;&lt; HF_INHIBIT_IRQ_SHIFT)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/HF_CS32_MASK" data-ref="_M/HF_CS32_MASK">HF_CS32_MASK</dfn>         (1 &lt;&lt; HF_CS32_SHIFT)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/HF_SS32_MASK" data-ref="_M/HF_SS32_MASK">HF_SS32_MASK</dfn>         (1 &lt;&lt; HF_SS32_SHIFT)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/HF_ADDSEG_MASK" data-ref="_M/HF_ADDSEG_MASK">HF_ADDSEG_MASK</dfn>       (1 &lt;&lt; HF_ADDSEG_SHIFT)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/HF_PE_MASK" data-ref="_M/HF_PE_MASK">HF_PE_MASK</dfn>           (1 &lt;&lt; HF_PE_SHIFT)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/HF_TF_MASK" data-ref="_M/HF_TF_MASK">HF_TF_MASK</dfn>           (1 &lt;&lt; HF_TF_SHIFT)</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/HF_MP_MASK" data-ref="_M/HF_MP_MASK">HF_MP_MASK</dfn>           (1 &lt;&lt; HF_MP_SHIFT)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/HF_EM_MASK" data-ref="_M/HF_EM_MASK">HF_EM_MASK</dfn>           (1 &lt;&lt; HF_EM_SHIFT)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/HF_TS_MASK" data-ref="_M/HF_TS_MASK">HF_TS_MASK</dfn>           (1 &lt;&lt; HF_TS_SHIFT)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/HF_IOPL_MASK" data-ref="_M/HF_IOPL_MASK">HF_IOPL_MASK</dfn>         (3 &lt;&lt; HF_IOPL_SHIFT)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/HF_LMA_MASK" data-ref="_M/HF_LMA_MASK">HF_LMA_MASK</dfn>          (1 &lt;&lt; HF_LMA_SHIFT)</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/HF_CS64_MASK" data-ref="_M/HF_CS64_MASK">HF_CS64_MASK</dfn>         (1 &lt;&lt; HF_CS64_SHIFT)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/HF_RF_MASK" data-ref="_M/HF_RF_MASK">HF_RF_MASK</dfn>           (1 &lt;&lt; HF_RF_SHIFT)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/HF_VM_MASK" data-ref="_M/HF_VM_MASK">HF_VM_MASK</dfn>           (1 &lt;&lt; HF_VM_SHIFT)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/HF_AC_MASK" data-ref="_M/HF_AC_MASK">HF_AC_MASK</dfn>           (1 &lt;&lt; HF_AC_SHIFT)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/HF_SMM_MASK" data-ref="_M/HF_SMM_MASK">HF_SMM_MASK</dfn>          (1 &lt;&lt; HF_SMM_SHIFT)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/HF_SVME_MASK" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</dfn>         (1 &lt;&lt; HF_SVME_SHIFT)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/HF_SVMI_MASK" data-ref="_M/HF_SVMI_MASK">HF_SVMI_MASK</dfn>         (1 &lt;&lt; HF_SVMI_SHIFT)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/HF_OSFXSR_MASK" data-ref="_M/HF_OSFXSR_MASK">HF_OSFXSR_MASK</dfn>       (1 &lt;&lt; HF_OSFXSR_SHIFT)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/HF_SMAP_MASK" data-ref="_M/HF_SMAP_MASK">HF_SMAP_MASK</dfn>         (1 &lt;&lt; HF_SMAP_SHIFT)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/HF_IOBPT_MASK" data-ref="_M/HF_IOBPT_MASK">HF_IOBPT_MASK</dfn>        (1 &lt;&lt; HF_IOBPT_SHIFT)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/HF_MPX_EN_MASK" data-ref="_M/HF_MPX_EN_MASK">HF_MPX_EN_MASK</dfn>       (1 &lt;&lt; HF_MPX_EN_SHIFT)</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/HF_MPX_IU_MASK" data-ref="_M/HF_MPX_IU_MASK">HF_MPX_IU_MASK</dfn>       (1 &lt;&lt; HF_MPX_IU_SHIFT)</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* hflags2 */</i></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/HF2_GIF_SHIFT" data-ref="_M/HF2_GIF_SHIFT">HF2_GIF_SHIFT</dfn>            0 /* if set CPU takes interrupts */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/HF2_HIF_SHIFT" data-ref="_M/HF2_HIF_SHIFT">HF2_HIF_SHIFT</dfn>            1 /* value of IF_MASK when entering SVM */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/HF2_NMI_SHIFT" data-ref="_M/HF2_NMI_SHIFT">HF2_NMI_SHIFT</dfn>            2 /* CPU serving NMI */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/HF2_VINTR_SHIFT" data-ref="_M/HF2_VINTR_SHIFT">HF2_VINTR_SHIFT</dfn>          3 /* value of V_INTR_MASKING bit */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/HF2_SMM_INSIDE_NMI_SHIFT" data-ref="_M/HF2_SMM_INSIDE_NMI_SHIFT">HF2_SMM_INSIDE_NMI_SHIFT</dfn> 4 /* CPU serving SMI nested inside NMI */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/HF2_MPX_PR_SHIFT" data-ref="_M/HF2_MPX_PR_SHIFT">HF2_MPX_PR_SHIFT</dfn>         5 /* BNDCFGx.BNDPRESERVE */</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/HF2_GIF_MASK" data-ref="_M/HF2_GIF_MASK">HF2_GIF_MASK</dfn>            (1 &lt;&lt; HF2_GIF_SHIFT)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/HF2_HIF_MASK" data-ref="_M/HF2_HIF_MASK">HF2_HIF_MASK</dfn>            (1 &lt;&lt; HF2_HIF_SHIFT)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/HF2_NMI_MASK" data-ref="_M/HF2_NMI_MASK">HF2_NMI_MASK</dfn>            (1 &lt;&lt; HF2_NMI_SHIFT)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/HF2_VINTR_MASK" data-ref="_M/HF2_VINTR_MASK">HF2_VINTR_MASK</dfn>          (1 &lt;&lt; HF2_VINTR_SHIFT)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/HF2_SMM_INSIDE_NMI_MASK" data-ref="_M/HF2_SMM_INSIDE_NMI_MASK">HF2_SMM_INSIDE_NMI_MASK</dfn> (1 &lt;&lt; HF2_SMM_INSIDE_NMI_SHIFT)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/HF2_MPX_PR_MASK" data-ref="_M/HF2_MPX_PR_MASK">HF2_MPX_PR_MASK</dfn>         (1 &lt;&lt; HF2_MPX_PR_SHIFT)</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/CR0_PE_SHIFT" data-ref="_M/CR0_PE_SHIFT">CR0_PE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/CR0_MP_SHIFT" data-ref="_M/CR0_MP_SHIFT">CR0_MP_SHIFT</dfn> 1</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/CR0_PE_MASK" data-ref="_M/CR0_PE_MASK">CR0_PE_MASK</dfn>  (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/CR0_MP_MASK" data-ref="_M/CR0_MP_MASK">CR0_MP_MASK</dfn>  (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/CR0_EM_MASK" data-ref="_M/CR0_EM_MASK">CR0_EM_MASK</dfn>  (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/CR0_TS_MASK" data-ref="_M/CR0_TS_MASK">CR0_TS_MASK</dfn>  (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/CR0_ET_MASK" data-ref="_M/CR0_ET_MASK">CR0_ET_MASK</dfn>  (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/CR0_NE_MASK" data-ref="_M/CR0_NE_MASK">CR0_NE_MASK</dfn>  (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/CR0_WP_MASK" data-ref="_M/CR0_WP_MASK">CR0_WP_MASK</dfn>  (1U &lt;&lt; 16)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/CR0_AM_MASK" data-ref="_M/CR0_AM_MASK">CR0_AM_MASK</dfn>  (1U &lt;&lt; 18)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/CR0_PG_MASK" data-ref="_M/CR0_PG_MASK">CR0_PG_MASK</dfn>  (1U &lt;&lt; 31)</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/CR4_VME_MASK" data-ref="_M/CR4_VME_MASK">CR4_VME_MASK</dfn>  (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/CR4_PVI_MASK" data-ref="_M/CR4_PVI_MASK">CR4_PVI_MASK</dfn>  (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/CR4_TSD_MASK" data-ref="_M/CR4_TSD_MASK">CR4_TSD_MASK</dfn>  (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/CR4_DE_MASK" data-ref="_M/CR4_DE_MASK">CR4_DE_MASK</dfn>   (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/CR4_PSE_MASK" data-ref="_M/CR4_PSE_MASK">CR4_PSE_MASK</dfn>  (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/CR4_PAE_MASK" data-ref="_M/CR4_PAE_MASK">CR4_PAE_MASK</dfn>  (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/CR4_MCE_MASK" data-ref="_M/CR4_MCE_MASK">CR4_MCE_MASK</dfn>  (1U &lt;&lt; 6)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/CR4_PGE_MASK" data-ref="_M/CR4_PGE_MASK">CR4_PGE_MASK</dfn>  (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/CR4_PCE_MASK" data-ref="_M/CR4_PCE_MASK">CR4_PCE_MASK</dfn>  (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/CR4_OSFXSR_SHIFT" data-ref="_M/CR4_OSFXSR_SHIFT">CR4_OSFXSR_SHIFT</dfn> 9</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/CR4_OSFXSR_MASK" data-ref="_M/CR4_OSFXSR_MASK">CR4_OSFXSR_MASK</dfn> (1U &lt;&lt; CR4_OSFXSR_SHIFT)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/CR4_OSXMMEXCPT_MASK" data-ref="_M/CR4_OSXMMEXCPT_MASK">CR4_OSXMMEXCPT_MASK</dfn>  (1U &lt;&lt; 10)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/CR4_LA57_MASK" data-ref="_M/CR4_LA57_MASK">CR4_LA57_MASK</dfn>   (1U &lt;&lt; 12)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/CR4_VMXE_MASK" data-ref="_M/CR4_VMXE_MASK">CR4_VMXE_MASK</dfn>   (1U &lt;&lt; 13)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/CR4_SMXE_MASK" data-ref="_M/CR4_SMXE_MASK">CR4_SMXE_MASK</dfn>   (1U &lt;&lt; 14)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/CR4_FSGSBASE_MASK" data-ref="_M/CR4_FSGSBASE_MASK">CR4_FSGSBASE_MASK</dfn> (1U &lt;&lt; 16)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/CR4_PCIDE_MASK" data-ref="_M/CR4_PCIDE_MASK">CR4_PCIDE_MASK</dfn>  (1U &lt;&lt; 17)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/CR4_OSXSAVE_MASK" data-ref="_M/CR4_OSXSAVE_MASK">CR4_OSXSAVE_MASK</dfn> (1U &lt;&lt; 18)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/CR4_SMEP_MASK" data-ref="_M/CR4_SMEP_MASK">CR4_SMEP_MASK</dfn>   (1U &lt;&lt; 20)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/CR4_SMAP_MASK" data-ref="_M/CR4_SMAP_MASK">CR4_SMAP_MASK</dfn>   (1U &lt;&lt; 21)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/CR4_PKE_MASK" data-ref="_M/CR4_PKE_MASK">CR4_PKE_MASK</dfn>   (1U &lt;&lt; 22)</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/DR6_BD" data-ref="_M/DR6_BD">DR6_BD</dfn>          (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/DR6_BS" data-ref="_M/DR6_BS">DR6_BS</dfn>          (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/DR6_BT" data-ref="_M/DR6_BT">DR6_BT</dfn>          (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/DR6_FIXED_1" data-ref="_M/DR6_FIXED_1">DR6_FIXED_1</dfn>     0xffff0ff0</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/DR7_GD" data-ref="_M/DR7_GD">DR7_GD</dfn>          (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/DR7_TYPE_SHIFT" data-ref="_M/DR7_TYPE_SHIFT">DR7_TYPE_SHIFT</dfn>  16</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/DR7_LEN_SHIFT" data-ref="_M/DR7_LEN_SHIFT">DR7_LEN_SHIFT</dfn>   18</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/DR7_FIXED_1" data-ref="_M/DR7_FIXED_1">DR7_FIXED_1</dfn>     0x00000400</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/DR7_GLOBAL_BP_MASK" data-ref="_M/DR7_GLOBAL_BP_MASK">DR7_GLOBAL_BP_MASK</dfn>   0xaa</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/DR7_LOCAL_BP_MASK" data-ref="_M/DR7_LOCAL_BP_MASK">DR7_LOCAL_BP_MASK</dfn>    0x55</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/DR7_MAX_BP" data-ref="_M/DR7_MAX_BP">DR7_MAX_BP</dfn>           4</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/DR7_TYPE_BP_INST" data-ref="_M/DR7_TYPE_BP_INST">DR7_TYPE_BP_INST</dfn>     0x0</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/DR7_TYPE_DATA_WR" data-ref="_M/DR7_TYPE_DATA_WR">DR7_TYPE_DATA_WR</dfn>     0x1</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/DR7_TYPE_IO_RW" data-ref="_M/DR7_TYPE_IO_RW">DR7_TYPE_IO_RW</dfn>       0x2</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/DR7_TYPE_DATA_RW" data-ref="_M/DR7_TYPE_DATA_RW">DR7_TYPE_DATA_RW</dfn>     0x3</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/PG_PRESENT_BIT" data-ref="_M/PG_PRESENT_BIT">PG_PRESENT_BIT</dfn>  0</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/PG_RW_BIT" data-ref="_M/PG_RW_BIT">PG_RW_BIT</dfn>       1</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/PG_USER_BIT" data-ref="_M/PG_USER_BIT">PG_USER_BIT</dfn>     2</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/PG_PWT_BIT" data-ref="_M/PG_PWT_BIT">PG_PWT_BIT</dfn>      3</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/PG_PCD_BIT" data-ref="_M/PG_PCD_BIT">PG_PCD_BIT</dfn>      4</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/PG_ACCESSED_BIT" data-ref="_M/PG_ACCESSED_BIT">PG_ACCESSED_BIT</dfn> 5</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/PG_DIRTY_BIT" data-ref="_M/PG_DIRTY_BIT">PG_DIRTY_BIT</dfn>    6</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/PG_PSE_BIT" data-ref="_M/PG_PSE_BIT">PG_PSE_BIT</dfn>      7</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/PG_GLOBAL_BIT" data-ref="_M/PG_GLOBAL_BIT">PG_GLOBAL_BIT</dfn>   8</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/PG_PSE_PAT_BIT" data-ref="_M/PG_PSE_PAT_BIT">PG_PSE_PAT_BIT</dfn>  12</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/PG_PKRU_BIT" data-ref="_M/PG_PKRU_BIT">PG_PKRU_BIT</dfn>     59</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/PG_NX_BIT" data-ref="_M/PG_NX_BIT">PG_NX_BIT</dfn>       63</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/PG_PRESENT_MASK" data-ref="_M/PG_PRESENT_MASK">PG_PRESENT_MASK</dfn>  (1 &lt;&lt; PG_PRESENT_BIT)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/PG_RW_MASK" data-ref="_M/PG_RW_MASK">PG_RW_MASK</dfn>       (1 &lt;&lt; PG_RW_BIT)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/PG_USER_MASK" data-ref="_M/PG_USER_MASK">PG_USER_MASK</dfn>     (1 &lt;&lt; PG_USER_BIT)</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/PG_PWT_MASK" data-ref="_M/PG_PWT_MASK">PG_PWT_MASK</dfn>      (1 &lt;&lt; PG_PWT_BIT)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/PG_PCD_MASK" data-ref="_M/PG_PCD_MASK">PG_PCD_MASK</dfn>      (1 &lt;&lt; PG_PCD_BIT)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/PG_ACCESSED_MASK" data-ref="_M/PG_ACCESSED_MASK">PG_ACCESSED_MASK</dfn> (1 &lt;&lt; PG_ACCESSED_BIT)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/PG_DIRTY_MASK" data-ref="_M/PG_DIRTY_MASK">PG_DIRTY_MASK</dfn>    (1 &lt;&lt; PG_DIRTY_BIT)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/PG_PSE_MASK" data-ref="_M/PG_PSE_MASK">PG_PSE_MASK</dfn>      (1 &lt;&lt; PG_PSE_BIT)</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/PG_GLOBAL_MASK" data-ref="_M/PG_GLOBAL_MASK">PG_GLOBAL_MASK</dfn>   (1 &lt;&lt; PG_GLOBAL_BIT)</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/PG_PSE_PAT_MASK" data-ref="_M/PG_PSE_PAT_MASK">PG_PSE_PAT_MASK</dfn>  (1 &lt;&lt; PG_PSE_PAT_BIT)</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/PG_ADDRESS_MASK" data-ref="_M/PG_ADDRESS_MASK">PG_ADDRESS_MASK</dfn>  0x000ffffffffff000LL</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/PG_HI_RSVD_MASK" data-ref="_M/PG_HI_RSVD_MASK">PG_HI_RSVD_MASK</dfn>  (PG_ADDRESS_MASK &amp; ~PHYS_ADDR_MASK)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/PG_HI_USER_MASK" data-ref="_M/PG_HI_USER_MASK">PG_HI_USER_MASK</dfn>  0x7ff0000000000000LL</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/PG_PKRU_MASK" data-ref="_M/PG_PKRU_MASK">PG_PKRU_MASK</dfn>     (15ULL &lt;&lt; PG_PKRU_BIT)</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/PG_NX_MASK" data-ref="_M/PG_NX_MASK">PG_NX_MASK</dfn>       (1ULL &lt;&lt; PG_NX_BIT)</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/PG_ERROR_W_BIT" data-ref="_M/PG_ERROR_W_BIT">PG_ERROR_W_BIT</dfn>     1</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/PG_ERROR_P_MASK" data-ref="_M/PG_ERROR_P_MASK">PG_ERROR_P_MASK</dfn>    0x01</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/PG_ERROR_W_MASK" data-ref="_M/PG_ERROR_W_MASK">PG_ERROR_W_MASK</dfn>    (1 &lt;&lt; PG_ERROR_W_BIT)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/PG_ERROR_U_MASK" data-ref="_M/PG_ERROR_U_MASK">PG_ERROR_U_MASK</dfn>    0x04</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/PG_ERROR_RSVD_MASK" data-ref="_M/PG_ERROR_RSVD_MASK">PG_ERROR_RSVD_MASK</dfn> 0x08</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/PG_ERROR_I_D_MASK" data-ref="_M/PG_ERROR_I_D_MASK">PG_ERROR_I_D_MASK</dfn>  0x10</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/PG_ERROR_PK_MASK" data-ref="_M/PG_ERROR_PK_MASK">PG_ERROR_PK_MASK</dfn>   0x20</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/MCG_CTL_P" data-ref="_M/MCG_CTL_P">MCG_CTL_P</dfn>       (1ULL&lt;&lt;8)   /* MCG_CAP register available */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/MCG_SER_P" data-ref="_M/MCG_SER_P">MCG_SER_P</dfn>       (1ULL&lt;&lt;24) /* MCA recovery/new status bits */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/MCG_LMCE_P" data-ref="_M/MCG_LMCE_P">MCG_LMCE_P</dfn>      (1ULL&lt;&lt;27) /* Local Machine Check Supported */</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/MCE_CAP_DEF" data-ref="_M/MCE_CAP_DEF">MCE_CAP_DEF</dfn>     (MCG_CTL_P|MCG_SER_P)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/MCE_BANKS_DEF" data-ref="_M/MCE_BANKS_DEF">MCE_BANKS_DEF</dfn>   10</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/MCG_CAP_BANKS_MASK" data-ref="_M/MCG_CAP_BANKS_MASK">MCG_CAP_BANKS_MASK</dfn> 0xff</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_RIPV" data-ref="_M/MCG_STATUS_RIPV">MCG_STATUS_RIPV</dfn> (1ULL&lt;&lt;0)   /* restart ip valid */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_EIPV" data-ref="_M/MCG_STATUS_EIPV">MCG_STATUS_EIPV</dfn> (1ULL&lt;&lt;1)   /* ip points to correct instruction */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_MCIP" data-ref="_M/MCG_STATUS_MCIP">MCG_STATUS_MCIP</dfn> (1ULL&lt;&lt;2)   /* machine check in progress */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/MCG_STATUS_LMCE" data-ref="_M/MCG_STATUS_LMCE">MCG_STATUS_LMCE</dfn> (1ULL&lt;&lt;3)   /* Local MCE signaled */</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/MCG_EXT_CTL_LMCE_EN" data-ref="_M/MCG_EXT_CTL_LMCE_EN">MCG_EXT_CTL_LMCE_EN</dfn> (1ULL&lt;&lt;0) /* Local MCE enabled */</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_VAL" data-ref="_M/MCI_STATUS_VAL">MCI_STATUS_VAL</dfn>   (1ULL&lt;&lt;63)  /* valid error */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_OVER" data-ref="_M/MCI_STATUS_OVER">MCI_STATUS_OVER</dfn>  (1ULL&lt;&lt;62)  /* previous errors lost */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_UC" data-ref="_M/MCI_STATUS_UC">MCI_STATUS_UC</dfn>    (1ULL&lt;&lt;61)  /* uncorrected error */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_EN" data-ref="_M/MCI_STATUS_EN">MCI_STATUS_EN</dfn>    (1ULL&lt;&lt;60)  /* error enabled */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_MISCV" data-ref="_M/MCI_STATUS_MISCV">MCI_STATUS_MISCV</dfn> (1ULL&lt;&lt;59)  /* misc error reg. valid */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_ADDRV" data-ref="_M/MCI_STATUS_ADDRV">MCI_STATUS_ADDRV</dfn> (1ULL&lt;&lt;58)  /* addr reg. valid */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_PCC" data-ref="_M/MCI_STATUS_PCC">MCI_STATUS_PCC</dfn>   (1ULL&lt;&lt;57)  /* processor context corrupt */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_S" data-ref="_M/MCI_STATUS_S">MCI_STATUS_S</dfn>     (1ULL&lt;&lt;56)  /* Signaled machine check */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/MCI_STATUS_AR" data-ref="_M/MCI_STATUS_AR">MCI_STATUS_AR</dfn>    (1ULL&lt;&lt;55)  /* Action required */</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i>/* MISC register defines */</i></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/MCM_ADDR_SEGOFF" data-ref="_M/MCM_ADDR_SEGOFF">MCM_ADDR_SEGOFF</dfn>  0      /* segment offset */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/MCM_ADDR_LINEAR" data-ref="_M/MCM_ADDR_LINEAR">MCM_ADDR_LINEAR</dfn>  1      /* linear address */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/MCM_ADDR_PHYS" data-ref="_M/MCM_ADDR_PHYS">MCM_ADDR_PHYS</dfn>    2      /* physical address */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/MCM_ADDR_MEM" data-ref="_M/MCM_ADDR_MEM">MCM_ADDR_MEM</dfn>     3      /* memory address */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/MCM_ADDR_GENERIC" data-ref="_M/MCM_ADDR_GENERIC">MCM_ADDR_GENERIC</dfn> 7      /* generic */</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_TSC" data-ref="_M/MSR_IA32_TSC">MSR_IA32_TSC</dfn>                    0x10</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE" data-ref="_M/MSR_IA32_APICBASE">MSR_IA32_APICBASE</dfn>               0x1b</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE_BSP" data-ref="_M/MSR_IA32_APICBASE_BSP">MSR_IA32_APICBASE_BSP</dfn>           (1&lt;&lt;8)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE_ENABLE" data-ref="_M/MSR_IA32_APICBASE_ENABLE">MSR_IA32_APICBASE_ENABLE</dfn>        (1&lt;&lt;11)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE_EXTD" data-ref="_M/MSR_IA32_APICBASE_EXTD">MSR_IA32_APICBASE_EXTD</dfn>          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_APICBASE_BASE" data-ref="_M/MSR_IA32_APICBASE_BASE">MSR_IA32_APICBASE_BASE</dfn>          (0xfffffU&lt;&lt;12)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_FEATURE_CONTROL" data-ref="_M/MSR_IA32_FEATURE_CONTROL">MSR_IA32_FEATURE_CONTROL</dfn>        0x0000003a</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/MSR_TSC_ADJUST" data-ref="_M/MSR_TSC_ADJUST">MSR_TSC_ADJUST</dfn>                  0x0000003b</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_TSCDEADLINE" data-ref="_M/MSR_IA32_TSCDEADLINE">MSR_IA32_TSCDEADLINE</dfn>            0x6e0</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/FEATURE_CONTROL_LOCKED" data-ref="_M/FEATURE_CONTROL_LOCKED">FEATURE_CONTROL_LOCKED</dfn>                    (1&lt;&lt;0)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX" data-ref="_M/FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX">FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX</dfn> (1&lt;&lt;2)</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/FEATURE_CONTROL_LMCE" data-ref="_M/FEATURE_CONTROL_LMCE">FEATURE_CONTROL_LMCE</dfn>                      (1&lt;&lt;20)</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/MSR_P6_PERFCTR0" data-ref="_M/MSR_P6_PERFCTR0">MSR_P6_PERFCTR0</dfn>                 0xc1</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SMBASE" data-ref="_M/MSR_IA32_SMBASE">MSR_IA32_SMBASE</dfn>                 0x9e</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRcap" data-ref="_M/MSR_MTRRcap">MSR_MTRRcap</dfn>                     0xfe</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRcap_VCNT" data-ref="_M/MSR_MTRRcap_VCNT">MSR_MTRRcap_VCNT</dfn>                8</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRcap_FIXRANGE_SUPPORT" data-ref="_M/MSR_MTRRcap_FIXRANGE_SUPPORT">MSR_MTRRcap_FIXRANGE_SUPPORT</dfn>    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRcap_WC_SUPPORTED" data-ref="_M/MSR_MTRRcap_WC_SUPPORTED">MSR_MTRRcap_WC_SUPPORTED</dfn>        (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SYSENTER_CS" data-ref="_M/MSR_IA32_SYSENTER_CS">MSR_IA32_SYSENTER_CS</dfn>            0x174</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SYSENTER_ESP" data-ref="_M/MSR_IA32_SYSENTER_ESP">MSR_IA32_SYSENTER_ESP</dfn>           0x175</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_SYSENTER_EIP" data-ref="_M/MSR_IA32_SYSENTER_EIP">MSR_IA32_SYSENTER_EIP</dfn>           0x176</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/MSR_MCG_CAP" data-ref="_M/MSR_MCG_CAP">MSR_MCG_CAP</dfn>                     0x179</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/MSR_MCG_STATUS" data-ref="_M/MSR_MCG_STATUS">MSR_MCG_STATUS</dfn>                  0x17a</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/MSR_MCG_CTL" data-ref="_M/MSR_MCG_CTL">MSR_MCG_CTL</dfn>                     0x17b</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/MSR_MCG_EXT_CTL" data-ref="_M/MSR_MCG_EXT_CTL">MSR_MCG_EXT_CTL</dfn>                 0x4d0</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/MSR_P6_EVNTSEL0" data-ref="_M/MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</dfn>                 0x186</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_PERF_STATUS" data-ref="_M/MSR_IA32_PERF_STATUS">MSR_IA32_PERF_STATUS</dfn>            0x198</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE" data-ref="_M/MSR_IA32_MISC_ENABLE">MSR_IA32_MISC_ENABLE</dfn>            0x1a0</u></td></tr>
<tr><th id="366">366</th><td><i>/* Indicates good rep/movs microcode on some processors: */</i></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_MISC_ENABLE_DEFAULT" data-ref="_M/MSR_IA32_MISC_ENABLE_DEFAULT">MSR_IA32_MISC_ENABLE_DEFAULT</dfn>    1</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysBase" data-ref="_M/MSR_MTRRphysBase">MSR_MTRRphysBase</dfn>(reg)           (0x200 + 2 * (reg))</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysMask" data-ref="_M/MSR_MTRRphysMask">MSR_MTRRphysMask</dfn>(reg)           (0x200 + 2 * (reg) + 1)</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRphysIndex" data-ref="_M/MSR_MTRRphysIndex">MSR_MTRRphysIndex</dfn>(addr)         ((((addr) &amp; ~1u) - 0x200) / 2)</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix64K_00000" data-ref="_M/MSR_MTRRfix64K_00000">MSR_MTRRfix64K_00000</dfn>            0x250</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix16K_80000" data-ref="_M/MSR_MTRRfix16K_80000">MSR_MTRRfix16K_80000</dfn>            0x258</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix16K_A0000" data-ref="_M/MSR_MTRRfix16K_A0000">MSR_MTRRfix16K_A0000</dfn>            0x259</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_C0000" data-ref="_M/MSR_MTRRfix4K_C0000">MSR_MTRRfix4K_C0000</dfn>             0x268</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_C8000" data-ref="_M/MSR_MTRRfix4K_C8000">MSR_MTRRfix4K_C8000</dfn>             0x269</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_D0000" data-ref="_M/MSR_MTRRfix4K_D0000">MSR_MTRRfix4K_D0000</dfn>             0x26a</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_D8000" data-ref="_M/MSR_MTRRfix4K_D8000">MSR_MTRRfix4K_D8000</dfn>             0x26b</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_E0000" data-ref="_M/MSR_MTRRfix4K_E0000">MSR_MTRRfix4K_E0000</dfn>             0x26c</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_E8000" data-ref="_M/MSR_MTRRfix4K_E8000">MSR_MTRRfix4K_E8000</dfn>             0x26d</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_F0000" data-ref="_M/MSR_MTRRfix4K_F0000">MSR_MTRRfix4K_F0000</dfn>             0x26e</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRfix4K_F8000" data-ref="_M/MSR_MTRRfix4K_F8000">MSR_MTRRfix4K_F8000</dfn>             0x26f</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/MSR_PAT" data-ref="_M/MSR_PAT">MSR_PAT</dfn>                         0x277</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/MSR_MTRRdefType" data-ref="_M/MSR_MTRRdefType">MSR_MTRRdefType</dfn>                 0x2ff</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR0" data-ref="_M/MSR_CORE_PERF_FIXED_CTR0">MSR_CORE_PERF_FIXED_CTR0</dfn>        0x309</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR1" data-ref="_M/MSR_CORE_PERF_FIXED_CTR1">MSR_CORE_PERF_FIXED_CTR1</dfn>        0x30a</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR2" data-ref="_M/MSR_CORE_PERF_FIXED_CTR2">MSR_CORE_PERF_FIXED_CTR2</dfn>        0x30b</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_FIXED_CTR_CTRL" data-ref="_M/MSR_CORE_PERF_FIXED_CTR_CTRL">MSR_CORE_PERF_FIXED_CTR_CTRL</dfn>    0x38d</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_GLOBAL_STATUS" data-ref="_M/MSR_CORE_PERF_GLOBAL_STATUS">MSR_CORE_PERF_GLOBAL_STATUS</dfn>     0x38e</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_GLOBAL_CTRL" data-ref="_M/MSR_CORE_PERF_GLOBAL_CTRL">MSR_CORE_PERF_GLOBAL_CTRL</dfn>       0x38f</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/MSR_CORE_PERF_GLOBAL_OVF_CTRL" data-ref="_M/MSR_CORE_PERF_GLOBAL_OVF_CTRL">MSR_CORE_PERF_GLOBAL_OVF_CTRL</dfn>   0x390</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_CTL" data-ref="_M/MSR_MC0_CTL">MSR_MC0_CTL</dfn>                     0x400</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_STATUS" data-ref="_M/MSR_MC0_STATUS">MSR_MC0_STATUS</dfn>                  0x401</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_ADDR" data-ref="_M/MSR_MC0_ADDR">MSR_MC0_ADDR</dfn>                    0x402</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/MSR_MC0_MISC" data-ref="_M/MSR_MC0_MISC">MSR_MC0_MISC</dfn>                    0x403</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER" data-ref="_M/MSR_EFER">MSR_EFER</dfn>                        0xc0000080</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER_SCE" data-ref="_M/MSR_EFER_SCE">MSR_EFER_SCE</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER_LME" data-ref="_M/MSR_EFER_LME">MSR_EFER_LME</dfn>   (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER_LMA" data-ref="_M/MSR_EFER_LMA">MSR_EFER_LMA</dfn>   (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER_NXE" data-ref="_M/MSR_EFER_NXE">MSR_EFER_NXE</dfn>   (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER_SVME" data-ref="_M/MSR_EFER_SVME">MSR_EFER_SVME</dfn>  (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/MSR_EFER_FFXSR" data-ref="_M/MSR_EFER_FFXSR">MSR_EFER_FFXSR</dfn> (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/MSR_STAR" data-ref="_M/MSR_STAR">MSR_STAR</dfn>                        0xc0000081</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/MSR_LSTAR" data-ref="_M/MSR_LSTAR">MSR_LSTAR</dfn>                       0xc0000082</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/MSR_CSTAR" data-ref="_M/MSR_CSTAR">MSR_CSTAR</dfn>                       0xc0000083</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/MSR_FMASK" data-ref="_M/MSR_FMASK">MSR_FMASK</dfn>                       0xc0000084</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/MSR_FSBASE" data-ref="_M/MSR_FSBASE">MSR_FSBASE</dfn>                      0xc0000100</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/MSR_GSBASE" data-ref="_M/MSR_GSBASE">MSR_GSBASE</dfn>                      0xc0000101</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/MSR_KERNELGSBASE" data-ref="_M/MSR_KERNELGSBASE">MSR_KERNELGSBASE</dfn>                0xc0000102</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/MSR_TSC_AUX" data-ref="_M/MSR_TSC_AUX">MSR_TSC_AUX</dfn>                     0xc0000103</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/MSR_VM_HSAVE_PA" data-ref="_M/MSR_VM_HSAVE_PA">MSR_VM_HSAVE_PA</dfn>                 0xc0010117</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_BNDCFGS" data-ref="_M/MSR_IA32_BNDCFGS">MSR_IA32_BNDCFGS</dfn>                0x00000d90</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/MSR_IA32_XSS" data-ref="_M/MSR_IA32_XSS">MSR_IA32_XSS</dfn>                    0x00000da0</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/XSTATE_FP_BIT" data-ref="_M/XSTATE_FP_BIT">XSTATE_FP_BIT</dfn>                   0</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/XSTATE_SSE_BIT" data-ref="_M/XSTATE_SSE_BIT">XSTATE_SSE_BIT</dfn>                  1</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/XSTATE_YMM_BIT" data-ref="_M/XSTATE_YMM_BIT">XSTATE_YMM_BIT</dfn>                  2</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/XSTATE_BNDREGS_BIT" data-ref="_M/XSTATE_BNDREGS_BIT">XSTATE_BNDREGS_BIT</dfn>              3</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/XSTATE_BNDCSR_BIT" data-ref="_M/XSTATE_BNDCSR_BIT">XSTATE_BNDCSR_BIT</dfn>               4</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/XSTATE_OPMASK_BIT" data-ref="_M/XSTATE_OPMASK_BIT">XSTATE_OPMASK_BIT</dfn>               5</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/XSTATE_ZMM_Hi256_BIT" data-ref="_M/XSTATE_ZMM_Hi256_BIT">XSTATE_ZMM_Hi256_BIT</dfn>            6</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/XSTATE_Hi16_ZMM_BIT" data-ref="_M/XSTATE_Hi16_ZMM_BIT">XSTATE_Hi16_ZMM_BIT</dfn>             7</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/XSTATE_PKRU_BIT" data-ref="_M/XSTATE_PKRU_BIT">XSTATE_PKRU_BIT</dfn>                 9</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/XSTATE_FP_MASK" data-ref="_M/XSTATE_FP_MASK">XSTATE_FP_MASK</dfn>                  (1ULL &lt;&lt; XSTATE_FP_BIT)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/XSTATE_SSE_MASK" data-ref="_M/XSTATE_SSE_MASK">XSTATE_SSE_MASK</dfn>                 (1ULL &lt;&lt; XSTATE_SSE_BIT)</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/XSTATE_YMM_MASK" data-ref="_M/XSTATE_YMM_MASK">XSTATE_YMM_MASK</dfn>                 (1ULL &lt;&lt; XSTATE_YMM_BIT)</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/XSTATE_BNDREGS_MASK" data-ref="_M/XSTATE_BNDREGS_MASK">XSTATE_BNDREGS_MASK</dfn>             (1ULL &lt;&lt; XSTATE_BNDREGS_BIT)</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/XSTATE_BNDCSR_MASK" data-ref="_M/XSTATE_BNDCSR_MASK">XSTATE_BNDCSR_MASK</dfn>              (1ULL &lt;&lt; XSTATE_BNDCSR_BIT)</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/XSTATE_OPMASK_MASK" data-ref="_M/XSTATE_OPMASK_MASK">XSTATE_OPMASK_MASK</dfn>              (1ULL &lt;&lt; XSTATE_OPMASK_BIT)</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/XSTATE_ZMM_Hi256_MASK" data-ref="_M/XSTATE_ZMM_Hi256_MASK">XSTATE_ZMM_Hi256_MASK</dfn>           (1ULL &lt;&lt; XSTATE_ZMM_Hi256_BIT)</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/XSTATE_Hi16_ZMM_MASK" data-ref="_M/XSTATE_Hi16_ZMM_MASK">XSTATE_Hi16_ZMM_MASK</dfn>            (1ULL &lt;&lt; XSTATE_Hi16_ZMM_BIT)</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/XSTATE_PKRU_MASK" data-ref="_M/XSTATE_PKRU_MASK">XSTATE_PKRU_MASK</dfn>                (1ULL &lt;&lt; XSTATE_PKRU_BIT)</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>/* CPUID feature words */</i></td></tr>
<tr><th id="447">447</th><td><b>typedef</b> <b>enum</b> <dfn class="type def" id="FeatureWord" title='FeatureWord' data-ref="FeatureWord"><a class="type" href="#FeatureWord" title='FeatureWord' data-ref="FeatureWord">FeatureWord</a></dfn> {</td></tr>
<tr><th id="448">448</th><td>    <dfn class="enum" id="FeatureWord::FEAT_1_EDX" title='FeatureWord::FEAT_1_EDX' data-ref="FeatureWord::FEAT_1_EDX">FEAT_1_EDX</dfn>,         <i>/* CPUID[1].EDX */</i></td></tr>
<tr><th id="449">449</th><td>    <dfn class="enum" id="FeatureWord::FEAT_1_ECX" title='FeatureWord::FEAT_1_ECX' data-ref="FeatureWord::FEAT_1_ECX">FEAT_1_ECX</dfn>,         <i>/* CPUID[1].ECX */</i></td></tr>
<tr><th id="450">450</th><td>    <dfn class="enum" id="FeatureWord::FEAT_7_0_EBX" title='FeatureWord::FEAT_7_0_EBX' data-ref="FeatureWord::FEAT_7_0_EBX">FEAT_7_0_EBX</dfn>,       <i>/* CPUID[EAX=7,ECX=0].EBX */</i></td></tr>
<tr><th id="451">451</th><td>    <dfn class="enum" id="FeatureWord::FEAT_7_0_ECX" title='FeatureWord::FEAT_7_0_ECX' data-ref="FeatureWord::FEAT_7_0_ECX">FEAT_7_0_ECX</dfn>,       <i>/* CPUID[EAX=7,ECX=0].ECX */</i></td></tr>
<tr><th id="452">452</th><td>    <dfn class="enum" id="FeatureWord::FEAT_7_0_EDX" title='FeatureWord::FEAT_7_0_EDX' data-ref="FeatureWord::FEAT_7_0_EDX">FEAT_7_0_EDX</dfn>,       <i>/* CPUID[EAX=7,ECX=0].EDX */</i></td></tr>
<tr><th id="453">453</th><td>    <dfn class="enum" id="FeatureWord::FEAT_8000_0001_EDX" title='FeatureWord::FEAT_8000_0001_EDX' data-ref="FeatureWord::FEAT_8000_0001_EDX">FEAT_8000_0001_EDX</dfn>, <i>/* CPUID[8000_0001].EDX */</i></td></tr>
<tr><th id="454">454</th><td>    <dfn class="enum" id="FeatureWord::FEAT_8000_0001_ECX" title='FeatureWord::FEAT_8000_0001_ECX' data-ref="FeatureWord::FEAT_8000_0001_ECX">FEAT_8000_0001_ECX</dfn>, <i>/* CPUID[8000_0001].ECX */</i></td></tr>
<tr><th id="455">455</th><td>    <dfn class="enum" id="FeatureWord::FEAT_8000_0007_EDX" title='FeatureWord::FEAT_8000_0007_EDX' data-ref="FeatureWord::FEAT_8000_0007_EDX">FEAT_8000_0007_EDX</dfn>, <i>/* CPUID[8000_0007].EDX */</i></td></tr>
<tr><th id="456">456</th><td>    <dfn class="enum" id="FeatureWord::FEAT_C000_0001_EDX" title='FeatureWord::FEAT_C000_0001_EDX' data-ref="FeatureWord::FEAT_C000_0001_EDX">FEAT_C000_0001_EDX</dfn>, <i>/* CPUID[C000_0001].EDX */</i></td></tr>
<tr><th id="457">457</th><td>    <dfn class="enum" id="FeatureWord::FEAT_KVM" title='FeatureWord::FEAT_KVM' data-ref="FeatureWord::FEAT_KVM">FEAT_KVM</dfn>,           <i>/* CPUID[4000_0001].EAX (KVM_CPUID_FEATURES) */</i></td></tr>
<tr><th id="458">458</th><td>    <dfn class="enum" id="FeatureWord::FEAT_HYPERV_EAX" title='FeatureWord::FEAT_HYPERV_EAX' data-ref="FeatureWord::FEAT_HYPERV_EAX">FEAT_HYPERV_EAX</dfn>,    <i>/* CPUID[4000_0003].EAX */</i></td></tr>
<tr><th id="459">459</th><td>    <dfn class="enum" id="FeatureWord::FEAT_HYPERV_EBX" title='FeatureWord::FEAT_HYPERV_EBX' data-ref="FeatureWord::FEAT_HYPERV_EBX">FEAT_HYPERV_EBX</dfn>,    <i>/* CPUID[4000_0003].EBX */</i></td></tr>
<tr><th id="460">460</th><td>    <dfn class="enum" id="FeatureWord::FEAT_HYPERV_EDX" title='FeatureWord::FEAT_HYPERV_EDX' data-ref="FeatureWord::FEAT_HYPERV_EDX">FEAT_HYPERV_EDX</dfn>,    <i>/* CPUID[4000_0003].EDX */</i></td></tr>
<tr><th id="461">461</th><td>    <dfn class="enum" id="FeatureWord::FEAT_SVM" title='FeatureWord::FEAT_SVM' data-ref="FeatureWord::FEAT_SVM">FEAT_SVM</dfn>,           <i>/* CPUID[8000_000A].EDX */</i></td></tr>
<tr><th id="462">462</th><td>    <dfn class="enum" id="FeatureWord::FEAT_XSAVE" title='FeatureWord::FEAT_XSAVE' data-ref="FeatureWord::FEAT_XSAVE">FEAT_XSAVE</dfn>,         <i>/* CPUID[EAX=0xd,ECX=1].EAX */</i></td></tr>
<tr><th id="463">463</th><td>    <dfn class="enum" id="FeatureWord::FEAT_6_EAX" title='FeatureWord::FEAT_6_EAX' data-ref="FeatureWord::FEAT_6_EAX">FEAT_6_EAX</dfn>,         <i>/* CPUID[6].EAX */</i></td></tr>
<tr><th id="464">464</th><td>    <dfn class="enum" id="FeatureWord::FEAT_XSAVE_COMP_LO" title='FeatureWord::FEAT_XSAVE_COMP_LO' data-ref="FeatureWord::FEAT_XSAVE_COMP_LO">FEAT_XSAVE_COMP_LO</dfn>, <i>/* CPUID[EAX=0xd,ECX=0].EAX */</i></td></tr>
<tr><th id="465">465</th><td>    <dfn class="enum" id="FeatureWord::FEAT_XSAVE_COMP_HI" title='FeatureWord::FEAT_XSAVE_COMP_HI' data-ref="FeatureWord::FEAT_XSAVE_COMP_HI">FEAT_XSAVE_COMP_HI</dfn>, <i>/* CPUID[EAX=0xd,ECX=0].EDX */</i></td></tr>
<tr><th id="466">466</th><td>    <dfn class="enum" id="FeatureWord::FEATURE_WORDS" title='FeatureWord::FEATURE_WORDS' data-ref="FeatureWord::FEATURE_WORDS">FEATURE_WORDS</dfn>,</td></tr>
<tr><th id="467">467</th><td>} <dfn class="typedef" id="FeatureWord" title='FeatureWord' data-type='enum FeatureWord' data-ref="FeatureWord">FeatureWord</dfn>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><b>typedef</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="typedef" id="FeatureWordArray" title='FeatureWordArray' data-type='uint32_t [18]' data-ref="FeatureWordArray">FeatureWordArray</dfn>[<a class="enum" href="#FeatureWord::FEATURE_WORDS" title='FeatureWord::FEATURE_WORDS' data-ref="FeatureWord::FEATURE_WORDS">FEATURE_WORDS</a>];</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><i>/* cpuid_features bits */</i></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/CPUID_FP87" data-ref="_M/CPUID_FP87">CPUID_FP87</dfn> (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/CPUID_VME" data-ref="_M/CPUID_VME">CPUID_VME</dfn>  (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/CPUID_DE" data-ref="_M/CPUID_DE">CPUID_DE</dfn>   (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/CPUID_PSE" data-ref="_M/CPUID_PSE">CPUID_PSE</dfn>  (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/CPUID_TSC" data-ref="_M/CPUID_TSC">CPUID_TSC</dfn>  (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/CPUID_MSR" data-ref="_M/CPUID_MSR">CPUID_MSR</dfn>  (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/CPUID_PAE" data-ref="_M/CPUID_PAE">CPUID_PAE</dfn>  (1U &lt;&lt; 6)</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/CPUID_MCE" data-ref="_M/CPUID_MCE">CPUID_MCE</dfn>  (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/CPUID_CX8" data-ref="_M/CPUID_CX8">CPUID_CX8</dfn>  (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/CPUID_APIC" data-ref="_M/CPUID_APIC">CPUID_APIC</dfn> (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/CPUID_SEP" data-ref="_M/CPUID_SEP">CPUID_SEP</dfn>  (1U &lt;&lt; 11) /* sysenter/sysexit */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/CPUID_MTRR" data-ref="_M/CPUID_MTRR">CPUID_MTRR</dfn> (1U &lt;&lt; 12)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/CPUID_PGE" data-ref="_M/CPUID_PGE">CPUID_PGE</dfn>  (1U &lt;&lt; 13)</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/CPUID_MCA" data-ref="_M/CPUID_MCA">CPUID_MCA</dfn>  (1U &lt;&lt; 14)</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/CPUID_CMOV" data-ref="_M/CPUID_CMOV">CPUID_CMOV</dfn> (1U &lt;&lt; 15)</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/CPUID_PAT" data-ref="_M/CPUID_PAT">CPUID_PAT</dfn>  (1U &lt;&lt; 16)</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/CPUID_PSE36" data-ref="_M/CPUID_PSE36">CPUID_PSE36</dfn>   (1U &lt;&lt; 17)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/CPUID_PN" data-ref="_M/CPUID_PN">CPUID_PN</dfn>   (1U &lt;&lt; 18)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/CPUID_CLFLUSH" data-ref="_M/CPUID_CLFLUSH">CPUID_CLFLUSH</dfn> (1U &lt;&lt; 19)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/CPUID_DTS" data-ref="_M/CPUID_DTS">CPUID_DTS</dfn> (1U &lt;&lt; 21)</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/CPUID_ACPI" data-ref="_M/CPUID_ACPI">CPUID_ACPI</dfn> (1U &lt;&lt; 22)</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/CPUID_MMX" data-ref="_M/CPUID_MMX">CPUID_MMX</dfn>  (1U &lt;&lt; 23)</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/CPUID_FXSR" data-ref="_M/CPUID_FXSR">CPUID_FXSR</dfn> (1U &lt;&lt; 24)</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/CPUID_SSE" data-ref="_M/CPUID_SSE">CPUID_SSE</dfn>  (1U &lt;&lt; 25)</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/CPUID_SSE2" data-ref="_M/CPUID_SSE2">CPUID_SSE2</dfn> (1U &lt;&lt; 26)</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/CPUID_SS" data-ref="_M/CPUID_SS">CPUID_SS</dfn> (1U &lt;&lt; 27)</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/CPUID_HT" data-ref="_M/CPUID_HT">CPUID_HT</dfn> (1U &lt;&lt; 28)</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/CPUID_TM" data-ref="_M/CPUID_TM">CPUID_TM</dfn> (1U &lt;&lt; 29)</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/CPUID_IA64" data-ref="_M/CPUID_IA64">CPUID_IA64</dfn> (1U &lt;&lt; 30)</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/CPUID_PBE" data-ref="_M/CPUID_PBE">CPUID_PBE</dfn> (1U &lt;&lt; 31)</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_SSE3" data-ref="_M/CPUID_EXT_SSE3">CPUID_EXT_SSE3</dfn>     (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_PCLMULQDQ" data-ref="_M/CPUID_EXT_PCLMULQDQ">CPUID_EXT_PCLMULQDQ</dfn> (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_DTES64" data-ref="_M/CPUID_EXT_DTES64">CPUID_EXT_DTES64</dfn>   (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_MONITOR" data-ref="_M/CPUID_EXT_MONITOR">CPUID_EXT_MONITOR</dfn>  (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_DSCPL" data-ref="_M/CPUID_EXT_DSCPL">CPUID_EXT_DSCPL</dfn>    (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_VMX" data-ref="_M/CPUID_EXT_VMX">CPUID_EXT_VMX</dfn>      (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_SMX" data-ref="_M/CPUID_EXT_SMX">CPUID_EXT_SMX</dfn>      (1U &lt;&lt; 6)</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_EST" data-ref="_M/CPUID_EXT_EST">CPUID_EXT_EST</dfn>      (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_TM2" data-ref="_M/CPUID_EXT_TM2">CPUID_EXT_TM2</dfn>      (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_SSSE3" data-ref="_M/CPUID_EXT_SSSE3">CPUID_EXT_SSSE3</dfn>    (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_CID" data-ref="_M/CPUID_EXT_CID">CPUID_EXT_CID</dfn>      (1U &lt;&lt; 10)</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_FMA" data-ref="_M/CPUID_EXT_FMA">CPUID_EXT_FMA</dfn>      (1U &lt;&lt; 12)</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_CX16" data-ref="_M/CPUID_EXT_CX16">CPUID_EXT_CX16</dfn>     (1U &lt;&lt; 13)</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_XTPR" data-ref="_M/CPUID_EXT_XTPR">CPUID_EXT_XTPR</dfn>     (1U &lt;&lt; 14)</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_PDCM" data-ref="_M/CPUID_EXT_PDCM">CPUID_EXT_PDCM</dfn>     (1U &lt;&lt; 15)</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_PCID" data-ref="_M/CPUID_EXT_PCID">CPUID_EXT_PCID</dfn>     (1U &lt;&lt; 17)</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_DCA" data-ref="_M/CPUID_EXT_DCA">CPUID_EXT_DCA</dfn>      (1U &lt;&lt; 18)</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_SSE41" data-ref="_M/CPUID_EXT_SSE41">CPUID_EXT_SSE41</dfn>    (1U &lt;&lt; 19)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_SSE42" data-ref="_M/CPUID_EXT_SSE42">CPUID_EXT_SSE42</dfn>    (1U &lt;&lt; 20)</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_X2APIC" data-ref="_M/CPUID_EXT_X2APIC">CPUID_EXT_X2APIC</dfn>   (1U &lt;&lt; 21)</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_MOVBE" data-ref="_M/CPUID_EXT_MOVBE">CPUID_EXT_MOVBE</dfn>    (1U &lt;&lt; 22)</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_POPCNT" data-ref="_M/CPUID_EXT_POPCNT">CPUID_EXT_POPCNT</dfn>   (1U &lt;&lt; 23)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_TSC_DEADLINE_TIMER" data-ref="_M/CPUID_EXT_TSC_DEADLINE_TIMER">CPUID_EXT_TSC_DEADLINE_TIMER</dfn> (1U &lt;&lt; 24)</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_AES" data-ref="_M/CPUID_EXT_AES">CPUID_EXT_AES</dfn>      (1U &lt;&lt; 25)</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_XSAVE" data-ref="_M/CPUID_EXT_XSAVE">CPUID_EXT_XSAVE</dfn>    (1U &lt;&lt; 26)</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_OSXSAVE" data-ref="_M/CPUID_EXT_OSXSAVE">CPUID_EXT_OSXSAVE</dfn>  (1U &lt;&lt; 27)</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_AVX" data-ref="_M/CPUID_EXT_AVX">CPUID_EXT_AVX</dfn>      (1U &lt;&lt; 28)</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_F16C" data-ref="_M/CPUID_EXT_F16C">CPUID_EXT_F16C</dfn>     (1U &lt;&lt; 29)</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_RDRAND" data-ref="_M/CPUID_EXT_RDRAND">CPUID_EXT_RDRAND</dfn>   (1U &lt;&lt; 30)</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT_HYPERVISOR" data-ref="_M/CPUID_EXT_HYPERVISOR">CPUID_EXT_HYPERVISOR</dfn>  (1U &lt;&lt; 31)</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_FPU" data-ref="_M/CPUID_EXT2_FPU">CPUID_EXT2_FPU</dfn>     (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_VME" data-ref="_M/CPUID_EXT2_VME">CPUID_EXT2_VME</dfn>     (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_DE" data-ref="_M/CPUID_EXT2_DE">CPUID_EXT2_DE</dfn>      (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_PSE" data-ref="_M/CPUID_EXT2_PSE">CPUID_EXT2_PSE</dfn>     (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_TSC" data-ref="_M/CPUID_EXT2_TSC">CPUID_EXT2_TSC</dfn>     (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_MSR" data-ref="_M/CPUID_EXT2_MSR">CPUID_EXT2_MSR</dfn>     (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_PAE" data-ref="_M/CPUID_EXT2_PAE">CPUID_EXT2_PAE</dfn>     (1U &lt;&lt; 6)</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_MCE" data-ref="_M/CPUID_EXT2_MCE">CPUID_EXT2_MCE</dfn>     (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_CX8" data-ref="_M/CPUID_EXT2_CX8">CPUID_EXT2_CX8</dfn>     (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_APIC" data-ref="_M/CPUID_EXT2_APIC">CPUID_EXT2_APIC</dfn>    (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_SYSCALL" data-ref="_M/CPUID_EXT2_SYSCALL">CPUID_EXT2_SYSCALL</dfn> (1U &lt;&lt; 11)</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_MTRR" data-ref="_M/CPUID_EXT2_MTRR">CPUID_EXT2_MTRR</dfn>    (1U &lt;&lt; 12)</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_PGE" data-ref="_M/CPUID_EXT2_PGE">CPUID_EXT2_PGE</dfn>     (1U &lt;&lt; 13)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_MCA" data-ref="_M/CPUID_EXT2_MCA">CPUID_EXT2_MCA</dfn>     (1U &lt;&lt; 14)</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_CMOV" data-ref="_M/CPUID_EXT2_CMOV">CPUID_EXT2_CMOV</dfn>    (1U &lt;&lt; 15)</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_PAT" data-ref="_M/CPUID_EXT2_PAT">CPUID_EXT2_PAT</dfn>     (1U &lt;&lt; 16)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_PSE36" data-ref="_M/CPUID_EXT2_PSE36">CPUID_EXT2_PSE36</dfn>   (1U &lt;&lt; 17)</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_MP" data-ref="_M/CPUID_EXT2_MP">CPUID_EXT2_MP</dfn>      (1U &lt;&lt; 19)</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_NX" data-ref="_M/CPUID_EXT2_NX">CPUID_EXT2_NX</dfn>      (1U &lt;&lt; 20)</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_MMXEXT" data-ref="_M/CPUID_EXT2_MMXEXT">CPUID_EXT2_MMXEXT</dfn>  (1U &lt;&lt; 22)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_MMX" data-ref="_M/CPUID_EXT2_MMX">CPUID_EXT2_MMX</dfn>     (1U &lt;&lt; 23)</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_FXSR" data-ref="_M/CPUID_EXT2_FXSR">CPUID_EXT2_FXSR</dfn>    (1U &lt;&lt; 24)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_FFXSR" data-ref="_M/CPUID_EXT2_FFXSR">CPUID_EXT2_FFXSR</dfn>   (1U &lt;&lt; 25)</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_PDPE1GB" data-ref="_M/CPUID_EXT2_PDPE1GB">CPUID_EXT2_PDPE1GB</dfn> (1U &lt;&lt; 26)</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_RDTSCP" data-ref="_M/CPUID_EXT2_RDTSCP">CPUID_EXT2_RDTSCP</dfn>  (1U &lt;&lt; 27)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_LM" data-ref="_M/CPUID_EXT2_LM">CPUID_EXT2_LM</dfn>      (1U &lt;&lt; 29)</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_3DNOWEXT" data-ref="_M/CPUID_EXT2_3DNOWEXT">CPUID_EXT2_3DNOWEXT</dfn> (1U &lt;&lt; 30)</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_3DNOW" data-ref="_M/CPUID_EXT2_3DNOW">CPUID_EXT2_3DNOW</dfn>   (1U &lt;&lt; 31)</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i>/* CPUID[8000_0001].EDX bits that are aliase of CPUID[1].EDX bits on AMD CPUs */</i></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT2_AMD_ALIASES" data-ref="_M/CPUID_EXT2_AMD_ALIASES">CPUID_EXT2_AMD_ALIASES</dfn> (CPUID_EXT2_FPU | CPUID_EXT2_VME | \</u></td></tr>
<tr><th id="565">565</th><td><u>                                CPUID_EXT2_DE | CPUID_EXT2_PSE | \</u></td></tr>
<tr><th id="566">566</th><td><u>                                CPUID_EXT2_TSC | CPUID_EXT2_MSR | \</u></td></tr>
<tr><th id="567">567</th><td><u>                                CPUID_EXT2_PAE | CPUID_EXT2_MCE | \</u></td></tr>
<tr><th id="568">568</th><td><u>                                CPUID_EXT2_CX8 | CPUID_EXT2_APIC | \</u></td></tr>
<tr><th id="569">569</th><td><u>                                CPUID_EXT2_MTRR | CPUID_EXT2_PGE | \</u></td></tr>
<tr><th id="570">570</th><td><u>                                CPUID_EXT2_MCA | CPUID_EXT2_CMOV | \</u></td></tr>
<tr><th id="571">571</th><td><u>                                CPUID_EXT2_PAT | CPUID_EXT2_PSE36 | \</u></td></tr>
<tr><th id="572">572</th><td><u>                                CPUID_EXT2_MMX | CPUID_EXT2_FXSR)</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_LAHF_LM" data-ref="_M/CPUID_EXT3_LAHF_LM">CPUID_EXT3_LAHF_LM</dfn> (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_CMP_LEG" data-ref="_M/CPUID_EXT3_CMP_LEG">CPUID_EXT3_CMP_LEG</dfn> (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_SVM" data-ref="_M/CPUID_EXT3_SVM">CPUID_EXT3_SVM</dfn>     (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_EXTAPIC" data-ref="_M/CPUID_EXT3_EXTAPIC">CPUID_EXT3_EXTAPIC</dfn> (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_CR8LEG" data-ref="_M/CPUID_EXT3_CR8LEG">CPUID_EXT3_CR8LEG</dfn>  (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_ABM" data-ref="_M/CPUID_EXT3_ABM">CPUID_EXT3_ABM</dfn>     (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_SSE4A" data-ref="_M/CPUID_EXT3_SSE4A">CPUID_EXT3_SSE4A</dfn>   (1U &lt;&lt; 6)</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_MISALIGNSSE" data-ref="_M/CPUID_EXT3_MISALIGNSSE">CPUID_EXT3_MISALIGNSSE</dfn> (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_3DNOWPREFETCH" data-ref="_M/CPUID_EXT3_3DNOWPREFETCH">CPUID_EXT3_3DNOWPREFETCH</dfn> (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_OSVW" data-ref="_M/CPUID_EXT3_OSVW">CPUID_EXT3_OSVW</dfn>    (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_IBS" data-ref="_M/CPUID_EXT3_IBS">CPUID_EXT3_IBS</dfn>     (1U &lt;&lt; 10)</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_XOP" data-ref="_M/CPUID_EXT3_XOP">CPUID_EXT3_XOP</dfn>     (1U &lt;&lt; 11)</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_SKINIT" data-ref="_M/CPUID_EXT3_SKINIT">CPUID_EXT3_SKINIT</dfn>  (1U &lt;&lt; 12)</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_WDT" data-ref="_M/CPUID_EXT3_WDT">CPUID_EXT3_WDT</dfn>     (1U &lt;&lt; 13)</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_LWP" data-ref="_M/CPUID_EXT3_LWP">CPUID_EXT3_LWP</dfn>     (1U &lt;&lt; 15)</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_FMA4" data-ref="_M/CPUID_EXT3_FMA4">CPUID_EXT3_FMA4</dfn>    (1U &lt;&lt; 16)</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_TCE" data-ref="_M/CPUID_EXT3_TCE">CPUID_EXT3_TCE</dfn>     (1U &lt;&lt; 17)</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_NODEID" data-ref="_M/CPUID_EXT3_NODEID">CPUID_EXT3_NODEID</dfn>  (1U &lt;&lt; 19)</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_TBM" data-ref="_M/CPUID_EXT3_TBM">CPUID_EXT3_TBM</dfn>     (1U &lt;&lt; 21)</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_TOPOEXT" data-ref="_M/CPUID_EXT3_TOPOEXT">CPUID_EXT3_TOPOEXT</dfn> (1U &lt;&lt; 22)</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_PERFCORE" data-ref="_M/CPUID_EXT3_PERFCORE">CPUID_EXT3_PERFCORE</dfn> (1U &lt;&lt; 23)</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/CPUID_EXT3_PERFNB" data-ref="_M/CPUID_EXT3_PERFNB">CPUID_EXT3_PERFNB</dfn>  (1U &lt;&lt; 24)</u></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_NPT" data-ref="_M/CPUID_SVM_NPT">CPUID_SVM_NPT</dfn>          (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_LBRV" data-ref="_M/CPUID_SVM_LBRV">CPUID_SVM_LBRV</dfn>         (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_SVMLOCK" data-ref="_M/CPUID_SVM_SVMLOCK">CPUID_SVM_SVMLOCK</dfn>      (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_NRIPSAVE" data-ref="_M/CPUID_SVM_NRIPSAVE">CPUID_SVM_NRIPSAVE</dfn>     (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_TSCSCALE" data-ref="_M/CPUID_SVM_TSCSCALE">CPUID_SVM_TSCSCALE</dfn>     (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_VMCBCLEAN" data-ref="_M/CPUID_SVM_VMCBCLEAN">CPUID_SVM_VMCBCLEAN</dfn>    (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_FLUSHASID" data-ref="_M/CPUID_SVM_FLUSHASID">CPUID_SVM_FLUSHASID</dfn>    (1U &lt;&lt; 6)</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_DECODEASSIST" data-ref="_M/CPUID_SVM_DECODEASSIST">CPUID_SVM_DECODEASSIST</dfn> (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_PAUSEFILTER" data-ref="_M/CPUID_SVM_PAUSEFILTER">CPUID_SVM_PAUSEFILTER</dfn>  (1U &lt;&lt; 10)</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/CPUID_SVM_PFTHRESHOLD" data-ref="_M/CPUID_SVM_PFTHRESHOLD">CPUID_SVM_PFTHRESHOLD</dfn>  (1U &lt;&lt; 12)</u></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_FSGSBASE" data-ref="_M/CPUID_7_0_EBX_FSGSBASE">CPUID_7_0_EBX_FSGSBASE</dfn> (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_BMI1" data-ref="_M/CPUID_7_0_EBX_BMI1">CPUID_7_0_EBX_BMI1</dfn>     (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_HLE" data-ref="_M/CPUID_7_0_EBX_HLE">CPUID_7_0_EBX_HLE</dfn>      (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX2" data-ref="_M/CPUID_7_0_EBX_AVX2">CPUID_7_0_EBX_AVX2</dfn>     (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_SMEP" data-ref="_M/CPUID_7_0_EBX_SMEP">CPUID_7_0_EBX_SMEP</dfn>     (1U &lt;&lt; 7)</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_BMI2" data-ref="_M/CPUID_7_0_EBX_BMI2">CPUID_7_0_EBX_BMI2</dfn>     (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_ERMS" data-ref="_M/CPUID_7_0_EBX_ERMS">CPUID_7_0_EBX_ERMS</dfn>     (1U &lt;&lt; 9)</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_INVPCID" data-ref="_M/CPUID_7_0_EBX_INVPCID">CPUID_7_0_EBX_INVPCID</dfn>  (1U &lt;&lt; 10)</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_RTM" data-ref="_M/CPUID_7_0_EBX_RTM">CPUID_7_0_EBX_RTM</dfn>      (1U &lt;&lt; 11)</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_MPX" data-ref="_M/CPUID_7_0_EBX_MPX">CPUID_7_0_EBX_MPX</dfn>      (1U &lt;&lt; 14)</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512F" data-ref="_M/CPUID_7_0_EBX_AVX512F">CPUID_7_0_EBX_AVX512F</dfn>  (1U &lt;&lt; 16) /* AVX-512 Foundation */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512DQ" data-ref="_M/CPUID_7_0_EBX_AVX512DQ">CPUID_7_0_EBX_AVX512DQ</dfn> (1U &lt;&lt; 17) /* AVX-512 Doubleword &amp; Quadword Instrs */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_RDSEED" data-ref="_M/CPUID_7_0_EBX_RDSEED">CPUID_7_0_EBX_RDSEED</dfn>   (1U &lt;&lt; 18)</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_ADX" data-ref="_M/CPUID_7_0_EBX_ADX">CPUID_7_0_EBX_ADX</dfn>      (1U &lt;&lt; 19)</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_SMAP" data-ref="_M/CPUID_7_0_EBX_SMAP">CPUID_7_0_EBX_SMAP</dfn>     (1U &lt;&lt; 20)</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512IFMA" data-ref="_M/CPUID_7_0_EBX_AVX512IFMA">CPUID_7_0_EBX_AVX512IFMA</dfn> (1U &lt;&lt; 21) /* AVX-512 Integer Fused Multiply Add */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_PCOMMIT" data-ref="_M/CPUID_7_0_EBX_PCOMMIT">CPUID_7_0_EBX_PCOMMIT</dfn>  (1U &lt;&lt; 22) /* Persistent Commit */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_CLFLUSHOPT" data-ref="_M/CPUID_7_0_EBX_CLFLUSHOPT">CPUID_7_0_EBX_CLFLUSHOPT</dfn> (1U &lt;&lt; 23) /* Flush a Cache Line Optimized */</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_CLWB" data-ref="_M/CPUID_7_0_EBX_CLWB">CPUID_7_0_EBX_CLWB</dfn>     (1U &lt;&lt; 24) /* Cache Line Write Back */</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512PF" data-ref="_M/CPUID_7_0_EBX_AVX512PF">CPUID_7_0_EBX_AVX512PF</dfn> (1U &lt;&lt; 26) /* AVX-512 Prefetch */</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512ER" data-ref="_M/CPUID_7_0_EBX_AVX512ER">CPUID_7_0_EBX_AVX512ER</dfn> (1U &lt;&lt; 27) /* AVX-512 Exponential and Reciprocal */</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512CD" data-ref="_M/CPUID_7_0_EBX_AVX512CD">CPUID_7_0_EBX_AVX512CD</dfn> (1U &lt;&lt; 28) /* AVX-512 Conflict Detection */</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_SHA_NI" data-ref="_M/CPUID_7_0_EBX_SHA_NI">CPUID_7_0_EBX_SHA_NI</dfn>   (1U &lt;&lt; 29) /* SHA1/SHA256 Instruction Extensions */</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512BW" data-ref="_M/CPUID_7_0_EBX_AVX512BW">CPUID_7_0_EBX_AVX512BW</dfn> (1U &lt;&lt; 30) /* AVX-512 Byte and Word Instructions */</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EBX_AVX512VL" data-ref="_M/CPUID_7_0_EBX_AVX512VL">CPUID_7_0_EBX_AVX512VL</dfn> (1U &lt;&lt; 31) /* AVX-512 Vector Length Extensions */</u></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_ECX_VBMI" data-ref="_M/CPUID_7_0_ECX_VBMI">CPUID_7_0_ECX_VBMI</dfn>     (1U &lt;&lt; 1)  /* AVX-512 Vector Byte Manipulation Instrs */</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_ECX_UMIP" data-ref="_M/CPUID_7_0_ECX_UMIP">CPUID_7_0_ECX_UMIP</dfn>     (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_ECX_PKU" data-ref="_M/CPUID_7_0_ECX_PKU">CPUID_7_0_ECX_PKU</dfn>      (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_ECX_OSPKE" data-ref="_M/CPUID_7_0_ECX_OSPKE">CPUID_7_0_ECX_OSPKE</dfn>    (1U &lt;&lt; 4)</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_ECX_AVX512_VPOPCNTDQ" data-ref="_M/CPUID_7_0_ECX_AVX512_VPOPCNTDQ">CPUID_7_0_ECX_AVX512_VPOPCNTDQ</dfn> (1U &lt;&lt; 14) /* POPCNT for vectors of DW/QW */</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_ECX_LA57" data-ref="_M/CPUID_7_0_ECX_LA57">CPUID_7_0_ECX_LA57</dfn>     (1U &lt;&lt; 16)</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_ECX_RDPID" data-ref="_M/CPUID_7_0_ECX_RDPID">CPUID_7_0_ECX_RDPID</dfn>    (1U &lt;&lt; 22)</u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EDX_AVX512_4VNNIW" data-ref="_M/CPUID_7_0_EDX_AVX512_4VNNIW">CPUID_7_0_EDX_AVX512_4VNNIW</dfn> (1U &lt;&lt; 2) /* AVX512 Neural Network Instructions */</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/CPUID_7_0_EDX_AVX512_4FMAPS" data-ref="_M/CPUID_7_0_EDX_AVX512_4FMAPS">CPUID_7_0_EDX_AVX512_4FMAPS</dfn> (1U &lt;&lt; 3) /* AVX512 Multiply Accumulation Single Precision */</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/CPUID_XSAVE_XSAVEOPT" data-ref="_M/CPUID_XSAVE_XSAVEOPT">CPUID_XSAVE_XSAVEOPT</dfn>   (1U &lt;&lt; 0)</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/CPUID_XSAVE_XSAVEC" data-ref="_M/CPUID_XSAVE_XSAVEC">CPUID_XSAVE_XSAVEC</dfn>     (1U &lt;&lt; 1)</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/CPUID_XSAVE_XGETBV1" data-ref="_M/CPUID_XSAVE_XGETBV1">CPUID_XSAVE_XGETBV1</dfn>    (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/CPUID_XSAVE_XSAVES" data-ref="_M/CPUID_XSAVE_XSAVES">CPUID_XSAVE_XSAVES</dfn>     (1U &lt;&lt; 3)</u></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/CPUID_6_EAX_ARAT" data-ref="_M/CPUID_6_EAX_ARAT">CPUID_6_EAX_ARAT</dfn>       (1U &lt;&lt; 2)</u></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><i>/* CPUID[0x80000007].EDX flags: */</i></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/CPUID_APM_INVTSC" data-ref="_M/CPUID_APM_INVTSC">CPUID_APM_INVTSC</dfn>       (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_SZ" data-ref="_M/CPUID_VENDOR_SZ">CPUID_VENDOR_SZ</dfn>      12</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_INTEL_1" data-ref="_M/CPUID_VENDOR_INTEL_1">CPUID_VENDOR_INTEL_1</dfn> 0x756e6547 /* "Genu" */</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_INTEL_2" data-ref="_M/CPUID_VENDOR_INTEL_2">CPUID_VENDOR_INTEL_2</dfn> 0x49656e69 /* "ineI" */</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_INTEL_3" data-ref="_M/CPUID_VENDOR_INTEL_3">CPUID_VENDOR_INTEL_3</dfn> 0x6c65746e /* "ntel" */</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_INTEL" data-ref="_M/CPUID_VENDOR_INTEL">CPUID_VENDOR_INTEL</dfn> "GenuineIntel"</u></td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_AMD_1" data-ref="_M/CPUID_VENDOR_AMD_1">CPUID_VENDOR_AMD_1</dfn>   0x68747541 /* "Auth" */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_AMD_2" data-ref="_M/CPUID_VENDOR_AMD_2">CPUID_VENDOR_AMD_2</dfn>   0x69746e65 /* "enti" */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_AMD_3" data-ref="_M/CPUID_VENDOR_AMD_3">CPUID_VENDOR_AMD_3</dfn>   0x444d4163 /* "cAMD" */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_AMD" data-ref="_M/CPUID_VENDOR_AMD">CPUID_VENDOR_AMD</dfn>   "AuthenticAMD"</u></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/CPUID_VENDOR_VIA" data-ref="_M/CPUID_VENDOR_VIA">CPUID_VENDOR_VIA</dfn>   "CentaurHauls"</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/CPUID_MWAIT_IBE" data-ref="_M/CPUID_MWAIT_IBE">CPUID_MWAIT_IBE</dfn>     (1U &lt;&lt; 1) /* Interrupts can exit capability */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/CPUID_MWAIT_EMX" data-ref="_M/CPUID_MWAIT_EMX">CPUID_MWAIT_EMX</dfn>     (1U &lt;&lt; 0) /* enumeration supported */</u></td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><i>/* CPUID[0xB].ECX level types */</i></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOPOLOGY_LEVEL_INVALID" data-ref="_M/CPUID_TOPOLOGY_LEVEL_INVALID">CPUID_TOPOLOGY_LEVEL_INVALID</dfn>  (0U &lt;&lt; 8)</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOPOLOGY_LEVEL_SMT" data-ref="_M/CPUID_TOPOLOGY_LEVEL_SMT">CPUID_TOPOLOGY_LEVEL_SMT</dfn>      (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/CPUID_TOPOLOGY_LEVEL_CORE" data-ref="_M/CPUID_TOPOLOGY_LEVEL_CORE">CPUID_TOPOLOGY_LEVEL_CORE</dfn>     (2U &lt;&lt; 8)</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><u>#<span data-ppcond="677">ifndef</span> <span class="macro" data-ref="_M/HYPERV_SPINLOCK_NEVER_RETRY">HYPERV_SPINLOCK_NEVER_RETRY</span></u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/HYPERV_SPINLOCK_NEVER_RETRY" data-ref="_M/HYPERV_SPINLOCK_NEVER_RETRY">HYPERV_SPINLOCK_NEVER_RETRY</dfn>             0xFFFFFFFF</u></td></tr>
<tr><th id="679">679</th><td><u>#<span data-ppcond="677">endif</span></u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/EXCP00_DIVZ" data-ref="_M/EXCP00_DIVZ">EXCP00_DIVZ</dfn>	0</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/EXCP01_DB" data-ref="_M/EXCP01_DB">EXCP01_DB</dfn>	1</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/EXCP02_NMI" data-ref="_M/EXCP02_NMI">EXCP02_NMI</dfn>	2</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/EXCP03_INT3" data-ref="_M/EXCP03_INT3">EXCP03_INT3</dfn>	3</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/EXCP04_INTO" data-ref="_M/EXCP04_INTO">EXCP04_INTO</dfn>	4</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/EXCP05_BOUND" data-ref="_M/EXCP05_BOUND">EXCP05_BOUND</dfn>	5</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/EXCP06_ILLOP" data-ref="_M/EXCP06_ILLOP">EXCP06_ILLOP</dfn>	6</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/EXCP07_PREX" data-ref="_M/EXCP07_PREX">EXCP07_PREX</dfn>	7</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/EXCP08_DBLE" data-ref="_M/EXCP08_DBLE">EXCP08_DBLE</dfn>	8</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/EXCP09_XERR" data-ref="_M/EXCP09_XERR">EXCP09_XERR</dfn>	9</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/EXCP0A_TSS" data-ref="_M/EXCP0A_TSS">EXCP0A_TSS</dfn>	10</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/EXCP0B_NOSEG" data-ref="_M/EXCP0B_NOSEG">EXCP0B_NOSEG</dfn>	11</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/EXCP0C_STACK" data-ref="_M/EXCP0C_STACK">EXCP0C_STACK</dfn>	12</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/EXCP0D_GPF" data-ref="_M/EXCP0D_GPF">EXCP0D_GPF</dfn>	13</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/EXCP0E_PAGE" data-ref="_M/EXCP0E_PAGE">EXCP0E_PAGE</dfn>	14</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/EXCP10_COPR" data-ref="_M/EXCP10_COPR">EXCP10_COPR</dfn>	16</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/EXCP11_ALGN" data-ref="_M/EXCP11_ALGN">EXCP11_ALGN</dfn>	17</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/EXCP12_MCHK" data-ref="_M/EXCP12_MCHK">EXCP12_MCHK</dfn>	18</u></td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/EXCP_SYSCALL" data-ref="_M/EXCP_SYSCALL">EXCP_SYSCALL</dfn>    0x100 /* only happens in user only emulation</u></td></tr>
<tr><th id="701">701</th><td><u>                                 for syscall instruction */</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/EXCP_VMEXIT" data-ref="_M/EXCP_VMEXIT">EXCP_VMEXIT</dfn>     0x100</u></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><i>/* i386-specific interrupt pending bits.  */</i></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_POLL" data-ref="_M/CPU_INTERRUPT_POLL">CPU_INTERRUPT_POLL</dfn>      CPU_INTERRUPT_TGT_EXT_1</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_SMI" data-ref="_M/CPU_INTERRUPT_SMI">CPU_INTERRUPT_SMI</dfn>       CPU_INTERRUPT_TGT_EXT_2</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_NMI" data-ref="_M/CPU_INTERRUPT_NMI">CPU_INTERRUPT_NMI</dfn>       CPU_INTERRUPT_TGT_EXT_3</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_MCE" data-ref="_M/CPU_INTERRUPT_MCE">CPU_INTERRUPT_MCE</dfn>       CPU_INTERRUPT_TGT_EXT_4</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_VIRQ" data-ref="_M/CPU_INTERRUPT_VIRQ">CPU_INTERRUPT_VIRQ</dfn>      CPU_INTERRUPT_TGT_INT_0</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_SIPI" data-ref="_M/CPU_INTERRUPT_SIPI">CPU_INTERRUPT_SIPI</dfn>      CPU_INTERRUPT_TGT_INT_1</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_TPR" data-ref="_M/CPU_INTERRUPT_TPR">CPU_INTERRUPT_TPR</dfn>       CPU_INTERRUPT_TGT_INT_2</u></td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i>/* Use a clearer name for this.  */</i></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/CPU_INTERRUPT_INIT" data-ref="_M/CPU_INTERRUPT_INIT">CPU_INTERRUPT_INIT</dfn>      CPU_INTERRUPT_RESET</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><i>/* Instead of computing the condition codes after each x86 instruction,</i></td></tr>
<tr><th id="717">717</th><td><i> * QEMU just stores one operand (called CC_SRC), the result</i></td></tr>
<tr><th id="718">718</th><td><i> * (called CC_DST) and the type of operation (called CC_OP). When the</i></td></tr>
<tr><th id="719">719</th><td><i> * condition codes are needed, the condition codes can be calculated</i></td></tr>
<tr><th id="720">720</th><td><i> * using this information. Condition codes are not generated if they</i></td></tr>
<tr><th id="721">721</th><td><i> * are only needed for conditional branches.</i></td></tr>
<tr><th id="722">722</th><td><i> */</i></td></tr>
<tr><th id="723">723</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="724">724</th><td>    <dfn class="enum" id="CC_OP_DYNAMIC" title='CC_OP_DYNAMIC' data-ref="CC_OP_DYNAMIC">CC_OP_DYNAMIC</dfn>, <i>/* must use dynamic code to get cc_op */</i></td></tr>
<tr><th id="725">725</th><td>    <dfn class="enum" id="CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</dfn>,  <i>/* all cc are explicitly computed, CC_SRC = flags */</i></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>    <dfn class="enum" id="CC_OP_MULB" title='CC_OP_MULB' data-ref="CC_OP_MULB">CC_OP_MULB</dfn>, <i>/* modify all flags, C, O = (CC_SRC != 0) */</i></td></tr>
<tr><th id="728">728</th><td>    <dfn class="enum" id="CC_OP_MULW" title='CC_OP_MULW' data-ref="CC_OP_MULW">CC_OP_MULW</dfn>,</td></tr>
<tr><th id="729">729</th><td>    <dfn class="enum" id="CC_OP_MULL" title='CC_OP_MULL' data-ref="CC_OP_MULL">CC_OP_MULL</dfn>,</td></tr>
<tr><th id="730">730</th><td>    <dfn class="enum" id="CC_OP_MULQ" title='CC_OP_MULQ' data-ref="CC_OP_MULQ">CC_OP_MULQ</dfn>,</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>    <dfn class="enum" id="CC_OP_ADDB" title='CC_OP_ADDB' data-ref="CC_OP_ADDB">CC_OP_ADDB</dfn>, <i>/* modify all flags, CC_DST = res, CC_SRC = src1 */</i></td></tr>
<tr><th id="733">733</th><td>    <dfn class="enum" id="CC_OP_ADDW" title='CC_OP_ADDW' data-ref="CC_OP_ADDW">CC_OP_ADDW</dfn>,</td></tr>
<tr><th id="734">734</th><td>    <dfn class="enum" id="CC_OP_ADDL" title='CC_OP_ADDL' data-ref="CC_OP_ADDL">CC_OP_ADDL</dfn>,</td></tr>
<tr><th id="735">735</th><td>    <dfn class="enum" id="CC_OP_ADDQ" title='CC_OP_ADDQ' data-ref="CC_OP_ADDQ">CC_OP_ADDQ</dfn>,</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>    <dfn class="enum" id="CC_OP_ADCB" title='CC_OP_ADCB' data-ref="CC_OP_ADCB">CC_OP_ADCB</dfn>, <i>/* modify all flags, CC_DST = res, CC_SRC = src1 */</i></td></tr>
<tr><th id="738">738</th><td>    <dfn class="enum" id="CC_OP_ADCW" title='CC_OP_ADCW' data-ref="CC_OP_ADCW">CC_OP_ADCW</dfn>,</td></tr>
<tr><th id="739">739</th><td>    <dfn class="enum" id="CC_OP_ADCL" title='CC_OP_ADCL' data-ref="CC_OP_ADCL">CC_OP_ADCL</dfn>,</td></tr>
<tr><th id="740">740</th><td>    <dfn class="enum" id="CC_OP_ADCQ" title='CC_OP_ADCQ' data-ref="CC_OP_ADCQ">CC_OP_ADCQ</dfn>,</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>    <dfn class="enum" id="CC_OP_SUBB" title='CC_OP_SUBB' data-ref="CC_OP_SUBB">CC_OP_SUBB</dfn>, <i>/* modify all flags, CC_DST = res, CC_SRC = src1 */</i></td></tr>
<tr><th id="743">743</th><td>    <dfn class="enum" id="CC_OP_SUBW" title='CC_OP_SUBW' data-ref="CC_OP_SUBW">CC_OP_SUBW</dfn>,</td></tr>
<tr><th id="744">744</th><td>    <dfn class="enum" id="CC_OP_SUBL" title='CC_OP_SUBL' data-ref="CC_OP_SUBL">CC_OP_SUBL</dfn>,</td></tr>
<tr><th id="745">745</th><td>    <dfn class="enum" id="CC_OP_SUBQ" title='CC_OP_SUBQ' data-ref="CC_OP_SUBQ">CC_OP_SUBQ</dfn>,</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>    <dfn class="enum" id="CC_OP_SBBB" title='CC_OP_SBBB' data-ref="CC_OP_SBBB">CC_OP_SBBB</dfn>, <i>/* modify all flags, CC_DST = res, CC_SRC = src1 */</i></td></tr>
<tr><th id="748">748</th><td>    <dfn class="enum" id="CC_OP_SBBW" title='CC_OP_SBBW' data-ref="CC_OP_SBBW">CC_OP_SBBW</dfn>,</td></tr>
<tr><th id="749">749</th><td>    <dfn class="enum" id="CC_OP_SBBL" title='CC_OP_SBBL' data-ref="CC_OP_SBBL">CC_OP_SBBL</dfn>,</td></tr>
<tr><th id="750">750</th><td>    <dfn class="enum" id="CC_OP_SBBQ" title='CC_OP_SBBQ' data-ref="CC_OP_SBBQ">CC_OP_SBBQ</dfn>,</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>    <dfn class="enum" id="CC_OP_LOGICB" title='CC_OP_LOGICB' data-ref="CC_OP_LOGICB">CC_OP_LOGICB</dfn>, <i>/* modify all flags, CC_DST = res */</i></td></tr>
<tr><th id="753">753</th><td>    <dfn class="enum" id="CC_OP_LOGICW" title='CC_OP_LOGICW' data-ref="CC_OP_LOGICW">CC_OP_LOGICW</dfn>,</td></tr>
<tr><th id="754">754</th><td>    <dfn class="enum" id="CC_OP_LOGICL" title='CC_OP_LOGICL' data-ref="CC_OP_LOGICL">CC_OP_LOGICL</dfn>,</td></tr>
<tr><th id="755">755</th><td>    <dfn class="enum" id="CC_OP_LOGICQ" title='CC_OP_LOGICQ' data-ref="CC_OP_LOGICQ">CC_OP_LOGICQ</dfn>,</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>    <dfn class="enum" id="CC_OP_INCB" title='CC_OP_INCB' data-ref="CC_OP_INCB">CC_OP_INCB</dfn>, <i>/* modify all flags except, CC_DST = res, CC_SRC = C */</i></td></tr>
<tr><th id="758">758</th><td>    <dfn class="enum" id="CC_OP_INCW" title='CC_OP_INCW' data-ref="CC_OP_INCW">CC_OP_INCW</dfn>,</td></tr>
<tr><th id="759">759</th><td>    <dfn class="enum" id="CC_OP_INCL" title='CC_OP_INCL' data-ref="CC_OP_INCL">CC_OP_INCL</dfn>,</td></tr>
<tr><th id="760">760</th><td>    <dfn class="enum" id="CC_OP_INCQ" title='CC_OP_INCQ' data-ref="CC_OP_INCQ">CC_OP_INCQ</dfn>,</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <dfn class="enum" id="CC_OP_DECB" title='CC_OP_DECB' data-ref="CC_OP_DECB">CC_OP_DECB</dfn>, <i>/* modify all flags except, CC_DST = res, CC_SRC = C  */</i></td></tr>
<tr><th id="763">763</th><td>    <dfn class="enum" id="CC_OP_DECW" title='CC_OP_DECW' data-ref="CC_OP_DECW">CC_OP_DECW</dfn>,</td></tr>
<tr><th id="764">764</th><td>    <dfn class="enum" id="CC_OP_DECL" title='CC_OP_DECL' data-ref="CC_OP_DECL">CC_OP_DECL</dfn>,</td></tr>
<tr><th id="765">765</th><td>    <dfn class="enum" id="CC_OP_DECQ" title='CC_OP_DECQ' data-ref="CC_OP_DECQ">CC_OP_DECQ</dfn>,</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>    <dfn class="enum" id="CC_OP_SHLB" title='CC_OP_SHLB' data-ref="CC_OP_SHLB">CC_OP_SHLB</dfn>, <i>/* modify all flags, CC_DST = res, CC_SRC.msb = C */</i></td></tr>
<tr><th id="768">768</th><td>    <dfn class="enum" id="CC_OP_SHLW" title='CC_OP_SHLW' data-ref="CC_OP_SHLW">CC_OP_SHLW</dfn>,</td></tr>
<tr><th id="769">769</th><td>    <dfn class="enum" id="CC_OP_SHLL" title='CC_OP_SHLL' data-ref="CC_OP_SHLL">CC_OP_SHLL</dfn>,</td></tr>
<tr><th id="770">770</th><td>    <dfn class="enum" id="CC_OP_SHLQ" title='CC_OP_SHLQ' data-ref="CC_OP_SHLQ">CC_OP_SHLQ</dfn>,</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>    <dfn class="enum" id="CC_OP_SARB" title='CC_OP_SARB' data-ref="CC_OP_SARB">CC_OP_SARB</dfn>, <i>/* modify all flags, CC_DST = res, CC_SRC.lsb = C */</i></td></tr>
<tr><th id="773">773</th><td>    <dfn class="enum" id="CC_OP_SARW" title='CC_OP_SARW' data-ref="CC_OP_SARW">CC_OP_SARW</dfn>,</td></tr>
<tr><th id="774">774</th><td>    <dfn class="enum" id="CC_OP_SARL" title='CC_OP_SARL' data-ref="CC_OP_SARL">CC_OP_SARL</dfn>,</td></tr>
<tr><th id="775">775</th><td>    <dfn class="enum" id="CC_OP_SARQ" title='CC_OP_SARQ' data-ref="CC_OP_SARQ">CC_OP_SARQ</dfn>,</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>    <dfn class="enum" id="CC_OP_BMILGB" title='CC_OP_BMILGB' data-ref="CC_OP_BMILGB">CC_OP_BMILGB</dfn>, <i>/* Z,S via CC_DST, C = SRC==0; O=0; P,A undefined */</i></td></tr>
<tr><th id="778">778</th><td>    <dfn class="enum" id="CC_OP_BMILGW" title='CC_OP_BMILGW' data-ref="CC_OP_BMILGW">CC_OP_BMILGW</dfn>,</td></tr>
<tr><th id="779">779</th><td>    <dfn class="enum" id="CC_OP_BMILGL" title='CC_OP_BMILGL' data-ref="CC_OP_BMILGL">CC_OP_BMILGL</dfn>,</td></tr>
<tr><th id="780">780</th><td>    <dfn class="enum" id="CC_OP_BMILGQ" title='CC_OP_BMILGQ' data-ref="CC_OP_BMILGQ">CC_OP_BMILGQ</dfn>,</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>    <dfn class="enum" id="CC_OP_ADCX" title='CC_OP_ADCX' data-ref="CC_OP_ADCX">CC_OP_ADCX</dfn>, <i>/* CC_DST = C, CC_SRC = rest.  */</i></td></tr>
<tr><th id="783">783</th><td>    <dfn class="enum" id="CC_OP_ADOX" title='CC_OP_ADOX' data-ref="CC_OP_ADOX">CC_OP_ADOX</dfn>, <i>/* CC_DST = O, CC_SRC = rest.  */</i></td></tr>
<tr><th id="784">784</th><td>    <dfn class="enum" id="CC_OP_ADCOX" title='CC_OP_ADCOX' data-ref="CC_OP_ADCOX">CC_OP_ADCOX</dfn>, <i>/* CC_DST = C, CC_SRC2 = O, CC_SRC = rest.  */</i></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>    <dfn class="enum" id="CC_OP_CLR" title='CC_OP_CLR' data-ref="CC_OP_CLR">CC_OP_CLR</dfn>, <i>/* Z set, all other flags clear.  */</i></td></tr>
<tr><th id="787">787</th><td>    <dfn class="enum" id="CC_OP_POPCNT" title='CC_OP_POPCNT' data-ref="CC_OP_POPCNT">CC_OP_POPCNT</dfn>, <i>/* Z via CC_SRC, all other flags clear.  */</i></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>    <dfn class="enum" id="CC_OP_NB" title='CC_OP_NB' data-ref="CC_OP_NB">CC_OP_NB</dfn>,</td></tr>
<tr><th id="790">790</th><td>} <dfn class="typedef" id="CCOp" title='CCOp' data-type='enum CCOp' data-ref="CCOp">CCOp</dfn>;</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="SegmentCache" title='SegmentCache' data-ref="SegmentCache"><a class="type" href="#SegmentCache" title='SegmentCache' data-ref="SegmentCache">SegmentCache</a></dfn> {</td></tr>
<tr><th id="793">793</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="SegmentCache::selector" title='SegmentCache::selector' data-ref="SegmentCache::selector">selector</dfn>;</td></tr>
<tr><th id="794">794</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</dfn>;</td></tr>
<tr><th id="795">795</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</dfn>;</td></tr>
<tr><th id="796">796</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</dfn>;</td></tr>
<tr><th id="797">797</th><td>} <dfn class="typedef" id="SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</dfn>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/MMREG_UNION" data-ref="_M/MMREG_UNION">MMREG_UNION</dfn>(n, bits)        \</u></td></tr>
<tr><th id="800">800</th><td><u>    union n {                       \</u></td></tr>
<tr><th id="801">801</th><td><u>        <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>  _b_##n[(bits)/8];  \</u></td></tr>
<tr><th id="802">802</th><td><u>        <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> _w_##n[(bits)/16]; \</u></td></tr>
<tr><th id="803">803</th><td><u>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> _l_##n[(bits)/32]; \</u></td></tr>
<tr><th id="804">804</th><td><u>        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> _q_##n[(bits)/64]; \</u></td></tr>
<tr><th id="805">805</th><td><u>        <a class="typedef" href="../../include/fpu/softfloat.h.html#float32" title='float32' data-type='uint32_t' data-ref="float32">float32</a>  _s_##n[(bits)/32]; \</u></td></tr>
<tr><th id="806">806</th><td><u>        <a class="typedef" href="../../include/fpu/softfloat.h.html#float64" title='float64' data-type='uint64_t' data-ref="float64">float64</a>  _d_##n[(bits)/64]; \</u></td></tr>
<tr><th id="807">807</th><td><u>    }</u></td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><b>typedef</b> <a class="macro" href="#799" title="union ZMMReg { uint8_t _b_ZMMReg[(512)/8]; uint16_t _w_ZMMReg[(512)/16]; uint32_t _l_ZMMReg[(512)/32]; uint64_t _q_ZMMReg[(512)/64]; float32 _s_ZMMReg[(512)/32]; float64 _d_ZMMReg[(512)/64]; }" data-ref="_M/MMREG_UNION">MMREG_UNION</a>(<dfn class="type def" id="ZMMReg" title='ZMMReg' data-ref="ZMMReg"><a class="type" href="#809" title='ZMMReg' data-ref="ZMMReg">ZMMReg</a></dfn>, <var>512</var>) <dfn class="typedef" id="ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</dfn>;</td></tr>
<tr><th id="810">810</th><td><b>typedef</b> <a class="macro" href="#799" title="union MMXReg { uint8_t _b_MMXReg[(64)/8]; uint16_t _w_MMXReg[(64)/16]; uint32_t _l_MMXReg[(64)/32]; uint64_t _q_MMXReg[(64)/64]; float32 _s_MMXReg[(64)/32]; float64 _d_MMXReg[(64)/64]; }" data-ref="_M/MMREG_UNION">MMREG_UNION</a>(<dfn class="type def" id="MMXReg" title='MMXReg' data-ref="MMXReg"><a class="type" href="#810" title='MMXReg' data-ref="MMXReg">MMXReg</a></dfn>, <var>64</var>)  <dfn class="typedef" id="MMXReg" title='MMXReg' data-type='union MMXReg' data-ref="MMXReg">MMXReg</dfn>;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="BNDReg" title='BNDReg' data-ref="BNDReg"><a class="type" href="#BNDReg" title='BNDReg' data-ref="BNDReg">BNDReg</a></dfn> {</td></tr>
<tr><th id="813">813</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="BNDReg::lb" title='BNDReg::lb' data-ref="BNDReg::lb">lb</dfn>;</td></tr>
<tr><th id="814">814</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="BNDReg::ub" title='BNDReg::ub' data-ref="BNDReg::ub">ub</dfn>;</td></tr>
<tr><th id="815">815</th><td>} <dfn class="typedef" id="BNDReg" title='BNDReg' data-type='struct BNDReg' data-ref="BNDReg">BNDReg</dfn>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="BNDCSReg" title='BNDCSReg' data-ref="BNDCSReg"><a class="type" href="#BNDCSReg" title='BNDCSReg' data-ref="BNDCSReg">BNDCSReg</a></dfn> {</td></tr>
<tr><th id="818">818</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="BNDCSReg::cfgu" title='BNDCSReg::cfgu' data-ref="BNDCSReg::cfgu">cfgu</dfn>;</td></tr>
<tr><th id="819">819</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="BNDCSReg::sts" title='BNDCSReg::sts' data-ref="BNDCSReg::sts">sts</dfn>;</td></tr>
<tr><th id="820">820</th><td>} <dfn class="typedef" id="BNDCSReg" title='BNDCSReg' data-type='struct BNDCSReg' data-ref="BNDCSReg">BNDCSReg</dfn>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/BNDCFG_ENABLE" data-ref="_M/BNDCFG_ENABLE">BNDCFG_ENABLE</dfn>       1ULL</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/BNDCFG_BNDPRESERVE" data-ref="_M/BNDCFG_BNDPRESERVE">BNDCFG_BNDPRESERVE</dfn>  2ULL</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/BNDCFG_BDIR_MASK" data-ref="_M/BNDCFG_BDIR_MASK">BNDCFG_BDIR_MASK</dfn>    TARGET_PAGE_MASK</u></td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><u>#<span data-ppcond="826">ifdef</span> <span class="macro" data-ref="_M/HOST_WORDS_BIGENDIAN">HOST_WORDS_BIGENDIAN</span></u></td></tr>
<tr><th id="827">827</th><td><u>#define ZMM_B(n) _b_ZMMReg[63 - (n)]</u></td></tr>
<tr><th id="828">828</th><td><u>#define ZMM_W(n) _w_ZMMReg[31 - (n)]</u></td></tr>
<tr><th id="829">829</th><td><u>#define ZMM_L(n) _l_ZMMReg[15 - (n)]</u></td></tr>
<tr><th id="830">830</th><td><u>#define ZMM_S(n) _s_ZMMReg[15 - (n)]</u></td></tr>
<tr><th id="831">831</th><td><u>#define ZMM_Q(n) _q_ZMMReg[7 - (n)]</u></td></tr>
<tr><th id="832">832</th><td><u>#define ZMM_D(n) _d_ZMMReg[7 - (n)]</u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><u>#define MMX_B(n) _b_MMXReg[7 - (n)]</u></td></tr>
<tr><th id="835">835</th><td><u>#define MMX_W(n) _w_MMXReg[3 - (n)]</u></td></tr>
<tr><th id="836">836</th><td><u>#define MMX_L(n) _l_MMXReg[1 - (n)]</u></td></tr>
<tr><th id="837">837</th><td><u>#define MMX_S(n) _s_MMXReg[1 - (n)]</u></td></tr>
<tr><th id="838">838</th><td><u>#<span data-ppcond="826">else</span></u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/ZMM_B" data-ref="_M/ZMM_B">ZMM_B</dfn>(n) _b_ZMMReg[n]</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/ZMM_W" data-ref="_M/ZMM_W">ZMM_W</dfn>(n) _w_ZMMReg[n]</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/ZMM_L" data-ref="_M/ZMM_L">ZMM_L</dfn>(n) _l_ZMMReg[n]</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/ZMM_S" data-ref="_M/ZMM_S">ZMM_S</dfn>(n) _s_ZMMReg[n]</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/ZMM_Q" data-ref="_M/ZMM_Q">ZMM_Q</dfn>(n) _q_ZMMReg[n]</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/ZMM_D" data-ref="_M/ZMM_D">ZMM_D</dfn>(n) _d_ZMMReg[n]</u></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/MMX_B" data-ref="_M/MMX_B">MMX_B</dfn>(n) _b_MMXReg[n]</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/MMX_W" data-ref="_M/MMX_W">MMX_W</dfn>(n) _w_MMXReg[n]</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/MMX_L" data-ref="_M/MMX_L">MMX_L</dfn>(n) _l_MMXReg[n]</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/MMX_S" data-ref="_M/MMX_S">MMX_S</dfn>(n) _s_MMXReg[n]</u></td></tr>
<tr><th id="850">850</th><td><u>#<span data-ppcond="826">endif</span></u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/MMX_Q" data-ref="_M/MMX_Q">MMX_Q</dfn>(n) _q_MMXReg[n]</u></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><b>typedef</b> <b>union</b> {</td></tr>
<tr><th id="854">854</th><td>    <a class="typedef" href="../../include/fpu/softfloat.h.html#floatx80" title='floatx80' data-type='struct floatx80' data-ref="floatx80">floatx80</a> <dfn class="decl" id="(anonymous)::d" title='(anonymous union)::d' data-ref="(anonymous)::d">d</dfn> <b>__attribute__</b>((aligned(<var>16</var>)));</td></tr>
<tr><th id="855">855</th><td>    <a class="typedef" href="#MMXReg" title='MMXReg' data-type='union MMXReg' data-ref="MMXReg">MMXReg</a> <dfn class="decl" id="(anonymous)::mmx" title='(anonymous union)::mmx' data-ref="(anonymous)::mmx">mmx</dfn>;</td></tr>
<tr><th id="856">856</th><td>} <dfn class="typedef" id="FPReg" title='FPReg' data-type='union FPReg' data-ref="FPReg">FPReg</dfn>;</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="859">859</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="(anonymous)::base" title='(anonymous struct)::base' data-ref="(anonymous)::base">base</dfn>;</td></tr>
<tr><th id="860">860</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="(anonymous)::mask" title='(anonymous struct)::mask' data-ref="(anonymous)::mask">mask</dfn>;</td></tr>
<tr><th id="861">861</th><td>} <dfn class="typedef" id="MTRRVar" title='MTRRVar' data-type='struct MTRRVar' data-ref="MTRRVar">MTRRVar</dfn>;</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/CPU_NB_REGS64" data-ref="_M/CPU_NB_REGS64">CPU_NB_REGS64</dfn> 16</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/CPU_NB_REGS32" data-ref="_M/CPU_NB_REGS32">CPU_NB_REGS32</dfn> 8</u></td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><u>#<span data-ppcond="866">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/CPU_NB_REGS" data-ref="_M/CPU_NB_REGS">CPU_NB_REGS</dfn> CPU_NB_REGS64</u></td></tr>
<tr><th id="868">868</th><td><u>#<span data-ppcond="866">else</span></u></td></tr>
<tr><th id="869">869</th><td><u>#define CPU_NB_REGS CPU_NB_REGS32</u></td></tr>
<tr><th id="870">870</th><td><u>#<span data-ppcond="866">endif</span></u></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/MAX_FIXED_COUNTERS" data-ref="_M/MAX_FIXED_COUNTERS">MAX_FIXED_COUNTERS</dfn> 3</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/MAX_GP_COUNTERS" data-ref="_M/MAX_GP_COUNTERS">MAX_GP_COUNTERS</dfn>    (MSR_IA32_PERF_STATUS - MSR_P6_EVNTSEL0)</u></td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/NB_MMU_MODES" data-ref="_M/NB_MMU_MODES">NB_MMU_MODES</dfn> 3</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/TARGET_INSN_START_EXTRA_WORDS" data-ref="_M/TARGET_INSN_START_EXTRA_WORDS">TARGET_INSN_START_EXTRA_WORDS</dfn> 1</u></td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/NB_OPMASK_REGS" data-ref="_M/NB_OPMASK_REGS">NB_OPMASK_REGS</dfn> 8</u></td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><i>/* CPU can't have 0xFFFFFFFF APIC ID, use that value to distinguish</i></td></tr>
<tr><th id="881">881</th><td><i> * that APIC ID hasn't been set yet</i></td></tr>
<tr><th id="882">882</th><td><i> */</i></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/UNASSIGNED_APIC_ID" data-ref="_M/UNASSIGNED_APIC_ID">UNASSIGNED_APIC_ID</dfn> 0xFFFFFFFF</u></td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="X86LegacyXSaveArea" title='X86LegacyXSaveArea' data-ref="X86LegacyXSaveArea"><a class="type" href="#X86LegacyXSaveArea" title='X86LegacyXSaveArea' data-ref="X86LegacyXSaveArea">X86LegacyXSaveArea</a></dfn> {</td></tr>
<tr><th id="886">886</th><td>    <b>struct</b> {</td></tr>
<tr><th id="887">887</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::fcw" title='X86LegacyXSaveArea::(anonymous struct)::fcw' data-ref="X86LegacyXSaveArea::(anonymous)::fcw">fcw</dfn>;</td></tr>
<tr><th id="888">888</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::fsw" title='X86LegacyXSaveArea::(anonymous struct)::fsw' data-ref="X86LegacyXSaveArea::(anonymous)::fsw">fsw</dfn>;</td></tr>
<tr><th id="889">889</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::ftw" title='X86LegacyXSaveArea::(anonymous struct)::ftw' data-ref="X86LegacyXSaveArea::(anonymous)::ftw">ftw</dfn>;</td></tr>
<tr><th id="890">890</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::reserved" title='X86LegacyXSaveArea::(anonymous struct)::reserved' data-ref="X86LegacyXSaveArea::(anonymous)::reserved">reserved</dfn>;</td></tr>
<tr><th id="891">891</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::fpop" title='X86LegacyXSaveArea::(anonymous struct)::fpop' data-ref="X86LegacyXSaveArea::(anonymous)::fpop">fpop</dfn>;</td></tr>
<tr><th id="892">892</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::fpip" title='X86LegacyXSaveArea::(anonymous struct)::fpip' data-ref="X86LegacyXSaveArea::(anonymous)::fpip">fpip</dfn>;</td></tr>
<tr><th id="893">893</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::fpdp" title='X86LegacyXSaveArea::(anonymous struct)::fpdp' data-ref="X86LegacyXSaveArea::(anonymous)::fpdp">fpdp</dfn>;</td></tr>
<tr><th id="894">894</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::mxcsr" title='X86LegacyXSaveArea::(anonymous struct)::mxcsr' data-ref="X86LegacyXSaveArea::(anonymous)::mxcsr">mxcsr</dfn>;</td></tr>
<tr><th id="895">895</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::mxcsr_mask" title='X86LegacyXSaveArea::(anonymous struct)::mxcsr_mask' data-ref="X86LegacyXSaveArea::(anonymous)::mxcsr_mask">mxcsr_mask</dfn>;</td></tr>
<tr><th id="896">896</th><td>        <a class="typedef" href="#FPReg" title='FPReg' data-type='union FPReg' data-ref="FPReg">FPReg</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::fpregs" title='X86LegacyXSaveArea::(anonymous struct)::fpregs' data-ref="X86LegacyXSaveArea::(anonymous)::fpregs">fpregs</dfn>[<var>8</var>];</td></tr>
<tr><th id="897">897</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="X86LegacyXSaveArea::(anonymous)::xmm_regs" title='X86LegacyXSaveArea::(anonymous struct)::xmm_regs' data-ref="X86LegacyXSaveArea::(anonymous)::xmm_regs">xmm_regs</dfn>[<var>16</var>][<var>16</var>];</td></tr>
<tr><th id="898">898</th><td>    };</td></tr>
<tr><th id="899">899</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="X86LegacyXSaveArea::data" title='X86LegacyXSaveArea::data' data-ref="X86LegacyXSaveArea::data">data</dfn>[<var>512</var>];</td></tr>
<tr><th id="900">900</th><td>} <dfn class="typedef" id="X86LegacyXSaveArea" title='X86LegacyXSaveArea' data-type='union X86LegacyXSaveArea' data-ref="X86LegacyXSaveArea">X86LegacyXSaveArea</dfn>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="X86XSaveHeader" title='X86XSaveHeader' data-ref="X86XSaveHeader"><a class="type" href="#X86XSaveHeader" title='X86XSaveHeader' data-ref="X86XSaveHeader">X86XSaveHeader</a></dfn> {</td></tr>
<tr><th id="903">903</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="X86XSaveHeader::xstate_bv" title='X86XSaveHeader::xstate_bv' data-ref="X86XSaveHeader::xstate_bv">xstate_bv</dfn>;</td></tr>
<tr><th id="904">904</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="X86XSaveHeader::xcomp_bv" title='X86XSaveHeader::xcomp_bv' data-ref="X86XSaveHeader::xcomp_bv">xcomp_bv</dfn>;</td></tr>
<tr><th id="905">905</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="X86XSaveHeader::reserve0" title='X86XSaveHeader::reserve0' data-ref="X86XSaveHeader::reserve0">reserve0</dfn>;</td></tr>
<tr><th id="906">906</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="X86XSaveHeader::reserved" title='X86XSaveHeader::reserved' data-ref="X86XSaveHeader::reserved">reserved</dfn>[<var>40</var>];</td></tr>
<tr><th id="907">907</th><td>} <dfn class="typedef" id="X86XSaveHeader" title='X86XSaveHeader' data-type='struct X86XSaveHeader' data-ref="X86XSaveHeader">X86XSaveHeader</dfn>;</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><i>/* Ext. save area 2: AVX State */</i></td></tr>
<tr><th id="910">910</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="XSaveAVX" title='XSaveAVX' data-ref="XSaveAVX"><a class="type" href="#XSaveAVX" title='XSaveAVX' data-ref="XSaveAVX">XSaveAVX</a></dfn> {</td></tr>
<tr><th id="911">911</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="XSaveAVX::ymmh" title='XSaveAVX::ymmh' data-ref="XSaveAVX::ymmh">ymmh</dfn>[<var>16</var>][<var>16</var>];</td></tr>
<tr><th id="912">912</th><td>} <dfn class="typedef" id="XSaveAVX" title='XSaveAVX' data-type='struct XSaveAVX' data-ref="XSaveAVX">XSaveAVX</dfn>;</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td><i>/* Ext. save area 3: BNDREG */</i></td></tr>
<tr><th id="915">915</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="XSaveBNDREG" title='XSaveBNDREG' data-ref="XSaveBNDREG"><a class="type" href="#XSaveBNDREG" title='XSaveBNDREG' data-ref="XSaveBNDREG">XSaveBNDREG</a></dfn> {</td></tr>
<tr><th id="916">916</th><td>    <a class="typedef" href="#BNDReg" title='BNDReg' data-type='struct BNDReg' data-ref="BNDReg">BNDReg</a> <dfn class="decl" id="XSaveBNDREG::bnd_regs" title='XSaveBNDREG::bnd_regs' data-ref="XSaveBNDREG::bnd_regs">bnd_regs</dfn>[<var>4</var>];</td></tr>
<tr><th id="917">917</th><td>} <dfn class="typedef" id="XSaveBNDREG" title='XSaveBNDREG' data-type='struct XSaveBNDREG' data-ref="XSaveBNDREG">XSaveBNDREG</dfn>;</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><i>/* Ext. save area 4: BNDCSR */</i></td></tr>
<tr><th id="920">920</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="XSaveBNDCSR" title='XSaveBNDCSR' data-ref="XSaveBNDCSR"><a class="type" href="#XSaveBNDCSR" title='XSaveBNDCSR' data-ref="XSaveBNDCSR">XSaveBNDCSR</a></dfn> {</td></tr>
<tr><th id="921">921</th><td>    <a class="typedef" href="#BNDCSReg" title='BNDCSReg' data-type='struct BNDCSReg' data-ref="BNDCSReg">BNDCSReg</a> <dfn class="decl" id="XSaveBNDCSR::bndcsr" title='XSaveBNDCSR::bndcsr' data-ref="XSaveBNDCSR::bndcsr">bndcsr</dfn>;</td></tr>
<tr><th id="922">922</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="XSaveBNDCSR::data" title='XSaveBNDCSR::data' data-ref="XSaveBNDCSR::data">data</dfn>[<var>64</var>];</td></tr>
<tr><th id="923">923</th><td>} <dfn class="typedef" id="XSaveBNDCSR" title='XSaveBNDCSR' data-type='union XSaveBNDCSR' data-ref="XSaveBNDCSR">XSaveBNDCSR</dfn>;</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><i>/* Ext. save area 5: Opmask */</i></td></tr>
<tr><th id="926">926</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="XSaveOpmask" title='XSaveOpmask' data-ref="XSaveOpmask"><a class="type" href="#XSaveOpmask" title='XSaveOpmask' data-ref="XSaveOpmask">XSaveOpmask</a></dfn> {</td></tr>
<tr><th id="927">927</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="XSaveOpmask::opmask_regs" title='XSaveOpmask::opmask_regs' data-ref="XSaveOpmask::opmask_regs">opmask_regs</dfn>[<a class="macro" href="#878" title="8" data-ref="_M/NB_OPMASK_REGS">NB_OPMASK_REGS</a>];</td></tr>
<tr><th id="928">928</th><td>} <dfn class="typedef" id="XSaveOpmask" title='XSaveOpmask' data-type='struct XSaveOpmask' data-ref="XSaveOpmask">XSaveOpmask</dfn>;</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><i>/* Ext. save area 6: ZMM_Hi256 */</i></td></tr>
<tr><th id="931">931</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="XSaveZMM_Hi256" title='XSaveZMM_Hi256' data-ref="XSaveZMM_Hi256"><a class="type" href="#XSaveZMM_Hi256" title='XSaveZMM_Hi256' data-ref="XSaveZMM_Hi256">XSaveZMM_Hi256</a></dfn> {</td></tr>
<tr><th id="932">932</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="XSaveZMM_Hi256::zmm_hi256" title='XSaveZMM_Hi256::zmm_hi256' data-ref="XSaveZMM_Hi256::zmm_hi256">zmm_hi256</dfn>[<var>16</var>][<var>32</var>];</td></tr>
<tr><th id="933">933</th><td>} <dfn class="typedef" id="XSaveZMM_Hi256" title='XSaveZMM_Hi256' data-type='struct XSaveZMM_Hi256' data-ref="XSaveZMM_Hi256">XSaveZMM_Hi256</dfn>;</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/* Ext. save area 7: Hi16_ZMM */</i></td></tr>
<tr><th id="936">936</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="XSaveHi16_ZMM" title='XSaveHi16_ZMM' data-ref="XSaveHi16_ZMM"><a class="type" href="#XSaveHi16_ZMM" title='XSaveHi16_ZMM' data-ref="XSaveHi16_ZMM">XSaveHi16_ZMM</a></dfn> {</td></tr>
<tr><th id="937">937</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="XSaveHi16_ZMM::hi16_zmm" title='XSaveHi16_ZMM::hi16_zmm' data-ref="XSaveHi16_ZMM::hi16_zmm">hi16_zmm</dfn>[<var>16</var>][<var>64</var>];</td></tr>
<tr><th id="938">938</th><td>} <dfn class="typedef" id="XSaveHi16_ZMM" title='XSaveHi16_ZMM' data-type='struct XSaveHi16_ZMM' data-ref="XSaveHi16_ZMM">XSaveHi16_ZMM</dfn>;</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><i>/* Ext. save area 9: PKRU state */</i></td></tr>
<tr><th id="941">941</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="XSavePKRU" title='XSavePKRU' data-ref="XSavePKRU"><a class="type" href="#XSavePKRU" title='XSavePKRU' data-ref="XSavePKRU">XSavePKRU</a></dfn> {</td></tr>
<tr><th id="942">942</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="XSavePKRU::pkru" title='XSavePKRU::pkru' data-ref="XSavePKRU::pkru">pkru</dfn>;</td></tr>
<tr><th id="943">943</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="XSavePKRU::padding" title='XSavePKRU::padding' data-ref="XSavePKRU::padding">padding</dfn>;</td></tr>
<tr><th id="944">944</th><td>} <dfn class="typedef" id="XSavePKRU" title='XSavePKRU' data-type='struct XSavePKRU' data-ref="XSavePKRU">XSavePKRU</dfn>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="X86XSaveArea" title='X86XSaveArea' data-ref="X86XSaveArea"><a class="type" href="#X86XSaveArea" title='X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a></dfn> {</td></tr>
<tr><th id="947">947</th><td>    <a class="typedef" href="#X86LegacyXSaveArea" title='X86LegacyXSaveArea' data-type='union X86LegacyXSaveArea' data-ref="X86LegacyXSaveArea">X86LegacyXSaveArea</a> <dfn class="decl" id="X86XSaveArea::legacy" title='X86XSaveArea::legacy' data-ref="X86XSaveArea::legacy">legacy</dfn>;</td></tr>
<tr><th id="948">948</th><td>    <a class="typedef" href="#X86XSaveHeader" title='X86XSaveHeader' data-type='struct X86XSaveHeader' data-ref="X86XSaveHeader">X86XSaveHeader</a> <dfn class="decl" id="X86XSaveArea::header" title='X86XSaveArea::header' data-ref="X86XSaveArea::header">header</dfn>;</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>    <i>/* Extended save areas: */</i></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>    <i>/* AVX State: */</i></td></tr>
<tr><th id="953">953</th><td>    <a class="typedef" href="#XSaveAVX" title='XSaveAVX' data-type='struct XSaveAVX' data-ref="XSaveAVX">XSaveAVX</a> <dfn class="decl" id="X86XSaveArea::avx_state" title='X86XSaveArea::avx_state' data-ref="X86XSaveArea::avx_state">avx_state</dfn>;</td></tr>
<tr><th id="954">954</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="X86XSaveArea::padding" title='X86XSaveArea::padding' data-ref="X86XSaveArea::padding">padding</dfn>[<var>960</var> - <var>576</var> - <b>sizeof</b>(<a class="typedef" href="#XSaveAVX" title='XSaveAVX' data-type='struct XSaveAVX' data-ref="XSaveAVX">XSaveAVX</a>)];</td></tr>
<tr><th id="955">955</th><td>    <i>/* MPX State: */</i></td></tr>
<tr><th id="956">956</th><td>    <a class="typedef" href="#XSaveBNDREG" title='XSaveBNDREG' data-type='struct XSaveBNDREG' data-ref="XSaveBNDREG">XSaveBNDREG</a> <dfn class="decl" id="X86XSaveArea::bndreg_state" title='X86XSaveArea::bndreg_state' data-ref="X86XSaveArea::bndreg_state">bndreg_state</dfn>;</td></tr>
<tr><th id="957">957</th><td>    <a class="typedef" href="#XSaveBNDCSR" title='XSaveBNDCSR' data-type='union XSaveBNDCSR' data-ref="XSaveBNDCSR">XSaveBNDCSR</a> <dfn class="decl" id="X86XSaveArea::bndcsr_state" title='X86XSaveArea::bndcsr_state' data-ref="X86XSaveArea::bndcsr_state">bndcsr_state</dfn>;</td></tr>
<tr><th id="958">958</th><td>    <i>/* AVX-512 State: */</i></td></tr>
<tr><th id="959">959</th><td>    <a class="typedef" href="#XSaveOpmask" title='XSaveOpmask' data-type='struct XSaveOpmask' data-ref="XSaveOpmask">XSaveOpmask</a> <dfn class="decl" id="X86XSaveArea::opmask_state" title='X86XSaveArea::opmask_state' data-ref="X86XSaveArea::opmask_state">opmask_state</dfn>;</td></tr>
<tr><th id="960">960</th><td>    <a class="typedef" href="#XSaveZMM_Hi256" title='XSaveZMM_Hi256' data-type='struct XSaveZMM_Hi256' data-ref="XSaveZMM_Hi256">XSaveZMM_Hi256</a> <dfn class="decl" id="X86XSaveArea::zmm_hi256_state" title='X86XSaveArea::zmm_hi256_state' data-ref="X86XSaveArea::zmm_hi256_state">zmm_hi256_state</dfn>;</td></tr>
<tr><th id="961">961</th><td>    <a class="typedef" href="#XSaveHi16_ZMM" title='XSaveHi16_ZMM' data-type='struct XSaveHi16_ZMM' data-ref="XSaveHi16_ZMM">XSaveHi16_ZMM</a> <dfn class="decl" id="X86XSaveArea::hi16_zmm_state" title='X86XSaveArea::hi16_zmm_state' data-ref="X86XSaveArea::hi16_zmm_state">hi16_zmm_state</dfn>;</td></tr>
<tr><th id="962">962</th><td>    <i>/* PKRU State: */</i></td></tr>
<tr><th id="963">963</th><td>    <a class="typedef" href="#XSavePKRU" title='XSavePKRU' data-type='struct XSavePKRU' data-ref="XSavePKRU">XSavePKRU</a> <dfn class="decl" id="X86XSaveArea::pkru_state" title='X86XSaveArea::pkru_state' data-ref="X86XSaveArea::pkru_state">pkru_state</dfn>;</td></tr>
<tr><th id="964">964</th><td>} <dfn class="typedef" id="X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</dfn>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(__builtin_offsetof(X86XSaveArea, avx_state) != 0x240), &quot;not expecting: &quot; &quot;offsetof(X86XSaveArea, avx_state) != 0x240&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<span class="macro" title="__builtin_offsetof(X86XSaveArea, avx_state)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a>, avx_state) != <var>0x240</var>);</td></tr>
<tr><th id="967">967</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(sizeof(XSaveAVX) != 0x100), &quot;not expecting: &quot; &quot;sizeof(XSaveAVX) != 0x100&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<b>sizeof</b>(<a class="typedef" href="#XSaveAVX" title='XSaveAVX' data-type='struct XSaveAVX' data-ref="XSaveAVX">XSaveAVX</a>) != <var>0x100</var>);</td></tr>
<tr><th id="968">968</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(__builtin_offsetof(X86XSaveArea, bndreg_state) != 0x3c0), &quot;not expecting: &quot; &quot;offsetof(X86XSaveArea, bndreg_state) != 0x3c0&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<span class="macro" title="__builtin_offsetof(X86XSaveArea, bndreg_state)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a>, bndreg_state) != <var>0x3c0</var>);</td></tr>
<tr><th id="969">969</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(sizeof(XSaveBNDREG) != 0x40), &quot;not expecting: &quot; &quot;sizeof(XSaveBNDREG) != 0x40&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<b>sizeof</b>(<a class="typedef" href="#XSaveBNDREG" title='XSaveBNDREG' data-type='struct XSaveBNDREG' data-ref="XSaveBNDREG">XSaveBNDREG</a>) != <var>0x40</var>);</td></tr>
<tr><th id="970">970</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(__builtin_offsetof(X86XSaveArea, bndcsr_state) != 0x400), &quot;not expecting: &quot; &quot;offsetof(X86XSaveArea, bndcsr_state) != 0x400&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<span class="macro" title="__builtin_offsetof(X86XSaveArea, bndcsr_state)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a>, bndcsr_state) != <var>0x400</var>);</td></tr>
<tr><th id="971">971</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(sizeof(XSaveBNDCSR) != 0x40), &quot;not expecting: &quot; &quot;sizeof(XSaveBNDCSR) != 0x40&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<b>sizeof</b>(<a class="typedef" href="#XSaveBNDCSR" title='XSaveBNDCSR' data-type='union XSaveBNDCSR' data-ref="XSaveBNDCSR">XSaveBNDCSR</a>) != <var>0x40</var>);</td></tr>
<tr><th id="972">972</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(__builtin_offsetof(X86XSaveArea, opmask_state) != 0x440), &quot;not expecting: &quot; &quot;offsetof(X86XSaveArea, opmask_state) != 0x440&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<span class="macro" title="__builtin_offsetof(X86XSaveArea, opmask_state)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a>, opmask_state) != <var>0x440</var>);</td></tr>
<tr><th id="973">973</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(sizeof(XSaveOpmask) != 0x40), &quot;not expecting: &quot; &quot;sizeof(XSaveOpmask) != 0x40&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<b>sizeof</b>(<a class="typedef" href="#XSaveOpmask" title='XSaveOpmask' data-type='struct XSaveOpmask' data-ref="XSaveOpmask">XSaveOpmask</a>) != <var>0x40</var>);</td></tr>
<tr><th id="974">974</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(__builtin_offsetof(X86XSaveArea, zmm_hi256_state) != 0x480), &quot;not expecting: &quot; &quot;offsetof(X86XSaveArea, zmm_hi256_state) != 0x480&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<span class="macro" title="__builtin_offsetof(X86XSaveArea, zmm_hi256_state)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a>, zmm_hi256_state) != <var>0x480</var>);</td></tr>
<tr><th id="975">975</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(sizeof(XSaveZMM_Hi256) != 0x200), &quot;not expecting: &quot; &quot;sizeof(XSaveZMM_Hi256) != 0x200&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<b>sizeof</b>(<a class="typedef" href="#XSaveZMM_Hi256" title='XSaveZMM_Hi256' data-type='struct XSaveZMM_Hi256' data-ref="XSaveZMM_Hi256">XSaveZMM_Hi256</a>) != <var>0x200</var>);</td></tr>
<tr><th id="976">976</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(__builtin_offsetof(X86XSaveArea, hi16_zmm_state) != 0x680), &quot;not expecting: &quot; &quot;offsetof(X86XSaveArea, hi16_zmm_state) != 0x680&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<span class="macro" title="__builtin_offsetof(X86XSaveArea, hi16_zmm_state)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a>, hi16_zmm_state) != <var>0x680</var>);</td></tr>
<tr><th id="977">977</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(sizeof(XSaveHi16_ZMM) != 0x400), &quot;not expecting: &quot; &quot;sizeof(XSaveHi16_ZMM) != 0x400&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<b>sizeof</b>(<a class="typedef" href="#XSaveHi16_ZMM" title='XSaveHi16_ZMM' data-type='struct XSaveHi16_ZMM' data-ref="XSaveHi16_ZMM">XSaveHi16_ZMM</a>) != <var>0x400</var>);</td></tr>
<tr><th id="978">978</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(__builtin_offsetof(X86XSaveArea, pkru_state) != 0xA80), &quot;not expecting: &quot; &quot;offsetof(X86XSaveArea, pkru_state) != 0xA80&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<span class="macro" title="__builtin_offsetof(X86XSaveArea, pkru_state)" data-ref="_M/offsetof">offsetof</span>(<a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a>, pkru_state) != <var>0xA80</var>);</td></tr>
<tr><th id="979">979</th><td><a class="macro" href="../../include/qemu/compiler.h.html#86" title="_Static_assert(!(sizeof(XSavePKRU) != 0x8), &quot;not expecting: &quot; &quot;sizeof(XSavePKRU) != 0x8&quot;)" data-ref="_M/QEMU_BUILD_BUG_ON">QEMU_BUILD_BUG_ON</a>(<b>sizeof</b>(<a class="typedef" href="#XSavePKRU" title='XSavePKRU' data-type='struct XSavePKRU' data-ref="XSavePKRU">XSavePKRU</a>) != <var>0x8</var>);</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><b>typedef</b> <b>enum</b> <dfn class="type def" id="TPRAccess" title='TPRAccess' data-ref="TPRAccess"><a class="type" href="#TPRAccess" title='TPRAccess' data-ref="TPRAccess">TPRAccess</a></dfn> {</td></tr>
<tr><th id="982">982</th><td>    <dfn class="enum" id="TPRAccess::TPR_ACCESS_READ" title='TPRAccess::TPR_ACCESS_READ' data-ref="TPRAccess::TPR_ACCESS_READ">TPR_ACCESS_READ</dfn>,</td></tr>
<tr><th id="983">983</th><td>    <dfn class="enum" id="TPRAccess::TPR_ACCESS_WRITE" title='TPRAccess::TPR_ACCESS_WRITE' data-ref="TPRAccess::TPR_ACCESS_WRITE">TPR_ACCESS_WRITE</dfn>,</td></tr>
<tr><th id="984">984</th><td>} <dfn class="typedef" id="TPRAccess" title='TPRAccess' data-type='enum TPRAccess' data-ref="TPRAccess">TPRAccess</dfn>;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="CPUX86State" title='CPUX86State' data-ref="CPUX86State"><a class="type" href="#CPUX86State" title='CPUX86State' data-ref="CPUX86State">CPUX86State</a></dfn> {</td></tr>
<tr><th id="987">987</th><td>    <i>/* standard registers */</i></td></tr>
<tr><th id="988">988</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</dfn>[<a class="macro" href="#867" title="16" data-ref="_M/CPU_NB_REGS">CPU_NB_REGS</a>];</td></tr>
<tr><th id="989">989</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::eip" title='CPUX86State::eip' data-ref="CPUX86State::eip">eip</dfn>;</td></tr>
<tr><th id="990">990</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</dfn>; <i>/* eflags register. During CPU emulation, CC</i></td></tr>
<tr><th id="991">991</th><td><i>                        flags and DF are set to zero because they are</i></td></tr>
<tr><th id="992">992</th><td><i>                        stored elsewhere */</i></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>    <i>/* emulator internal eflags handling */</i></td></tr>
<tr><th id="995">995</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::cc_dst" title='CPUX86State::cc_dst' data-ref="CPUX86State::cc_dst">cc_dst</dfn>;</td></tr>
<tr><th id="996">996</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::cc_src" title='CPUX86State::cc_src' data-ref="CPUX86State::cc_src">cc_src</dfn>;</td></tr>
<tr><th id="997">997</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::cc_src2" title='CPUX86State::cc_src2' data-ref="CPUX86State::cc_src2">cc_src2</dfn>;</td></tr>
<tr><th id="998">998</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cc_op" title='CPUX86State::cc_op' data-ref="CPUX86State::cc_op">cc_op</dfn>;</td></tr>
<tr><th id="999">999</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="CPUX86State::df" title='CPUX86State::df' data-ref="CPUX86State::df">df</dfn>; <i>/* D flag : 1 if D = 0, -1 if D = 1 */</i></td></tr>
<tr><th id="1000">1000</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</dfn>; <i>/* TB flags, see HF_xxx constants. These flags</i></td></tr>
<tr><th id="1001">1001</th><td><i>                        are known at translation time. */</i></td></tr>
<tr><th id="1002">1002</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::hflags2" title='CPUX86State::hflags2' data-ref="CPUX86State::hflags2">hflags2</dfn>; <i>/* various other flags, see HF2_xxx constants. */</i></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>    <i>/* segments */</i></td></tr>
<tr><th id="1005">1005</th><td>    <a class="typedef" href="#SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</a> <dfn class="decl" id="CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</dfn>[<var>6</var>]; <i>/* selector values */</i></td></tr>
<tr><th id="1006">1006</th><td>    <a class="typedef" href="#SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</a> <dfn class="decl" id="CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</dfn>;</td></tr>
<tr><th id="1007">1007</th><td>    <a class="typedef" href="#SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</a> <dfn class="decl" id="CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</dfn>;</td></tr>
<tr><th id="1008">1008</th><td>    <a class="typedef" href="#SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</a> <dfn class="decl" id="CPUX86State::gdt" title='CPUX86State::gdt' data-ref="CPUX86State::gdt">gdt</dfn>; <i>/* only base and limit are used */</i></td></tr>
<tr><th id="1009">1009</th><td>    <a class="typedef" href="#SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</a> <dfn class="decl" id="CPUX86State::idt" title='CPUX86State::idt' data-ref="CPUX86State::idt">idt</dfn>; <i>/* only base and limit are used */</i></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::cr" title='CPUX86State::cr' data-ref="CPUX86State::cr">cr</dfn>[<var>5</var>]; <i>/* NOTE: cr1 is unused */</i></td></tr>
<tr><th id="1012">1012</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="CPUX86State::a20_mask" title='CPUX86State::a20_mask' data-ref="CPUX86State::a20_mask">a20_mask</dfn>;</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>    <a class="typedef" href="#BNDReg" title='BNDReg' data-type='struct BNDReg' data-ref="BNDReg">BNDReg</a> <dfn class="decl" id="CPUX86State::bnd_regs" title='CPUX86State::bnd_regs' data-ref="CPUX86State::bnd_regs">bnd_regs</dfn>[<var>4</var>];</td></tr>
<tr><th id="1015">1015</th><td>    <a class="typedef" href="#BNDCSReg" title='BNDCSReg' data-type='struct BNDCSReg' data-ref="BNDCSReg">BNDCSReg</a> <dfn class="decl" id="CPUX86State::bndcs_regs" title='CPUX86State::bndcs_regs' data-ref="CPUX86State::bndcs_regs">bndcs_regs</dfn>;</td></tr>
<tr><th id="1016">1016</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_bndcfgs" title='CPUX86State::msr_bndcfgs' data-ref="CPUX86State::msr_bndcfgs">msr_bndcfgs</dfn>;</td></tr>
<tr><th id="1017">1017</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::efer" title='CPUX86State::efer' data-ref="CPUX86State::efer">efer</dfn>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>    <i>/* Beginning of state preserved by INIT (dummy marker).  */</i></td></tr>
<tr><th id="1020">1020</th><td>    <b>struct</b> {} <dfn class="decl" id="CPUX86State::start_init_save" title='CPUX86State::start_init_save' data-ref="CPUX86State::start_init_save">start_init_save</dfn>;</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>    <i>/* FPU state */</i></td></tr>
<tr><th id="1023">1023</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl" id="CPUX86State::fpstt" title='CPUX86State::fpstt' data-ref="CPUX86State::fpstt">fpstt</dfn>; <i>/* top of stack index */</i></td></tr>
<tr><th id="1024">1024</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::fpus" title='CPUX86State::fpus' data-ref="CPUX86State::fpus">fpus</dfn>;</td></tr>
<tr><th id="1025">1025</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::fpuc" title='CPUX86State::fpuc' data-ref="CPUX86State::fpuc">fpuc</dfn>;</td></tr>
<tr><th id="1026">1026</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="CPUX86State::fptags" title='CPUX86State::fptags' data-ref="CPUX86State::fptags">fptags</dfn>[<var>8</var>];   <i>/* 0 = valid, 1 = empty */</i></td></tr>
<tr><th id="1027">1027</th><td>    <a class="typedef" href="#FPReg" title='FPReg' data-type='union FPReg' data-ref="FPReg">FPReg</a> <dfn class="decl" id="CPUX86State::fpregs" title='CPUX86State::fpregs' data-ref="CPUX86State::fpregs">fpregs</dfn>[<var>8</var>];</td></tr>
<tr><th id="1028">1028</th><td>    <i>/* KVM-only so far */</i></td></tr>
<tr><th id="1029">1029</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::fpop" title='CPUX86State::fpop' data-ref="CPUX86State::fpop">fpop</dfn>;</td></tr>
<tr><th id="1030">1030</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::fpip" title='CPUX86State::fpip' data-ref="CPUX86State::fpip">fpip</dfn>;</td></tr>
<tr><th id="1031">1031</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::fpdp" title='CPUX86State::fpdp' data-ref="CPUX86State::fpdp">fpdp</dfn>;</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>    <i>/* emulator internal variables */</i></td></tr>
<tr><th id="1034">1034</th><td>    <a class="typedef" href="../../include/fpu/softfloat.h.html#float_status" title='float_status' data-type='struct float_status' data-ref="float_status">float_status</a> <dfn class="decl" id="CPUX86State::fp_status" title='CPUX86State::fp_status' data-ref="CPUX86State::fp_status">fp_status</dfn>;</td></tr>
<tr><th id="1035">1035</th><td>    <a class="typedef" href="../../include/fpu/softfloat.h.html#floatx80" title='floatx80' data-type='struct floatx80' data-ref="floatx80">floatx80</a> <dfn class="decl" id="CPUX86State::ft0" title='CPUX86State::ft0' data-ref="CPUX86State::ft0">ft0</dfn>;</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>    <a class="typedef" href="../../include/fpu/softfloat.h.html#float_status" title='float_status' data-type='struct float_status' data-ref="float_status">float_status</a> <dfn class="decl" id="CPUX86State::mmx_status" title='CPUX86State::mmx_status' data-ref="CPUX86State::mmx_status">mmx_status</dfn>; <i>/* for 3DNow! float ops */</i></td></tr>
<tr><th id="1038">1038</th><td>    <a class="typedef" href="../../include/fpu/softfloat.h.html#float_status" title='float_status' data-type='struct float_status' data-ref="float_status">float_status</a> <dfn class="decl" id="CPUX86State::sse_status" title='CPUX86State::sse_status' data-ref="CPUX86State::sse_status">sse_status</dfn>;</td></tr>
<tr><th id="1039">1039</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::mxcsr" title='CPUX86State::mxcsr' data-ref="CPUX86State::mxcsr">mxcsr</dfn>;</td></tr>
<tr><th id="1040">1040</th><td>    <a class="typedef" href="#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a> <dfn class="decl" id="CPUX86State::xmm_regs" title='CPUX86State::xmm_regs' data-ref="CPUX86State::xmm_regs">xmm_regs</dfn>[<a class="macro" href="#867" title="16" data-ref="_M/CPU_NB_REGS">CPU_NB_REGS</a> == <var>8</var> ? <var>8</var> : <var>32</var>];</td></tr>
<tr><th id="1041">1041</th><td>    <a class="typedef" href="#ZMMReg" title='ZMMReg' data-type='union ZMMReg' data-ref="ZMMReg">ZMMReg</a> <dfn class="decl" id="CPUX86State::xmm_t0" title='CPUX86State::xmm_t0' data-ref="CPUX86State::xmm_t0">xmm_t0</dfn>;</td></tr>
<tr><th id="1042">1042</th><td>    <a class="typedef" href="#MMXReg" title='MMXReg' data-type='union MMXReg' data-ref="MMXReg">MMXReg</a> <dfn class="decl" id="CPUX86State::mmx_t0" title='CPUX86State::mmx_t0' data-ref="CPUX86State::mmx_t0">mmx_t0</dfn>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::opmask_regs" title='CPUX86State::opmask_regs' data-ref="CPUX86State::opmask_regs">opmask_regs</dfn>[<a class="macro" href="#878" title="8" data-ref="_M/NB_OPMASK_REGS">NB_OPMASK_REGS</a>];</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>    <i>/* sysenter registers */</i></td></tr>
<tr><th id="1047">1047</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::sysenter_cs" title='CPUX86State::sysenter_cs' data-ref="CPUX86State::sysenter_cs">sysenter_cs</dfn>;</td></tr>
<tr><th id="1048">1048</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::sysenter_esp" title='CPUX86State::sysenter_esp' data-ref="CPUX86State::sysenter_esp">sysenter_esp</dfn>;</td></tr>
<tr><th id="1049">1049</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::sysenter_eip" title='CPUX86State::sysenter_eip' data-ref="CPUX86State::sysenter_eip">sysenter_eip</dfn>;</td></tr>
<tr><th id="1050">1050</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::star" title='CPUX86State::star' data-ref="CPUX86State::star">star</dfn>;</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::vm_hsave" title='CPUX86State::vm_hsave' data-ref="CPUX86State::vm_hsave">vm_hsave</dfn>;</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td><u>#<span data-ppcond="1054">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1055">1055</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::lstar" title='CPUX86State::lstar' data-ref="CPUX86State::lstar">lstar</dfn>;</td></tr>
<tr><th id="1056">1056</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::cstar" title='CPUX86State::cstar' data-ref="CPUX86State::cstar">cstar</dfn>;</td></tr>
<tr><th id="1057">1057</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::fmask" title='CPUX86State::fmask' data-ref="CPUX86State::fmask">fmask</dfn>;</td></tr>
<tr><th id="1058">1058</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::kernelgsbase" title='CPUX86State::kernelgsbase' data-ref="CPUX86State::kernelgsbase">kernelgsbase</dfn>;</td></tr>
<tr><th id="1059">1059</th><td><u>#<span data-ppcond="1054">endif</span></u></td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::tsc" title='CPUX86State::tsc' data-ref="CPUX86State::tsc">tsc</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::tsc_adjust" title='CPUX86State::tsc_adjust' data-ref="CPUX86State::tsc_adjust">tsc_adjust</dfn>;</td></tr>
<tr><th id="1063">1063</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::tsc_deadline" title='CPUX86State::tsc_deadline' data-ref="CPUX86State::tsc_deadline">tsc_deadline</dfn>;</td></tr>
<tr><th id="1064">1064</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::tsc_aux" title='CPUX86State::tsc_aux' data-ref="CPUX86State::tsc_aux">tsc_aux</dfn>;</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::xcr0" title='CPUX86State::xcr0' data-ref="CPUX86State::xcr0">xcr0</dfn>;</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::mcg_status" title='CPUX86State::mcg_status' data-ref="CPUX86State::mcg_status">mcg_status</dfn>;</td></tr>
<tr><th id="1069">1069</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_ia32_misc_enable" title='CPUX86State::msr_ia32_misc_enable' data-ref="CPUX86State::msr_ia32_misc_enable">msr_ia32_misc_enable</dfn>;</td></tr>
<tr><th id="1070">1070</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_ia32_feature_control" title='CPUX86State::msr_ia32_feature_control' data-ref="CPUX86State::msr_ia32_feature_control">msr_ia32_feature_control</dfn>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_fixed_ctr_ctrl" title='CPUX86State::msr_fixed_ctr_ctrl' data-ref="CPUX86State::msr_fixed_ctr_ctrl">msr_fixed_ctr_ctrl</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_global_ctrl" title='CPUX86State::msr_global_ctrl' data-ref="CPUX86State::msr_global_ctrl">msr_global_ctrl</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_global_status" title='CPUX86State::msr_global_status' data-ref="CPUX86State::msr_global_status">msr_global_status</dfn>;</td></tr>
<tr><th id="1075">1075</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_global_ovf_ctrl" title='CPUX86State::msr_global_ovf_ctrl' data-ref="CPUX86State::msr_global_ovf_ctrl">msr_global_ovf_ctrl</dfn>;</td></tr>
<tr><th id="1076">1076</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_fixed_counters" title='CPUX86State::msr_fixed_counters' data-ref="CPUX86State::msr_fixed_counters">msr_fixed_counters</dfn>[<a class="macro" href="#872" title="3" data-ref="_M/MAX_FIXED_COUNTERS">MAX_FIXED_COUNTERS</a>];</td></tr>
<tr><th id="1077">1077</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_gp_counters" title='CPUX86State::msr_gp_counters' data-ref="CPUX86State::msr_gp_counters">msr_gp_counters</dfn>[<a class="macro" href="#873" title="(0x198 - 0x186)" data-ref="_M/MAX_GP_COUNTERS">MAX_GP_COUNTERS</a>];</td></tr>
<tr><th id="1078">1078</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_gp_evtsel" title='CPUX86State::msr_gp_evtsel' data-ref="CPUX86State::msr_gp_evtsel">msr_gp_evtsel</dfn>[<a class="macro" href="#873" title="(0x198 - 0x186)" data-ref="_M/MAX_GP_COUNTERS">MAX_GP_COUNTERS</a>];</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::pat" title='CPUX86State::pat' data-ref="CPUX86State::pat">pat</dfn>;</td></tr>
<tr><th id="1081">1081</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::smbase" title='CPUX86State::smbase' data-ref="CPUX86State::smbase">smbase</dfn>;</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::pkru" title='CPUX86State::pkru' data-ref="CPUX86State::pkru">pkru</dfn>;</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>    <i>/* End of state preserved by INIT (dummy marker).  */</i></td></tr>
<tr><th id="1086">1086</th><td>    <b>struct</b> {} <dfn class="decl" id="CPUX86State::end_init_save" title='CPUX86State::end_init_save' data-ref="CPUX86State::end_init_save">end_init_save</dfn>;</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::system_time_msr" title='CPUX86State::system_time_msr' data-ref="CPUX86State::system_time_msr">system_time_msr</dfn>;</td></tr>
<tr><th id="1089">1089</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::wall_clock_msr" title='CPUX86State::wall_clock_msr' data-ref="CPUX86State::wall_clock_msr">wall_clock_msr</dfn>;</td></tr>
<tr><th id="1090">1090</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::steal_time_msr" title='CPUX86State::steal_time_msr' data-ref="CPUX86State::steal_time_msr">steal_time_msr</dfn>;</td></tr>
<tr><th id="1091">1091</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::async_pf_en_msr" title='CPUX86State::async_pf_en_msr' data-ref="CPUX86State::async_pf_en_msr">async_pf_en_msr</dfn>;</td></tr>
<tr><th id="1092">1092</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::pv_eoi_en_msr" title='CPUX86State::pv_eoi_en_msr' data-ref="CPUX86State::pv_eoi_en_msr">pv_eoi_en_msr</dfn>;</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_hypercall" title='CPUX86State::msr_hv_hypercall' data-ref="CPUX86State::msr_hv_hypercall">msr_hv_hypercall</dfn>;</td></tr>
<tr><th id="1095">1095</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_guest_os_id" title='CPUX86State::msr_hv_guest_os_id' data-ref="CPUX86State::msr_hv_guest_os_id">msr_hv_guest_os_id</dfn>;</td></tr>
<tr><th id="1096">1096</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_vapic" title='CPUX86State::msr_hv_vapic' data-ref="CPUX86State::msr_hv_vapic">msr_hv_vapic</dfn>;</td></tr>
<tr><th id="1097">1097</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_tsc" title='CPUX86State::msr_hv_tsc' data-ref="CPUX86State::msr_hv_tsc">msr_hv_tsc</dfn>;</td></tr>
<tr><th id="1098">1098</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_crash_params" title='CPUX86State::msr_hv_crash_params' data-ref="CPUX86State::msr_hv_crash_params">msr_hv_crash_params</dfn>[<a class="macro" href="../../include/standard-headers/asm-x86/hyperv.h.html#236" title="(1 + (0x40000104 - 0x40000100))" data-ref="_M/HV_X64_MSR_CRASH_PARAMS">HV_X64_MSR_CRASH_PARAMS</a>];</td></tr>
<tr><th id="1099">1099</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_runtime" title='CPUX86State::msr_hv_runtime' data-ref="CPUX86State::msr_hv_runtime">msr_hv_runtime</dfn>;</td></tr>
<tr><th id="1100">1100</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_synic_control" title='CPUX86State::msr_hv_synic_control' data-ref="CPUX86State::msr_hv_synic_control">msr_hv_synic_control</dfn>;</td></tr>
<tr><th id="1101">1101</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_synic_version" title='CPUX86State::msr_hv_synic_version' data-ref="CPUX86State::msr_hv_synic_version">msr_hv_synic_version</dfn>;</td></tr>
<tr><th id="1102">1102</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_synic_evt_page" title='CPUX86State::msr_hv_synic_evt_page' data-ref="CPUX86State::msr_hv_synic_evt_page">msr_hv_synic_evt_page</dfn>;</td></tr>
<tr><th id="1103">1103</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_synic_msg_page" title='CPUX86State::msr_hv_synic_msg_page' data-ref="CPUX86State::msr_hv_synic_msg_page">msr_hv_synic_msg_page</dfn>;</td></tr>
<tr><th id="1104">1104</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_synic_sint" title='CPUX86State::msr_hv_synic_sint' data-ref="CPUX86State::msr_hv_synic_sint">msr_hv_synic_sint</dfn>[<a class="macro" href="../../include/standard-headers/asm-x86/hyperv.h.html#279" title="(16)" data-ref="_M/HV_SYNIC_SINT_COUNT">HV_SYNIC_SINT_COUNT</a>];</td></tr>
<tr><th id="1105">1105</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_stimer_config" title='CPUX86State::msr_hv_stimer_config' data-ref="CPUX86State::msr_hv_stimer_config">msr_hv_stimer_config</dfn>[<a class="macro" href="../../include/standard-headers/asm-x86/hyperv.h.html#290" title="(4)" data-ref="_M/HV_SYNIC_STIMER_COUNT">HV_SYNIC_STIMER_COUNT</a>];</td></tr>
<tr><th id="1106">1106</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::msr_hv_stimer_count" title='CPUX86State::msr_hv_stimer_count' data-ref="CPUX86State::msr_hv_stimer_count">msr_hv_stimer_count</dfn>[<a class="macro" href="../../include/standard-headers/asm-x86/hyperv.h.html#290" title="(4)" data-ref="_M/HV_SYNIC_STIMER_COUNT">HV_SYNIC_STIMER_COUNT</a>];</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>    <i>/* exception/interrupt handling */</i></td></tr>
<tr><th id="1109">1109</th><td>    <em>int</em> <dfn class="decl" id="CPUX86State::error_code" title='CPUX86State::error_code' data-ref="CPUX86State::error_code">error_code</dfn>;</td></tr>
<tr><th id="1110">1110</th><td>    <em>int</em> <dfn class="decl" id="CPUX86State::exception_is_int" title='CPUX86State::exception_is_int' data-ref="CPUX86State::exception_is_int">exception_is_int</dfn>;</td></tr>
<tr><th id="1111">1111</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::exception_next_eip" title='CPUX86State::exception_next_eip' data-ref="CPUX86State::exception_next_eip">exception_next_eip</dfn>;</td></tr>
<tr><th id="1112">1112</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="decl" id="CPUX86State::dr" title='CPUX86State::dr' data-ref="CPUX86State::dr">dr</dfn>[<var>8</var>]; <i>/* debug registers; note dr4 and dr5 are unused */</i></td></tr>
<tr><th id="1113">1113</th><td>    <b>union</b> {</td></tr>
<tr><th id="1114">1114</th><td>        <b>struct</b> <a class="type" href="../../include/qom/cpu.h.html#CPUBreakpoint" title='CPUBreakpoint' data-ref="CPUBreakpoint">CPUBreakpoint</a> *<dfn class="decl" id="CPUX86State::(anonymous)::cpu_breakpoint" title='CPUX86State::(anonymous union)::cpu_breakpoint' data-ref="CPUX86State::(anonymous)::cpu_breakpoint">cpu_breakpoint</dfn>[<var>4</var>];</td></tr>
<tr><th id="1115">1115</th><td>        <b>struct</b> <a class="type" href="../../include/qom/cpu.h.html#CPUWatchpoint" title='CPUWatchpoint' data-ref="CPUWatchpoint">CPUWatchpoint</a> *<dfn class="decl" id="CPUX86State::(anonymous)::cpu_watchpoint" title='CPUX86State::(anonymous union)::cpu_watchpoint' data-ref="CPUX86State::(anonymous)::cpu_watchpoint">cpu_watchpoint</dfn>[<var>4</var>];</td></tr>
<tr><th id="1116">1116</th><td>    }; <i>/* break/watchpoints for dr[0..3] */</i></td></tr>
<tr><th id="1117">1117</th><td>    <em>int</em> <dfn class="decl" id="CPUX86State::old_exception" title='CPUX86State::old_exception' data-ref="CPUX86State::old_exception">old_exception</dfn>;  <i>/* exception in flight */</i></td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::vm_vmcb" title='CPUX86State::vm_vmcb' data-ref="CPUX86State::vm_vmcb">vm_vmcb</dfn>;</td></tr>
<tr><th id="1120">1120</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::tsc_offset" title='CPUX86State::tsc_offset' data-ref="CPUX86State::tsc_offset">tsc_offset</dfn>;</td></tr>
<tr><th id="1121">1121</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::intercept" title='CPUX86State::intercept' data-ref="CPUX86State::intercept">intercept</dfn>;</td></tr>
<tr><th id="1122">1122</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::intercept_cr_read" title='CPUX86State::intercept_cr_read' data-ref="CPUX86State::intercept_cr_read">intercept_cr_read</dfn>;</td></tr>
<tr><th id="1123">1123</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::intercept_cr_write" title='CPUX86State::intercept_cr_write' data-ref="CPUX86State::intercept_cr_write">intercept_cr_write</dfn>;</td></tr>
<tr><th id="1124">1124</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::intercept_dr_read" title='CPUX86State::intercept_dr_read' data-ref="CPUX86State::intercept_dr_read">intercept_dr_read</dfn>;</td></tr>
<tr><th id="1125">1125</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::intercept_dr_write" title='CPUX86State::intercept_dr_write' data-ref="CPUX86State::intercept_dr_write">intercept_dr_write</dfn>;</td></tr>
<tr><th id="1126">1126</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::intercept_exceptions" title='CPUX86State::intercept_exceptions' data-ref="CPUX86State::intercept_exceptions">intercept_exceptions</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="CPUX86State::v_tpr" title='CPUX86State::v_tpr' data-ref="CPUX86State::v_tpr">v_tpr</dfn>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>    <i>/* KVM states, automatically cleared on reset */</i></td></tr>
<tr><th id="1130">1130</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="CPUX86State::nmi_injected" title='CPUX86State::nmi_injected' data-ref="CPUX86State::nmi_injected">nmi_injected</dfn>;</td></tr>
<tr><th id="1131">1131</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="CPUX86State::nmi_pending" title='CPUX86State::nmi_pending' data-ref="CPUX86State::nmi_pending">nmi_pending</dfn>;</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>    <i>/* Fields up to this point are cleared by a CPU reset */</i></td></tr>
<tr><th id="1134">1134</th><td>    <b>struct</b> {} <dfn class="decl" id="CPUX86State::end_reset_fields" title='CPUX86State::end_reset_fields' data-ref="CPUX86State::end_reset_fields">end_reset_fields</dfn>;</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>    <a class="macro" href="../../include/exec/cpu-defs.h.html#151" title="CPUTLBEntry tlb_table[3][(1 &lt;&lt; (((8) &lt; (31 - 5 - (3 &lt;= 1 ? 0 : 3 &lt;= 2 ? 1 : 3 &lt;= 4 ? 2 : 3 &lt;= 8 ? 3 : 4))) ? (8) : (31 - 5 - (3 &lt;= 1 ? 0 : 3 &lt;= 2 ? 1 : 3 &lt;= 4 ? 2 : 3 &lt;= 8 ? 3 : 4))))]; CPUTLBEntry tlb_v_table[3][8]; CPUIOTLBEntry iotlb[3][(1 &lt;&lt; (((8) &lt; (31 - 5 - (3 &lt;= 1 ? 0 : 3 &lt;= 2 ? 1 : 3 &lt;= 4 ? 2 : 3 &lt;= 8 ? 3 : 4))) ? (8) : (31 - 5 - (3 &lt;= 1 ? 0 : 3 &lt;= 2 ? 1 : 3 &lt;= 4 ? 2 : 3 &lt;= 8 ? 3 : 4))))]; CPUIOTLBEntry iotlb_v[3][8]; target_ulong tlb_flush_addr; target_ulong tlb_flush_mask; target_ulong vtlb_index;" data-ref="_M/CPU_COMMON">CPU_COMMON</a></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>    <i>/* Fields after CPU_COMMON are preserved across CPU reset. */</i></td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>    <i>/* processor features (e.g. for CPUID insn) */</i></td></tr>
<tr><th id="1141">1141</th><td>    <i>/* Minimum level/xlevel/xlevel2, based on CPU model + features */</i></td></tr>
<tr><th id="1142">1142</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_min_level" title='CPUX86State::cpuid_min_level' data-ref="CPUX86State::cpuid_min_level">cpuid_min_level</dfn>, <dfn class="decl" id="CPUX86State::cpuid_min_xlevel" title='CPUX86State::cpuid_min_xlevel' data-ref="CPUX86State::cpuid_min_xlevel">cpuid_min_xlevel</dfn>, <dfn class="decl" id="CPUX86State::cpuid_min_xlevel2" title='CPUX86State::cpuid_min_xlevel2' data-ref="CPUX86State::cpuid_min_xlevel2">cpuid_min_xlevel2</dfn>;</td></tr>
<tr><th id="1143">1143</th><td>    <i>/* Maximum level/xlevel/xlevel2 value for auto-assignment: */</i></td></tr>
<tr><th id="1144">1144</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_max_level" title='CPUX86State::cpuid_max_level' data-ref="CPUX86State::cpuid_max_level">cpuid_max_level</dfn>, <dfn class="decl" id="CPUX86State::cpuid_max_xlevel" title='CPUX86State::cpuid_max_xlevel' data-ref="CPUX86State::cpuid_max_xlevel">cpuid_max_xlevel</dfn>, <dfn class="decl" id="CPUX86State::cpuid_max_xlevel2" title='CPUX86State::cpuid_max_xlevel2' data-ref="CPUX86State::cpuid_max_xlevel2">cpuid_max_xlevel2</dfn>;</td></tr>
<tr><th id="1145">1145</th><td>    <i>/* Actual level/xlevel/xlevel2 value: */</i></td></tr>
<tr><th id="1146">1146</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_level" title='CPUX86State::cpuid_level' data-ref="CPUX86State::cpuid_level">cpuid_level</dfn>, <dfn class="decl" id="CPUX86State::cpuid_xlevel" title='CPUX86State::cpuid_xlevel' data-ref="CPUX86State::cpuid_xlevel">cpuid_xlevel</dfn>, <dfn class="decl" id="CPUX86State::cpuid_xlevel2" title='CPUX86State::cpuid_xlevel2' data-ref="CPUX86State::cpuid_xlevel2">cpuid_xlevel2</dfn>;</td></tr>
<tr><th id="1147">1147</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_vendor1" title='CPUX86State::cpuid_vendor1' data-ref="CPUX86State::cpuid_vendor1">cpuid_vendor1</dfn>;</td></tr>
<tr><th id="1148">1148</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_vendor2" title='CPUX86State::cpuid_vendor2' data-ref="CPUX86State::cpuid_vendor2">cpuid_vendor2</dfn>;</td></tr>
<tr><th id="1149">1149</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_vendor3" title='CPUX86State::cpuid_vendor3' data-ref="CPUX86State::cpuid_vendor3">cpuid_vendor3</dfn>;</td></tr>
<tr><th id="1150">1150</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_version" title='CPUX86State::cpuid_version' data-ref="CPUX86State::cpuid_version">cpuid_version</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>    <a class="typedef" href="#FeatureWordArray" title='FeatureWordArray' data-type='uint32_t [18]' data-ref="FeatureWordArray">FeatureWordArray</a> <dfn class="decl" id="CPUX86State::features" title='CPUX86State::features' data-ref="CPUX86State::features">features</dfn>;</td></tr>
<tr><th id="1152">1152</th><td>    <i>/* Features that were explicitly enabled/disabled */</i></td></tr>
<tr><th id="1153">1153</th><td>    <a class="typedef" href="#FeatureWordArray" title='FeatureWordArray' data-type='uint32_t [18]' data-ref="FeatureWordArray">FeatureWordArray</a> <dfn class="decl" id="CPUX86State::user_features" title='CPUX86State::user_features' data-ref="CPUX86State::user_features">user_features</dfn>;</td></tr>
<tr><th id="1154">1154</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::cpuid_model" title='CPUX86State::cpuid_model' data-ref="CPUX86State::cpuid_model">cpuid_model</dfn>[<var>12</var>];</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>    <i>/* MTRRs */</i></td></tr>
<tr><th id="1157">1157</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::mtrr_fixed" title='CPUX86State::mtrr_fixed' data-ref="CPUX86State::mtrr_fixed">mtrr_fixed</dfn>[<var>11</var>];</td></tr>
<tr><th id="1158">1158</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::mtrr_deftype" title='CPUX86State::mtrr_deftype' data-ref="CPUX86State::mtrr_deftype">mtrr_deftype</dfn>;</td></tr>
<tr><th id="1159">1159</th><td>    <a class="typedef" href="#MTRRVar" title='MTRRVar' data-type='struct MTRRVar' data-ref="MTRRVar">MTRRVar</a> <dfn class="decl" id="CPUX86State::mtrr_var" title='CPUX86State::mtrr_var' data-ref="CPUX86State::mtrr_var">mtrr_var</dfn>[<a class="macro" href="#348" title="8" data-ref="_M/MSR_MTRRcap_VCNT">MSR_MTRRcap_VCNT</a>];</td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td>    <i>/* For KVM */</i></td></tr>
<tr><th id="1162">1162</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::mp_state" title='CPUX86State::mp_state' data-ref="CPUX86State::mp_state">mp_state</dfn>;</td></tr>
<tr><th id="1163">1163</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="CPUX86State::exception_injected" title='CPUX86State::exception_injected' data-ref="CPUX86State::exception_injected">exception_injected</dfn>;</td></tr>
<tr><th id="1164">1164</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="CPUX86State::interrupt_injected" title='CPUX86State::interrupt_injected' data-ref="CPUX86State::interrupt_injected">interrupt_injected</dfn>;</td></tr>
<tr><th id="1165">1165</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="CPUX86State::soft_interrupt" title='CPUX86State::soft_interrupt' data-ref="CPUX86State::soft_interrupt">soft_interrupt</dfn>;</td></tr>
<tr><th id="1166">1166</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="CPUX86State::has_error_code" title='CPUX86State::has_error_code' data-ref="CPUX86State::has_error_code">has_error_code</dfn>;</td></tr>
<tr><th id="1167">1167</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="CPUX86State::sipi_vector" title='CPUX86State::sipi_vector' data-ref="CPUX86State::sipi_vector">sipi_vector</dfn>;</td></tr>
<tr><th id="1168">1168</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="CPUX86State::tsc_valid" title='CPUX86State::tsc_valid' data-ref="CPUX86State::tsc_valid">tsc_valid</dfn>;</td></tr>
<tr><th id="1169">1169</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a> <dfn class="decl" id="CPUX86State::tsc_khz" title='CPUX86State::tsc_khz' data-ref="CPUX86State::tsc_khz">tsc_khz</dfn>;</td></tr>
<tr><th id="1170">1170</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a> <dfn class="decl" id="CPUX86State::user_tsc_khz" title='CPUX86State::user_tsc_khz' data-ref="CPUX86State::user_tsc_khz">user_tsc_khz</dfn>; <i>/* for sanity check only */</i></td></tr>
<tr><th id="1171">1171</th><td>    <em>void</em> *<dfn class="decl" id="CPUX86State::kvm_xsave_buf" title='CPUX86State::kvm_xsave_buf' data-ref="CPUX86State::kvm_xsave_buf">kvm_xsave_buf</dfn>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::mcg_cap" title='CPUX86State::mcg_cap' data-ref="CPUX86State::mcg_cap">mcg_cap</dfn>;</td></tr>
<tr><th id="1174">1174</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::mcg_ctl" title='CPUX86State::mcg_ctl' data-ref="CPUX86State::mcg_ctl">mcg_ctl</dfn>;</td></tr>
<tr><th id="1175">1175</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::mcg_ext_ctl" title='CPUX86State::mcg_ext_ctl' data-ref="CPUX86State::mcg_ext_ctl">mcg_ext_ctl</dfn>;</td></tr>
<tr><th id="1176">1176</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::mce_banks" title='CPUX86State::mce_banks' data-ref="CPUX86State::mce_banks">mce_banks</dfn>[<a class="macro" href="#302" title="10" data-ref="_M/MCE_BANKS_DEF">MCE_BANKS_DEF</a>*<var>4</var>];</td></tr>
<tr><th id="1177">1177</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::xstate_bv" title='CPUX86State::xstate_bv' data-ref="CPUX86State::xstate_bv">xstate_bv</dfn>;</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>    <i>/* vmstate */</i></td></tr>
<tr><th id="1180">1180</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::fpus_vmstate" title='CPUX86State::fpus_vmstate' data-ref="CPUX86State::fpus_vmstate">fpus_vmstate</dfn>;</td></tr>
<tr><th id="1181">1181</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::fptag_vmstate" title='CPUX86State::fptag_vmstate' data-ref="CPUX86State::fptag_vmstate">fptag_vmstate</dfn>;</td></tr>
<tr><th id="1182">1182</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="CPUX86State::fpregs_format_vmstate" title='CPUX86State::fpregs_format_vmstate' data-ref="CPUX86State::fpregs_format_vmstate">fpregs_format_vmstate</dfn>;</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="CPUX86State::xss" title='CPUX86State::xss' data-ref="CPUX86State::xss">xss</dfn>;</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>    <a class="typedef" href="#TPRAccess" title='TPRAccess' data-type='enum TPRAccess' data-ref="TPRAccess">TPRAccess</a> <dfn class="decl" id="CPUX86State::tpr_access_type" title='CPUX86State::tpr_access_type' data-ref="CPUX86State::tpr_access_type">tpr_access_type</dfn>;</td></tr>
<tr><th id="1187">1187</th><td>} <dfn class="typedef" id="CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</dfn>;</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><b>struct</b> <a class="type" href="../../linux-headers/asm-x86/kvm.h.html#kvm_msrs" title='kvm_msrs' data-ref="kvm_msrs" id="kvm_msrs">kvm_msrs</a>;</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1192">1192</th><td><i class="doc"> * X86CPU:</i></td></tr>
<tr><th id="1193">1193</th><td><i class="doc"> *<span class="command"> @env</span>: #CPUX86State</i></td></tr>
<tr><th id="1194">1194</th><td><i class="doc"> *<span class="command"> @migratable</span>: If set, only migratable flags will be accepted when "enforce"</i></td></tr>
<tr><th id="1195">1195</th><td><i class="doc"> * mode is used, and only migratable flags will be included in the "host"</i></td></tr>
<tr><th id="1196">1196</th><td><i class="doc"> * CPU model.</i></td></tr>
<tr><th id="1197">1197</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1198">1198</th><td><i class="doc"> * An x86 CPU.</i></td></tr>
<tr><th id="1199">1199</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1200">1200</th><td><b>struct</b> <dfn class="type def" id="X86CPU" title='X86CPU' data-ref="X86CPU">X86CPU</dfn> {</td></tr>
<tr><th id="1201">1201</th><td>    <i>/*&lt; private &gt;*/</i></td></tr>
<tr><th id="1202">1202</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> <dfn class="decl" id="X86CPU::parent_obj" title='X86CPU::parent_obj' data-ref="X86CPU::parent_obj">parent_obj</dfn>;</td></tr>
<tr><th id="1203">1203</th><td>    <i>/*&lt; public &gt;*/</i></td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>    <a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> <dfn class="decl" id="X86CPU::env" title='X86CPU::env' data-ref="X86CPU::env">env</dfn>;</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_vapic" title='X86CPU::hyperv_vapic' data-ref="X86CPU::hyperv_vapic">hyperv_vapic</dfn>;</td></tr>
<tr><th id="1208">1208</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_relaxed_timing" title='X86CPU::hyperv_relaxed_timing' data-ref="X86CPU::hyperv_relaxed_timing">hyperv_relaxed_timing</dfn>;</td></tr>
<tr><th id="1209">1209</th><td>    <em>int</em> <dfn class="decl" id="X86CPU::hyperv_spinlock_attempts" title='X86CPU::hyperv_spinlock_attempts' data-ref="X86CPU::hyperv_spinlock_attempts">hyperv_spinlock_attempts</dfn>;</td></tr>
<tr><th id="1210">1210</th><td>    <em>char</em> *<dfn class="decl" id="X86CPU::hyperv_vendor_id" title='X86CPU::hyperv_vendor_id' data-ref="X86CPU::hyperv_vendor_id">hyperv_vendor_id</dfn>;</td></tr>
<tr><th id="1211">1211</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_time" title='X86CPU::hyperv_time' data-ref="X86CPU::hyperv_time">hyperv_time</dfn>;</td></tr>
<tr><th id="1212">1212</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_crash" title='X86CPU::hyperv_crash' data-ref="X86CPU::hyperv_crash">hyperv_crash</dfn>;</td></tr>
<tr><th id="1213">1213</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_reset" title='X86CPU::hyperv_reset' data-ref="X86CPU::hyperv_reset">hyperv_reset</dfn>;</td></tr>
<tr><th id="1214">1214</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_vpindex" title='X86CPU::hyperv_vpindex' data-ref="X86CPU::hyperv_vpindex">hyperv_vpindex</dfn>;</td></tr>
<tr><th id="1215">1215</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_runtime" title='X86CPU::hyperv_runtime' data-ref="X86CPU::hyperv_runtime">hyperv_runtime</dfn>;</td></tr>
<tr><th id="1216">1216</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_synic" title='X86CPU::hyperv_synic' data-ref="X86CPU::hyperv_synic">hyperv_synic</dfn>;</td></tr>
<tr><th id="1217">1217</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::hyperv_stimer" title='X86CPU::hyperv_stimer' data-ref="X86CPU::hyperv_stimer">hyperv_stimer</dfn>;</td></tr>
<tr><th id="1218">1218</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::check_cpuid" title='X86CPU::check_cpuid' data-ref="X86CPU::check_cpuid">check_cpuid</dfn>;</td></tr>
<tr><th id="1219">1219</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::enforce_cpuid" title='X86CPU::enforce_cpuid' data-ref="X86CPU::enforce_cpuid">enforce_cpuid</dfn>;</td></tr>
<tr><th id="1220">1220</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::expose_kvm" title='X86CPU::expose_kvm' data-ref="X86CPU::expose_kvm">expose_kvm</dfn>;</td></tr>
<tr><th id="1221">1221</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::expose_tcg" title='X86CPU::expose_tcg' data-ref="X86CPU::expose_tcg">expose_tcg</dfn>;</td></tr>
<tr><th id="1222">1222</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::migratable" title='X86CPU::migratable' data-ref="X86CPU::migratable">migratable</dfn>;</td></tr>
<tr><th id="1223">1223</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::max_features" title='X86CPU::max_features' data-ref="X86CPU::max_features">max_features</dfn>; <i>/* Enable all supported features automatically */</i></td></tr>
<tr><th id="1224">1224</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="X86CPU::apic_id" title='X86CPU::apic_id' data-ref="X86CPU::apic_id">apic_id</dfn>;</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>    <i>/* Enables publishing of TSC increment and Local APIC bus frequencies to</i></td></tr>
<tr><th id="1227">1227</th><td><i>     * the guest OS in CPUID page 0x40000010, the same way that VMWare does. */</i></td></tr>
<tr><th id="1228">1228</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::vmware_cpuid_freq" title='X86CPU::vmware_cpuid_freq' data-ref="X86CPU::vmware_cpuid_freq">vmware_cpuid_freq</dfn>;</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>    <i>/* if true the CPUID code directly forward host cache leaves to the guest */</i></td></tr>
<tr><th id="1231">1231</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::cache_info_passthrough" title='X86CPU::cache_info_passthrough' data-ref="X86CPU::cache_info_passthrough">cache_info_passthrough</dfn>;</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>    <i>/* Features that were filtered out because of missing host capabilities */</i></td></tr>
<tr><th id="1234">1234</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="X86CPU::filtered_features" title='X86CPU::filtered_features' data-ref="X86CPU::filtered_features">filtered_features</dfn>[<a class="enum" href="#FeatureWord::FEATURE_WORDS" title='FeatureWord::FEATURE_WORDS' data-ref="FeatureWord::FEATURE_WORDS">FEATURE_WORDS</a>];</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>    <i>/* Enable PMU CPUID bits. This can't be enabled by default yet because</i></td></tr>
<tr><th id="1237">1237</th><td><i>     * it doesn't have ABI stability guarantees, as it passes all PMU CPUID</i></td></tr>
<tr><th id="1238">1238</th><td><i>     * bits returned by GET_SUPPORTED_CPUID (that depend on host CPU and kernel</i></td></tr>
<tr><th id="1239">1239</th><td><i>     * capabilities) directly to the guest.</i></td></tr>
<tr><th id="1240">1240</th><td><i>     */</i></td></tr>
<tr><th id="1241">1241</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::enable_pmu" title='X86CPU::enable_pmu' data-ref="X86CPU::enable_pmu">enable_pmu</dfn>;</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>    <i>/* LMCE support can be enabled/disabled via cpu option 'lmce=on/off'. It is</i></td></tr>
<tr><th id="1244">1244</th><td><i>     * disabled by default to avoid breaking migration between QEMU with</i></td></tr>
<tr><th id="1245">1245</th><td><i>     * different LMCE configurations.</i></td></tr>
<tr><th id="1246">1246</th><td><i>     */</i></td></tr>
<tr><th id="1247">1247</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::enable_lmce" title='X86CPU::enable_lmce' data-ref="X86CPU::enable_lmce">enable_lmce</dfn>;</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>    <i>/* Compatibility bits for old machine types.</i></td></tr>
<tr><th id="1250">1250</th><td><i>     * If true present virtual l3 cache for VM, the vcpus in the same virtual</i></td></tr>
<tr><th id="1251">1251</th><td><i>     * socket share an virtual l3 cache.</i></td></tr>
<tr><th id="1252">1252</th><td><i>     */</i></td></tr>
<tr><th id="1253">1253</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::enable_l3_cache" title='X86CPU::enable_l3_cache' data-ref="X86CPU::enable_l3_cache">enable_l3_cache</dfn>;</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>    <i>/* Compatibility bits for old machine types: */</i></td></tr>
<tr><th id="1256">1256</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::enable_cpuid_0xb" title='X86CPU::enable_cpuid_0xb' data-ref="X86CPU::enable_cpuid_0xb">enable_cpuid_0xb</dfn>;</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>    <i>/* Enable auto level-increase for all CPUID leaves */</i></td></tr>
<tr><th id="1259">1259</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::full_cpuid_auto_level" title='X86CPU::full_cpuid_auto_level' data-ref="X86CPU::full_cpuid_auto_level">full_cpuid_auto_level</dfn>;</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>    <i>/* if true fill the top bits of the MTRR_PHYSMASKn variable range */</i></td></tr>
<tr><th id="1262">1262</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::fill_mtrr_mask" title='X86CPU::fill_mtrr_mask' data-ref="X86CPU::fill_mtrr_mask">fill_mtrr_mask</dfn>;</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>    <i>/* if true override the phys_bits value with a value read from the host */</i></td></tr>
<tr><th id="1265">1265</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::host_phys_bits" title='X86CPU::host_phys_bits' data-ref="X86CPU::host_phys_bits">host_phys_bits</dfn>;</td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td>    <i>/* Stop SMI delivery for migration compatibility with old machines */</i></td></tr>
<tr><th id="1268">1268</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="X86CPU::kvm_no_smi_migration" title='X86CPU::kvm_no_smi_migration' data-ref="X86CPU::kvm_no_smi_migration">kvm_no_smi_migration</dfn>;</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>    <i>/* Number of physical address bits supported */</i></td></tr>
<tr><th id="1271">1271</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="X86CPU::phys_bits" title='X86CPU::phys_bits' data-ref="X86CPU::phys_bits">phys_bits</dfn>;</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>    <i>/* in order to simplify APIC support, we leave this pointer to the</i></td></tr>
<tr><th id="1274">1274</th><td><i>       user */</i></td></tr>
<tr><th id="1275">1275</th><td>    <b>struct</b> <a class="type" href="../../include/hw/qdev-core.h.html#DeviceState" title='DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="decl" id="X86CPU::apic_state" title='X86CPU::apic_state' data-ref="X86CPU::apic_state">apic_state</dfn>;</td></tr>
<tr><th id="1276">1276</th><td>    <b>struct</b> <a class="type" href="../../include/exec/memory.h.html#MemoryRegion" title='MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> *<dfn class="decl" id="X86CPU::cpu_as_root" title='X86CPU::cpu_as_root' data-ref="X86CPU::cpu_as_root">cpu_as_root</dfn>, *<dfn class="decl" id="X86CPU::cpu_as_mem" title='X86CPU::cpu_as_mem' data-ref="X86CPU::cpu_as_mem">cpu_as_mem</dfn>, *<dfn class="decl" id="X86CPU::smram" title='X86CPU::smram' data-ref="X86CPU::smram">smram</dfn>;</td></tr>
<tr><th id="1277">1277</th><td>    <a class="typedef" href="../../include/qemu/notify.h.html#Notifier" title='Notifier' data-type='struct Notifier' data-ref="Notifier">Notifier</a> <dfn class="decl" id="X86CPU::machine_done" title='X86CPU::machine_done' data-ref="X86CPU::machine_done">machine_done</dfn>;</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>    <b>struct</b> <a class="type" href="../../linux-headers/asm-x86/kvm.h.html#kvm_msrs" title='kvm_msrs' data-ref="kvm_msrs">kvm_msrs</a> *<dfn class="decl" id="X86CPU::kvm_msr_buf" title='X86CPU::kvm_msr_buf' data-ref="X86CPU::kvm_msr_buf">kvm_msr_buf</dfn>;</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="X86CPU::node_id" title='X86CPU::node_id' data-ref="X86CPU::node_id">node_id</dfn>; <i>/* NUMA node this CPU belongs to */</i></td></tr>
<tr><th id="1282">1282</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="X86CPU::socket_id" title='X86CPU::socket_id' data-ref="X86CPU::socket_id">socket_id</dfn>;</td></tr>
<tr><th id="1283">1283</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="X86CPU::core_id" title='X86CPU::core_id' data-ref="X86CPU::core_id">core_id</dfn>;</td></tr>
<tr><th id="1284">1284</th><td>    <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl" id="X86CPU::thread_id" title='X86CPU::thread_id' data-ref="X86CPU::thread_id">thread_id</dfn>;</td></tr>
<tr><th id="1285">1285</th><td>};</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><em>static</em> <b>inline</b> <a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="decl def" id="x86_env_get_cpu" title='x86_env_get_cpu' data-ref="x86_env_get_cpu">x86_env_get_cpu</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col5 decl" id="10295env" title='env' data-type='CPUX86State *' data-ref="10295env">env</dfn>)</td></tr>
<tr><th id="1288">1288</th><td>{</td></tr>
<tr><th id="1289">1289</th><td>    <b>return</b> <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((X86CPU *) 0)-&gt;env) *__mptr = (env); (X86CPU *) ((char *) __mptr - __builtin_offsetof(X86CPU, env));})" data-ref="_M/container_of">container_of</a>(<a class="local col5 ref" href="#10295env" title='env' data-ref="10295env">env</a>, <a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a>, <a class="ref" href="#X86CPU::env" title='X86CPU::env' data-ref="X86CPU::env">env</a>);</td></tr>
<tr><th id="1290">1290</th><td>}</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/ENV_GET_CPU" data-ref="_M/ENV_GET_CPU">ENV_GET_CPU</dfn>(e) CPU(x86_env_get_cpu(e))</u></td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/ENV_OFFSET" data-ref="_M/ENV_OFFSET">ENV_OFFSET</dfn> offsetof(X86CPU, env)</u></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td><u>#<span data-ppcond="1296">ifndef</span> <span class="macro" data-ref="_M/CONFIG_USER_ONLY">CONFIG_USER_ONLY</span></u></td></tr>
<tr><th id="1297">1297</th><td><b>extern</b> <b>struct</b> <a class="type" href="../../include/migration/vmstate.h.html#VMStateDescription" title='VMStateDescription' data-ref="VMStateDescription">VMStateDescription</a> <dfn class="decl" id="vmstate_x86_cpu" title='vmstate_x86_cpu' data-ref="vmstate_x86_cpu">vmstate_x86_cpu</dfn>;</td></tr>
<tr><th id="1298">1298</th><td><u>#<span data-ppcond="1296">endif</span></u></td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1301">1301</th><td><i class="doc"> * x86_cpu_do_interrupt:</i></td></tr>
<tr><th id="1302">1302</th><td><i class="doc"> *<span class="command"> @cpu</span>: vCPU the interrupt is to be handled by.</i></td></tr>
<tr><th id="1303">1303</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1304">1304</th><td><em>void</em> <dfn class="decl" id="x86_cpu_do_interrupt" title='x86_cpu_do_interrupt' data-ref="x86_cpu_do_interrupt">x86_cpu_do_interrupt</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col6 decl" id="10296cpu" title='cpu' data-type='CPUState *' data-ref="10296cpu">cpu</dfn>);</td></tr>
<tr><th id="1305">1305</th><td><span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="x86_cpu_exec_interrupt" title='x86_cpu_exec_interrupt' data-ref="x86_cpu_exec_interrupt">x86_cpu_exec_interrupt</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col7 decl" id="10297cpu" title='cpu' data-type='CPUState *' data-ref="10297cpu">cpu</dfn>, <em>int</em> <dfn class="local col8 decl" id="10298int_req" title='int_req' data-type='int' data-ref="10298int_req">int_req</dfn>);</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><em>int</em> <dfn class="decl" id="x86_cpu_write_elf64_note" title='x86_cpu_write_elf64_note' data-ref="x86_cpu_write_elf64_note">x86_cpu_write_elf64_note</dfn>(<a class="typedef" href="../../include/qom/cpu.h.html#WriteCoreDumpFunction" title='WriteCoreDumpFunction' data-type='int (*)(const void *, size_t, void *)' data-ref="WriteCoreDumpFunction">WriteCoreDumpFunction</a> <dfn class="local col9 decl" id="10299f" title='f' data-type='WriteCoreDumpFunction' data-ref="10299f">f</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col0 decl" id="10300cpu" title='cpu' data-type='CPUState *' data-ref="10300cpu">cpu</dfn>,</td></tr>
<tr><th id="1308">1308</th><td>                             <em>int</em> <dfn class="local col1 decl" id="10301cpuid" title='cpuid' data-type='int' data-ref="10301cpuid">cpuid</dfn>, <em>void</em> *<dfn class="local col2 decl" id="10302opaque" title='opaque' data-type='void *' data-ref="10302opaque">opaque</dfn>);</td></tr>
<tr><th id="1309">1309</th><td><em>int</em> <dfn class="decl" id="x86_cpu_write_elf32_note" title='x86_cpu_write_elf32_note' data-ref="x86_cpu_write_elf32_note">x86_cpu_write_elf32_note</dfn>(<a class="typedef" href="../../include/qom/cpu.h.html#WriteCoreDumpFunction" title='WriteCoreDumpFunction' data-type='int (*)(const void *, size_t, void *)' data-ref="WriteCoreDumpFunction">WriteCoreDumpFunction</a> <dfn class="local col3 decl" id="10303f" title='f' data-type='WriteCoreDumpFunction' data-ref="10303f">f</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col4 decl" id="10304cpu" title='cpu' data-type='CPUState *' data-ref="10304cpu">cpu</dfn>,</td></tr>
<tr><th id="1310">1310</th><td>                             <em>int</em> <dfn class="local col5 decl" id="10305cpuid" title='cpuid' data-type='int' data-ref="10305cpuid">cpuid</dfn>, <em>void</em> *<dfn class="local col6 decl" id="10306opaque" title='opaque' data-type='void *' data-ref="10306opaque">opaque</dfn>);</td></tr>
<tr><th id="1311">1311</th><td><em>int</em> <dfn class="decl" id="x86_cpu_write_elf64_qemunote" title='x86_cpu_write_elf64_qemunote' data-ref="x86_cpu_write_elf64_qemunote">x86_cpu_write_elf64_qemunote</dfn>(<a class="typedef" href="../../include/qom/cpu.h.html#WriteCoreDumpFunction" title='WriteCoreDumpFunction' data-type='int (*)(const void *, size_t, void *)' data-ref="WriteCoreDumpFunction">WriteCoreDumpFunction</a> <dfn class="local col7 decl" id="10307f" title='f' data-type='WriteCoreDumpFunction' data-ref="10307f">f</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col8 decl" id="10308cpu" title='cpu' data-type='CPUState *' data-ref="10308cpu">cpu</dfn>,</td></tr>
<tr><th id="1312">1312</th><td>                                 <em>void</em> *<dfn class="local col9 decl" id="10309opaque" title='opaque' data-type='void *' data-ref="10309opaque">opaque</dfn>);</td></tr>
<tr><th id="1313">1313</th><td><em>int</em> <dfn class="decl" id="x86_cpu_write_elf32_qemunote" title='x86_cpu_write_elf32_qemunote' data-ref="x86_cpu_write_elf32_qemunote">x86_cpu_write_elf32_qemunote</dfn>(<a class="typedef" href="../../include/qom/cpu.h.html#WriteCoreDumpFunction" title='WriteCoreDumpFunction' data-type='int (*)(const void *, size_t, void *)' data-ref="WriteCoreDumpFunction">WriteCoreDumpFunction</a> <dfn class="local col0 decl" id="10310f" title='f' data-type='WriteCoreDumpFunction' data-ref="10310f">f</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col1 decl" id="10311cpu" title='cpu' data-type='CPUState *' data-ref="10311cpu">cpu</dfn>,</td></tr>
<tr><th id="1314">1314</th><td>                                 <em>void</em> *<dfn class="local col2 decl" id="10312opaque" title='opaque' data-type='void *' data-ref="10312opaque">opaque</dfn>);</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><em>void</em> <dfn class="decl" id="x86_cpu_get_memory_mapping" title='x86_cpu_get_memory_mapping' data-ref="x86_cpu_get_memory_mapping">x86_cpu_get_memory_mapping</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col3 decl" id="10313cpu" title='cpu' data-type='CPUState *' data-ref="10313cpu">cpu</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#MemoryMappingList" title='MemoryMappingList' data-type='struct MemoryMappingList' data-ref="MemoryMappingList">MemoryMappingList</a> *<dfn class="local col4 decl" id="10314list" title='list' data-type='MemoryMappingList *' data-ref="10314list">list</dfn>,</td></tr>
<tr><th id="1317">1317</th><td>                                <a class="typedef" href="../../include/qemu/typedefs.h.html#Error" title='Error' data-type='struct Error' data-ref="Error">Error</a> **<dfn class="local col5 decl" id="10315errp" title='errp' data-type='Error **' data-ref="10315errp">errp</dfn>);</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td><em>void</em> <dfn class="decl" id="x86_cpu_dump_state" title='x86_cpu_dump_state' data-ref="x86_cpu_dump_state">x86_cpu_dump_state</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col6 decl" id="10316cs" title='cs' data-type='CPUState *' data-ref="10316cs">cs</dfn>, <a class="typedef" href="../../../include/stdio.h.html#FILE" title='FILE' data-type='struct _IO_FILE' data-ref="FILE">FILE</a> *<dfn class="local col7 decl" id="10317f" title='f' data-type='FILE *' data-ref="10317f">f</dfn>, <a class="typedef" href="../../include/qemu/fprintf-fn.h.html#fprintf_function" title='fprintf_function' data-type='int (*)(FILE *, const char *, ...)' data-ref="fprintf_function">fprintf_function</a> <dfn class="local col8 decl" id="10318cpu_fprintf" title='cpu_fprintf' data-type='fprintf_function' data-ref="10318cpu_fprintf">cpu_fprintf</dfn>,</td></tr>
<tr><th id="1320">1320</th><td>                        <em>int</em> <dfn class="local col9 decl" id="10319flags" title='flags' data-type='int' data-ref="10319flags">flags</dfn>);</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td><a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="decl" id="x86_cpu_get_phys_page_debug" title='x86_cpu_get_phys_page_debug' data-ref="x86_cpu_get_phys_page_debug">x86_cpu_get_phys_page_debug</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col0 decl" id="10320cpu" title='cpu' data-type='CPUState *' data-ref="10320cpu">cpu</dfn>, <a class="typedef" href="../../include/qom/cpu.h.html#vaddr" title='vaddr' data-type='uint64_t' data-ref="vaddr">vaddr</a> <dfn class="local col1 decl" id="10321addr" title='addr' data-type='vaddr' data-ref="10321addr">addr</dfn>);</td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><em>int</em> <dfn class="decl" id="x86_cpu_gdb_read_register" title='x86_cpu_gdb_read_register' data-ref="x86_cpu_gdb_read_register">x86_cpu_gdb_read_register</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col2 decl" id="10322cpu" title='cpu' data-type='CPUState *' data-ref="10322cpu">cpu</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col3 decl" id="10323buf" title='buf' data-type='uint8_t *' data-ref="10323buf">buf</dfn>, <em>int</em> <dfn class="local col4 decl" id="10324reg" title='reg' data-type='int' data-ref="10324reg">reg</dfn>);</td></tr>
<tr><th id="1325">1325</th><td><em>int</em> <dfn class="decl" id="x86_cpu_gdb_write_register" title='x86_cpu_gdb_write_register' data-ref="x86_cpu_gdb_write_register">x86_cpu_gdb_write_register</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col5 decl" id="10325cpu" title='cpu' data-type='CPUState *' data-ref="10325cpu">cpu</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> *<dfn class="local col6 decl" id="10326buf" title='buf' data-type='uint8_t *' data-ref="10326buf">buf</dfn>, <em>int</em> <dfn class="local col7 decl" id="10327reg" title='reg' data-type='int' data-ref="10327reg">reg</dfn>);</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td><em>void</em> <dfn class="decl" id="x86_cpu_exec_enter" title='x86_cpu_exec_enter' data-ref="x86_cpu_exec_enter">x86_cpu_exec_enter</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col8 decl" id="10328cpu" title='cpu' data-type='CPUState *' data-ref="10328cpu">cpu</dfn>);</td></tr>
<tr><th id="1328">1328</th><td><em>void</em> <dfn class="decl" id="x86_cpu_exec_exit" title='x86_cpu_exec_exit' data-ref="x86_cpu_exec_exit">x86_cpu_exec_exit</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col9 decl" id="10329cpu" title='cpu' data-type='CPUState *' data-ref="10329cpu">cpu</dfn>);</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td><a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="decl" id="cpu_x86_init" title='cpu_x86_init' data-ref="cpu_x86_init">cpu_x86_init</dfn>(<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="10330cpu_model" title='cpu_model' data-type='const char *' data-ref="10330cpu_model">cpu_model</dfn>);</td></tr>
<tr><th id="1331">1331</th><td><em>void</em> <dfn class="decl" id="x86_cpu_list" title='x86_cpu_list' data-ref="x86_cpu_list">x86_cpu_list</dfn>(<a class="typedef" href="../../../include/stdio.h.html#FILE" title='FILE' data-type='struct _IO_FILE' data-ref="FILE">FILE</a> *<dfn class="local col1 decl" id="10331f" title='f' data-type='FILE *' data-ref="10331f">f</dfn>, <a class="typedef" href="../../include/qemu/fprintf-fn.h.html#fprintf_function" title='fprintf_function' data-type='int (*)(FILE *, const char *, ...)' data-ref="fprintf_function">fprintf_function</a> <dfn class="local col2 decl" id="10332cpu_fprintf" title='cpu_fprintf' data-type='fprintf_function' data-ref="10332cpu_fprintf">cpu_fprintf</dfn>);</td></tr>
<tr><th id="1332">1332</th><td><em>int</em> <dfn class="decl" id="cpu_x86_support_mca_broadcast" title='cpu_x86_support_mca_broadcast' data-ref="cpu_x86_support_mca_broadcast">cpu_x86_support_mca_broadcast</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col3 decl" id="10333env" title='env' data-type='CPUX86State *' data-ref="10333env">env</dfn>);</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td><em>int</em> <dfn class="decl" id="cpu_get_pic_interrupt" title='cpu_get_pic_interrupt' data-ref="cpu_get_pic_interrupt">cpu_get_pic_interrupt</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="10334s" title='s' data-type='CPUX86State *' data-ref="10334s">s</dfn>);</td></tr>
<tr><th id="1335">1335</th><td><i>/* MSDOS compatibility mode FPU exception support */</i></td></tr>
<tr><th id="1336">1336</th><td><em>void</em> <dfn class="decl" id="cpu_set_ferr" title='cpu_set_ferr' data-ref="cpu_set_ferr">cpu_set_ferr</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col5 decl" id="10335s" title='s' data-type='CPUX86State *' data-ref="10335s">s</dfn>);</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><i>/* this function must always be used to load data in the segment</i></td></tr>
<tr><th id="1339">1339</th><td><i>   cache: it synchronizes the hflags with the segment cache values */</i></td></tr>
<tr><th id="1340">1340</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col6 decl" id="10336env" title='env' data-type='CPUX86State *' data-ref="10336env">env</dfn>,</td></tr>
<tr><th id="1341">1341</th><td>                                          <em>int</em> <dfn class="local col7 decl" id="10337seg_reg" title='seg_reg' data-type='int' data-ref="10337seg_reg">seg_reg</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="10338selector" title='selector' data-type='unsigned int' data-ref="10338selector">selector</dfn>,</td></tr>
<tr><th id="1342">1342</th><td>                                          <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col9 decl" id="10339base" title='base' data-type='target_ulong' data-ref="10339base">base</dfn>,</td></tr>
<tr><th id="1343">1343</th><td>                                          <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="10340limit" title='limit' data-type='unsigned int' data-ref="10340limit">limit</dfn>,</td></tr>
<tr><th id="1344">1344</th><td>                                          <em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="10341flags" title='flags' data-type='unsigned int' data-ref="10341flags">flags</dfn>)</td></tr>
<tr><th id="1345">1345</th><td>{</td></tr>
<tr><th id="1346">1346</th><td>    <a class="typedef" href="#SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</a> *<dfn class="local col2 decl" id="10342sc" title='sc' data-type='SegmentCache *' data-ref="10342sc">sc</dfn>;</td></tr>
<tr><th id="1347">1347</th><td>    <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="10343new_hflags" title='new_hflags' data-type='unsigned int' data-ref="10343new_hflags">new_hflags</dfn>;</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>    <a class="local col2 ref" href="#10342sc" title='sc' data-ref="10342sc">sc</a> = &amp;<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="local col7 ref" href="#10337seg_reg" title='seg_reg' data-ref="10337seg_reg">seg_reg</a>];</td></tr>
<tr><th id="1350">1350</th><td>    <a class="local col2 ref" href="#10342sc" title='sc' data-ref="10342sc">sc</a>-&gt;<a class="ref" href="#SegmentCache::selector" title='SegmentCache::selector' data-ref="SegmentCache::selector">selector</a> = <a class="local col8 ref" href="#10338selector" title='selector' data-ref="10338selector">selector</a>;</td></tr>
<tr><th id="1351">1351</th><td>    <a class="local col2 ref" href="#10342sc" title='sc' data-ref="10342sc">sc</a>-&gt;<a class="ref" href="#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a> = <a class="local col9 ref" href="#10339base" title='base' data-ref="10339base">base</a>;</td></tr>
<tr><th id="1352">1352</th><td>    <a class="local col2 ref" href="#10342sc" title='sc' data-ref="10342sc">sc</a>-&gt;<a class="ref" href="#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a> = <a class="local col0 ref" href="#10340limit" title='limit' data-ref="10340limit">limit</a>;</td></tr>
<tr><th id="1353">1353</th><td>    <a class="local col2 ref" href="#10342sc" title='sc' data-ref="10342sc">sc</a>-&gt;<a class="ref" href="#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> = <a class="local col1 ref" href="#10341flags" title='flags' data-ref="10341flags">flags</a>;</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>    <i>/* update the hidden flags */</i></td></tr>
<tr><th id="1356">1356</th><td>    {</td></tr>
<tr><th id="1357">1357</th><td>        <b>if</b> (<a class="local col7 ref" href="#10337seg_reg" title='seg_reg' data-ref="10337seg_reg">seg_reg</a> == <a class="macro" href="#78" title="1" data-ref="_M/R_CS">R_CS</a>) {</td></tr>
<tr><th id="1358">1358</th><td><u>#<span data-ppcond="1358">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1359">1359</th><td>            <b>if</b> ((<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#177" title="(1 &lt;&lt; 14)" data-ref="_M/HF_LMA_MASK">HF_LMA_MASK</a>) &amp;&amp; (<a class="local col1 ref" href="#10341flags" title='flags' data-ref="10341flags">flags</a> &amp; <a class="macro" href="#89" title="(1 &lt;&lt; 21)" data-ref="_M/DESC_L_MASK">DESC_L_MASK</a>)) {</td></tr>
<tr><th id="1360">1360</th><td>                <i>/* long mode */</i></td></tr>
<tr><th id="1361">1361</th><td>                <a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> |= <a class="macro" href="#168" title="(1 &lt;&lt; 4)" data-ref="_M/HF_CS32_MASK">HF_CS32_MASK</a> | <a class="macro" href="#169" title="(1 &lt;&lt; 5)" data-ref="_M/HF_SS32_MASK">HF_SS32_MASK</a> | <a class="macro" href="#178" title="(1 &lt;&lt; 15)" data-ref="_M/HF_CS64_MASK">HF_CS64_MASK</a>;</td></tr>
<tr><th id="1362">1362</th><td>                <a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp;= ~(<a class="macro" href="#170" title="(1 &lt;&lt; 6)" data-ref="_M/HF_ADDSEG_MASK">HF_ADDSEG_MASK</a>);</td></tr>
<tr><th id="1363">1363</th><td>            } <b>else</b></td></tr>
<tr><th id="1364">1364</th><td><u>#<span data-ppcond="1358">endif</span></u></td></tr>
<tr><th id="1365">1365</th><td>            {</td></tr>
<tr><th id="1366">1366</th><td>                <i>/* legacy / compatibility case */</i></td></tr>
<tr><th id="1367">1367</th><td>                <a class="local col3 ref" href="#10343new_hflags" title='new_hflags' data-ref="10343new_hflags">new_hflags</a> = (<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#78" title="1" data-ref="_M/R_CS">R_CS</a>].<a class="ref" href="#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> &amp; <a class="macro" href="#87" title="(1 &lt;&lt; 22)" data-ref="_M/DESC_B_MASK">DESC_B_MASK</a>)</td></tr>
<tr><th id="1368">1368</th><td>                    &gt;&gt; (<a class="macro" href="#86" title="22" data-ref="_M/DESC_B_SHIFT">DESC_B_SHIFT</a> - <a class="macro" href="#141" title="4" data-ref="_M/HF_CS32_SHIFT">HF_CS32_SHIFT</a>);</td></tr>
<tr><th id="1369">1369</th><td>                <a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> = (<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; ~(<a class="macro" href="#168" title="(1 &lt;&lt; 4)" data-ref="_M/HF_CS32_MASK">HF_CS32_MASK</a> | <a class="macro" href="#178" title="(1 &lt;&lt; 15)" data-ref="_M/HF_CS64_MASK">HF_CS64_MASK</a>)) |</td></tr>
<tr><th id="1370">1370</th><td>                    <a class="local col3 ref" href="#10343new_hflags" title='new_hflags' data-ref="10343new_hflags">new_hflags</a>;</td></tr>
<tr><th id="1371">1371</th><td>            }</td></tr>
<tr><th id="1372">1372</th><td>        }</td></tr>
<tr><th id="1373">1373</th><td>        <b>if</b> (<a class="local col7 ref" href="#10337seg_reg" title='seg_reg' data-ref="10337seg_reg">seg_reg</a> == <a class="macro" href="#79" title="2" data-ref="_M/R_SS">R_SS</a>) {</td></tr>
<tr><th id="1374">1374</th><td>            <em>int</em> <dfn class="local col4 decl" id="10344cpl" title='cpl' data-type='int' data-ref="10344cpl">cpl</dfn> = (<a class="local col1 ref" href="#10341flags" title='flags' data-ref="10341flags">flags</a> &gt;&gt; <a class="macro" href="#92" title="13" data-ref="_M/DESC_DPL_SHIFT">DESC_DPL_SHIFT</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="1375">1375</th><td><u>#<span data-ppcond="1375">if</span> <a class="macro" href="#166" title="(3 &lt;&lt; 0)" data-ref="_M/HF_CPL_MASK">HF_CPL_MASK</a> != 3</u></td></tr>
<tr><th id="1376">1376</th><td><u>#error HF_CPL_MASK is hardcoded</u></td></tr>
<tr><th id="1377">1377</th><td><u>#<span data-ppcond="1375">endif</span></u></td></tr>
<tr><th id="1378">1378</th><td>            <a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> = (<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; ~<a class="macro" href="#166" title="(3 &lt;&lt; 0)" data-ref="_M/HF_CPL_MASK">HF_CPL_MASK</a>) | <a class="local col4 ref" href="#10344cpl" title='cpl' data-ref="10344cpl">cpl</a>;</td></tr>
<tr><th id="1379">1379</th><td>        }</td></tr>
<tr><th id="1380">1380</th><td>        <a class="local col3 ref" href="#10343new_hflags" title='new_hflags' data-ref="10343new_hflags">new_hflags</a> = (<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#79" title="2" data-ref="_M/R_SS">R_SS</a>].<a class="ref" href="#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> &amp; <a class="macro" href="#87" title="(1 &lt;&lt; 22)" data-ref="_M/DESC_B_MASK">DESC_B_MASK</a>)</td></tr>
<tr><th id="1381">1381</th><td>            &gt;&gt; (<a class="macro" href="#86" title="22" data-ref="_M/DESC_B_SHIFT">DESC_B_SHIFT</a> - <a class="macro" href="#142" title="5" data-ref="_M/HF_SS32_SHIFT">HF_SS32_SHIFT</a>);</td></tr>
<tr><th id="1382">1382</th><td>        <b>if</b> (<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#178" title="(1 &lt;&lt; 15)" data-ref="_M/HF_CS64_MASK">HF_CS64_MASK</a>) {</td></tr>
<tr><th id="1383">1383</th><td>            <i>/* zero base assumed for DS, ES and SS in long mode */</i></td></tr>
<tr><th id="1384">1384</th><td>        } <b>else</b> <b>if</b> (!(<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::cr" title='CPUX86State::cr' data-ref="CPUX86State::cr">cr</a>[<var>0</var>] &amp; <a class="macro" href="#210" title="(1U &lt;&lt; 0)" data-ref="_M/CR0_PE_MASK">CR0_PE_MASK</a>) ||</td></tr>
<tr><th id="1385">1385</th><td>                   (<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</a> &amp; <a class="macro" href="#126" title="0x00020000" data-ref="_M/VM_MASK">VM_MASK</a>) ||</td></tr>
<tr><th id="1386">1386</th><td>                   !(<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#168" title="(1 &lt;&lt; 4)" data-ref="_M/HF_CS32_MASK">HF_CS32_MASK</a>)) {</td></tr>
<tr><th id="1387">1387</th><td>            <i>/* XXX: try to avoid this test. The problem comes from the</i></td></tr>
<tr><th id="1388">1388</th><td><i>               fact that is real mode or vm86 mode we only modify the</i></td></tr>
<tr><th id="1389">1389</th><td><i>               'base' and 'selector' fields of the segment cache to go</i></td></tr>
<tr><th id="1390">1390</th><td><i>               faster. A solution may be to force addseg to one in</i></td></tr>
<tr><th id="1391">1391</th><td><i>               translate-i386.c. */</i></td></tr>
<tr><th id="1392">1392</th><td>            <a class="local col3 ref" href="#10343new_hflags" title='new_hflags' data-ref="10343new_hflags">new_hflags</a> |= <a class="macro" href="#170" title="(1 &lt;&lt; 6)" data-ref="_M/HF_ADDSEG_MASK">HF_ADDSEG_MASK</a>;</td></tr>
<tr><th id="1393">1393</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1394">1394</th><td>            <a class="local col3 ref" href="#10343new_hflags" title='new_hflags' data-ref="10343new_hflags">new_hflags</a> |= ((<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#80" title="3" data-ref="_M/R_DS">R_DS</a>].<a class="ref" href="#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a> |</td></tr>
<tr><th id="1395">1395</th><td>                            <a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#77" title="0" data-ref="_M/R_ES">R_ES</a>].<a class="ref" href="#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a> |</td></tr>
<tr><th id="1396">1396</th><td>                            <a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#79" title="2" data-ref="_M/R_SS">R_SS</a>].<a class="ref" href="#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a>) != <var>0</var>) &lt;&lt;</td></tr>
<tr><th id="1397">1397</th><td>                <a class="macro" href="#144" title="6" data-ref="_M/HF_ADDSEG_SHIFT">HF_ADDSEG_SHIFT</a>;</td></tr>
<tr><th id="1398">1398</th><td>        }</td></tr>
<tr><th id="1399">1399</th><td>        <a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> = (<a class="local col6 ref" href="#10336env" title='env' data-ref="10336env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp;</td></tr>
<tr><th id="1400">1400</th><td>                       ~(<a class="macro" href="#169" title="(1 &lt;&lt; 5)" data-ref="_M/HF_SS32_MASK">HF_SS32_MASK</a> | <a class="macro" href="#170" title="(1 &lt;&lt; 6)" data-ref="_M/HF_ADDSEG_MASK">HF_ADDSEG_MASK</a>)) | <a class="local col3 ref" href="#10343new_hflags" title='new_hflags' data-ref="10343new_hflags">new_hflags</a>;</td></tr>
<tr><th id="1401">1401</th><td>    }</td></tr>
<tr><th id="1402">1402</th><td>}</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="cpu_x86_load_seg_cache_sipi" title='cpu_x86_load_seg_cache_sipi' data-ref="cpu_x86_load_seg_cache_sipi">cpu_x86_load_seg_cache_sipi</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col5 decl" id="10345cpu" title='cpu' data-type='X86CPU *' data-ref="10345cpu">cpu</dfn>,</td></tr>
<tr><th id="1405">1405</th><td>                                               <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="10346sipi_vector" title='sipi_vector' data-type='uint8_t' data-ref="10346sipi_vector">sipi_vector</dfn>)</td></tr>
<tr><th id="1406">1406</th><td>{</td></tr>
<tr><th id="1407">1407</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col7 decl" id="10347cs" title='cs' data-type='CPUState *' data-ref="10347cs">cs</dfn> = <a class="macro" href="../../include/qom/cpu.h.html#59" title="((CPUState *)(cpu))" data-ref="_M/CPU">CPU</a>(<a class="local col5 ref" href="#10345cpu" title='cpu' data-ref="10345cpu">cpu</a>);</td></tr>
<tr><th id="1408">1408</th><td>    <a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col8 decl" id="10348env" title='env' data-type='CPUX86State *' data-ref="10348env">env</dfn> = &amp;<a class="local col5 ref" href="#10345cpu" title='cpu' data-ref="10345cpu">cpu</a>-&gt;<a class="ref" href="#X86CPU::env" title='X86CPU::env' data-ref="X86CPU::env">env</a>;</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>    <a class="local col8 ref" href="#10348env" title='env' data-ref="10348env">env</a>-&gt;<a class="ref" href="#CPUX86State::eip" title='CPUX86State::eip' data-ref="CPUX86State::eip">eip</a> = <var>0</var>;</td></tr>
<tr><th id="1411">1411</th><td>    <a class="ref" href="#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col8 ref" href="#10348env" title='env' data-ref="10348env">env</a>, <a class="macro" href="#78" title="1" data-ref="_M/R_CS">R_CS</a>, <a class="local col6 ref" href="#10346sipi_vector" title='sipi_vector' data-ref="10346sipi_vector">sipi_vector</a> &lt;&lt; <var>8</var>,</td></tr>
<tr><th id="1412">1412</th><td>                           <a class="local col6 ref" href="#10346sipi_vector" title='sipi_vector' data-ref="10346sipi_vector">sipi_vector</a> &lt;&lt; <var>12</var>,</td></tr>
<tr><th id="1413">1413</th><td>                           <a class="local col8 ref" href="#10348env" title='env' data-ref="10348env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#78" title="1" data-ref="_M/R_CS">R_CS</a>].<a class="ref" href="#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a>,</td></tr>
<tr><th id="1414">1414</th><td>                           <a class="local col8 ref" href="#10348env" title='env' data-ref="10348env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#78" title="1" data-ref="_M/R_CS">R_CS</a>].<a class="ref" href="#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a>);</td></tr>
<tr><th id="1415">1415</th><td>    <a class="local col7 ref" href="#10347cs" title='cs' data-ref="10347cs">cs</a>-&gt;<a class="ref" href="../../include/qom/cpu.h.html#CPUState::halted" title='CPUState::halted' data-ref="CPUState::halted">halted</a> = <var>0</var>;</td></tr>
<tr><th id="1416">1416</th><td>}</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td><em>int</em> <dfn class="decl" id="cpu_x86_get_descr_debug" title='cpu_x86_get_descr_debug' data-ref="cpu_x86_get_descr_debug">cpu_x86_get_descr_debug</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col9 decl" id="10349env" title='env' data-type='CPUX86State *' data-ref="10349env">env</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="10350selector" title='selector' data-type='unsigned int' data-ref="10350selector">selector</dfn>,</td></tr>
<tr><th id="1419">1419</th><td>                            <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> *<dfn class="local col1 decl" id="10351base" title='base' data-type='target_ulong *' data-ref="10351base">base</dfn>, <em>unsigned</em> <em>int</em> *<dfn class="local col2 decl" id="10352limit" title='limit' data-type='unsigned int *' data-ref="10352limit">limit</dfn>,</td></tr>
<tr><th id="1420">1420</th><td>                            <em>unsigned</em> <em>int</em> *<dfn class="local col3 decl" id="10353flags" title='flags' data-type='unsigned int *' data-ref="10353flags">flags</dfn>);</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><i>/* op_helper.c */</i></td></tr>
<tr><th id="1423">1423</th><td><i>/* used for debug or cpu save/restore */</i></td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td><i>/* cpu-exec.c */</i></td></tr>
<tr><th id="1426">1426</th><td><i>/* the following helpers are only usable in user mode simulation as</i></td></tr>
<tr><th id="1427">1427</th><td><i>   they can trigger unexpected exceptions */</i></td></tr>
<tr><th id="1428">1428</th><td><em>void</em> <dfn class="decl" id="cpu_x86_load_seg" title='cpu_x86_load_seg' data-ref="cpu_x86_load_seg">cpu_x86_load_seg</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="10354s" title='s' data-type='CPUX86State *' data-ref="10354s">s</dfn>, <em>int</em> <dfn class="local col5 decl" id="10355seg_reg" title='seg_reg' data-type='int' data-ref="10355seg_reg">seg_reg</dfn>, <em>int</em> <dfn class="local col6 decl" id="10356selector" title='selector' data-type='int' data-ref="10356selector">selector</dfn>);</td></tr>
<tr><th id="1429">1429</th><td><em>void</em> <dfn class="decl" id="cpu_x86_fsave" title='cpu_x86_fsave' data-ref="cpu_x86_fsave">cpu_x86_fsave</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="10357s" title='s' data-type='CPUX86State *' data-ref="10357s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col8 decl" id="10358ptr" title='ptr' data-type='target_ulong' data-ref="10358ptr">ptr</dfn>, <em>int</em> <dfn class="local col9 decl" id="10359data32" title='data32' data-type='int' data-ref="10359data32">data32</dfn>);</td></tr>
<tr><th id="1430">1430</th><td><em>void</em> <dfn class="decl" id="cpu_x86_frstor" title='cpu_x86_frstor' data-ref="cpu_x86_frstor">cpu_x86_frstor</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="10360s" title='s' data-type='CPUX86State *' data-ref="10360s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col1 decl" id="10361ptr" title='ptr' data-type='target_ulong' data-ref="10361ptr">ptr</dfn>, <em>int</em> <dfn class="local col2 decl" id="10362data32" title='data32' data-type='int' data-ref="10362data32">data32</dfn>);</td></tr>
<tr><th id="1431">1431</th><td><em>void</em> <dfn class="decl" id="cpu_x86_fxsave" title='cpu_x86_fxsave' data-ref="cpu_x86_fxsave">cpu_x86_fxsave</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col3 decl" id="10363s" title='s' data-type='CPUX86State *' data-ref="10363s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col4 decl" id="10364ptr" title='ptr' data-type='target_ulong' data-ref="10364ptr">ptr</dfn>);</td></tr>
<tr><th id="1432">1432</th><td><em>void</em> <dfn class="decl" id="cpu_x86_fxrstor" title='cpu_x86_fxrstor' data-ref="cpu_x86_fxrstor">cpu_x86_fxrstor</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col5 decl" id="10365s" title='s' data-type='CPUX86State *' data-ref="10365s">s</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col6 decl" id="10366ptr" title='ptr' data-type='target_ulong' data-ref="10366ptr">ptr</dfn>);</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td><i>/* you can call this signal handler from your SIGBUS and SIGSEGV</i></td></tr>
<tr><th id="1435">1435</th><td><i>   signal handlers to inform the virtual CPU of exceptions. non zero</i></td></tr>
<tr><th id="1436">1436</th><td><i>   is returned if the signal was handled by the virtual CPU.  */</i></td></tr>
<tr><th id="1437">1437</th><td><em>int</em> <dfn class="decl" id="cpu_x86_signal_handler" title='cpu_x86_signal_handler' data-ref="cpu_x86_signal_handler">cpu_x86_signal_handler</dfn>(<em>int</em> <dfn class="local col7 decl" id="10367host_signum" title='host_signum' data-type='int' data-ref="10367host_signum">host_signum</dfn>, <em>void</em> *<dfn class="local col8 decl" id="10368pinfo" title='pinfo' data-type='void *' data-ref="10368pinfo">pinfo</dfn>,</td></tr>
<tr><th id="1438">1438</th><td>                           <em>void</em> *<dfn class="local col9 decl" id="10369puc" title='puc' data-type='void *' data-ref="10369puc">puc</dfn>);</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td><i>/* cpu.c */</i></td></tr>
<tr><th id="1441">1441</th><td><em>void</em> <dfn class="decl" id="cpu_x86_cpuid" title='cpu_x86_cpuid' data-ref="cpu_x86_cpuid">cpu_x86_cpuid</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="10370env" title='env' data-type='CPUX86State *' data-ref="10370env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="10371index" title='index' data-type='uint32_t' data-ref="10371index">index</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="10372count" title='count' data-type='uint32_t' data-ref="10372count">count</dfn>,</td></tr>
<tr><th id="1442">1442</th><td>                   <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="10373eax" title='eax' data-type='uint32_t *' data-ref="10373eax">eax</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="10374ebx" title='ebx' data-type='uint32_t *' data-ref="10374ebx">ebx</dfn>,</td></tr>
<tr><th id="1443">1443</th><td>                   <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="10375ecx" title='ecx' data-type='uint32_t *' data-ref="10375ecx">ecx</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col6 decl" id="10376edx" title='edx' data-type='uint32_t *' data-ref="10376edx">edx</dfn>);</td></tr>
<tr><th id="1444">1444</th><td><em>void</em> <dfn class="decl" id="cpu_clear_apic_feature" title='cpu_clear_apic_feature' data-ref="cpu_clear_apic_feature">cpu_clear_apic_feature</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="10377env" title='env' data-type='CPUX86State *' data-ref="10377env">env</dfn>);</td></tr>
<tr><th id="1445">1445</th><td><em>void</em> <dfn class="decl" id="host_cpuid" title='host_cpuid' data-ref="host_cpuid">host_cpuid</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="10378function" title='function' data-type='uint32_t' data-ref="10378function">function</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="10379count" title='count' data-type='uint32_t' data-ref="10379count">count</dfn>,</td></tr>
<tr><th id="1446">1446</th><td>                <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col0 decl" id="10380eax" title='eax' data-type='uint32_t *' data-ref="10380eax">eax</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col1 decl" id="10381ebx" title='ebx' data-type='uint32_t *' data-ref="10381ebx">ebx</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col2 decl" id="10382ecx" title='ecx' data-type='uint32_t *' data-ref="10382ecx">ecx</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="10383edx" title='edx' data-type='uint32_t *' data-ref="10383edx">edx</dfn>);</td></tr>
<tr><th id="1447">1447</th><td><em>void</em> <dfn class="decl" id="host_vendor_fms" title='host_vendor_fms' data-ref="host_vendor_fms">host_vendor_fms</dfn>(<em>char</em> *<dfn class="local col4 decl" id="10384vendor" title='vendor' data-type='char *' data-ref="10384vendor">vendor</dfn>, <em>int</em> *<dfn class="local col5 decl" id="10385family" title='family' data-type='int *' data-ref="10385family">family</dfn>, <em>int</em> *<dfn class="local col6 decl" id="10386model" title='model' data-type='int *' data-ref="10386model">model</dfn>, <em>int</em> *<dfn class="local col7 decl" id="10387stepping" title='stepping' data-type='int *' data-ref="10387stepping">stepping</dfn>);</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td><i>/* helper.c */</i></td></tr>
<tr><th id="1450">1450</th><td><em>int</em> <dfn class="decl" id="x86_cpu_handle_mmu_fault" title='x86_cpu_handle_mmu_fault' data-ref="x86_cpu_handle_mmu_fault">x86_cpu_handle_mmu_fault</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col8 decl" id="10388cpu" title='cpu' data-type='CPUState *' data-ref="10388cpu">cpu</dfn>, <a class="typedef" href="../../include/qom/cpu.h.html#vaddr" title='vaddr' data-type='uint64_t' data-ref="vaddr">vaddr</a> <dfn class="local col9 decl" id="10389addr" title='addr' data-type='vaddr' data-ref="10389addr">addr</dfn>,</td></tr>
<tr><th id="1451">1451</th><td>                             <em>int</em> <dfn class="local col0 decl" id="10390is_write" title='is_write' data-type='int' data-ref="10390is_write">is_write</dfn>, <em>int</em> <dfn class="local col1 decl" id="10391mmu_idx" title='mmu_idx' data-type='int' data-ref="10391mmu_idx">mmu_idx</dfn>);</td></tr>
<tr><th id="1452">1452</th><td><em>void</em> <dfn class="decl" id="x86_cpu_set_a20" title='x86_cpu_set_a20' data-ref="x86_cpu_set_a20">x86_cpu_set_a20</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col2 decl" id="10392cpu" title='cpu' data-type='X86CPU *' data-ref="10392cpu">cpu</dfn>, <em>int</em> <dfn class="local col3 decl" id="10393a20_state" title='a20_state' data-type='int' data-ref="10393a20_state">a20_state</dfn>);</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td><u>#<span data-ppcond="1454">ifndef</span> <span class="macro" data-ref="_M/CONFIG_USER_ONLY">CONFIG_USER_ONLY</span></u></td></tr>
<tr><th id="1455">1455</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="decl def" id="x86_asidx_from_attrs" title='x86_asidx_from_attrs' data-ref="x86_asidx_from_attrs">x86_asidx_from_attrs</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col4 decl" id="10394cs" title='cs' data-type='CPUState *' data-ref="10394cs">cs</dfn>, <a class="typedef" href="../../include/exec/memattrs.h.html#MemTxAttrs" title='MemTxAttrs' data-type='struct MemTxAttrs' data-ref="MemTxAttrs">MemTxAttrs</a> <dfn class="local col5 decl" id="10395attrs" title='attrs' data-type='MemTxAttrs' data-ref="10395attrs">attrs</dfn>)</td></tr>
<tr><th id="1456">1456</th><td>{</td></tr>
<tr><th id="1457">1457</th><td>    <b>return</b> !!<a class="local col5 ref" href="#10395attrs" title='attrs' data-ref="10395attrs">attrs</a>.<a class="ref" href="../../include/exec/memattrs.h.html#MemTxAttrs::secure" title='MemTxAttrs::secure' data-ref="MemTxAttrs::secure">secure</a>;</td></tr>
<tr><th id="1458">1458</th><td>}</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../include/qemu/typedefs.h.html#AddressSpace" title='AddressSpace' data-type='struct AddressSpace' data-ref="AddressSpace">AddressSpace</a> *<dfn class="decl def" id="cpu_addressspace" title='cpu_addressspace' data-ref="cpu_addressspace">cpu_addressspace</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col6 decl" id="10396cs" title='cs' data-type='CPUState *' data-ref="10396cs">cs</dfn>, <a class="typedef" href="../../include/exec/memattrs.h.html#MemTxAttrs" title='MemTxAttrs' data-type='struct MemTxAttrs' data-ref="MemTxAttrs">MemTxAttrs</a> <dfn class="local col7 decl" id="10397attrs" title='attrs' data-type='MemTxAttrs' data-ref="10397attrs">attrs</dfn>)</td></tr>
<tr><th id="1461">1461</th><td>{</td></tr>
<tr><th id="1462">1462</th><td>    <b>return</b> <a class="ref" href="../../include/qom/cpu.h.html#cpu_get_address_space" title='cpu_get_address_space' data-ref="cpu_get_address_space">cpu_get_address_space</a>(<a class="local col6 ref" href="#10396cs" title='cs' data-ref="10396cs">cs</a>, <a class="ref" href="../../include/qom/cpu.h.html#cpu_asidx_from_attrs" title='cpu_asidx_from_attrs' data-ref="cpu_asidx_from_attrs">cpu_asidx_from_attrs</a>(<a class="local col6 ref" href="#10396cs" title='cs' data-ref="10396cs">cs</a>, <a class="local col7 ref" href="#10397attrs" title='attrs' data-ref="10397attrs">attrs</a>));</td></tr>
<tr><th id="1463">1463</th><td>}</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td><a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="x86_ldub_phys" title='x86_ldub_phys' data-ref="x86_ldub_phys">x86_ldub_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col8 decl" id="10398cs" title='cs' data-type='CPUState *' data-ref="10398cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col9 decl" id="10399addr" title='addr' data-type='hwaddr' data-ref="10399addr">addr</dfn>);</td></tr>
<tr><th id="1466">1466</th><td><a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="x86_lduw_phys" title='x86_lduw_phys' data-ref="x86_lduw_phys">x86_lduw_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col0 decl" id="10400cs" title='cs' data-type='CPUState *' data-ref="10400cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col1 decl" id="10401addr" title='addr' data-type='hwaddr' data-ref="10401addr">addr</dfn>);</td></tr>
<tr><th id="1467">1467</th><td><a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col2 decl" id="10402cs" title='cs' data-type='CPUState *' data-ref="10402cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col3 decl" id="10403addr" title='addr' data-type='hwaddr' data-ref="10403addr">addr</dfn>);</td></tr>
<tr><th id="1468">1468</th><td><a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col4 decl" id="10404cs" title='cs' data-type='CPUState *' data-ref="10404cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col5 decl" id="10405addr" title='addr' data-type='hwaddr' data-ref="10405addr">addr</dfn>);</td></tr>
<tr><th id="1469">1469</th><td><em>void</em> <dfn class="decl" id="x86_stb_phys" title='x86_stb_phys' data-ref="x86_stb_phys">x86_stb_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col6 decl" id="10406cs" title='cs' data-type='CPUState *' data-ref="10406cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col7 decl" id="10407addr" title='addr' data-type='hwaddr' data-ref="10407addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="10408val" title='val' data-type='uint8_t' data-ref="10408val">val</dfn>);</td></tr>
<tr><th id="1470">1470</th><td><em>void</em> <dfn class="decl" id="x86_stl_phys_notdirty" title='x86_stl_phys_notdirty' data-ref="x86_stl_phys_notdirty">x86_stl_phys_notdirty</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col9 decl" id="10409cs" title='cs' data-type='CPUState *' data-ref="10409cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="10410addr" title='addr' data-type='hwaddr' data-ref="10410addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="10411val" title='val' data-type='uint32_t' data-ref="10411val">val</dfn>);</td></tr>
<tr><th id="1471">1471</th><td><em>void</em> <dfn class="decl" id="x86_stw_phys" title='x86_stw_phys' data-ref="x86_stw_phys">x86_stw_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col2 decl" id="10412cs" title='cs' data-type='CPUState *' data-ref="10412cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col3 decl" id="10413addr" title='addr' data-type='hwaddr' data-ref="10413addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="10414val" title='val' data-type='uint32_t' data-ref="10414val">val</dfn>);</td></tr>
<tr><th id="1472">1472</th><td><em>void</em> <dfn class="decl" id="x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col5 decl" id="10415cs" title='cs' data-type='CPUState *' data-ref="10415cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col6 decl" id="10416addr" title='addr' data-type='hwaddr' data-ref="10416addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="10417val" title='val' data-type='uint32_t' data-ref="10417val">val</dfn>);</td></tr>
<tr><th id="1473">1473</th><td><em>void</em> <dfn class="decl" id="x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col8 decl" id="10418cs" title='cs' data-type='CPUState *' data-ref="10418cs">cs</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col9 decl" id="10419addr" title='addr' data-type='hwaddr' data-ref="10419addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="10420val" title='val' data-type='uint64_t' data-ref="10420val">val</dfn>);</td></tr>
<tr><th id="1474">1474</th><td><u>#<span data-ppcond="1454">endif</span></u></td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td><em>void</em> <dfn class="decl" id="breakpoint_handler" title='breakpoint_handler' data-ref="breakpoint_handler">breakpoint_handler</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col1 decl" id="10421cs" title='cs' data-type='CPUState *' data-ref="10421cs">cs</dfn>);</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><i>/* will be suppressed */</i></td></tr>
<tr><th id="1479">1479</th><td><em>void</em> <dfn class="decl" id="cpu_x86_update_cr0" title='cpu_x86_update_cr0' data-ref="cpu_x86_update_cr0">cpu_x86_update_cr0</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col2 decl" id="10422env" title='env' data-type='CPUX86State *' data-ref="10422env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="10423new_cr0" title='new_cr0' data-type='uint32_t' data-ref="10423new_cr0">new_cr0</dfn>);</td></tr>
<tr><th id="1480">1480</th><td><em>void</em> <dfn class="decl" id="cpu_x86_update_cr3" title='cpu_x86_update_cr3' data-ref="cpu_x86_update_cr3">cpu_x86_update_cr3</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="10424env" title='env' data-type='CPUX86State *' data-ref="10424env">env</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col5 decl" id="10425new_cr3" title='new_cr3' data-type='target_ulong' data-ref="10425new_cr3">new_cr3</dfn>);</td></tr>
<tr><th id="1481">1481</th><td><em>void</em> <dfn class="decl" id="cpu_x86_update_cr4" title='cpu_x86_update_cr4' data-ref="cpu_x86_update_cr4">cpu_x86_update_cr4</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col6 decl" id="10426env" title='env' data-type='CPUX86State *' data-ref="10426env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="10427new_cr4" title='new_cr4' data-type='uint32_t' data-ref="10427new_cr4">new_cr4</dfn>);</td></tr>
<tr><th id="1482">1482</th><td><em>void</em> <dfn class="decl" id="cpu_x86_update_dr7" title='cpu_x86_update_dr7' data-ref="cpu_x86_update_dr7">cpu_x86_update_dr7</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col8 decl" id="10428env" title='env' data-type='CPUX86State *' data-ref="10428env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="10429new_dr7" title='new_dr7' data-type='uint32_t' data-ref="10429new_dr7">new_dr7</dfn>);</td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><i>/* hw/pc.c */</i></td></tr>
<tr><th id="1485">1485</th><td><a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="cpu_get_tsc" title='cpu_get_tsc' data-ref="cpu_get_tsc">cpu_get_tsc</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="10430env" title='env' data-type='CPUX86State *' data-ref="10430env">env</dfn>);</td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/TARGET_PAGE_BITS" data-ref="_M/TARGET_PAGE_BITS">TARGET_PAGE_BITS</dfn> 12</u></td></tr>
<tr><th id="1488">1488</th><td></td></tr>
<tr><th id="1489">1489</th><td><u>#<span data-ppcond="1489">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/TARGET_PHYS_ADDR_SPACE_BITS" data-ref="_M/TARGET_PHYS_ADDR_SPACE_BITS">TARGET_PHYS_ADDR_SPACE_BITS</dfn> 52</u></td></tr>
<tr><th id="1491">1491</th><td><i>/* ??? This is really 48 bits, sign-extended, but the only thing</i></td></tr>
<tr><th id="1492">1492</th><td><i>   accessible to userland with bit 48 set is the VSYSCALL, and that</i></td></tr>
<tr><th id="1493">1493</th><td><i>   is handled via other mechanisms.  */</i></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/TARGET_VIRT_ADDR_SPACE_BITS" data-ref="_M/TARGET_VIRT_ADDR_SPACE_BITS">TARGET_VIRT_ADDR_SPACE_BITS</dfn> 47</u></td></tr>
<tr><th id="1495">1495</th><td><u>#<span data-ppcond="1489">else</span></u></td></tr>
<tr><th id="1496">1496</th><td><u>#define TARGET_PHYS_ADDR_SPACE_BITS 36</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define TARGET_VIRT_ADDR_SPACE_BITS 32</u></td></tr>
<tr><th id="1498">1498</th><td><u>#<span data-ppcond="1489">endif</span></u></td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td><i>/* XXX: This value should match the one returned by CPUID</i></td></tr>
<tr><th id="1501">1501</th><td><i> * and in exec.c */</i></td></tr>
<tr><th id="1502">1502</th><td><u># <span data-ppcond="1502">if</span> defined(<a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a>)</u></td></tr>
<tr><th id="1503">1503</th><td><u># define <dfn class="macro" id="_M/TCG_PHYS_ADDR_BITS" data-ref="_M/TCG_PHYS_ADDR_BITS">TCG_PHYS_ADDR_BITS</dfn> 40</u></td></tr>
<tr><th id="1504">1504</th><td><u># <span data-ppcond="1502">else</span></u></td></tr>
<tr><th id="1505">1505</th><td><u># define TCG_PHYS_ADDR_BITS 36</u></td></tr>
<tr><th id="1506">1506</th><td><u># <span data-ppcond="1502">endif</span></u></td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/PHYS_ADDR_MASK" data-ref="_M/PHYS_ADDR_MASK">PHYS_ADDR_MASK</dfn> MAKE_64BIT_MASK(0, TCG_PHYS_ADDR_BITS)</u></td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/cpu_init" data-ref="_M/cpu_init">cpu_init</dfn>(cpu_model) CPU(cpu_x86_init(cpu_model))</u></td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/cpu_signal_handler" data-ref="_M/cpu_signal_handler">cpu_signal_handler</dfn> cpu_x86_signal_handler</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/cpu_list" data-ref="_M/cpu_list">cpu_list</dfn> x86_cpu_list</u></td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td><i>/* MMU modes definitions */</i></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/MMU_MODE0_SUFFIX" data-ref="_M/MMU_MODE0_SUFFIX">MMU_MODE0_SUFFIX</dfn> _ksmap</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/MMU_MODE1_SUFFIX" data-ref="_M/MMU_MODE1_SUFFIX">MMU_MODE1_SUFFIX</dfn> _user</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/MMU_MODE2_SUFFIX" data-ref="_M/MMU_MODE2_SUFFIX">MMU_MODE2_SUFFIX</dfn> _knosmap /* SMAP disabled or CPL&lt;3 &amp;&amp; AC=1 */</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/MMU_KSMAP_IDX" data-ref="_M/MMU_KSMAP_IDX">MMU_KSMAP_IDX</dfn>   0</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/MMU_USER_IDX" data-ref="_M/MMU_USER_IDX">MMU_USER_IDX</dfn>    1</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/MMU_KNOSMAP_IDX" data-ref="_M/MMU_KNOSMAP_IDX">MMU_KNOSMAP_IDX</dfn> 2</u></td></tr>
<tr><th id="1522">1522</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="decl def" id="cpu_mmu_index" title='cpu_mmu_index' data-ref="cpu_mmu_index">cpu_mmu_index</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col1 decl" id="10431env" title='env' data-type='CPUX86State *' data-ref="10431env">env</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col2 decl" id="10432ifetch" title='ifetch' data-type='_Bool' data-ref="10432ifetch">ifetch</dfn>)</td></tr>
<tr><th id="1523">1523</th><td>{</td></tr>
<tr><th id="1524">1524</th><td>    <b>return</b> (<a class="local col1 ref" href="#10431env" title='env' data-ref="10431env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#166" title="(3 &lt;&lt; 0)" data-ref="_M/HF_CPL_MASK">HF_CPL_MASK</a>) == <var>3</var> ? <a class="macro" href="#1520" title="1" data-ref="_M/MMU_USER_IDX">MMU_USER_IDX</a> :</td></tr>
<tr><th id="1525">1525</th><td>        (!(<a class="local col1 ref" href="#10431env" title='env' data-ref="10431env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#186" title="(1 &lt;&lt; 23)" data-ref="_M/HF_SMAP_MASK">HF_SMAP_MASK</a>) || (<a class="local col1 ref" href="#10431env" title='env' data-ref="10431env">env</a>-&gt;<a class="ref" href="#CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</a> &amp; <a class="macro" href="#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a>))</td></tr>
<tr><th id="1526">1526</th><td>        ? <a class="macro" href="#1521" title="2" data-ref="_M/MMU_KNOSMAP_IDX">MMU_KNOSMAP_IDX</a> : <a class="macro" href="#1519" title="0" data-ref="_M/MMU_KSMAP_IDX">MMU_KSMAP_IDX</a>;</td></tr>
<tr><th id="1527">1527</th><td>}</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td><em>static</em> <b>inline</b> <em>int</em> <dfn class="decl def" id="cpu_mmu_index_kernel" title='cpu_mmu_index_kernel' data-ref="cpu_mmu_index_kernel">cpu_mmu_index_kernel</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col3 decl" id="10433env" title='env' data-type='CPUX86State *' data-ref="10433env">env</dfn>)</td></tr>
<tr><th id="1530">1530</th><td>{</td></tr>
<tr><th id="1531">1531</th><td>    <b>return</b> !(<a class="local col3 ref" href="#10433env" title='env' data-ref="10433env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#186" title="(1 &lt;&lt; 23)" data-ref="_M/HF_SMAP_MASK">HF_SMAP_MASK</a>) ? <a class="macro" href="#1521" title="2" data-ref="_M/MMU_KNOSMAP_IDX">MMU_KNOSMAP_IDX</a> :</td></tr>
<tr><th id="1532">1532</th><td>        ((<a class="local col3 ref" href="#10433env" title='env' data-ref="10433env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#166" title="(3 &lt;&lt; 0)" data-ref="_M/HF_CPL_MASK">HF_CPL_MASK</a>) &lt; <var>3</var> &amp;&amp; (<a class="local col3 ref" href="#10433env" title='env' data-ref="10433env">env</a>-&gt;<a class="ref" href="#CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</a> &amp; <a class="macro" href="#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a>))</td></tr>
<tr><th id="1533">1533</th><td>        ? <a class="macro" href="#1521" title="2" data-ref="_M/MMU_KNOSMAP_IDX">MMU_KNOSMAP_IDX</a> : <a class="macro" href="#1519" title="0" data-ref="_M/MMU_KSMAP_IDX">MMU_KSMAP_IDX</a>;</td></tr>
<tr><th id="1534">1534</th><td>}</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/CC_DST" data-ref="_M/CC_DST">CC_DST</dfn>  (env-&gt;cc_dst)</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/CC_SRC" data-ref="_M/CC_SRC">CC_SRC</dfn>  (<a class="local col9 ref" href="#10609env" title='env' data-ref="10609env">env</a>-&gt;<a class="ref" href="#CPUX86State::cc_src" title='CPUX86State::cc_src' data-ref="CPUX86State::cc_src">cc_src</a>)</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/CC_SRC2" data-ref="_M/CC_SRC2">CC_SRC2</dfn> (env-&gt;cc_src2)</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/CC_OP" data-ref="_M/CC_OP">CC_OP</dfn>   (<a class="local col7 ref" href="#10607env" title='env' data-ref="10607env"><a class="local col9 ref" href="#10609env" title='env' data-ref="10609env">env</a></a>-&gt;<a class="ref" href="#CPUX86State::cc_op" title='CPUX86State::cc_op' data-ref="CPUX86State::cc_op">cc_op</a>)</u></td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td><i>/* n must be a constant to be efficient */</i></td></tr>
<tr><th id="1542">1542</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_long" title='target_long' data-type='int64_t' data-ref="target_long">target_long</a> <dfn class="decl def" id="lshift" title='lshift' data-ref="lshift">lshift</dfn>(<a class="typedef" href="../../include/exec/cpu-defs.h.html#target_long" title='target_long' data-type='int64_t' data-ref="target_long">target_long</a> <dfn class="local col4 decl" id="10434x" title='x' data-type='target_long' data-ref="10434x">x</dfn>, <em>int</em> <dfn class="local col5 decl" id="10435n" title='n' data-type='int' data-ref="10435n">n</dfn>)</td></tr>
<tr><th id="1543">1543</th><td>{</td></tr>
<tr><th id="1544">1544</th><td>    <b>if</b> (<a class="local col5 ref" href="#10435n" title='n' data-ref="10435n">n</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1545">1545</th><td>        <b>return</b> <a class="local col4 ref" href="#10434x" title='x' data-ref="10434x">x</a> &lt;&lt; <a class="local col5 ref" href="#10435n" title='n' data-ref="10435n">n</a>;</td></tr>
<tr><th id="1546">1546</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1547">1547</th><td>        <b>return</b> <a class="local col4 ref" href="#10434x" title='x' data-ref="10434x">x</a> &gt;&gt; (-<a class="local col5 ref" href="#10435n" title='n' data-ref="10435n">n</a>);</td></tr>
<tr><th id="1548">1548</th><td>    }</td></tr>
<tr><th id="1549">1549</th><td>}</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td><i>/* float macros */</i></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/FT0" data-ref="_M/FT0">FT0</dfn>    (env-&gt;ft0)</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/ST0" data-ref="_M/ST0">ST0</dfn>    (env-&gt;fpregs[env-&gt;fpstt].d)</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/ST" data-ref="_M/ST">ST</dfn>(n)  (env-&gt;fpregs[(env-&gt;fpstt + (n)) &amp; 7].d)</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/ST1" data-ref="_M/ST1">ST1</dfn>    ST(1)</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><i>/* translate.c */</i></td></tr>
<tr><th id="1558">1558</th><td><em>void</em> <dfn class="decl" id="tcg_x86_init" title='tcg_x86_init' data-ref="tcg_x86_init">tcg_x86_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td><u>#include <a href="../../include/exec/cpu-all.h.html">"exec/cpu-all.h"</a></u></td></tr>
<tr><th id="1561">1561</th><td><u>#include <a href="svm.h.html">"svm.h"</a></u></td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td><u>#<span data-ppcond="1563">if</span> !defined(<span class="macro" data-ref="_M/CONFIG_USER_ONLY">CONFIG_USER_ONLY</span>)</u></td></tr>
<tr><th id="1564">1564</th><td><u>#include <a href="../../include/hw/i386/apic.h.html">"hw/i386/apic.h"</a></u></td></tr>
<tr><th id="1565">1565</th><td><u>#<span data-ppcond="1563">endif</span></u></td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="cpu_get_tb_cpu_state" title='cpu_get_tb_cpu_state' data-ref="cpu_get_tb_cpu_state">cpu_get_tb_cpu_state</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="10574env" title='env' data-type='CPUX86State *' data-ref="10574env">env</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> *<dfn class="local col5 decl" id="10575pc" title='pc' data-type='target_ulong *' data-ref="10575pc">pc</dfn>,</td></tr>
<tr><th id="1568">1568</th><td>                                        <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> *<dfn class="local col6 decl" id="10576cs_base" title='cs_base' data-type='target_ulong *' data-ref="10576cs_base">cs_base</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col7 decl" id="10577flags" title='flags' data-type='uint32_t *' data-ref="10577flags">flags</dfn>)</td></tr>
<tr><th id="1569">1569</th><td>{</td></tr>
<tr><th id="1570">1570</th><td>    *<a class="local col6 ref" href="#10576cs_base" title='cs_base' data-ref="10576cs_base">cs_base</a> = <a class="local col4 ref" href="#10574env" title='env' data-ref="10574env">env</a>-&gt;<a class="ref" href="#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="macro" href="#78" title="1" data-ref="_M/R_CS">R_CS</a>].<a class="ref" href="#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a>;</td></tr>
<tr><th id="1571">1571</th><td>    *<a class="local col5 ref" href="#10575pc" title='pc' data-ref="10575pc">pc</a> = *<a class="local col6 ref" href="#10576cs_base" title='cs_base' data-ref="10576cs_base">cs_base</a> + <a class="local col4 ref" href="#10574env" title='env' data-ref="10574env">env</a>-&gt;<a class="ref" href="#CPUX86State::eip" title='CPUX86State::eip' data-ref="CPUX86State::eip">eip</a>;</td></tr>
<tr><th id="1572">1572</th><td>    *<a class="local col7 ref" href="#10577flags" title='flags' data-ref="10577flags">flags</a> = <a class="local col4 ref" href="#10574env" title='env' data-ref="10574env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> |</td></tr>
<tr><th id="1573">1573</th><td>        (<a class="local col4 ref" href="#10574env" title='env' data-ref="10574env">env</a>-&gt;<a class="ref" href="#CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</a> &amp; (<a class="macro" href="#123" title="0x00003000" data-ref="_M/IOPL_MASK">IOPL_MASK</a> | <a class="macro" href="#120" title="0x00000100" data-ref="_M/TF_MASK">TF_MASK</a> | <a class="macro" href="#125" title="0x00010000" data-ref="_M/RF_MASK">RF_MASK</a> | <a class="macro" href="#126" title="0x00020000" data-ref="_M/VM_MASK">VM_MASK</a> | <a class="macro" href="#127" title="0x00040000" data-ref="_M/AC_MASK">AC_MASK</a>));</td></tr>
<tr><th id="1574">1574</th><td>}</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td><em>void</em> <dfn class="decl" id="do_cpu_init" title='do_cpu_init' data-ref="do_cpu_init">do_cpu_init</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col8 decl" id="10578cpu" title='cpu' data-type='X86CPU *' data-ref="10578cpu">cpu</dfn>);</td></tr>
<tr><th id="1577">1577</th><td><em>void</em> <dfn class="decl" id="do_cpu_sipi" title='do_cpu_sipi' data-ref="do_cpu_sipi">do_cpu_sipi</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col9 decl" id="10579cpu" title='cpu' data-type='X86CPU *' data-ref="10579cpu">cpu</dfn>);</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/MCE_INJECT_BROADCAST" data-ref="_M/MCE_INJECT_BROADCAST">MCE_INJECT_BROADCAST</dfn>    1</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/MCE_INJECT_UNCOND_AO" data-ref="_M/MCE_INJECT_UNCOND_AO">MCE_INJECT_UNCOND_AO</dfn>    2</u></td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td><em>void</em> <dfn class="decl" id="cpu_x86_inject_mce" title='cpu_x86_inject_mce' data-ref="cpu_x86_inject_mce">cpu_x86_inject_mce</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#Monitor" title='Monitor' data-type='struct Monitor' data-ref="Monitor">Monitor</a> *<dfn class="local col0 decl" id="10580mon" title='mon' data-type='Monitor *' data-ref="10580mon">mon</dfn>, <a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col1 decl" id="10581cpu" title='cpu' data-type='X86CPU *' data-ref="10581cpu">cpu</dfn>, <em>int</em> <dfn class="local col2 decl" id="10582bank" title='bank' data-type='int' data-ref="10582bank">bank</dfn>,</td></tr>
<tr><th id="1583">1583</th><td>                        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="10583status" title='status' data-type='uint64_t' data-ref="10583status">status</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="10584mcg_status" title='mcg_status' data-type='uint64_t' data-ref="10584mcg_status">mcg_status</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="10585addr" title='addr' data-type='uint64_t' data-ref="10585addr">addr</dfn>,</td></tr>
<tr><th id="1584">1584</th><td>                        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="10586misc" title='misc' data-type='uint64_t' data-ref="10586misc">misc</dfn>, <em>int</em> <dfn class="local col7 decl" id="10587flags" title='flags' data-type='int' data-ref="10587flags">flags</dfn>);</td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td><i>/* excp_helper.c */</i></td></tr>
<tr><th id="1587">1587</th><td><em>void</em> <a class="macro" href="../../include/qemu/compiler.h.html#25" title="__attribute__ ((__noreturn__))" data-ref="_M/QEMU_NORETURN">QEMU_NORETURN</a> <dfn class="decl" id="raise_exception" title='raise_exception' data-ref="raise_exception">raise_exception</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col8 decl" id="10588env" title='env' data-type='CPUX86State *' data-ref="10588env">env</dfn>, <em>int</em> <dfn class="local col9 decl" id="10589exception_index" title='exception_index' data-type='int' data-ref="10589exception_index">exception_index</dfn>);</td></tr>
<tr><th id="1588">1588</th><td><em>void</em> <a class="macro" href="../../include/qemu/compiler.h.html#25" title="__attribute__ ((__noreturn__))" data-ref="_M/QEMU_NORETURN">QEMU_NORETURN</a> <dfn class="decl" id="raise_exception_ra" title='raise_exception_ra' data-ref="raise_exception_ra">raise_exception_ra</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="10590env" title='env' data-type='CPUX86State *' data-ref="10590env">env</dfn>, <em>int</em> <dfn class="local col1 decl" id="10591exception_index" title='exception_index' data-type='int' data-ref="10591exception_index">exception_index</dfn>,</td></tr>
<tr><th id="1589">1589</th><td>                                      <a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a> <dfn class="local col2 decl" id="10592retaddr" title='retaddr' data-type='uintptr_t' data-ref="10592retaddr">retaddr</dfn>);</td></tr>
<tr><th id="1590">1590</th><td><em>void</em> <a class="macro" href="../../include/qemu/compiler.h.html#25" title="__attribute__ ((__noreturn__))" data-ref="_M/QEMU_NORETURN">QEMU_NORETURN</a> <dfn class="decl" id="raise_exception_err" title='raise_exception_err' data-ref="raise_exception_err">raise_exception_err</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col3 decl" id="10593env" title='env' data-type='CPUX86State *' data-ref="10593env">env</dfn>, <em>int</em> <dfn class="local col4 decl" id="10594exception_index" title='exception_index' data-type='int' data-ref="10594exception_index">exception_index</dfn>,</td></tr>
<tr><th id="1591">1591</th><td>                                       <em>int</em> <dfn class="local col5 decl" id="10595error_code" title='error_code' data-type='int' data-ref="10595error_code">error_code</dfn>);</td></tr>
<tr><th id="1592">1592</th><td><em>void</em> <a class="macro" href="../../include/qemu/compiler.h.html#25" title="__attribute__ ((__noreturn__))" data-ref="_M/QEMU_NORETURN">QEMU_NORETURN</a> <dfn class="decl" id="raise_exception_err_ra" title='raise_exception_err_ra' data-ref="raise_exception_err_ra">raise_exception_err_ra</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col6 decl" id="10596env" title='env' data-type='CPUX86State *' data-ref="10596env">env</dfn>, <em>int</em> <dfn class="local col7 decl" id="10597exception_index" title='exception_index' data-type='int' data-ref="10597exception_index">exception_index</dfn>,</td></tr>
<tr><th id="1593">1593</th><td>                                          <em>int</em> <dfn class="local col8 decl" id="10598error_code" title='error_code' data-type='int' data-ref="10598error_code">error_code</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a> <dfn class="local col9 decl" id="10599retaddr" title='retaddr' data-type='uintptr_t' data-ref="10599retaddr">retaddr</dfn>);</td></tr>
<tr><th id="1594">1594</th><td><em>void</em> <a class="macro" href="../../include/qemu/compiler.h.html#25" title="__attribute__ ((__noreturn__))" data-ref="_M/QEMU_NORETURN">QEMU_NORETURN</a> <dfn class="decl" id="raise_interrupt" title='raise_interrupt' data-ref="raise_interrupt">raise_interrupt</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="10600nenv" title='nenv' data-type='CPUX86State *' data-ref="10600nenv">nenv</dfn>, <em>int</em> <dfn class="local col1 decl" id="10601intno" title='intno' data-type='int' data-ref="10601intno">intno</dfn>, <em>int</em> <dfn class="local col2 decl" id="10602is_int" title='is_int' data-type='int' data-ref="10602is_int">is_int</dfn>,</td></tr>
<tr><th id="1595">1595</th><td>                                   <em>int</em> <dfn class="local col3 decl" id="10603error_code" title='error_code' data-type='int' data-ref="10603error_code">error_code</dfn>, <em>int</em> <dfn class="local col4 decl" id="10604next_eip_addend" title='next_eip_addend' data-type='int' data-ref="10604next_eip_addend">next_eip_addend</dfn>);</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td><i>/* cc_helper.c */</i></td></tr>
<tr><th id="1598">1598</th><td><b>extern</b> <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="parity_table" title='parity_table' data-ref="parity_table">parity_table</dfn>[<var>256</var>];</td></tr>
<tr><th id="1599">1599</th><td><a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="cpu_cc_compute_all" title='cpu_cc_compute_all' data-ref="cpu_cc_compute_all">cpu_cc_compute_all</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col5 decl" id="10605env1" title='env1' data-type='CPUX86State *' data-ref="10605env1">env1</dfn>, <em>int</em> <dfn class="local col6 decl" id="10606op" title='op' data-type='int' data-ref="10606op">op</dfn>);</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl def" id="cpu_compute_eflags" title='cpu_compute_eflags' data-ref="cpu_compute_eflags">cpu_compute_eflags</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="10607env" title='env' data-type='CPUX86State *' data-ref="10607env">env</dfn>)</td></tr>
<tr><th id="1602">1602</th><td>{</td></tr>
<tr><th id="1603">1603</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="10608eflags" title='eflags' data-type='uint32_t' data-ref="10608eflags">eflags</dfn> = <a class="local col7 ref" href="#10607env" title='env' data-ref="10607env">env</a>-&gt;<a class="ref" href="#CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</a>;</td></tr>
<tr><th id="1604">1604</th><td>    <b>if</b> (<a class="macro" href="../../include/qemu-common.h.html#82" title="(tcg_allowed)" data-ref="_M/tcg_enabled">tcg_enabled</a>()) {</td></tr>
<tr><th id="1605">1605</th><td>        <a class="local col8 ref" href="#10608eflags" title='eflags' data-ref="10608eflags">eflags</a> |= <a class="ref" href="#cpu_cc_compute_all" title='cpu_cc_compute_all' data-ref="cpu_cc_compute_all">cpu_cc_compute_all</a>(<a class="local col7 ref" href="#10607env" title='env' data-ref="10607env">env</a>, <a class="macro" href="#1539" title="(env-&gt;cc_op)" data-ref="_M/CC_OP">CC_OP</a>) | (<a class="local col7 ref" href="#10607env" title='env' data-ref="10607env">env</a>-&gt;<a class="ref" href="#CPUX86State::df" title='CPUX86State::df' data-ref="CPUX86State::df">df</a> &amp; <a class="macro" href="#122" title="0x00000400" data-ref="_M/DF_MASK">DF_MASK</a>);</td></tr>
<tr><th id="1606">1606</th><td>    }</td></tr>
<tr><th id="1607">1607</th><td>    <b>return</b> <a class="local col8 ref" href="#10608eflags" title='eflags' data-ref="10608eflags">eflags</a>;</td></tr>
<tr><th id="1608">1608</th><td>}</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td><i>/* NOTE: the translator must set DisasContext.cc_op to CC_OP_EFLAGS</i></td></tr>
<tr><th id="1611">1611</th><td><i> * after generating a call to a helper that uses this.</i></td></tr>
<tr><th id="1612">1612</th><td><i> */</i></td></tr>
<tr><th id="1613">1613</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="cpu_load_eflags" title='cpu_load_eflags' data-ref="cpu_load_eflags">cpu_load_eflags</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col9 decl" id="10609env" title='env' data-type='CPUX86State *' data-ref="10609env">env</dfn>, <em>int</em> <dfn class="local col0 decl" id="10610eflags" title='eflags' data-type='int' data-ref="10610eflags">eflags</dfn>,</td></tr>
<tr><th id="1614">1614</th><td>                                   <em>int</em> <dfn class="local col1 decl" id="10611update_mask" title='update_mask' data-type='int' data-ref="10611update_mask">update_mask</dfn>)</td></tr>
<tr><th id="1615">1615</th><td>{</td></tr>
<tr><th id="1616">1616</th><td>    <a class="macro" href="#1537" title="(env-&gt;cc_src)" data-ref="_M/CC_SRC">CC_SRC</a> = <a class="local col0 ref" href="#10610eflags" title='eflags' data-ref="10610eflags">eflags</a> &amp; (<a class="macro" href="#114" title="0x0800" data-ref="_M/CC_O">CC_O</a> | <a class="macro" href="#113" title="0x0080" data-ref="_M/CC_S">CC_S</a> | <a class="macro" href="#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> | <a class="macro" href="#111" title="0x0010" data-ref="_M/CC_A">CC_A</a> | <a class="macro" href="#110" title="0x0004" data-ref="_M/CC_P">CC_P</a> | <a class="macro" href="#109" title="0x0001" data-ref="_M/CC_C">CC_C</a>);</td></tr>
<tr><th id="1617">1617</th><td>    <a class="macro" href="#1539" title="(env-&gt;cc_op)" data-ref="_M/CC_OP">CC_OP</a> = <a class="enum" href="#CC_OP_EFLAGS" title='CC_OP_EFLAGS' data-ref="CC_OP_EFLAGS">CC_OP_EFLAGS</a>;</td></tr>
<tr><th id="1618">1618</th><td>    <a class="local col9 ref" href="#10609env" title='env' data-ref="10609env">env</a>-&gt;<a class="ref" href="#CPUX86State::df" title='CPUX86State::df' data-ref="CPUX86State::df">df</a> = <var>1</var> - (<var>2</var> * ((<a class="local col0 ref" href="#10610eflags" title='eflags' data-ref="10610eflags">eflags</a> &gt;&gt; <var>10</var>) &amp; <var>1</var>));</td></tr>
<tr><th id="1619">1619</th><td>    <a class="local col9 ref" href="#10609env" title='env' data-ref="10609env">env</a>-&gt;<a class="ref" href="#CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</a> = (<a class="local col9 ref" href="#10609env" title='env' data-ref="10609env">env</a>-&gt;<a class="ref" href="#CPUX86State::eflags" title='CPUX86State::eflags' data-ref="CPUX86State::eflags">eflags</a> &amp; ~<a class="local col1 ref" href="#10611update_mask" title='update_mask' data-ref="10611update_mask">update_mask</a>) |</td></tr>
<tr><th id="1620">1620</th><td>        (<a class="local col0 ref" href="#10610eflags" title='eflags' data-ref="10610eflags">eflags</a> &amp; <a class="local col1 ref" href="#10611update_mask" title='update_mask' data-ref="10611update_mask">update_mask</a>) | <var>0x2</var>;</td></tr>
<tr><th id="1621">1621</th><td>}</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td><i>/* load efer and update the corresponding hflags. XXX: do consistency</i></td></tr>
<tr><th id="1624">1624</th><td><i>   checks with cpuid bits? */</i></td></tr>
<tr><th id="1625">1625</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="cpu_load_efer" title='cpu_load_efer' data-ref="cpu_load_efer">cpu_load_efer</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col2 decl" id="10612env" title='env' data-type='CPUX86State *' data-ref="10612env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="10613val" title='val' data-type='uint64_t' data-ref="10613val">val</dfn>)</td></tr>
<tr><th id="1626">1626</th><td>{</td></tr>
<tr><th id="1627">1627</th><td>    <a class="local col2 ref" href="#10612env" title='env' data-ref="10612env">env</a>-&gt;<a class="ref" href="#CPUX86State::efer" title='CPUX86State::efer' data-ref="CPUX86State::efer">efer</a> = <a class="local col3 ref" href="#10613val" title='val' data-ref="10613val">val</a>;</td></tr>
<tr><th id="1628">1628</th><td>    <a class="local col2 ref" href="#10612env" title='env' data-ref="10612env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp;= ~(<a class="macro" href="#177" title="(1 &lt;&lt; 14)" data-ref="_M/HF_LMA_MASK">HF_LMA_MASK</a> | <a class="macro" href="#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>);</td></tr>
<tr><th id="1629">1629</th><td>    <b>if</b> (<a class="local col2 ref" href="#10612env" title='env' data-ref="10612env">env</a>-&gt;<a class="ref" href="#CPUX86State::efer" title='CPUX86State::efer' data-ref="CPUX86State::efer">efer</a> &amp; <a class="macro" href="#407" title="(1 &lt;&lt; 10)" data-ref="_M/MSR_EFER_LMA">MSR_EFER_LMA</a>) {</td></tr>
<tr><th id="1630">1630</th><td>        <a class="local col2 ref" href="#10612env" title='env' data-ref="10612env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> |= <a class="macro" href="#177" title="(1 &lt;&lt; 14)" data-ref="_M/HF_LMA_MASK">HF_LMA_MASK</a>;</td></tr>
<tr><th id="1631">1631</th><td>    }</td></tr>
<tr><th id="1632">1632</th><td>    <b>if</b> (<a class="local col2 ref" href="#10612env" title='env' data-ref="10612env">env</a>-&gt;<a class="ref" href="#CPUX86State::efer" title='CPUX86State::efer' data-ref="CPUX86State::efer">efer</a> &amp; <a class="macro" href="#409" title="(1 &lt;&lt; 12)" data-ref="_M/MSR_EFER_SVME">MSR_EFER_SVME</a>) {</td></tr>
<tr><th id="1633">1633</th><td>        <a class="local col2 ref" href="#10612env" title='env' data-ref="10612env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> |= <a class="macro" href="#183" title="(1 &lt;&lt; 20)" data-ref="_M/HF_SVME_MASK">HF_SVME_MASK</a>;</td></tr>
<tr><th id="1634">1634</th><td>    }</td></tr>
<tr><th id="1635">1635</th><td>}</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../include/exec/memattrs.h.html#MemTxAttrs" title='MemTxAttrs' data-type='struct MemTxAttrs' data-ref="MemTxAttrs">MemTxAttrs</a> <dfn class="decl def" id="cpu_get_mem_attrs" title='cpu_get_mem_attrs' data-ref="cpu_get_mem_attrs">cpu_get_mem_attrs</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="10614env" title='env' data-type='CPUX86State *' data-ref="10614env">env</dfn>)</td></tr>
<tr><th id="1638">1638</th><td>{</td></tr>
<tr><th id="1639">1639</th><td>    <b>return</b> ((<a class="typedef" href="../../include/exec/memattrs.h.html#MemTxAttrs" title='MemTxAttrs' data-type='struct MemTxAttrs' data-ref="MemTxAttrs">MemTxAttrs</a>) { .<a class="ref" href="../../include/exec/memattrs.h.html#MemTxAttrs::secure" title='MemTxAttrs::secure' data-ref="MemTxAttrs::secure">secure</a> = (<a class="local col4 ref" href="#10614env" title='env' data-ref="10614env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#182" title="(1 &lt;&lt; 19)" data-ref="_M/HF_SMM_MASK">HF_SMM_MASK</a>) != <var>0</var> });</td></tr>
<tr><th id="1640">1640</th><td>}</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a> <dfn class="decl def" id="x86_get_a20_mask" title='x86_get_a20_mask' data-ref="x86_get_a20_mask">x86_get_a20_mask</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col5 decl" id="10615env" title='env' data-type='CPUX86State *' data-ref="10615env">env</dfn>)</td></tr>
<tr><th id="1643">1643</th><td>{</td></tr>
<tr><th id="1644">1644</th><td>    <b>if</b> (<a class="local col5 ref" href="#10615env" title='env' data-ref="10615env">env</a>-&gt;<a class="ref" href="#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp; <a class="macro" href="#182" title="(1 &lt;&lt; 19)" data-ref="_M/HF_SMM_MASK">HF_SMM_MASK</a>) {</td></tr>
<tr><th id="1645">1645</th><td>        <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1646">1646</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1647">1647</th><td>        <b>return</b> <a class="local col5 ref" href="#10615env" title='env' data-ref="10615env">env</a>-&gt;<a class="ref" href="#CPUX86State::a20_mask" title='CPUX86State::a20_mask' data-ref="CPUX86State::a20_mask">a20_mask</a>;</td></tr>
<tr><th id="1648">1648</th><td>    }</td></tr>
<tr><th id="1649">1649</th><td>}</td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td><i>/* fpu_helper.c */</i></td></tr>
<tr><th id="1652">1652</th><td><em>void</em> <dfn class="decl" id="update_fp_status" title='update_fp_status' data-ref="update_fp_status">update_fp_status</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col6 decl" id="10616env" title='env' data-type='CPUX86State *' data-ref="10616env">env</dfn>);</td></tr>
<tr><th id="1653">1653</th><td><em>void</em> <dfn class="decl" id="update_mxcsr_status" title='update_mxcsr_status' data-ref="update_mxcsr_status">update_mxcsr_status</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="10617env" title='env' data-type='CPUX86State *' data-ref="10617env">env</dfn>);</td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="cpu_set_mxcsr" title='cpu_set_mxcsr' data-ref="cpu_set_mxcsr">cpu_set_mxcsr</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col8 decl" id="10618env" title='env' data-type='CPUX86State *' data-ref="10618env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="10619mxcsr" title='mxcsr' data-type='uint32_t' data-ref="10619mxcsr">mxcsr</dfn>)</td></tr>
<tr><th id="1656">1656</th><td>{</td></tr>
<tr><th id="1657">1657</th><td>    <a class="local col8 ref" href="#10618env" title='env' data-ref="10618env">env</a>-&gt;<a class="ref" href="#CPUX86State::mxcsr" title='CPUX86State::mxcsr' data-ref="CPUX86State::mxcsr">mxcsr</a> = <a class="local col9 ref" href="#10619mxcsr" title='mxcsr' data-ref="10619mxcsr">mxcsr</a>;</td></tr>
<tr><th id="1658">1658</th><td>    <b>if</b> (<a class="macro" href="../../include/qemu-common.h.html#82" title="(tcg_allowed)" data-ref="_M/tcg_enabled">tcg_enabled</a>()) {</td></tr>
<tr><th id="1659">1659</th><td>        <a class="ref" href="#update_mxcsr_status" title='update_mxcsr_status' data-ref="update_mxcsr_status">update_mxcsr_status</a>(<a class="local col8 ref" href="#10618env" title='env' data-ref="10618env">env</a>);</td></tr>
<tr><th id="1660">1660</th><td>    }</td></tr>
<tr><th id="1661">1661</th><td>}</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="cpu_set_fpuc" title='cpu_set_fpuc' data-ref="cpu_set_fpuc">cpu_set_fpuc</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="10620env" title='env' data-type='CPUX86State *' data-ref="10620env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="10621fpuc" title='fpuc' data-type='uint16_t' data-ref="10621fpuc">fpuc</dfn>)</td></tr>
<tr><th id="1664">1664</th><td>{</td></tr>
<tr><th id="1665">1665</th><td>     <a class="local col0 ref" href="#10620env" title='env' data-ref="10620env">env</a>-&gt;<a class="ref" href="#CPUX86State::fpuc" title='CPUX86State::fpuc' data-ref="CPUX86State::fpuc">fpuc</a> = <a class="local col1 ref" href="#10621fpuc" title='fpuc' data-ref="10621fpuc">fpuc</a>;</td></tr>
<tr><th id="1666">1666</th><td>     <b>if</b> (<a class="macro" href="../../include/qemu-common.h.html#82" title="(tcg_allowed)" data-ref="_M/tcg_enabled">tcg_enabled</a>()) {</td></tr>
<tr><th id="1667">1667</th><td>        <a class="ref" href="#update_fp_status" title='update_fp_status' data-ref="update_fp_status">update_fp_status</a>(<a class="local col0 ref" href="#10620env" title='env' data-ref="10620env">env</a>);</td></tr>
<tr><th id="1668">1668</th><td>     }</td></tr>
<tr><th id="1669">1669</th><td>}</td></tr>
<tr><th id="1670">1670</th><td></td></tr>
<tr><th id="1671">1671</th><td><i>/* mem_helper.c */</i></td></tr>
<tr><th id="1672">1672</th><td><em>void</em> <dfn class="decl" id="helper_lock_init" title='helper_lock_init' data-ref="helper_lock_init">helper_lock_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><i>/* svm_helper.c */</i></td></tr>
<tr><th id="1675">1675</th><td><em>void</em> <dfn class="decl" id="cpu_svm_check_intercept_param" title='cpu_svm_check_intercept_param' data-ref="cpu_svm_check_intercept_param">cpu_svm_check_intercept_param</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col2 decl" id="10622env1" title='env1' data-type='CPUX86State *' data-ref="10622env1">env1</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="10623type" title='type' data-type='uint32_t' data-ref="10623type">type</dfn>,</td></tr>
<tr><th id="1676">1676</th><td>                                   <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="10624param" title='param' data-type='uint64_t' data-ref="10624param">param</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a> <dfn class="local col5 decl" id="10625retaddr" title='retaddr' data-type='uintptr_t' data-ref="10625retaddr">retaddr</dfn>);</td></tr>
<tr><th id="1677">1677</th><td><em>void</em> <dfn class="decl" id="cpu_vmexit" title='cpu_vmexit' data-ref="cpu_vmexit">cpu_vmexit</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col6 decl" id="10626nenv" title='nenv' data-type='CPUX86State *' data-ref="10626nenv">nenv</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="10627exit_code" title='exit_code' data-type='uint32_t' data-ref="10627exit_code">exit_code</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="10628exit_info_1" title='exit_info_1' data-type='uint64_t' data-ref="10628exit_info_1">exit_info_1</dfn>,</td></tr>
<tr><th id="1678">1678</th><td>                <a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a> <dfn class="local col9 decl" id="10629retaddr" title='retaddr' data-type='uintptr_t' data-ref="10629retaddr">retaddr</dfn>);</td></tr>
<tr><th id="1679">1679</th><td><em>void</em> <dfn class="decl" id="do_vmexit" title='do_vmexit' data-ref="do_vmexit">do_vmexit</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col0 decl" id="10630env" title='env' data-type='CPUX86State *' data-ref="10630env">env</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="10631exit_code" title='exit_code' data-type='uint32_t' data-ref="10631exit_code">exit_code</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="10632exit_info_1" title='exit_info_1' data-type='uint64_t' data-ref="10632exit_info_1">exit_info_1</dfn>);</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td><i>/* seg_helper.c */</i></td></tr>
<tr><th id="1682">1682</th><td><em>void</em> <dfn class="decl" id="do_interrupt_x86_hardirq" title='do_interrupt_x86_hardirq' data-ref="do_interrupt_x86_hardirq">do_interrupt_x86_hardirq</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col3 decl" id="10633env" title='env' data-type='CPUX86State *' data-ref="10633env">env</dfn>, <em>int</em> <dfn class="local col4 decl" id="10634intno" title='intno' data-type='int' data-ref="10634intno">intno</dfn>, <em>int</em> <dfn class="local col5 decl" id="10635is_hw" title='is_hw' data-type='int' data-ref="10635is_hw">is_hw</dfn>);</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td><i>/* smm_helper.c */</i></td></tr>
<tr><th id="1685">1685</th><td><em>void</em> <dfn class="decl" id="do_smm_enter" title='do_smm_enter' data-ref="do_smm_enter">do_smm_enter</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col6 decl" id="10636cpu" title='cpu' data-type='X86CPU *' data-ref="10636cpu">cpu</dfn>);</td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td><i>/* apic.c */</i></td></tr>
<tr><th id="1688">1688</th><td><em>void</em> <dfn class="decl" id="cpu_report_tpr_access" title='cpu_report_tpr_access' data-ref="cpu_report_tpr_access">cpu_report_tpr_access</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col7 decl" id="10637env" title='env' data-type='CPUX86State *' data-ref="10637env">env</dfn>, <a class="typedef" href="#TPRAccess" title='TPRAccess' data-type='enum TPRAccess' data-ref="TPRAccess">TPRAccess</a> <dfn class="local col8 decl" id="10638access" title='access' data-type='TPRAccess' data-ref="10638access">access</dfn>);</td></tr>
<tr><th id="1689">1689</th><td><em>void</em> <dfn class="decl" id="apic_handle_tpr_access_report" title='apic_handle_tpr_access_report' data-ref="apic_handle_tpr_access_report">apic_handle_tpr_access_report</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col9 decl" id="10639d" title='d' data-type='DeviceState *' data-ref="10639d">d</dfn>, <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col0 decl" id="10640ip" title='ip' data-type='target_ulong' data-ref="10640ip">ip</dfn>,</td></tr>
<tr><th id="1690">1690</th><td>                                   <a class="typedef" href="#TPRAccess" title='TPRAccess' data-type='enum TPRAccess' data-ref="TPRAccess">TPRAccess</a> <dfn class="local col1 decl" id="10641access" title='access' data-type='TPRAccess' data-ref="10641access">access</dfn>);</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td><i>/* Change the value of a KVM-specific default</i></td></tr>
<tr><th id="1694">1694</th><td><i> *</i></td></tr>
<tr><th id="1695">1695</th><td><i> * If value is NULL, no default will be set and the original</i></td></tr>
<tr><th id="1696">1696</th><td><i> * value from the CPU model table will be kept.</i></td></tr>
<tr><th id="1697">1697</th><td><i> *</i></td></tr>
<tr><th id="1698">1698</th><td><i> * It is valid to call this function only for properties that</i></td></tr>
<tr><th id="1699">1699</th><td><i> * are already present in the kvm_default_props table.</i></td></tr>
<tr><th id="1700">1700</th><td><i> */</i></td></tr>
<tr><th id="1701">1701</th><td><em>void</em> <dfn class="decl" id="x86_cpu_change_kvm_default" title='x86_cpu_change_kvm_default' data-ref="x86_cpu_change_kvm_default">x86_cpu_change_kvm_default</dfn>(<em>const</em> <em>char</em> *<dfn class="local col2 decl" id="10642prop" title='prop' data-type='const char *' data-ref="10642prop">prop</dfn>, <em>const</em> <em>char</em> *<dfn class="local col3 decl" id="10643value" title='value' data-type='const char *' data-ref="10643value">value</dfn>);</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><i>/* mpx_helper.c */</i></td></tr>
<tr><th id="1704">1704</th><td><em>void</em> <dfn class="decl" id="cpu_sync_bndcs_hflags" title='cpu_sync_bndcs_hflags' data-ref="cpu_sync_bndcs_hflags">cpu_sync_bndcs_hflags</dfn>(<a class="typedef" href="#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col4 decl" id="10644env" title='env' data-type='CPUX86State *' data-ref="10644env">env</dfn>);</td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td><i>/* Return name of 32-bit register, from a R_* constant */</i></td></tr>
<tr><th id="1707">1707</th><td><em>const</em> <em>char</em> *<dfn class="decl" id="get_register_name_32" title='get_register_name_32' data-ref="get_register_name_32">get_register_name_32</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="10645reg" title='reg' data-type='unsigned int' data-ref="10645reg">reg</dfn>);</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><em>void</em> <dfn class="decl" id="enable_compat_apic_id_mode" title='enable_compat_apic_id_mode' data-ref="enable_compat_apic_id_mode">enable_compat_apic_id_mode</dfn>(<em>void</em>);</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/APIC_DEFAULT_ADDRESS" data-ref="_M/APIC_DEFAULT_ADDRESS">APIC_DEFAULT_ADDRESS</dfn> 0xfee00000</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/APIC_SPACE_SIZE" data-ref="_M/APIC_SPACE_SIZE">APIC_SPACE_SIZE</dfn>      0x100000</u></td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td><em>void</em> <dfn class="decl" id="x86_cpu_dump_local_apic_state" title='x86_cpu_dump_local_apic_state' data-ref="x86_cpu_dump_local_apic_state">x86_cpu_dump_local_apic_state</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col6 decl" id="10646cs" title='cs' data-type='CPUState *' data-ref="10646cs">cs</dfn>, <a class="typedef" href="../../../include/stdio.h.html#FILE" title='FILE' data-type='struct _IO_FILE' data-ref="FILE">FILE</a> *<dfn class="local col7 decl" id="10647f" title='f' data-type='FILE *' data-ref="10647f">f</dfn>,</td></tr>
<tr><th id="1715">1715</th><td>                                   <a class="typedef" href="../../include/qemu/fprintf-fn.h.html#fprintf_function" title='fprintf_function' data-type='int (*)(FILE *, const char *, ...)' data-ref="fprintf_function">fprintf_function</a> <dfn class="local col8 decl" id="10648cpu_fprintf" title='cpu_fprintf' data-type='fprintf_function' data-ref="10648cpu_fprintf">cpu_fprintf</dfn>, <em>int</em> <dfn class="local col9 decl" id="10649flags" title='flags' data-type='int' data-ref="10649flags">flags</dfn>);</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td><i>/* cpu.c */</i></td></tr>
<tr><th id="1718">1718</th><td><span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="cpu_is_bsp" title='cpu_is_bsp' data-ref="cpu_is_bsp">cpu_is_bsp</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col0 decl" id="10650cpu" title='cpu' data-type='X86CPU *' data-ref="10650cpu">cpu</dfn>);</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td><em>void</em> <dfn class="decl" id="x86_cpu_xrstor_all_areas" title='x86_cpu_xrstor_all_areas' data-ref="x86_cpu_xrstor_all_areas">x86_cpu_xrstor_all_areas</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col1 decl" id="10651cpu" title='cpu' data-type='X86CPU *' data-ref="10651cpu">cpu</dfn>, <em>const</em> <a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a> *<dfn class="local col2 decl" id="10652buf" title='buf' data-type='const X86XSaveArea *' data-ref="10652buf">buf</dfn>);</td></tr>
<tr><th id="1721">1721</th><td><em>void</em> <dfn class="decl" id="x86_cpu_xsave_all_areas" title='x86_cpu_xsave_all_areas' data-ref="x86_cpu_xsave_all_areas">x86_cpu_xsave_all_areas</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col3 decl" id="10653cpu" title='cpu' data-type='X86CPU *' data-ref="10653cpu">cpu</dfn>, <a class="typedef" href="#X86XSaveArea" title='X86XSaveArea' data-type='struct X86XSaveArea' data-ref="X86XSaveArea">X86XSaveArea</a> *<dfn class="local col4 decl" id="10654buf" title='buf' data-type='X86XSaveArea *' data-ref="10654buf">buf</dfn>);</td></tr>
<tr><th id="1722">1722</th><td><u>#<span data-ppcond="20">endif</span> /* I386_CPU_H */</u></td></tr>
<tr><th id="1723">1723</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../accel/accel.c.html'>codebrowser/accel/accel.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
