<def f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='437' ll='440' type='unsigned int llvm::MCTargetAsmParser::validateTargetOperandClass(llvm::MCParsedAsmOperand &amp; Op, unsigned int Kind)'/>
<doc f='llvm/llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h' l='433'>/// Allow a target to add special case operand matching for things that
  /// tblgen doesn&apos;t/can&apos;t handle effectively. For example, literal
  /// immediates on ARM. TableGen expects a token operand, but the parser
  /// will recognize them as immediates.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp' l='5533' c='_ZN12_GLOBAL__N_116AArch64AsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='6528' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='10946' c='_ZN12_GLOBAL__N_112ARMAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='1236' c='_ZN12_GLOBAL__N_116HexagonAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp' l='563' c='_ZN12_GLOBAL__N_115MSP430AsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1802' c='_ZN12_GLOBAL__N_112PPCAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<ovr f='llvm/llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp' l='1321' c='_ZN12_GLOBAL__N_114SparcAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
