Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 24 15:25:11 2019
| Host         : DESKTOP-A11CNTB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file init_report_timing_summary_0.rpt -pb init_report_timing_summary_0.pb -rpx init_report_timing_summary_0.rpx
| Design       : Stimulator
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.229        0.000                      0                  710        0.139        0.000                      0                  710        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.229        0.000                      0                  710        0.139        0.000                      0                  710        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[0]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_13/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_22
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[1]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_12/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_21
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[2]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[2]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_11/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_20
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[3]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[3]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_10/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_19
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[4]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[4]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_9/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_18
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[5]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[5]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_8/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_17
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[6]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[6]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_7/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_16
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.423 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[7]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[7]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_6/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_15
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -0.413    12.375    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/C_reg/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.423 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[1].ChannelX/MemArray[1].MemoryX/DOBDO[0]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/C_reg_i_13__0/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[1].ChannelX/MemArray[1].MemoryX_n_21
                         DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -0.413    12.375    ChannelArray[1].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/C_reg/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 2.578ns (61.713%)  route 1.599ns (38.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.584     2.969    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.423 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.222    ChannelArray[1].ChannelX/MemArray[1].MemoryX/DOBDO[1]
                         LUT3 (Prop_lut3_I1_O)        0.124     6.346 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/C_reg_i_12__0/O
                         net (fo=1, unplaced)         0.800     7.146    ChannelArray[1].ChannelX/MemArray[1].MemoryX_n_20
                         DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.439    12.708    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
                         DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/CLK
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.035    12.788    
                         DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -0.413    12.375    ChannelArray[1].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  5.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/Interface/tx_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/Interface/tx_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.136     1.011    ChannelArray[0].ChannelX/Interface/tx_reg[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.109 r  ChannelArray[0].ChannelX/Interface/tx_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.109    ChannelArray[0].ChannelX/Interface/tx_reg[0]_i_1_n_0
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/tx_reg_reg[0]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[0].ChannelX/Interface/tx_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Interface/tx_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/tx_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.136     1.011    ChannelArray[1].ChannelX/Interface/tx_reg__0[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.109 r  ChannelArray[1].ChannelX/Interface/tx_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.109    ChannelArray[1].ChannelX/Interface/tx_reg[0]_i_1_n_0
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/tx_reg_reg[0]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[1].ChannelX/Interface/tx_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/Interface/TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/Interface/TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[0].ChannelX/Interface/TX_Done_reg/Q
                         net (fo=4, unplaced)         0.141     1.016    ChannelArray[0].ChannelX/Interface/TX_Done
                         LUT3 (Prop_lut3_I2_O)        0.098     1.114 r  ChannelArray[0].ChannelX/Interface/TX_Done_i_1/O
                         net (fo=1, unplaced)         0.000     1.114    ChannelArray[0].ChannelX/Interface/TX_Done_i_1_n_0
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/TX_Done_reg/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[0].ChannelX/Interface/TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]/Q
                         net (fo=4, unplaced)         0.141     1.016    ChannelArray[0].ChannelX/Interface/sel0[3]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.114 r  ChannelArray[0].ChannelX/Interface/bitcounter[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.114    ChannelArray[0].ChannelX/Interface/bitcounter[3]_i_3_n_0
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[0].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[0].ChannelX/Interface/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Interface/TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[1].ChannelX/Interface/TX_Done_reg/Q
                         net (fo=4, unplaced)         0.141     1.016    ChannelArray[1].ChannelX/Interface/TX_Done
                         LUT3 (Prop_lut3_I2_O)        0.098     1.114 r  ChannelArray[1].ChannelX/Interface/TX_Done_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.114    ChannelArray[1].ChannelX/Interface/TX_Done_i_1__0_n_0
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/TX_Done_reg/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[1].ChannelX/Interface/TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/Interface/bitcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/Interface/bitcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/bitcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[1].ChannelX/Interface/bitcounter_reg[3]/Q
                         net (fo=4, unplaced)         0.141     1.016    ChannelArray[1].ChannelX/Interface/bitcounter_reg_n_0_[3]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.114 r  ChannelArray[1].ChannelX/Interface/bitcounter[3]_i_3__0/O
                         net (fo=1, unplaced)         0.000     1.114    ChannelArray[1].ChannelX/Interface/bitcounter[3]_i_3__0_n_0
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/bitcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[1].ChannelX/Interface/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/Interface/bitcounter_reg[3]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[1].ChannelX/Interface/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.307%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/Q
                         net (fo=6, unplaced)         0.145     1.019    ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.117 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt[5]_i_1__1/O
                         net (fo=1, unplaced)         0.000     1.117    ChannelArray[0].ChannelX/MemArray[0].MemoryX/plusOp[5]
                         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[0].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.307%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/Q
                         net (fo=6, unplaced)         0.145     1.019    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.117 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[5]_i_1__2/O
                         net (fo=1, unplaced)         0.000     1.117    ChannelArray[0].ChannelX/MemArray[1].MemoryX/plusOp[5]
                         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.307%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/Q
                         net (fo=6, unplaced)         0.145     1.019    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.117 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.117    ChannelArray[1].ChannelX/MemArray[0].MemoryX/plusOp[5]
                         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.307%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.114     0.734    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/Q
                         net (fo=6, unplaced)         0.145     1.019    ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.117 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt[5]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.117    ChannelArray[1].ChannelX/MemArray[1].MemoryX/plusOp[5]
                         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    CLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, unplaced)       0.259     1.087    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
                         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.091     0.970    ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                ChanAddressReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChanAddressReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_InterInterval_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_InterInterval_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_InterInterval_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelX/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelX/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                ChanAddressReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                ChanAddressReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                ChannelArray[0].ChannelREG/OUT_Amplitude_reg[3]/C



