// Seed: 1988888993
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wand id_3
    , id_12,
    output supply1 id_4,
    input tri1 id_5
    , id_13,
    input uwire id_6,
    output wor id_7
    , id_14,
    input tri id_8,
    input uwire id_9,
    output supply0 id_10
);
  always @(1 or id_2) id_12 = id_5;
  assign id_1 = 1'd0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    output uwire id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_0, id_1, id_2, id_1, id_1, id_2, id_1, id_0, id_2
  );
endmodule
