#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 26 23:39:01 2017
# Process ID: 14864
# Current directory: C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten
# Command line: vivado.exe -log uart_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl
# Log file: C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten/uart_top.vds
# Journal file: C:/xup/fpga_flow/2016_2_zynq_labs/lab2/lab2.runs/synth_flatten\vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
