Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'cpu_16bit_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s1200e-fg320-5 -timing -logic_opt off
-ol high -t 1 -register_duplication off -cm area -ir off -pr off -power off -o
cpu_16bit_top_map.ncd cpu_16bit_top.ngd cpu_16bit_top.pcf 
Target Device  : xc3s1200e
Target Package : fg320
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Thu Dec 07 01:27:01 2017

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1200e' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:266 - The function generator vga/char/Mrom_Char_mux000266 failed to
   merge with F5 multiplexer vga/char/Mrom_Char_mux000266_f6/MUXF5.I1.  There is
   a conflict for the GYMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator vga/char/Mrom_Char_mux000266 failed to
   merge with F5 multiplexer vga/char/Mrom_Char_mux0002119_f6/MUXF5.I1.  There
   is a conflict for the GYMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:55bf2386) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:55bf2386) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:55bf2386) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:9252a0e1) REAL time: 5 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9252a0e1) REAL time: 5 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:9252a0e1) REAL time: 5 secs 

Phase 7.8  Global Placement
...........................................................................................................................................................
.....
............................................................................
................
................
Phase 7.8  Global Placement (Checksum:dc86e3ca) REAL time: 12 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:dc86e3ca) REAL time: 12 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:5b22373a) REAL time: 20 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5b22373a) REAL time: 20 secs 

Total REAL time to Placer completion: 21 secs 
Total CPU  time to Placer completion: 20 secs 
Running post-placement packing...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   memory0/vga_enable_cmp_ge0000 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   memory0/Mtrien_data_1_not0001 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u5/rega_not0001 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u5/immediate_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net u5/ALUOp_not0001 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <clk_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <clk11_IBUF> is incomplete. The signal
   does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Total Number Slice Registers:       1,072 out of  17,344    6%
    Number used as Flip Flops:        1,018
    Number used as Latches:              54
  Number of 4 input LUTs:             2,298 out of  17,344   13%
Logic Distribution:
  Number of occupied Slices:          1,699 out of   8,672   19%
    Number of Slices containing only related logic:   1,699 out of   1,699 100%
    Number of Slices containing unrelated logic:          0 out of   1,699   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,387 out of  17,344   13%
    Number used as logic:             2,296
    Number used as a route-thru:         89
    Number used as Shift registers:       2

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                126 out of     250   50%
    IOB Flip Flops:                       1
    IOB Latches:                         32
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of MULT18X18SIOs:                1 out of      28    3%

Average Fanout of Non-Clock Nets:                3.67

Peak Memory Usage:  392 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   22 secs 

Mapping completed.
See MAP report file "cpu_16bit_top_map.mrp" for details.
