
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...

------------------------------------------------------

Library Settings:
search_path:             . /opt/synopsys/syn2018/syn/O-2018.06-SP1/libraries/syn /opt/synopsys/syn2018/syn/O-2018.06-SP1/minpower/syn /opt/synopsys/syn2018/syn/O-2018.06-SP1/dw/syn_ver /opt/synopsys/syn2018/syn/O-2018.06-SP1/dw/sim_ver ../libs/mw_lib/sc/LM        ./rtl ./scripts        ./mapped ./unmapped ./rtl 
link_library:            * sc_max.db
target_library:          sc_max.db
symbol_library:          sc.sdb

------------------------------------------------------
Initializing gui preferences from file  /home/rfic/.synopsys_dv_prefs.tcl
set top_design async_fifo
async_fifo
#-----------------------------------------------------------------------
# set formaity file
#-----------------------------------------------------------------------
set_svf ../fm/async_fifo.svf
1
#-----------------------------------------------------------------------
# Reading Desgin "transilation
#-----------------------------------------------------------------------
analyze -library WORK -format verilog {../rtl/async_fifo.v}
Running PRESTO HDLC
Compiling source file ../rtl/async_fifo.v
Presto compilation completed successfully.
Loading db file '/home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db'
1
analyze -library WORK -format verilog {../rtl/fifo_mem.v}
Running PRESTO HDLC
Compiling source file ../rtl/fifo_mem.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog {../rtl/rptr_empty.v}
Running PRESTO HDLC
Compiling source file ../rtl/rptr_empty.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog {../rtl/wptr_full.v}
Running PRESTO HDLC
Compiling source file ../rtl/wptr_full.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog {../rtl/sync.v}
Running PRESTO HDLC
Compiling source file ../rtl/sync.v
Presto compilation completed successfully.
1
elaborate $top_design
Loading db file '/opt/synopsys/syn2018/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/syn2018/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'cb13fs120_tsmc_max'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'async_fifo'.
Information: Building the design 'wptr_full' instantiated from design 'async_fifo' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine wptr_full_ASIZE4 line 42 in file
		'../rtl/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wptr_full_ASIZE4 line 74 in file
		'../rtl/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    over_flow_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wptr_full_ASIZE4 line 92 in file
		'../rtl/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      full_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wptr_full_ASIZE4 line 109 in file
		'../rtl/wptr_full.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    near_full_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rptr_empty' instantiated from design 'async_fifo' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine rptr_empty_ASIZE4 line 42 in file
		'../rtl/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rptr_empty_ASIZE4 line 75 in file
		'../rtl/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   under_flow_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rptr_empty_ASIZE4 line 88 in file
		'../rtl/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      empty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rptr_empty_ASIZE4 line 106 in file
		'../rtl/rptr_empty.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   near_empty_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sync' instantiated from design 'async_fifo' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine sync_SIZE4 line 30 in file
		'../rtl/sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_out_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_mem' instantiated from design 'async_fifo' with
	the parameters "ASIZE=4,DSIZE=4,FALLTHROUGH=32'h54525545". (HDL-193)

Inferred memory devices in process
	in routine fifo_mem_4_4_54525545 line 37 in file
		'../rtl/fifo_mem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine fifo_mem_4_4_54525545 line 47 in file
		'../rtl/fifo_mem.v'.
============================================
| Register Name |       Type       | Width |
============================================
|   rdata_tri   | Tri-State Buffer |   4   |
============================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| fifo_mem_4_4_54525545/49 |   16   |    4    |      4       |
==============================================================
Presto compilation completed successfully.
1
current_design $top_design
Current design is 'async_fifo'.
{async_fifo}
link

  Linking design 'async_fifo'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /home/rfic/Desktop/adapted/async_fifo/syn/async_fifo.db, etc
  cb13fs120_tsmc_max (library) /home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db

1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Mon Dec  6 21:39:02 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'fifo_mem_4_4_54525545', port 'rclk' is not connected to any nets. (LINT-28)
1
#-----------------------------------------------------------------------
# Save Unmapped netlist 
#-----------------------------------------------------------------------
write_file -f ddc -hier -out unmapped/async_fifo.ddc
Writing ddc file 'unmapped/async_fifo.ddc'.
1
#-----------------------------------------------------------------------
# Apply and check the timing constraints 
#-----------------------------------------------------------------------
source ./scripts/async_fifo.sdc
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
check_timing
Information: Changed wire load model for 'fifo_mem_4_4_54525545' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'sync_SIZE4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'sync_SIZE4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'rptr_empty_ASIZE4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'wptr_full_ASIZE4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_5_5_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_5_1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*LEQ_UNS_OP_5_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_5_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_5_5_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_5_1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_5_5_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp2_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*GEQ_UNS_OP_5_5_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_3_3_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 20 input ports that only have partial input delay specified. (TIM-212)
--------------------
wrst_n
wen
wptr_clr
wdata[3]
wdata[2]
wdata[1]
wdata[0]
rrst_n
ren
rptr_clr
near_full_mrgn[4]
near_full_mrgn[3]
near_full_mrgn[2]
near_full_mrgn[1]
near_full_mrgn[0]
near_empty_mrgn[4]
near_empty_mrgn[3]
near_empty_mrgn[2]
near_empty_mrgn[1]
near_empty_mrgn[0]
1
#-----------------------------------------------------------------------
# Set optimization Parameters
#-----------------------------------------------------------------------
# Maintain Memory block hierarchy
set_ungroup [get_cells "fifo_mem"] false
1
# Disable Boundary Optimization on Memory
set_boundary_optimization [get_cells "fifo_mem"] false
1
# Disable Constant Propagation on Memory
set_compile_directives 	-constant_propagation false [get_cells "fifo_mem"]
1
# Maintain memory block hierarchy
set_ungroup [get_cells "*sync*"] false
1
# Prioritize setup timing over DRC violations
set_cost_priority -delay
1
# Set Host Option for less runtime
set_host_options -max_cores 4
Warning: You requested 4 cores. However, load on host rfic.eda is 1.12. Tool will ignore the request and use 3 cores. (UIO-231)
1
#-----------------------------------------------------------------------
# Compile Design with Adaptive Retiming and Test ready Options
#-----------------------------------------------------------------------
compile_ultra -retime -scan
Loading db file '/opt/synopsys/syn2018/syn/O-2018.06-SP1/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 3 cores. (OPT-1500)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'sync_SIZE4'. (OPT-1056)
  Simplifying Design 'async_fifo'

Loaded alib file './alib-52/sc_max.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy wptr_full before Pass 1 (OPT-776)
Information: Ungrouping hierarchy rptr_empty before Pass 1 (OPT-776)
Information: Ungrouping 2 of 6 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifo_mem_4_4_54525545'
  Processing 'async_fifo'
Information: Added key list 'DesignWare' to design 'async_fifo'. (DDB-72)
 Implement Synthetic for 'async_fifo'.
  Processing 'sync_SIZE4_0'
Memory usage for J1 task 183 Mbytes -- main task 183 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: In design 'async_fifo', the register 'rptr_empty/rptr_reg[4]' is removed because it is merged to 'rptr_empty/rbin_reg[4]'. (OPT-1215)
Information: In design 'async_fifo', the register 'wptr_full/wptr_reg[4]' is removed because it is merged to 'wptr_full/wbin_reg[4]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Memory usage for J2 task 183 Mbytes -- main task 183 Mbytes.
Memory usage for J3 task 183 Mbytes -- main task 183 Mbytes.
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1369.8      0.56       2.7       0.0                           7843216.0000
    0:00:05    1395.0      0.00       0.0       0.0                           8038413.0000
    0:00:05    1395.0      0.00       0.0       0.0                           8038413.0000
    0:00:05    1394.8      0.00       0.0       0.0                           8035789.0000
Memory usage for J4 task 206 Mbytes -- main task 206 Mbytes.

  Beginning WLM Backend Optimization
  --------------------------------------
Memory usage for J5 task 206 Mbytes -- main task 206 Mbytes.
    0:00:05    1388.5      0.00       0.0       0.0                           7974358.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1388.5      0.00       0.0       0.0                           7917300.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1370.5      0.00       0.0       0.0                           7637978.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
    0:00:06    1369.8      0.00       0.0       0.0                           7625993.5000
Loading db file '/home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#-----------------------------------------------------------------------
# Final Area Recovery
#-----------------------------------------------------------------------
optimize_netlist -area
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 3 cores. (OPT-1500)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/sc_max.db.alib'

  Updating timing information


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    1369.8      0.00       0.0       0.0                           7625993.5000

ICE Engine: Summary of move applications in gpower_eff1
ICE Engine: gpower_eff1: iterations 1 first_accept 0 (0.00%) rerun 1 (100.00%)
ICE Engine: gpower_eff1: moves_created 0 moves_accept 0 (0.00%) moves_reject 0 (100.00%) 
ICE Engine: gpower_eff1: applications 0 accept 0 (0.00%) reject 0 (100.00%) degraded_accept 0 (0.00%)
ICE Engine: gpower_eff1: bucket_apply 0 (0.00%) bucket_accept 0 (0.00%) bucket_reject 0 (100.00%) 
ICE Engine: gpower_eff1: single_apply 0 (0.00%) single_accept 0 (0.00%) single_reject 0 (100.00%) 

ICE Engine: gpower_eff1 start-qor: wns      0.00 tns       0.0 area    1369.8 lkg 8287573.5
ICE Engine: gpower_eff1 close-qor: wns      0.00 tns       0.0 area    1369.8 lkg 8287573.5
ICE Engine: gpower_eff1 *diff-qor: wns      0.00 tns       0.0 area       0.0 lkg       0.0

--------------------------------------------------------------------------
|      Loop |                         Cost |       Accept |       Reject |
--------------------------------------------------------------------------
--------------------------------------------------------------------------

ICE Engine: Summary of move applications in gpower_eff2
ICE Engine: gpower_eff2: iterations 12 first_accept 0 (0.00%) rerun 12 (100.00%)
ICE Engine: gpower_eff2: moves_created 36 moves_accept 36 (100.00%) moves_reject 0 (0.00%) 
ICE Engine: gpower_eff2: applications 36 accept 36 (100.00%) reject 0 (0.00%) degraded_accept 0 (0.00%)
ICE Engine: gpower_eff2: bucket_apply 0 (0.00%) bucket_accept 0 (0.00%) bucket_reject 0 (100.00%) 
ICE Engine: gpower_eff2: single_apply 36 (100.00%) single_accept 36 (100.00%) single_reject 0 (0.00%) 

ICE Engine: gpower_eff2 start-qor: wns      0.00 tns       0.0 area    1369.8 lkg 8287573.5
ICE Engine: gpower_eff2 close-qor: wns      0.00 tns       0.0 area    1342.0 lkg 8051798.0
ICE Engine: gpower_eff2 *diff-qor: wns      0.00 tns       0.0 area     -27.8 lkg -235775.5

--------------------------------------------------------------------------
|      Loop |                         Cost |       Accept |       Reject |
--------------------------------------------------------------------------
|gpower_eff2 |            design_leak_power |           36 |            0 |
--------------------------------------------------------------------------
    0:00:02    1342.0      0.00       0.0       0.0                           7432684.0000
Loading db file '/home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#-----------------------------------------------------------------------
# Find out what blocks have been auto-ungrouped
#-----------------------------------------------------------------------
report_hierarchy -noleaf
 
****************************************
Report : hierarchy
        -noleaf
Design : async_fifo
Version: O-2018.06-SP1
Date   : Mon Dec  6 21:40:29 2021
****************************************

Attributes:
    r - licensed design

async_fifo         r
    fifo_mem_4_4_54525545
    sync_SIZE4_0
    sync_SIZE4_1
1
#-----------------------------------------------------------------------
# Generate reports
#-----------------------------------------------------------------------
# Report constraints violations
redirect -tee -file reports/constraints.rpt {report_constraint -all}
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : async_fifo
Version: O-2018.06-SP1
Date   : Mon Dec  6 21:40:29 2021
****************************************


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   async_fifo                   0.00       8051798.00     -8051798.00
                                                                    (VIOLATED)


1
# Report timing_paths
redirect -tee -file reports/timing.rpt {report_timing -max_paths 10}
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : async_fifo
Version: O-2018.06-SP1
Date   : Mon Dec  6 21:40:29 2021
****************************************

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[3] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U6/ZN (oai2222d1)                              0.46       3.30 f
  fifo_mem/U15/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U47/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[3]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[3] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[3] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[2] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U18/ZN (oai2222d1)                             0.46       3.30 f
  fifo_mem/U36/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U46/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[2]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[2] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[2] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[1] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U24/ZN (oai2222d1)                             0.46       3.30 f
  fifo_mem/U38/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U45/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[1]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[1] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[1] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[0] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U30/ZN (oai2222d1)                             0.46       3.30 f
  fifo_mem/U42/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U44/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[0]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[0] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[0] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/empty_reg
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: empty (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dest_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              1.90       1.90
  rptr_empty/empty_reg/CP (sdprb1)         0.00       1.90 r
  rptr_empty/empty_reg/Q (sdprb1)          0.48       2.38 r
  empty (out)                              0.00       2.39 r
  data arrival time                                   2.39

  clock dest_clk (rise edge)               7.00       7.00
  clock network delay (ideal)              0.00       7.00
  clock uncertainty                       -0.35       6.65
  output external delay                   -2.80       3.85
  data required time                                  3.85
  -----------------------------------------------------------
  data required time                                  3.85
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: rptr_empty/near_empty_reg
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: near_empty (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/near_empty_reg/CP (sdcrq1)                   0.00       1.90 r
  rptr_empty/near_empty_reg/Q (sdcrq1)                    0.43       2.33 r
  near_empty (out)                                        0.00       2.33 r
  data arrival time                                                  2.33

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: rptr_empty/under_flow_reg
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: under_flow (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/under_flow_reg/CP (sdcrq1)                   0.00       1.90 r
  rptr_empty/under_flow_reg/Q (sdcrq1)                    0.43       2.33 r
  under_flow (out)                                        0.00       2.33 r
  data arrival time                                                  2.33

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: sync_w2r/sync_out_reg[3]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rptr_empty/near_empty_reg
            (rising edge-triggered flip-flop clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  sync_w2r/sync_out_reg[3]/CP (dfcrq1)                    0.00       1.90 r
  sync_w2r/sync_out_reg[3]/Q (dfcrq1)                     0.39       2.29 r
  sync_w2r/sync_out[3] (sync_SIZE4_0)                     0.00       2.29 r
  U143/ZN (inv0d0)                                        0.09       2.38 f
  U144/Z (mx02d0)                                         0.29       2.67 f
  U145/ZN (inv0d0)                                        0.11       2.78 r
  U146/Z (mx02d0)                                         0.28       3.06 r
  U147/ZN (inv0d0)                                        0.11       3.18 f
  U148/Z (mx02d0)                                         0.29       3.47 f
  U233/ZN (inv0d0)                                        0.11       3.58 r
  U234/Z (mx02d0)                                         0.23       3.82 r
  U237/ZN (nr02d0)                                        0.14       3.95 f
  intadd_2/U4/CO (ad01d0)                                 0.27       4.22 f
  intadd_2/U3/CO (ad01d0)                                 0.27       4.49 f
  intadd_2/U2/S (ad01d0)                                  0.35       4.84 r
  U105/CO (cg01d0)                                        0.23       5.08 r
  U140/CO (cg01d0)                                        0.20       5.27 r
  U260/Z (an03d0)                                         0.17       5.44 r
  rptr_empty/near_empty_reg/D (sdcrq1)                    0.00       5.44 r
  data arrival time                                                  5.44

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             1.90       8.90
  clock uncertainty                                      -0.35       8.55
  rptr_empty/near_empty_reg/CP (sdcrq1)                   0.00       8.55 r
  library setup time                                     -0.18       8.37
  data required time                                                 8.37
  --------------------------------------------------------------------------
  data required time                                                 8.37
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.94


  Startpoint: ren (input port clocked by dest_clk)
  Endpoint: rptr_empty/empty_reg
            (rising edge-triggered flip-flop clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dest_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.80       2.80 r
  ren (in)                                 0.03       2.83 r
  U149/Z (an12d1)                          0.14       2.97 r
  U150/ZN (nd02d0)                         0.17       3.14 f
  U127/ZN (nr02d0)                         0.15       3.29 r
  U120/Z (an02d0)                          0.24       3.53 r
  U126/Z (an02d0)                          0.20       3.72 r
  U155/ZN (nr02d0)                         0.22       3.94 f
  U240/Z (mx02d0)                          0.26       4.20 f
  U241/Z (mx02d0)                          0.24       4.44 r
  U252/ZN (nd04d0)                         0.14       4.58 f
  U254/Z (aor211d1)                        0.26       4.84 f
  U261/ZN (nr02d0)                         0.09       4.92 r
  rptr_empty/empty_reg/D (sdprb1)          0.00       4.92 r
  data arrival time                                   4.92

  clock dest_clk (rise edge)               7.00       7.00
  clock network delay (ideal)              1.90       8.90
  clock uncertainty                       -0.35       8.55
  rptr_empty/empty_reg/CP (sdprb1)         0.00       8.55 r
  library setup time                      -0.17       8.38
  data required time                                  8.38
  -----------------------------------------------------------
  data required time                                  8.38
  data arrival time                                  -4.92
  -----------------------------------------------------------
  slack (MET)                                         3.45


  Startpoint: ren (input port clocked by dest_clk)
  Endpoint: rptr_empty/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dest_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.80       2.80 f
  ren (in)                                 0.03       2.83 f
  U149/Z (an12d1)                          0.14       2.98 f
  U150/ZN (nd02d0)                         0.15       3.13 r
  U127/ZN (nr02d0)                         0.17       3.30 f
  U120/Z (an02d0)                          0.24       3.54 f
  U126/Z (an02d0)                          0.20       3.73 f
  U155/ZN (nr02d0)                         0.19       3.92 r
  U240/Z (mx02d0)                          0.25       4.17 r
  U265/Z (an02d0)                          0.14       4.31 r
  rptr_empty/rptr_reg[2]/D (sdcrq1)        0.00       4.31 r
  data arrival time                                   4.31

  clock dest_clk (rise edge)               7.00       7.00
  clock network delay (ideal)              1.90       8.90
  clock uncertainty                       -0.35       8.55
  rptr_empty/rptr_reg[2]/CP (sdcrq1)       0.00       8.55 r
  library setup time                      -0.18       8.37
  data required time                                  8.37
  -----------------------------------------------------------
  data required time                                  8.37
  data arrival time                                  -4.31
  -----------------------------------------------------------
  slack (MET)                                         4.06


  Startpoint: sync_r2w/sync_out_reg[2]
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/near_full_reg
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock src_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  sync_r2w/sync_out_reg[2]/CP (dfcrq1)                    0.00       1.00 r
  sync_r2w/sync_out_reg[2]/Q (dfcrq1)                     0.36       1.36 f
  sync_r2w/sync_out[2] (sync_SIZE4_1)                     0.00       1.36 f
  U189/ZN (xn02d1)                                        0.32       1.68 f
  U190/ZN (xn02d1)                                        0.28       1.96 f
  U191/ZN (xn02d1)                                        0.29       2.26 f
  U192/ZN (nr02d0)                                        0.09       2.35 r
  U110/Z (or02d1)                                         0.15       2.50 r
  U111/ZN (nd02d1)                                        0.07       2.57 f
  U141/ZN (nd02d1)                                        0.08       2.64 r
  U106/ZN (nd02d1)                                        0.09       2.73 f
  U222/ZN (nd02d0)                                        0.10       2.83 r
  U223/ZN (xn02d1)                                        0.24       3.07 f
  U135/ZN (nd02d0)                                        0.08       3.15 r
  U226/ZN (oan211d1)                                      0.24       3.39 f
  U227/CO (cg01d1)                                        0.16       3.55 f
  U228/ZN (nr03d0)                                        0.09       3.64 r
  wptr_full/near_full_reg/D (sdcrq1)                      0.00       3.64 r
  data arrival time                                                  3.64

  clock src_clk (rise edge)                               3.00       3.00
  clock network delay (ideal)                             1.00       4.00
  clock uncertainty                                      -0.15       3.85
  wptr_full/near_full_reg/CP (sdcrq1)                     0.00       3.85 r
  library setup time                                     -0.20       3.65
  data required time                                                 3.65
  --------------------------------------------------------------------------
  data required time                                                 3.65
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/full_reg
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U129/ZN (nd12d0)                         0.17       2.41 r
  U171/ZN (xn02d1)                         0.28       2.70 f
  U173/ZN (xn02d1)                         0.26       2.96 f
  U174/ZN (xn02d1)                         0.22       3.17 f
  U183/ZN (nr03d0)                         0.12       3.30 r
  U184/Z (an02d0)                          0.15       3.45 r
  wptr_full/full_reg/D (sdcrq1)            0.00       3.45 r
  data arrival time                                   3.45

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/full_reg/CP (sdcrq1)           0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -3.45
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: full (output port clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  full (out)                               0.00       1.42 r
  data arrival time                                   1.42

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.15       2.85
  output external delay                   -1.20       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: wptr_full/near_full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: near_full (output port clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/near_full_reg/CP (sdcrq1)      0.00       1.00 r
  wptr_full/near_full_reg/Q (sdcrq1)       0.39       1.39 r
  near_full (out)                          0.00       1.39 r
  data arrival time                                   1.39

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.15       2.85
  output external delay                   -1.20       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: wptr_full/over_flow_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: over_flow (output port clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/over_flow_reg/CP (sdcrq1)      0.00       1.00 r
  wptr_full/over_flow_reg/Q (sdcrq1)       0.39       1.39 r
  over_flow (out)                          0.00       1.39 r
  data arrival time                                   1.39

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.15       2.85
  output external delay                   -1.20       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U129/ZN (nd12d0)                         0.17       2.41 r
  U171/ZN (xn02d1)                         0.28       2.70 f
  U173/ZN (xn02d1)                         0.22       2.92 r
  U231/Z (an02d0)                          0.13       3.04 r
  wptr_full/wptr_reg[3]/D (sdcrq1)         0.00       3.04 r
  data arrival time                                   3.04

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[3]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U168/Z (xr02d1)                          0.31       2.55 f
  U139/ZN (inv0d0)                         0.10       2.66 r
  U175/ZN (xn02d1)                         0.25       2.90 f
  U232/ZN (nr02d0)                         0.08       2.98 r
  wptr_full/wptr_reg[2]/D (sdcrq1)         0.00       2.98 r
  data arrival time                                   2.98

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[2]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wbin_reg[4]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U129/ZN (nd12d0)                         0.17       2.41 r
  U171/ZN (xn02d1)                         0.28       2.70 f
  U172/Z (an02d0)                          0.14       2.83 f
  wptr_full/wbin_reg[4]/D (sdcrq1)         0.00       2.83 f
  data arrival time                                   2.83

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wbin_reg[4]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.16       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U133/Z (xr02d1)                          0.34       2.44 f
  U177/ZN (xn02d1)                         0.26       2.70 f
  U229/ZN (nr02d0)                         0.08       2.78 r
  wptr_full/wptr_reg[1]/D (sdcrq1)         0.00       2.78 r
  data arrival time                                   2.78

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[1]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U170/ZN (inv0d0)                         0.15       2.11 f
  U161/ZN (nr02d0)                         0.17       2.27 r
  U180/ZN (xn02d1)                         0.32       2.59 f
  U230/ZN (nr02d0)                         0.08       2.67 r
  wptr_full/wptr_reg[0]/D (sdcrq1)         0.00       2.67 r
  data arrival time                                   2.67

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[0]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.98


1
# Report Area
redirect -tee -file reports/area.rpt {report_area}
 
****************************************
Report : area
Design : async_fifo
Version: O-2018.06-SP1
Date   : Mon Dec  6 21:40:29 2021
****************************************

Library(s) Used:

    cb13fs120_tsmc_max (File: /home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db)

Number of ports:                           76
Number of nets:                           549
Number of cells:                          484
Number of combinational cells:            292
Number of sequential cells:               189
Number of macros/black boxes:               0
Number of buf/inv:                         27
Number of references:                      34

Combinational area:                527.250000
Buf/Inv area:                       20.250000
Noncombinational area:             814.750000
Macro/Black Box area:                0.000000
Net Interconnect area:             190.898259

Total cell area:                  1342.000000
Total area:                       1532.898259
1
# Report Power
redirect -tee -file reports/power.rpt {report_power}
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : async_fifo
Version: O-2018.06-SP1
Date   : Mon Dec  6 21:40:29 2021
****************************************


Library(s) Used:

    cb13fs120_tsmc_max (File: /home/rfic/Desktop/adapted/async_fifo/libs/mw_lib/sc/LM/sc_max.db)


Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
async_fifo             8000              cb13fs120_tsmc_max
sync_SIZE4_1           ForQA             cb13fs120_tsmc_max
fifo_mem_4_4_54525545  8000              cb13fs120_tsmc_max
sync_SIZE4_0           ForQA             cb13fs120_tsmc_max


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =  49.2509 uW   (66%)
  Net Switching Power  =  25.1441 uW   (34%)
                         ---------
Total Dynamic Power    =  74.3950 uW  (100%)

Cell Leakage Power     =   7.4382 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.0746e-03        3.7171e-03        4.8358e+06        1.6628e-02  (  20.32%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.1176e-02        2.1427e-02        2.6024e+06        6.5206e-02  (  79.68%)
--------------------------------------------------------------------------------------------------
Total          4.9251e-02 mW     2.5144e-02 mW     7.4382e+06 pW     8.1833e-02 mW
1
# Report cell
redirect -tee -file reports/cell.rpt {report_cell}
 
****************************************
Report : cell
Design : async_fifo
Version: O-2018.06-SP1
Date   : Mon Dec  6 21:40:29 2021
****************************************

Attributes:
    b - black box (unknown)
   cp - constant propagation is off
    h - hierarchical
   mo - map_only
    n - noncombinational
    p - parameterized
    r - removable
   st - structuring is off
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
R_1                       dfcrq1          cb13fs120_tsmc_max
                                                          5.500000  n
R_2                       sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
R_3                       dfcrq1          cb13fs120_tsmc_max
                                                          5.500000  n
U105                      cg01d0          cb13fs120_tsmc_max
                                                          2.250000  
U106                      nd02d1          cb13fs120_tsmc_max
                                                          1.000000  
U107                      cg01d0          cb13fs120_tsmc_max
                                                          2.250000  
U108                      nr03d0          cb13fs120_tsmc_max
                                                          1.250000  
U109                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U110                      or02d1          cb13fs120_tsmc_max
                                                          1.250000  
U111                      nd02d1          cb13fs120_tsmc_max
                                                          1.000000  
U112                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U113                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U114                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U115                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U116                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U117                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U118                      aon211d1        cb13fs120_tsmc_max
                                                          2.500000  
U119                      an02d1          cb13fs120_tsmc_max
                                                          1.250000  
U120                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U121                      nd12d0          cb13fs120_tsmc_max
                                                          1.250000  
U122                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U123                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U124                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U125                      nd12d0          cb13fs120_tsmc_max
                                                          1.250000  
U126                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U127                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U128                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U129                      nd12d0          cb13fs120_tsmc_max
                                                          1.250000  
U130                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U131                      oai211d1        cb13fs120_tsmc_max
                                                          2.500000  
U132                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U133                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U134                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U135                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U136                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U137                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U138                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U139                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U140                      cg01d0          cb13fs120_tsmc_max
                                                          2.250000  
U141                      nd02d1          cb13fs120_tsmc_max
                                                          1.000000  
U142                      nr02d4          cb13fs120_tsmc_max
                                                          2.750000  
U143                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U144                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U145                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U146                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U147                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U148                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U149                      an12d1          cb13fs120_tsmc_max
                                                          1.750000  
U150                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U151                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U152                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U153                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U154                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U155                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U156                      nd12d0          cb13fs120_tsmc_max
                                                          1.250000  
U157                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U158                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U160                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U161                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U162                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U163                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U164                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U165                      nd12d0          cb13fs120_tsmc_max
                                                          1.250000  
U166                      or02d1          cb13fs120_tsmc_max
                                                          1.250000  
U167                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U168                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U169                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U170                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U171                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U172                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U173                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U174                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U175                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U176                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U177                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U178                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U179                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U180                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U181                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U182                      nd03d0          cb13fs120_tsmc_max
                                                          1.250000  
U183                      nr03d0          cb13fs120_tsmc_max
                                                          1.250000  
U184                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U185                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U186                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U187                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U188                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U189                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U190                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U191                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U192                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U193                      or02d1          cb13fs120_tsmc_max
                                                          1.250000  
U194                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U196                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U197                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U200                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U202                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U204                      nd12d0          cb13fs120_tsmc_max
                                                          1.250000  
U208                      xr03d1          cb13fs120_tsmc_max
                                                          4.250000  
U209                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U212                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U213                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U214                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U215                      aor21d1         cb13fs120_tsmc_max
                                                          2.000000  
U218                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U219                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U220                      ora21d1         cb13fs120_tsmc_max
                                                          2.000000  
U222                      nd02d0          cb13fs120_tsmc_max
                                                          1.000000  
U223                      xn02d1          cb13fs120_tsmc_max
                                                          2.750000  
U225                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U226                      oan211d1        cb13fs120_tsmc_max
                                                          2.500000  
U227                      cg01d1          cb13fs120_tsmc_max
                                                          2.250000  
U228                      nr03d0          cb13fs120_tsmc_max
                                                          1.250000  
U229                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U230                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U231                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U232                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U233                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U234                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U235                      ora21d1         cb13fs120_tsmc_max
                                                          2.000000  
U236                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U237                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U239                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U240                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U241                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U242                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U243                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U244                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U245                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U246                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U247                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U248                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U249                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U250                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U251                      mx02d0          cb13fs120_tsmc_max
                                                          2.000000  
U252                      nd04d0          cb13fs120_tsmc_max
                                                          1.750000  
U253                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U254                      aor211d1        cb13fs120_tsmc_max
                                                          2.000000  
U255                      xr02d1          cb13fs120_tsmc_max
                                                          2.750000  
U256                      inv0d0          cb13fs120_tsmc_max
                                                          0.750000  
U257                      aor221d1        cb13fs120_tsmc_max
                                                          2.500000  
U258                      ad01d0          cb13fs120_tsmc_max
                                                          5.000000  r
U259                      ad01d0          cb13fs120_tsmc_max
                                                          5.000000  r
U260                      an03d0          cb13fs120_tsmc_max
                                                          1.750000  
U261                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U262                      an03d0          cb13fs120_tsmc_max
                                                          1.750000  
U263                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U264                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U265                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U266                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U267                      nr02d0          cb13fs120_tsmc_max
                                                          1.000000  
U268                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U269                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U270                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
U271                      an02d0          cb13fs120_tsmc_max
                                                          1.250000  
fifo_mem                  fifo_mem_4_4_54525545           754.750000
                                                                    cp, h, n, p, st
intadd_2/U2               ad01d0          cb13fs120_tsmc_max
                                                          5.000000  mo, r
intadd_2/U3               ad01d0          cb13fs120_tsmc_max
                                                          5.000000  mo, r
intadd_2/U4               ad01d0          cb13fs120_tsmc_max
                                                          5.000000  mo, r
rptr_empty/empty_reg      sdprb1          cb13fs120_tsmc_max
                                                          8.250000  n
rptr_empty/near_empty_reg sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rbin_reg[0]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rbin_reg[1]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rbin_reg[2]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rbin_reg[3]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rbin_reg[4]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rptr_reg[0]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rptr_reg[1]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rptr_reg[2]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/rptr_reg[3]    sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
rptr_empty/under_flow_reg sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
sync_r2w                  sync_SIZE4_1                    55.250000 h, n, p
sync_w2r                  sync_SIZE4_0                    66.250000 h, n, p
wptr_full/full_reg        sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/near_full_reg   sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/over_flow_reg   sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wbin_reg[0]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wbin_reg[1]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wbin_reg[2]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wbin_reg[3]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wbin_reg[4]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wptr_reg[0]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wptr_reg[1]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wptr_reg[2]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
wptr_full/wptr_reg[3]     sdcrq1          cb13fs120_tsmc_max
                                                          7.750000  n
--------------------------------------------------------------------------------
Total 184 cells                                           1342.000000
1
#-----------------------------------------------------------------------
# Save Mapped "compiled" Design
#-----------------------------------------------------------------------
write_file -f verilog -hier -out mapped/async_fifo.v
Writing verilog file '/home/rfic/Desktop/adapted/async_fifo/syn/mapped/async_fifo.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -f ddc -hier -out mapped/async_fifo.ddc
Writing ddc file 'mapped/async_fifo.ddc'.
1
#-----------------------------------------------------------------------
# Stop Recording SVF Optimization changes
#-----------------------------------------------------------------------
set_svf -off
1
exit

Memory usage for main task 217 Mbytes.
Memory usage for this session 217 Mbytes.
CPU usage for this session 85 seconds ( 0.02 hours ).

Thank you...
