<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_JAULGEY-REYNARD-FreeRTOS: Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_JAULGEY-REYNARD-FreeRTOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0d65e5fa077ec095e65d7480f3bb9880.html">BSP</a></li><li class="navelem"><a class="el" href="dir_bf91a480035a6a616cbd98d672525553.html">Components</a></li><li class="navelem"><a class="el" href="dir_ca13ac95dcbf8a748d639a005ea49f9a.html">mfxstm32l152</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">mfxstm32l152.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file contains all the functions prototypes for the <a class="el" href="mfxstm32l152_8c.html" title="This file provides a set of functions needed to manage the MFXSTM32L152 IO Expander devices.">mfxstm32l152.c</a> IO expander driver.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="ts_8h_source.html">../Common/ts.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="io_8h_source.html">../Common/io.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="idd_8h_source.html">../Common/idd.h</a>&quot;</code><br />
</div>
<p><a href="mfxstm32l152_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_d_d__dbg_type_def.html">IDD_dbgTypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4a737520601cd9769114f6be710c9d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___constants.html#ga4a737520601cd9769114f6be710c9d90">MFXSTM32L152_REG_ADR_ID</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga4a737520601cd9769114f6be710c9d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFX COMMON defines.  <a href="group___m_f_x_s_t_m32_l152___exported___constants.html#ga4a737520601cd9769114f6be710c9d90">More...</a><br /></td></tr>
<tr class="separator:ga4a737520601cd9769114f6be710c9d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e586c652536fbc032d597a930f22f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_FW_VERSION_MSB</b>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="memdesc:ga52e586c652536fbc032d597a930f22f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: chip FW_VERSION (R) <br /></td></tr>
<tr class="separator:ga52e586c652536fbc032d597a930f22f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a411b3b96717975c394568b4693158d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_FW_VERSION_LSB</b>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga0a411b3b96717975c394568b4693158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbece9a2508be72ff6d9843a80977bc6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_SYS_CTRL</b>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="memdesc:gafbece9a2508be72ff6d9843a80977bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: System Control Register (R/W) <br /></td></tr>
<tr class="separator:gafbece9a2508be72ff6d9843a80977bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfac218d60d8afa907ee507c01ef782f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_VDD_REF_MSB</b>&#160;&#160;&#160;((uint8_t)0x06)</td></tr>
<tr class="memdesc:gabfac218d60d8afa907ee507c01ef782f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Vdd monitoring (R) <br /></td></tr>
<tr class="separator:gabfac218d60d8afa907ee507c01ef782f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69cda0552ced1e4b060fdb81469ebff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_VDD_REF_LSB</b>&#160;&#160;&#160;((uint8_t)0x07)</td></tr>
<tr class="separator:gac69cda0552ced1e4b060fdb81469ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15902394380e3558ae7a3fc003b28edd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_ERROR_SRC</b>&#160;&#160;&#160;((uint8_t)0x03)</td></tr>
<tr class="memdesc:ga15902394380e3558ae7a3fc003b28edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Error source. <br /></td></tr>
<tr class="separator:ga15902394380e3558ae7a3fc003b28edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb95b7d0ff8c6ed1ec410268444c8b82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_ERROR_MSG</b>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="memdesc:gacb95b7d0ff8c6ed1ec410268444c8b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Error Message. <br /></td></tr>
<tr class="separator:gacb95b7d0ff8c6ed1ec410268444c8b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14834969cb26a6b504df022d7514592"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_MFX_IRQ_OUT</b>&#160;&#160;&#160;((uint8_t)0x41)</td></tr>
<tr class="memdesc:gaf14834969cb26a6b504df022d7514592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg Addr IRQs: to config the pin that informs Main MCU that MFX events appear. <br /></td></tr>
<tr class="separator:gaf14834969cb26a6b504df022d7514592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f6ddf0f7738180f89c9a13df8aeaca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_SRC_EN</b>&#160;&#160;&#160;((uint8_t)0x42)</td></tr>
<tr class="memdesc:gad9f6ddf0f7738180f89c9a13df8aeaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg Addr IRQs: to select the events which activate the MFXSTM32L152_IRQ_OUT signal. <br /></td></tr>
<tr class="separator:gad9f6ddf0f7738180f89c9a13df8aeaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb4d1d15b4006cd4e674c9ae92d95a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_PENDING</b>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="memdesc:gaceb4d1d15b4006cd4e674c9ae92d95a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg Addr IRQs: the Main MCU must read the IRQ_PENDING register to know the interrupt reason. <br /></td></tr>
<tr class="separator:gaceb4d1d15b4006cd4e674c9ae92d95a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97423a997f61e60fbe25bfe798d23ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_ACK</b>&#160;&#160;&#160;((uint8_t)0x44)</td></tr>
<tr class="memdesc:gad97423a997f61e60fbe25bfe798d23ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg Addr IRQs: the Main MCU must acknowledge it thanks to a writing access to the IRQ_ACK register. <br /></td></tr>
<tr class="separator:gad97423a997f61e60fbe25bfe798d23ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd188041d67beb42381d59a0f22d2614"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_ID_1</b>&#160;&#160;&#160;((uint8_t)0x7B)</td></tr>
<tr class="memdesc:gafd188041d67beb42381d59a0f22d2614"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152_REG_ADR_ID choices. <br /></td></tr>
<tr class="separator:gafd188041d67beb42381d59a0f22d2614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b7883c3402417e41785580678dc512"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_ID_2</b>&#160;&#160;&#160;((uint8_t)0x79)</td></tr>
<tr class="separator:ga78b7883c3402417e41785580678dc512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e47ac82e189a2099c27bf64e29b507"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_SWRST</b>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="memdesc:gae6e47ac82e189a2099c27bf64e29b507"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152_REG_ADR_SYS_CTRL choices. <br /></td></tr>
<tr class="separator:gae6e47ac82e189a2099c27bf64e29b507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09991b2af639d136d902f9ae6ba8436"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_STANDBY</b>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gac09991b2af639d136d902f9ae6ba8436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7015dd147b0bb4d780128915821b3a0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_ALTERNATE_GPIO_EN</b>&#160;&#160;&#160;((uint8_t)0x08) /* by the way if IDD and TS are enabled they take automatically the AF pins*/</td></tr>
<tr class="separator:ga7015dd147b0bb4d780128915821b3a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e0a55a9c384d6e23e0fcdb96ae2233"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_EN</b>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga84e0a55a9c384d6e23e0fcdb96ae2233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc6926db119d5b5661f4f0e9ae45ecd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_EN</b>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:ga0dc6926db119d5b5661f4f0e9ae45ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a46ffd4fd637503e3949bc78f7ef761"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_EN</b>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga3a46ffd4fd637503e3949bc78f7ef761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d038345ea8df314df1bc92d1aec4e8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_ERROR_SRC</b>&#160;&#160;&#160;((uint8_t)0x04)  /* Error raised by Idd */</td></tr>
<tr class="memdesc:ga6d038345ea8df314df1bc92d1aec4e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152_REG_ADR_ERROR_SRC choices. <br /></td></tr>
<tr class="separator:ga6d038345ea8df314df1bc92d1aec4e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ba53a64dadb2863060377341a1766a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_ERROR_SRC</b>&#160;&#160;&#160;((uint8_t)0x02)  /* Error raised by Touch Screen */</td></tr>
<tr class="separator:gac2ba53a64dadb2863060377341a1766a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43df58dd06f46fc85393975a72b55b78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_ERROR_SRC</b>&#160;&#160;&#160;((uint8_t)0x01)  /* Error raised by Gpio */</td></tr>
<tr class="separator:ga43df58dd06f46fc85393975a72b55b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8350676a6ed6b0755a298953c7a23641"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN</b>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8350676a6ed6b0755a298953c7a23641"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152_REG_ADR_MFX_IRQ_OUT choices. <br /></td></tr>
<tr class="separator:ga8350676a6ed6b0755a298953c7a23641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48eb511d67816caaba276327ccc93c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL</b>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gad48eb511d67816caaba276327ccc93c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355b89323599b2a54a1894d1e653adbc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_OUT_PIN_POLARITY_LOW</b>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga355b89323599b2a54a1894d1e653adbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20cc7b0dae435352056fffb5393da7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_OUT_PIN_POLARITY_HIGH</b>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gad20cc7b0dae435352056fffb5393da7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fb49fd3275c81574704d29b975239c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_TS_OVF</b>&#160;&#160;&#160;((uint8_t)0x80)  /* TouchScreen FIFO Overflow irq*/</td></tr>
<tr class="memdesc:ga85fb49fd3275c81574704d29b975239c"><td class="mdescLeft">&#160;</td><td class="mdescRight">REG_ADR_IRQ_SRC_EN, REG_ADR_IRQ_PENDING &amp; REG_ADR_IRQ_ACK choices. <br /></td></tr>
<tr class="separator:ga85fb49fd3275c81574704d29b975239c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ba0713b34327fb0fdc9d217eb2b111"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_TS_FULL</b>&#160;&#160;&#160;((uint8_t)0x40)  /* TouchScreen FIFO Full irq*/</td></tr>
<tr class="separator:ga10ba0713b34327fb0fdc9d217eb2b111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4876254f6d6ee3c43713864de39bf27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_TS_TH</b>&#160;&#160;&#160;((uint8_t)0x20)  /* TouchScreen FIFO threshold triggered irq*/</td></tr>
<tr class="separator:gad4876254f6d6ee3c43713864de39bf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3365e68341c1e50ff1a593d91066d6fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_TS_NE</b>&#160;&#160;&#160;((uint8_t)0x10)  /* TouchScreen FIFO Not Empty irq*/</td></tr>
<tr class="separator:ga3365e68341c1e50ff1a593d91066d6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb2bc57fe4c3321c95096554484e9cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_TS_DET</b>&#160;&#160;&#160;((uint8_t)0x08)  /* TouchScreen Detect irq*/</td></tr>
<tr class="separator:gaffb2bc57fe4c3321c95096554484e9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31cdcea9ed59cefb71244a37ba16f32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_ERROR</b>&#160;&#160;&#160;((uint8_t)0x04)  /* Error message from MFXSTM32L152 firmware irq */</td></tr>
<tr class="separator:gad31cdcea9ed59cefb71244a37ba16f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa44541428c266491766b0b0c49f7f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_IDD</b>&#160;&#160;&#160;((uint8_t)0x02)  /* IDD function irq */</td></tr>
<tr class="separator:gadaa44541428c266491766b0b0c49f7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088f38f02c67141d70b3141310e96a1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_GPIO</b>&#160;&#160;&#160;((uint8_t)0x01)  /* General GPIO irq (only for SRC_EN and PENDING) */</td></tr>
<tr class="separator:ga088f38f02c67141d70b3141310e96a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f1e1f08d484cd5e1fa5ae7c8e3e14a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_ALL</b>&#160;&#160;&#160;((uint8_t)0xFF)  /* All global interrupts          */</td></tr>
<tr class="separator:gaa5f1e1f08d484cd5e1fa5ae7c8e3e14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed2162b4992f2b8d44367338c84dbe9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_TS</b>&#160;&#160;&#160;(MFXSTM32L152_IRQ_TS_DET | MFXSTM32L152_IRQ_TS_NE |  MFXSTM32L152_IRQ_TS_TH | MFXSTM32L152_IRQ_TS_FULL | <a class="el" href="group___m_f_x_s_t_m32_l152___exported___constants.html#ga85fb49fd3275c81574704d29b975239c">MFXSTM32L152_IRQ_TS_OVF</a> )</td></tr>
<tr class="separator:ga8ed2162b4992f2b8d44367338c84dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac845cd034f6fda67ce7f722be41eed47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___constants.html#gac845cd034f6fda67ce7f722be41eed47">MFXSTM32L152_REG_ADR_GPIO_DIR1</a>&#160;&#160;&#160;((uint8_t)0x60)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:gac845cd034f6fda67ce7f722be41eed47"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO: 24 programmable input/output called MFXSTM32L152_GPIO[23:0] are provided.  <a href="group___m_f_x_s_t_m32_l152___exported___constants.html#gac845cd034f6fda67ce7f722be41eed47">More...</a><br /></td></tr>
<tr class="separator:gac845cd034f6fda67ce7f722be41eed47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9ed629ca929b81469715aca0a3a0f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_DIR2</b>&#160;&#160;&#160;((uint8_t)0x61)  /* gpio [8:15] */</td></tr>
<tr class="separator:gace9ed629ca929b81469715aca0a3a0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1b0e3882e8cf2c24187f5a838cbc24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_DIR3</b>&#160;&#160;&#160;((uint8_t)0x62)  /* agpio [0:7] */</td></tr>
<tr class="separator:ga1c1b0e3882e8cf2c24187f5a838cbc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032bb1b5345ab70ceee565db272b247d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_TYPE1</b>&#160;&#160;&#160;((uint8_t)0x64)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga032bb1b5345ab70ceee565db272b247d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg addr: GPIO TYPE (R/W): If GPIO in output: (0) output push pull, (1) output open drain. If GPIO in input: (0) input without pull resistor, (1) input with pull resistor. <br /></td></tr>
<tr class="separator:ga032bb1b5345ab70ceee565db272b247d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a55cf9def2930b0604b1b5b3adb48f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_TYPE2</b>&#160;&#160;&#160;((uint8_t)0x65)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga4a55cf9def2930b0604b1b5b3adb48f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae362058070208811d6ded1bd127d2d90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_TYPE3</b>&#160;&#160;&#160;((uint8_t)0x66)  /* agpio [0:7] */</td></tr>
<tr class="separator:gae362058070208811d6ded1bd127d2d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3646adcd657b6a681511e28693c65534"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_PUPD1</b>&#160;&#160;&#160;((uint8_t)0x68)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga3646adcd657b6a681511e28693c65534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg addr: GPIO PULL_UP_PULL_DOWN (R/W): discussion open with Jean Claude. <br /></td></tr>
<tr class="separator:ga3646adcd657b6a681511e28693c65534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb6fd341a4d503fb0d2777288a0d702"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_PUPD2</b>&#160;&#160;&#160;((uint8_t)0x69)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga6eb6fd341a4d503fb0d2777288a0d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f162e4399b502c0bd5d80652fe56b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_PUPD3</b>&#160;&#160;&#160;((uint8_t)0x6A)  /* agpio [0:7] */</td></tr>
<tr class="separator:gad98f162e4399b502c0bd5d80652fe56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0592212385426403828ee509fdcfb2b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPO_SET1</b>&#160;&#160;&#160;((uint8_t)0x6C)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga0592212385426403828ee509fdcfb2b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg addr: GPIO SET (W): When GPIO is in output mode, write (1) puts the corresponding GPO in High level. <br /></td></tr>
<tr class="separator:ga0592212385426403828ee509fdcfb2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b34c2498bd709c7032499f834009cfc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPO_SET2</b>&#160;&#160;&#160;((uint8_t)0x6D)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga6b34c2498bd709c7032499f834009cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa8d7537451471d3163e711a30376c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPO_SET3</b>&#160;&#160;&#160;((uint8_t)0x6E)  /* agpio [0:7] */</td></tr>
<tr class="separator:ga1afa8d7537451471d3163e711a30376c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850294d363cc1ebc32eab04e19a3d596"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPO_CLR1</b>&#160;&#160;&#160;((uint8_t)0x70)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga850294d363cc1ebc32eab04e19a3d596"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg addr: GPIO CLEAR (W): When GPIO is in output mode, write (1) puts the corresponding GPO in Low level. <br /></td></tr>
<tr class="separator:ga850294d363cc1ebc32eab04e19a3d596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e9fd98bdd5e63c74ecd9696b0089a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPO_CLR2</b>&#160;&#160;&#160;((uint8_t)0x71)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga26e9fd98bdd5e63c74ecd9696b0089a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5b6eddeb13c829a412a3fdb32a8279"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPO_CLR3</b>&#160;&#160;&#160;((uint8_t)0x72)  /* agpio [0:7] */</td></tr>
<tr class="separator:gaac5b6eddeb13c829a412a3fdb32a8279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055a67ccb288b26bf98f6e1c16dee521"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_STATE1</b>&#160;&#160;&#160;((uint8_t)0x10)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga055a67ccb288b26bf98f6e1c16dee521"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reg addr: GPIO STATE (R): Give state of the GPIO pin. <br /></td></tr>
<tr class="separator:ga055a67ccb288b26bf98f6e1c16dee521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad177738c2b3f04944232d7446f95ec46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_STATE2</b>&#160;&#160;&#160;((uint8_t)0x11)  /* gpio [8:15] */</td></tr>
<tr class="separator:gad177738c2b3f04944232d7446f95ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd653046661a8dfd6de16625a6f5b226"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_GPIO_STATE3</b>&#160;&#160;&#160;((uint8_t)0x12)  /* agpio [0:7] */</td></tr>
<tr class="separator:gacd653046661a8dfd6de16625a6f5b226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfd93397ab3210157e9fb7a019a2683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___constants.html#ga4dfd93397ab3210157e9fb7a019a2683">MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1</a>&#160;&#160;&#160;((uint8_t)0x48)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga4dfd93397ab3210157e9fb7a019a2683"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO IRQ_GPIs.  <a href="group___m_f_x_s_t_m32_l152___exported___constants.html#ga4dfd93397ab3210157e9fb7a019a2683">More...</a><br /></td></tr>
<tr class="separator:ga4dfd93397ab3210157e9fb7a019a2683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4bfd990889d6dabc54825119609df8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_SRC2</b>&#160;&#160;&#160;((uint8_t)0x49)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga7b4bfd990889d6dabc54825119609df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ad8fc3e36f3ffee586ce63cad0d120"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_SRC3</b>&#160;&#160;&#160;((uint8_t)0x4A)  /* agpio [0:7] */</td></tr>
<tr class="separator:ga23ad8fc3e36f3ffee586ce63cad0d120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cdbc8a7f2e051c2bda16df919e3c95"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1</b>&#160;&#160;&#160;((uint8_t)0x4C)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga09cdbc8a7f2e051c2bda16df919e3c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO IRQ_GPI_EVT1/2/3 (R/W): Irq generated on level (0) or edge (1). <br /></td></tr>
<tr class="separator:ga09cdbc8a7f2e051c2bda16df919e3c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c17c96d1ca653a545a2441f624cd7c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_EVT2</b>&#160;&#160;&#160;((uint8_t)0x4D)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga9c17c96d1ca653a545a2441f624cd7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab9ff12d2e62b802ef1b9d1588cb928"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_EVT3</b>&#160;&#160;&#160;((uint8_t)0x4E)  /* agpio [0:7] */</td></tr>
<tr class="separator:ga0ab9ff12d2e62b802ef1b9d1588cb928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b78377e7db84720d29274f7e30f161"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1</b>&#160;&#160;&#160;((uint8_t)0x50)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga33b78377e7db84720d29274f7e30f161"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO IRQ_GPI_TYPE1/2/3 (R/W): Irq generated on (0) : Low level or Falling edge. (1) : High level or Rising edge. <br /></td></tr>
<tr class="separator:ga33b78377e7db84720d29274f7e30f161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6284415ed12353eaa5784058371a75dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE2</b>&#160;&#160;&#160;((uint8_t)0x51)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga6284415ed12353eaa5784058371a75dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05d8d289a9a660fcfe920f1f2cb9205"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE3</b>&#160;&#160;&#160;((uint8_t)0x52)  /* agpio [0:7] */</td></tr>
<tr class="separator:gac05d8d289a9a660fcfe920f1f2cb9205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67dedbc2b7a1da355f704b11c25ad75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1</b>&#160;&#160;&#160;((uint8_t)0x0C)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:gab67dedbc2b7a1da355f704b11c25ad75"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO IRQ_GPI_PENDING1/2/3 (R): irq occurs. <br /></td></tr>
<tr class="separator:gab67dedbc2b7a1da355f704b11c25ad75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056f08d3eefc378d502b1ac3d659b026"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2</b>&#160;&#160;&#160;((uint8_t)0x0D)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga056f08d3eefc378d502b1ac3d659b026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fde3c1e7e007acdaa3932872462283"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3</b>&#160;&#160;&#160;((uint8_t)0x0E)  /* agpio [0:7] */</td></tr>
<tr class="separator:ga95fde3c1e7e007acdaa3932872462283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ba4e65a8cd17d82bbe9a3d4afd73af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1</b>&#160;&#160;&#160;((uint8_t)0x54)  /* gpio [0:7] */</td></tr>
<tr class="memdesc:ga77ba4e65a8cd17d82bbe9a3d4afd73af"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO IRQ_GPI_ACK1/2/3 (W): Write (1) to acknowledge IRQ event. <br /></td></tr>
<tr class="separator:ga77ba4e65a8cd17d82bbe9a3d4afd73af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga320e5ec8b1b23001bf79c597691b99b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2</b>&#160;&#160;&#160;((uint8_t)0x55)  /* gpio [8:15] */</td></tr>
<tr class="separator:ga320e5ec8b1b23001bf79c597691b99b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfa36a6c50c1bc746e44338df03e015"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3</b>&#160;&#160;&#160;((uint8_t)0x56)  /* agpio [0:7] */</td></tr>
<tr class="separator:gaebfa36a6c50c1bc746e44338df03e015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bdd614f3754fa1b610d0e467027b3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_0</b>&#160;&#160;&#160;((uint32_t)0x0001)</td></tr>
<tr class="memdesc:gad0bdd614f3754fa1b610d0e467027b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO: IO Pins definition. <br /></td></tr>
<tr class="separator:gad0bdd614f3754fa1b610d0e467027b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8083874bdad3905ab070c5b3cc7d407c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_1</b>&#160;&#160;&#160;((uint32_t)0x0002)</td></tr>
<tr class="separator:ga8083874bdad3905ab070c5b3cc7d407c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff38e9fd5164ab8859ee745666a4eb9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_2</b>&#160;&#160;&#160;((uint32_t)0x0004)</td></tr>
<tr class="separator:ga5ff38e9fd5164ab8859ee745666a4eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65c81d08233d2133dfe800d26d67641"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_3</b>&#160;&#160;&#160;((uint32_t)0x0008)</td></tr>
<tr class="separator:gad65c81d08233d2133dfe800d26d67641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c71e43d141e82371abb9f7b0bb65b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_4</b>&#160;&#160;&#160;((uint32_t)0x0010)</td></tr>
<tr class="separator:ga07c71e43d141e82371abb9f7b0bb65b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7543631972eabb670111d3fc09cb00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_5</b>&#160;&#160;&#160;((uint32_t)0x0020)</td></tr>
<tr class="separator:gacd7543631972eabb670111d3fc09cb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d385f561ac6a0e6bcbbc40542a9e183"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_6</b>&#160;&#160;&#160;((uint32_t)0x0040)</td></tr>
<tr class="separator:ga7d385f561ac6a0e6bcbbc40542a9e183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdde4f18157fe7fc11a7c888c1c4797e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_7</b>&#160;&#160;&#160;((uint32_t)0x0080)</td></tr>
<tr class="separator:gabdde4f18157fe7fc11a7c888c1c4797e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2004d0f74e57f8140725e8cb2d883db2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_8</b>&#160;&#160;&#160;((uint32_t)0x0100)</td></tr>
<tr class="separator:ga2004d0f74e57f8140725e8cb2d883db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0337748b8abc95d1710b55c256fabc66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_9</b>&#160;&#160;&#160;((uint32_t)0x0200)</td></tr>
<tr class="separator:ga0337748b8abc95d1710b55c256fabc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9891355e1e81212948c5b73653272578"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_10</b>&#160;&#160;&#160;((uint32_t)0x0400)</td></tr>
<tr class="separator:ga9891355e1e81212948c5b73653272578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecca640a4247b4f9091b28698bbc0ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_11</b>&#160;&#160;&#160;((uint32_t)0x0800)</td></tr>
<tr class="separator:ga5ecca640a4247b4f9091b28698bbc0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf14075ea5731dc7e0c828f1f61fb3b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_12</b>&#160;&#160;&#160;((uint32_t)0x1000)</td></tr>
<tr class="separator:gaaf14075ea5731dc7e0c828f1f61fb3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ba3c8a62efb950f8aef86e12fa51fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_13</b>&#160;&#160;&#160;((uint32_t)0x2000)</td></tr>
<tr class="separator:ga63ba3c8a62efb950f8aef86e12fa51fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf063a88b0e227efa77f1d32d8a343f75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_14</b>&#160;&#160;&#160;((uint32_t)0x4000)</td></tr>
<tr class="separator:gaf063a88b0e227efa77f1d32d8a343f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c5eb87cf9f48cf154d8501fbdc90e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_15</b>&#160;&#160;&#160;((uint32_t)0x8000)</td></tr>
<tr class="separator:gab2c5eb87cf9f48cf154d8501fbdc90e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d57a7b013020152bebe6bf5cc9e6db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_16</b>&#160;&#160;&#160;((uint32_t)0x010000)</td></tr>
<tr class="separator:gaa8d57a7b013020152bebe6bf5cc9e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71feb3e7de3ec3f92b23bd5d9c94ff04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_17</b>&#160;&#160;&#160;((uint32_t)0x020000)</td></tr>
<tr class="separator:ga71feb3e7de3ec3f92b23bd5d9c94ff04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac033b73c523d3439e8b2cf465537fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_18</b>&#160;&#160;&#160;((uint32_t)0x040000)</td></tr>
<tr class="separator:ga8ac033b73c523d3439e8b2cf465537fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe223e818beadabda390a6b25fc7b9a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_19</b>&#160;&#160;&#160;((uint32_t)0x080000)</td></tr>
<tr class="separator:gafe223e818beadabda390a6b25fc7b9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad203ef4487264a649d50dde9d6c12bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_20</b>&#160;&#160;&#160;((uint32_t)0x100000)</td></tr>
<tr class="separator:gaad203ef4487264a649d50dde9d6c12bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc27fea7ee5324a767bd8597a6bf805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_21</b>&#160;&#160;&#160;((uint32_t)0x200000)</td></tr>
<tr class="separator:gaadc27fea7ee5324a767bd8597a6bf805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03df6e504f806c04de553459283f339d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_22</b>&#160;&#160;&#160;((uint32_t)0x400000)</td></tr>
<tr class="separator:ga03df6e504f806c04de553459283f339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa780e6476b21080d443a3ec95522f8b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PIN_23</b>&#160;&#160;&#160;((uint32_t)0x800000)</td></tr>
<tr class="separator:gaa780e6476b21080d443a3ec95522f8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f8abf7c9eece77c298d074ffe29e9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_0</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_16</td></tr>
<tr class="separator:gad9f8abf7c9eece77c298d074ffe29e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849267780f7d1d9bc5e776205842eef0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_1</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_17</td></tr>
<tr class="separator:ga849267780f7d1d9bc5e776205842eef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8c21d61ea4384194997d0b2c9ddc1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_2</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_18</td></tr>
<tr class="separator:ga4f8c21d61ea4384194997d0b2c9ddc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46479877d7789580781d2cdbe5259566"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_3</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_19</td></tr>
<tr class="separator:ga46479877d7789580781d2cdbe5259566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7804080f3da6db7d4023ba66e772f985"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_4</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_20</td></tr>
<tr class="separator:ga7804080f3da6db7d4023ba66e772f985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff177ac275e2bf8829d50806fe93645"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_5</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_21</td></tr>
<tr class="separator:gaaff177ac275e2bf8829d50806fe93645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa15888d89fbfc78dcf823fb1ccd178"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_6</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_22</td></tr>
<tr class="separator:ga3fa15888d89fbfc78dcf823fb1ccd178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b27afcd1e03616681dbbe8c0a2aa8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_AGPIO_PIN_7</b>&#160;&#160;&#160;MFXSTM32L152_GPIO_PIN_23</td></tr>
<tr class="separator:ga54b27afcd1e03616681dbbe8c0a2aa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beaf199d71dd49fcc7a5ef9a2ae8e13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PINS_ALL</b>&#160;&#160;&#160;((uint32_t)0xFFFFFF)</td></tr>
<tr class="separator:ga0beaf199d71dd49fcc7a5ef9a2ae8e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf095e441f20ae967d6e74897948bb8a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_DIR_IN</b>&#160;&#160;&#160;((uint8_t)0x0)</td></tr>
<tr class="memdesc:gaf095e441f20ae967d6e74897948bb8a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO: constant. <br /></td></tr>
<tr class="separator:gaf095e441f20ae967d6e74897948bb8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc45af248e9a6bf65e9c08506a9acb3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_DIR_OUT</b>&#160;&#160;&#160;((uint8_t)0x1)</td></tr>
<tr class="separator:gafdc45af248e9a6bf65e9c08506a9acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7058e0cf7f1867f18a6d6fc33025b7b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_GPI_EVT_LEVEL</b>&#160;&#160;&#160;((uint8_t)0x0)</td></tr>
<tr class="separator:ga7058e0cf7f1867f18a6d6fc33025b7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff9066e335b8798efe8c79e5e87e862"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_GPI_EVT_EDGE</b>&#160;&#160;&#160;((uint8_t)0x1)</td></tr>
<tr class="separator:ga9ff9066e335b8798efe8c79e5e87e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f3e4324ab92cd7ec6654e0edec4d21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_GPI_TYPE_LLFE</b>&#160;&#160;&#160;((uint8_t)0x0)  /* Low Level Falling Edge */</td></tr>
<tr class="separator:ga04f3e4324ab92cd7ec6654e0edec4d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea589a51c6aae8bfd21887f31e45fe5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IRQ_GPI_TYPE_HLRE</b>&#160;&#160;&#160;((uint8_t)0x1)  /*High Level Raising Edge */</td></tr>
<tr class="separator:gaeea589a51c6aae8bfd21887f31e45fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7705e867f26398af24895fad79cea1ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR</b>&#160;&#160;&#160;((uint8_t)0x0)</td></tr>
<tr class="separator:ga7705e867f26398af24895fad79cea1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9c837262b978b1913fd352903ddd0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPI_WITH_PULL_RESISTOR</b>&#160;&#160;&#160;((uint8_t)0x1)</td></tr>
<tr class="separator:ga0f9c837262b978b1913fd352903ddd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8055d1aeb36ce5080bef637df8dbe13f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPO_PUSH_PULL</b>&#160;&#160;&#160;((uint8_t)0x0)</td></tr>
<tr class="separator:ga8055d1aeb36ce5080bef637df8dbe13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989308546325a3266a81ad1071f864cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPO_OPEN_DRAIN</b>&#160;&#160;&#160;((uint8_t)0x1)</td></tr>
<tr class="separator:ga989308546325a3266a81ad1071f864cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e834b3e14f728a2e53fa8a98fa27b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PULL_DOWN</b>&#160;&#160;&#160;((uint8_t)0x0)</td></tr>
<tr class="separator:ga69e834b3e14f728a2e53fa8a98fa27b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9519b1de0ab346bd3a7c40436a7238b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_GPIO_PULL_UP</b>&#160;&#160;&#160;((uint8_t)0x1)</td></tr>
<tr class="separator:ga9519b1de0ab346bd3a7c40436a7238b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec79021c6d0fd9343db622bd85d7dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___constants.html#gaec79021c6d0fd9343db622bd85d7dd92">MFXSTM32L152_TS_SETTLING</a>&#160;&#160;&#160;((uint8_t)0xA0)</td></tr>
<tr class="memdesc:gaec79021c6d0fd9343db622bd85d7dd92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TOUCH SCREEN Registers.  <a href="group___m_f_x_s_t_m32_l152___exported___constants.html#gaec79021c6d0fd9343db622bd85d7dd92">More...</a><br /></td></tr>
<tr class="separator:gaec79021c6d0fd9343db622bd85d7dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee73ff530b698b133906babb2b5989a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_TOUCH_DET_DELAY</b>&#160;&#160;&#160;((uint8_t)0xA1)</td></tr>
<tr class="separator:gabee73ff530b698b133906babb2b5989a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc58717fb95bb9f33c5216aeddd8656d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_AVE</b>&#160;&#160;&#160;((uint8_t)0xA2)</td></tr>
<tr class="separator:gafc58717fb95bb9f33c5216aeddd8656d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af406fa16cdbf6113ef7d37bf35b2c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_TRACK</b>&#160;&#160;&#160;((uint8_t)0xA3)</td></tr>
<tr class="separator:ga4af406fa16cdbf6113ef7d37bf35b2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcd1c8922c91954e85c7228ca0cb150"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_FIFO_TH</b>&#160;&#160;&#160;((uint8_t)0xA4)</td></tr>
<tr class="separator:ga1bcd1c8922c91954e85c7228ca0cb150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6df30de8310655af5bc4834c91d0ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_FIFO_STA</b>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga3b6df30de8310655af5bc4834c91d0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4517bef1b8a442bc9aecb147b808a6e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_FIFO_LEVEL</b>&#160;&#160;&#160;((uint8_t)0x21)</td></tr>
<tr class="separator:gae4517bef1b8a442bc9aecb147b808a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1f91f5b1c3f90973cd13a03867d9a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_XY_DATA</b>&#160;&#160;&#160;((uint8_t)0x24)</td></tr>
<tr class="separator:gaad1f91f5b1c3f90973cd13a03867d9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82781ebfb94db530be91f19a3a7719d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_CTRL_STATUS</b>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="memdesc:gae82781ebfb94db530be91f19a3a7719d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TS registers masks. <br /></td></tr>
<tr class="separator:gae82781ebfb94db530be91f19a3a7719d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d551b86b5c596f4790bc85da74cdf1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_TS_CLEAR_FIFO</b>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga5d551b86b5c596f4790bc85da74cdf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c7df5b9cf98dd1517dcf9fd723e67a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_CTRL</b>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="memdesc:ga74c7df5b9cf98dd1517dcf9fd723e67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd control register (R/W) <br /></td></tr>
<tr class="separator:ga74c7df5b9cf98dd1517dcf9fd723e67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed11e691d1a64185bc1cb6e917dd18bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_PRE_DELAY</b>&#160;&#160;&#160;((uint8_t)0x81)</td></tr>
<tr class="memdesc:gaed11e691d1a64185bc1cb6e917dd18bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd pre delay register (R/W) <br /></td></tr>
<tr class="separator:gaed11e691d1a64185bc1cb6e917dd18bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c2bb46980d53e389eebb0f09893e3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB</b>&#160;&#160;&#160;((uint8_t)0x82)</td></tr>
<tr class="memdesc:ga90c2bb46980d53e389eebb0f09893e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd Shunt registers (R/W) <br /></td></tr>
<tr class="separator:ga90c2bb46980d53e389eebb0f09893e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1114b336bc9d41b5d01e65a5e209143"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB</b>&#160;&#160;&#160;((uint8_t)0x83)</td></tr>
<tr class="separator:gab1114b336bc9d41b5d01e65a5e209143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304f866f3e8398c71664ca351f9d6d13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB</b>&#160;&#160;&#160;((uint8_t)0x84)</td></tr>
<tr class="separator:ga304f866f3e8398c71664ca351f9d6d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef51d5a810459e077472cccfd33615"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB</b>&#160;&#160;&#160;((uint8_t)0x85)</td></tr>
<tr class="separator:gae1ef51d5a810459e077472cccfd33615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ec8828c38a4e2302cc84fd7b95b564"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB</b>&#160;&#160;&#160;((uint8_t)0x86)</td></tr>
<tr class="separator:ga96ec8828c38a4e2302cc84fd7b95b564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f50b18c7afe07f996b9259967d56e65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB</b>&#160;&#160;&#160;((uint8_t)0x87)</td></tr>
<tr class="separator:ga5f50b18c7afe07f996b9259967d56e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c3bd4aec7a145df2acf168bb76d431"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB</b>&#160;&#160;&#160;((uint8_t)0x88)</td></tr>
<tr class="separator:ga08c3bd4aec7a145df2acf168bb76d431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db0b428e91cf6e1f84a6ead3c252dcf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB</b>&#160;&#160;&#160;((uint8_t)0x89)</td></tr>
<tr class="separator:ga2db0b428e91cf6e1f84a6ead3c252dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa260acca7b74f1ef1fb3cfae9a8cdff0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB</b>&#160;&#160;&#160;((uint8_t)0x8A)</td></tr>
<tr class="separator:gaa260acca7b74f1ef1fb3cfae9a8cdff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3889436703748379a81b629ebb5367"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB</b>&#160;&#160;&#160;((uint8_t)0x8B)</td></tr>
<tr class="separator:gaee3889436703748379a81b629ebb5367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2aaf0982320ee76f969e45cea68daf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_GAIN_MSB</b>&#160;&#160;&#160;((uint8_t)0x8C)</td></tr>
<tr class="memdesc:gac2aaf0982320ee76f969e45cea68daf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd ampli gain register (R/W) <br /></td></tr>
<tr class="separator:gac2aaf0982320ee76f969e45cea68daf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df35edfea6b3c84ee7700c7a671689e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_GAIN_LSB</b>&#160;&#160;&#160;((uint8_t)0x8D)</td></tr>
<tr class="separator:ga7df35edfea6b3c84ee7700c7a671689e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab611e4640a40e98896b951593061b2ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB</b>&#160;&#160;&#160;((uint8_t)0x8E)</td></tr>
<tr class="memdesc:gab611e4640a40e98896b951593061b2ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd VDD min register (R/W) <br /></td></tr>
<tr class="separator:gab611e4640a40e98896b951593061b2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d9a1b0b05e2a18b51e2b8400e63332"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB</b>&#160;&#160;&#160;((uint8_t)0x8F)</td></tr>
<tr class="separator:gae3d9a1b0b05e2a18b51e2b8400e63332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c0374a9756a1b8b5928596fcc4f249"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_VALUE_MSB</b>&#160;&#160;&#160;((uint8_t)0x14)</td></tr>
<tr class="memdesc:gaf3c0374a9756a1b8b5928596fcc4f249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd value register (R) <br /></td></tr>
<tr class="separator:gaf3c0374a9756a1b8b5928596fcc4f249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b1738413603c13f88ca32033e3d0cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_VALUE_MID</b>&#160;&#160;&#160;((uint8_t)0x15)</td></tr>
<tr class="separator:ga59b1738413603c13f88ca32033e3d0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a47b416fce2f46131c710105e20939"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_VALUE_LSB</b>&#160;&#160;&#160;((uint8_t)0x16)</td></tr>
<tr class="separator:ga95a47b416fce2f46131c710105e20939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2408823f07e396ad04e589ad34f68112"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_MSB</b>&#160;&#160;&#160;((uint8_t)0x18)</td></tr>
<tr class="memdesc:ga2408823f07e396ad04e589ad34f68112"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd calibration offset register (R) <br /></td></tr>
<tr class="separator:ga2408823f07e396ad04e589ad34f68112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a34e2061e92e4cfe01e09919b9cea7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_LSB</b>&#160;&#160;&#160;((uint8_t)0x19)</td></tr>
<tr class="separator:ga4a34e2061e92e4cfe01e09919b9cea7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a102f045dbb8a8dbe6a1d36469d2aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNT_USED</b>&#160;&#160;&#160;((uint8_t)0x1A)</td></tr>
<tr class="memdesc:ga83a102f045dbb8a8dbe6a1d36469d2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd shunt used offset register (R) <br /></td></tr>
<tr class="separator:ga83a102f045dbb8a8dbe6a1d36469d2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a47f743731219c46774dfa2ecd388d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION</b>&#160;&#160;&#160;((uint8_t)0x90)</td></tr>
<tr class="memdesc:ga8a47f743731219c46774dfa2ecd388d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: shunt stabilisation delay registers (R/W) <br /></td></tr>
<tr class="separator:ga8a47f743731219c46774dfa2ecd388d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ab05cc0299499b86caca08a10e2a03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION</b>&#160;&#160;&#160;((uint8_t)0x91)</td></tr>
<tr class="separator:ga22ab05cc0299499b86caca08a10e2a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e85bc5ed80f441ac6a3d9e8001473fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION</b>&#160;&#160;&#160;((uint8_t)0x92)</td></tr>
<tr class="separator:ga8e85bc5ed80f441ac6a3d9e8001473fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac758fce6afad8e8043a70bc489dbb75e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION</b>&#160;&#160;&#160;((uint8_t)0x93)</td></tr>
<tr class="separator:gac758fce6afad8e8043a70bc489dbb75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf41fb77022ca857361c6d17fe6c6361"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION</b>&#160;&#160;&#160;((uint8_t)0x94)</td></tr>
<tr class="separator:gadf41fb77022ca857361c6d17fe6c6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf95eec8bbbf91701df5cc996888622"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS</b>&#160;&#160;&#160;((uint8_t)0x96)</td></tr>
<tr class="memdesc:ga0cf95eec8bbbf91701df5cc996888622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd number of measurements register (R/W) <br /></td></tr>
<tr class="separator:ga0cf95eec8bbbf91701df5cc996888622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67724ca084f2b10c5829ca667c5a5b8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY</b>&#160;&#160;&#160;((uint8_t)0x97)</td></tr>
<tr class="memdesc:ga67724ca084f2b10c5829ca667c5a5b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd delta delay between 2 measurements register (R/W) <br /></td></tr>
<tr class="separator:ga67724ca084f2b10c5829ca667c5a5b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c47d47beba7633996910265220b37d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD</b>&#160;&#160;&#160;((uint8_t)0x98)</td></tr>
<tr class="memdesc:ga99c47d47beba7633996910265220b37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address: Idd number of shunt on board register (R/W) <br /></td></tr>
<tr class="separator:ga99c47d47beba7633996910265220b37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8f92f5ca18ea77d376417f91dd72ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_CTRL_REQ</b>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="memdesc:gaed8f92f5ca18ea77d376417f91dd72ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDD control register masks. <br /></td></tr>
<tr class="separator:gaed8f92f5ca18ea77d376417f91dd72ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4704efa906f955ae80e387e678bb98c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_CTRL_SHUNT_NB</b>&#160;&#160;&#160;((uint8_t)0x0E)</td></tr>
<tr class="separator:gaa4704efa906f955ae80e387e678bb98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab075d84e0cd11d88b3aa54bc4deb8331"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_CTRL_VREF_DIS</b>&#160;&#160;&#160;((uint8_t)0x40)</td></tr>
<tr class="separator:gab075d84e0cd11d88b3aa54bc4deb8331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43adc618ad8259ab3114dec2932ac94b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_CTRL_CAL_DIS</b>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga43adc618ad8259ab3114dec2932ac94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c925b685d90425e51a69735a023c3a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_SHUNT_NB_1</b>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:ga7c925b685d90425e51a69735a023c3a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDD Shunt Number. <br /></td></tr>
<tr class="separator:ga7c925b685d90425e51a69735a023c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8551a53dfa767e87f1490a2d28e5f826"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_SHUNT_NB_2</b>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="separator:ga8551a53dfa767e87f1490a2d28e5f826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7876324fc8a1f2f77a3ae1b9e846c46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_SHUNT_NB_3</b>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="separator:gac7876324fc8a1f2f77a3ae1b9e846c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e29c3df5945a66c4bd5f947caf446f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_SHUNT_NB_4</b>&#160;&#160;&#160;((uint8_t) 0x04)</td></tr>
<tr class="separator:ga84e29c3df5945a66c4bd5f947caf446f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9649ce21f0f5f1f778b3e374869f34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_SHUNT_NB_5</b>&#160;&#160;&#160;((uint8_t) 0x05)</td></tr>
<tr class="separator:ga7f9649ce21f0f5f1f778b3e374869f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e814d40575909cce93ce2ad46a0b3b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_ENABLE</b>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0e814d40575909cce93ce2ad46a0b3b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vref Measurement. <br /></td></tr>
<tr class="separator:ga0e814d40575909cce93ce2ad46a0b3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0a3daf44d84eff760677c2b69e8ff9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_DISABLE</b>&#160;&#160;&#160;((uint8_t) 0x70)</td></tr>
<tr class="separator:gadc0a3daf44d84eff760677c2b69e8ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbff9f43773ecab2360a1bc5cddbf87b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_AUTO_CALIBRATION_ENABLE</b>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacbff9f43773ecab2360a1bc5cddbf87b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDD Calibration. <br /></td></tr>
<tr class="separator:gacbff9f43773ecab2360a1bc5cddbf87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad857054f0eeed39366c5e4ec8ebf26be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_AUTO_CALIBRATION_DISABLE</b>&#160;&#160;&#160;((uint8_t) 0x80)</td></tr>
<tr class="separator:gad857054f0eeed39366c5e4ec8ebf26be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53f69b57de3674989f216a50bc7018a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_PREDELAY_UNIT</b>&#160;&#160;&#160;((uint8_t) 0x80)</td></tr>
<tr class="memdesc:gaa53f69b57de3674989f216a50bc7018a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDD PreDelay masks. <br /></td></tr>
<tr class="separator:gaa53f69b57de3674989f216a50bc7018a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee593a04738878950052b9dff2836e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_PREDELAY_VALUE</b>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="separator:ga1ee593a04738878950052b9dff2836e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111a8c9e4717906c52fec42a6799ae9a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_PREDELAY_0_5_MS</b>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga111a8c9e4717906c52fec42a6799ae9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDD PreDelay unit. <br /></td></tr>
<tr class="separator:ga111a8c9e4717906c52fec42a6799ae9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4324edc3a9c2fd18b9873fa206c23d47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_PREDELAY_20_MS</b>&#160;&#160;&#160;((uint8_t) 0x80)</td></tr>
<tr class="separator:ga4324edc3a9c2fd18b9873fa206c23d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdbcaa187091bc8dbb68bd9315e19bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_DELTADELAY_UNIT</b>&#160;&#160;&#160;((uint8_t) 0x80)</td></tr>
<tr class="memdesc:ga2cdbcaa187091bc8dbb68bd9315e19bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDD Delta Delay masks. <br /></td></tr>
<tr class="separator:ga2cdbcaa187091bc8dbb68bd9315e19bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e51e549994c78d1c274ebfab68e812"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_DELTADELAY_VALUE</b>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="separator:ga61e51e549994c78d1c274ebfab68e812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8afd51e1f362c051838acbc8cb0111bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_DELTADELAY_0_5_MS</b>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8afd51e1f362c051838acbc8cb0111bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDD Delta Delay unit. <br /></td></tr>
<tr class="separator:ga8afd51e1f362c051838acbc8cb0111bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab038748d7883b3553d1d391e0f4bb852"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MFXSTM32L152_IDD_DELTADELAY_20_MS</b>&#160;&#160;&#160;((uint8_t) 0x80)</td></tr>
<tr class="separator:gab038748d7883b3553d1d391e0f4bb852"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga525fbfe19575da71fd6041447e0e88c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga525fbfe19575da71fd6041447e0e88c2">mfxstm32l152_Init</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga525fbfe19575da71fd6041447e0e88c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152 Control functions.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga525fbfe19575da71fd6041447e0e88c2">More...</a><br /></td></tr>
<tr class="separator:ga525fbfe19575da71fd6041447e0e88c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec4549b6719a15bcfd3a1444d35bfc3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga8ec4549b6719a15bcfd3a1444d35bfc3">mfxstm32l152_DeInit</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga8ec4549b6719a15bcfd3a1444d35bfc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga8ec4549b6719a15bcfd3a1444d35bfc3">More...</a><br /></td></tr>
<tr class="separator:ga8ec4549b6719a15bcfd3a1444d35bfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247f71e5f9bf1f72f1fa61da16fd8257"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga247f71e5f9bf1f72f1fa61da16fd8257">mfxstm32l152_Reset</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga247f71e5f9bf1f72f1fa61da16fd8257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the mfxstm32l152 by Software.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga247f71e5f9bf1f72f1fa61da16fd8257">More...</a><br /></td></tr>
<tr class="separator:ga247f71e5f9bf1f72f1fa61da16fd8257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5898eb7b6c9055f9b49d0ef229c7ae31"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga5898eb7b6c9055f9b49d0ef229c7ae31">mfxstm32l152_ReadID</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga5898eb7b6c9055f9b49d0ef229c7ae31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the MFXSTM32L152 IO Expander device ID.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga5898eb7b6c9055f9b49d0ef229c7ae31">More...</a><br /></td></tr>
<tr class="separator:ga5898eb7b6c9055f9b49d0ef229c7ae31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433ddd2452d8651e0864faf5812e015f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga433ddd2452d8651e0864faf5812e015f">mfxstm32l152_ReadFwVersion</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga433ddd2452d8651e0864faf5812e015f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the MFXSTM32L152 device firmware version.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga433ddd2452d8651e0864faf5812e015f">More...</a><br /></td></tr>
<tr class="separator:ga433ddd2452d8651e0864faf5812e015f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75943cd3afccb7265937dbe539fbf6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gab75943cd3afccb7265937dbe539fbf6a">mfxstm32l152_LowPower</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:gab75943cd3afccb7265937dbe539fbf6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put mfxstm32l152 Device in Low Power standby mode.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gab75943cd3afccb7265937dbe539fbf6a">More...</a><br /></td></tr>
<tr class="separator:gab75943cd3afccb7265937dbe539fbf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec837b686eb2cbe600b497a23f5a6044"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaec837b686eb2cbe600b497a23f5a6044">mfxstm32l152_WakeUp</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:gaec837b686eb2cbe600b497a23f5a6044"><td class="mdescLeft">&#160;</td><td class="mdescRight">WakeUp mfxstm32l152 from standby mode.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaec837b686eb2cbe600b497a23f5a6044">More...</a><br /></td></tr>
<tr class="separator:gaec837b686eb2cbe600b497a23f5a6044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c044cc76865cdde5ddd54692019cf69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga2c044cc76865cdde5ddd54692019cf69">mfxstm32l152_EnableITSource</a> (uint16_t DeviceAddr, uint8_t Source)</td></tr>
<tr class="memdesc:ga2c044cc76865cdde5ddd54692019cf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the interrupt mode for the selected IT source.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga2c044cc76865cdde5ddd54692019cf69">More...</a><br /></td></tr>
<tr class="separator:ga2c044cc76865cdde5ddd54692019cf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6166a6e8cf485bc44f601595a6c3cfe8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga6166a6e8cf485bc44f601595a6c3cfe8">mfxstm32l152_DisableITSource</a> (uint16_t DeviceAddr, uint8_t Source)</td></tr>
<tr class="memdesc:ga6166a6e8cf485bc44f601595a6c3cfe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the interrupt mode for the selected IT source.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga6166a6e8cf485bc44f601595a6c3cfe8">More...</a><br /></td></tr>
<tr class="separator:ga6166a6e8cf485bc44f601595a6c3cfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cc7464b17a55c211bf8326ebae493e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gae4cc7464b17a55c211bf8326ebae493e">mfxstm32l152_GlobalITStatus</a> (uint16_t DeviceAddr, uint8_t Source)</td></tr>
<tr class="memdesc:gae4cc7464b17a55c211bf8326ebae493e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the selected Global interrupt source pending bit value.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gae4cc7464b17a55c211bf8326ebae493e">More...</a><br /></td></tr>
<tr class="separator:gae4cc7464b17a55c211bf8326ebae493e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cea459b91b04fac04b1d24aa4896e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gab4cea459b91b04fac04b1d24aa4896e2">mfxstm32l152_ClearGlobalIT</a> (uint16_t DeviceAddr, uint8_t Source)</td></tr>
<tr class="memdesc:gab4cea459b91b04fac04b1d24aa4896e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the selected Global interrupt pending bit(s)  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gab4cea459b91b04fac04b1d24aa4896e2">More...</a><br /></td></tr>
<tr class="separator:gab4cea459b91b04fac04b1d24aa4896e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6add7ca850468cf2aacf7655bb3eee7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gae6add7ca850468cf2aacf7655bb3eee7">mfxstm32l152_SetIrqOutPinPolarity</a> (uint16_t DeviceAddr, uint8_t Polarity)</td></tr>
<tr class="memdesc:gae6add7ca850468cf2aacf7655bb3eee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the global interrupt Polarity of IRQ_OUT_PIN.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gae6add7ca850468cf2aacf7655bb3eee7">More...</a><br /></td></tr>
<tr class="separator:gae6add7ca850468cf2aacf7655bb3eee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82b572d0a78ac3f80915398cd45c594"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gac82b572d0a78ac3f80915398cd45c594">mfxstm32l152_SetIrqOutPinType</a> (uint16_t DeviceAddr, uint8_t Type)</td></tr>
<tr class="memdesc:gac82b572d0a78ac3f80915398cd45c594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the global interrupt Type of IRQ_OUT_PIN.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gac82b572d0a78ac3f80915398cd45c594">More...</a><br /></td></tr>
<tr class="separator:gac82b572d0a78ac3f80915398cd45c594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f7be0b99f1ab6953284146d69d2d11"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga91f7be0b99f1ab6953284146d69d2d11">mfxstm32l152_IO_Start</a> (uint16_t DeviceAddr, uint32_t IO_Pin)</td></tr>
<tr class="memdesc:ga91f7be0b99f1ab6953284146d69d2d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152 IO functionalities functions.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga91f7be0b99f1ab6953284146d69d2d11">More...</a><br /></td></tr>
<tr class="separator:ga91f7be0b99f1ab6953284146d69d2d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500bc17877baa128a8de08abc9638343"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga500bc17877baa128a8de08abc9638343">mfxstm32l152_IO_Config</a> (uint16_t DeviceAddr, uint32_t IO_Pin, IO_ModeTypedef IO_Mode)</td></tr>
<tr class="memdesc:ga500bc17877baa128a8de08abc9638343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the IO pin(s) according to IO mode structure value.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga500bc17877baa128a8de08abc9638343">More...</a><br /></td></tr>
<tr class="separator:ga500bc17877baa128a8de08abc9638343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5c6a5781be15e8c6e8161e89367111"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga6c5c6a5781be15e8c6e8161e89367111">mfxstm32l152_IO_WritePin</a> (uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t PinState)</td></tr>
<tr class="memdesc:ga6c5c6a5781be15e8c6e8161e89367111"><td class="mdescLeft">&#160;</td><td class="mdescRight">When GPIO is in output mode, puts the corresponding GPO in High (1) or Low (0) level.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga6c5c6a5781be15e8c6e8161e89367111">More...</a><br /></td></tr>
<tr class="separator:ga6c5c6a5781be15e8c6e8161e89367111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155b7aff488b8e5cbea967987c691d8d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga155b7aff488b8e5cbea967987c691d8d">mfxstm32l152_IO_ReadPin</a> (uint16_t DeviceAddr, uint32_t IO_Pin)</td></tr>
<tr class="memdesc:ga155b7aff488b8e5cbea967987c691d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the state of the selected IO pin(s).  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga155b7aff488b8e5cbea967987c691d8d">More...</a><br /></td></tr>
<tr class="separator:ga155b7aff488b8e5cbea967987c691d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdc8f05d123db28f86a91985e426687"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaffdc8f05d123db28f86a91985e426687">mfxstm32l152_IO_EnableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:gaffdc8f05d123db28f86a91985e426687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the global IO interrupt source.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaffdc8f05d123db28f86a91985e426687">More...</a><br /></td></tr>
<tr class="separator:gaffdc8f05d123db28f86a91985e426687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b7f0383fbf2da34991e62bd9804422"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga94b7f0383fbf2da34991e62bd9804422">mfxstm32l152_IO_DisableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga94b7f0383fbf2da34991e62bd9804422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the global IO interrupt source.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga94b7f0383fbf2da34991e62bd9804422">More...</a><br /></td></tr>
<tr class="separator:ga94b7f0383fbf2da34991e62bd9804422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498c1ab9235ce7bd07e2674f57072bd6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga498c1ab9235ce7bd07e2674f57072bd6">mfxstm32l152_IO_ITStatus</a> (uint16_t DeviceAddr, uint32_t IO_Pin)</td></tr>
<tr class="memdesc:ga498c1ab9235ce7bd07e2674f57072bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the status of the selected IO interrupt pending bit.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga498c1ab9235ce7bd07e2674f57072bd6">More...</a><br /></td></tr>
<tr class="separator:ga498c1ab9235ce7bd07e2674f57072bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637fddd3454b48f27db0484f8831cfe2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga637fddd3454b48f27db0484f8831cfe2">mfxstm32l152_IO_ClearIT</a> (uint16_t DeviceAddr, uint32_t IO_Pin)</td></tr>
<tr class="memdesc:ga637fddd3454b48f27db0484f8831cfe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the selected IO interrupt pending bit(s). It clear automatically also the general MFXSTM32L152_REG_ADR_IRQ_PENDING.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga637fddd3454b48f27db0484f8831cfe2">More...</a><br /></td></tr>
<tr class="separator:ga637fddd3454b48f27db0484f8831cfe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4283dcc919e306ef39c6cea11eb55b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gae4283dcc919e306ef39c6cea11eb55b2">mfxstm32l152_IO_InitPin</a> (uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Direction)</td></tr>
<tr class="memdesc:gae4283dcc919e306ef39c6cea11eb55b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the selected IO pin direction.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gae4283dcc919e306ef39c6cea11eb55b2">More...</a><br /></td></tr>
<tr class="separator:gae4283dcc919e306ef39c6cea11eb55b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bb2a6789595ace1bbc45fb48b40f6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga18bb2a6789595ace1bbc45fb48b40f6f">mfxstm32l152_IO_EnableAF</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga18bb2a6789595ace1bbc45fb48b40f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the AF for aGPIO.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga18bb2a6789595ace1bbc45fb48b40f6f">More...</a><br /></td></tr>
<tr class="separator:ga18bb2a6789595ace1bbc45fb48b40f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c0a6c46aba013f5eabeeb29327cbe6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga82c0a6c46aba013f5eabeeb29327cbe6">mfxstm32l152_IO_DisableAF</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga82c0a6c46aba013f5eabeeb29327cbe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the AF for aGPIO.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga82c0a6c46aba013f5eabeeb29327cbe6">More...</a><br /></td></tr>
<tr class="separator:ga82c0a6c46aba013f5eabeeb29327cbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba47456428aaf264ba8ed8134d7de7b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga8ba47456428aaf264ba8ed8134d7de7b">mfxstm32l152_IO_SetIrqTypeMode</a> (uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Type)</td></tr>
<tr class="memdesc:ga8ba47456428aaf264ba8ed8134d7de7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Edge for which a transition is detectable for the selected pin.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga8ba47456428aaf264ba8ed8134d7de7b">More...</a><br /></td></tr>
<tr class="separator:ga8ba47456428aaf264ba8ed8134d7de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95cf3e3c0a1722123610ef2a1c201b92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga95cf3e3c0a1722123610ef2a1c201b92">mfxstm32l152_IO_SetIrqEvtMode</a> (uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Evt)</td></tr>
<tr class="memdesc:ga95cf3e3c0a1722123610ef2a1c201b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the global interrupt Type.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga95cf3e3c0a1722123610ef2a1c201b92">More...</a><br /></td></tr>
<tr class="separator:ga95cf3e3c0a1722123610ef2a1c201b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268d9ea28decd06d2c33f74073812521"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga268d9ea28decd06d2c33f74073812521">mfxstm32l152_IO_EnablePinIT</a> (uint16_t DeviceAddr, uint32_t IO_Pin)</td></tr>
<tr class="memdesc:ga268d9ea28decd06d2c33f74073812521"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt mode for the selected IO pin(s).  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga268d9ea28decd06d2c33f74073812521">More...</a><br /></td></tr>
<tr class="separator:ga268d9ea28decd06d2c33f74073812521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d47f023dc68021dc0cd77d2110f091f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga4d47f023dc68021dc0cd77d2110f091f">mfxstm32l152_IO_DisablePinIT</a> (uint16_t DeviceAddr, uint32_t IO_Pin)</td></tr>
<tr class="memdesc:ga4d47f023dc68021dc0cd77d2110f091f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt mode for the selected IO pin(s).  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga4d47f023dc68021dc0cd77d2110f091f">More...</a><br /></td></tr>
<tr class="separator:ga4d47f023dc68021dc0cd77d2110f091f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f311d23036ffeb40b5f7d1889c73ab6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga1f311d23036ffeb40b5f7d1889c73ab6">mfxstm32l152_TS_Start</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga1f311d23036ffeb40b5f7d1889c73ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152 Touch screen functionalities functions.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga1f311d23036ffeb40b5f7d1889c73ab6">More...</a><br /></td></tr>
<tr class="separator:ga1f311d23036ffeb40b5f7d1889c73ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726c59f85e53f6737927055e135a03f7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga726c59f85e53f6737927055e135a03f7">mfxstm32l152_TS_DetectTouch</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga726c59f85e53f6737927055e135a03f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if there is touch detected or not.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga726c59f85e53f6737927055e135a03f7">More...</a><br /></td></tr>
<tr class="separator:ga726c59f85e53f6737927055e135a03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9c65eca11cceea87fb0c47578147bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaba9c65eca11cceea87fb0c47578147bf">mfxstm32l152_TS_GetXY</a> (uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)</td></tr>
<tr class="memdesc:gaba9c65eca11cceea87fb0c47578147bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the touch screen X and Y positions values.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaba9c65eca11cceea87fb0c47578147bf">More...</a><br /></td></tr>
<tr class="separator:gaba9c65eca11cceea87fb0c47578147bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba38e23391f8685b395aff1129e532de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaba38e23391f8685b395aff1129e532de">mfxstm32l152_TS_EnableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:gaba38e23391f8685b395aff1129e532de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the selected source to generate a global interrupt or not.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaba38e23391f8685b395aff1129e532de">More...</a><br /></td></tr>
<tr class="separator:gaba38e23391f8685b395aff1129e532de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78ac90676c880fdff3bbbd0ce7f3565"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaa78ac90676c880fdff3bbbd0ce7f3565">mfxstm32l152_TS_DisableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:gaa78ac90676c880fdff3bbbd0ce7f3565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the selected source to generate a global interrupt or not.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gaa78ac90676c880fdff3bbbd0ce7f3565">More...</a><br /></td></tr>
<tr class="separator:gaa78ac90676c880fdff3bbbd0ce7f3565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71fdfbf6e3f308290a7a95468e84ddc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gab71fdfbf6e3f308290a7a95468e84ddc">mfxstm32l152_TS_ITStatus</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:gab71fdfbf6e3f308290a7a95468e84ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the selected source to generate a global interrupt or not.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gab71fdfbf6e3f308290a7a95468e84ddc">More...</a><br /></td></tr>
<tr class="separator:gab71fdfbf6e3f308290a7a95468e84ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f7d6f7af32bac4699fba8acbbc9e6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga40f7d6f7af32bac4699fba8acbbc9e6a">mfxstm32l152_TS_ClearIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga40f7d6f7af32bac4699fba8acbbc9e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the selected source to generate a global interrupt or not.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga40f7d6f7af32bac4699fba8acbbc9e6a">More...</a><br /></td></tr>
<tr class="separator:ga40f7d6f7af32bac4699fba8acbbc9e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b09319e7428ee5389bcdaed8e06397"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga00b09319e7428ee5389bcdaed8e06397">mfxstm32l152_IDD_Start</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga00b09319e7428ee5389bcdaed8e06397"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152 IDD current measurement functionalities functions.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga00b09319e7428ee5389bcdaed8e06397">More...</a><br /></td></tr>
<tr class="separator:ga00b09319e7428ee5389bcdaed8e06397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5292153e66fcc3d2cb155e1ab5be765d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga5292153e66fcc3d2cb155e1ab5be765d">mfxstm32l152_IDD_Config</a> (uint16_t DeviceAddr, <a class="el" href="struct_i_d_d___config_type_def.html">IDD_ConfigTypeDef</a> MfxIddConfig)</td></tr>
<tr class="memdesc:ga5292153e66fcc3d2cb155e1ab5be765d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the IDD current measurement.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga5292153e66fcc3d2cb155e1ab5be765d">More...</a><br /></td></tr>
<tr class="separator:ga5292153e66fcc3d2cb155e1ab5be765d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb510fb13e21eba41d255e8600bfc1d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gabb510fb13e21eba41d255e8600bfc1d6">mfxstm32l152_IDD_ConfigShuntNbLimit</a> (uint16_t DeviceAddr, uint8_t ShuntNbLimit)</td></tr>
<tr class="memdesc:gabb510fb13e21eba41d255e8600bfc1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function allows to modify number of shunt used for a measurement.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gabb510fb13e21eba41d255e8600bfc1d6">More...</a><br /></td></tr>
<tr class="separator:gabb510fb13e21eba41d255e8600bfc1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c920b5f255b095c96896eb26c6e5039"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga8c920b5f255b095c96896eb26c6e5039">mfxstm32l152_IDD_GetValue</a> (uint16_t DeviceAddr, uint32_t *ReadValue)</td></tr>
<tr class="memdesc:ga8c920b5f255b095c96896eb26c6e5039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Idd current value.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga8c920b5f255b095c96896eb26c6e5039">More...</a><br /></td></tr>
<tr class="separator:ga8c920b5f255b095c96896eb26c6e5039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68309036e6346514d97f2d662526c571"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga68309036e6346514d97f2d662526c571">mfxstm32l152_IDD_GetShuntUsed</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga68309036e6346514d97f2d662526c571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Last shunt used for measurement.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga68309036e6346514d97f2d662526c571">More...</a><br /></td></tr>
<tr class="separator:ga68309036e6346514d97f2d662526c571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ca645a8d1a4180675560099ae51531"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga65ca645a8d1a4180675560099ae51531">mfxstm32l152_IDD_EnableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga65ca645a8d1a4180675560099ae51531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure mfx to enable Idd interrupt.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga65ca645a8d1a4180675560099ae51531">More...</a><br /></td></tr>
<tr class="separator:ga65ca645a8d1a4180675560099ae51531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852c4eaf9f8b8946e897fa414d258f39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga852c4eaf9f8b8946e897fa414d258f39">mfxstm32l152_IDD_ClearIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga852c4eaf9f8b8946e897fa414d258f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Idd global interrupt.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga852c4eaf9f8b8946e897fa414d258f39">More...</a><br /></td></tr>
<tr class="separator:ga852c4eaf9f8b8946e897fa414d258f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409a5778007807ef66b40acac7d24db2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga409a5778007807ef66b40acac7d24db2">mfxstm32l152_IDD_GetITStatus</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga409a5778007807ef66b40acac7d24db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">get Idd interrupt status  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga409a5778007807ef66b40acac7d24db2">More...</a><br /></td></tr>
<tr class="separator:ga409a5778007807ef66b40acac7d24db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2791d0ace86653c6319ac91fa26204"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga7b2791d0ace86653c6319ac91fa26204">mfxstm32l152_IDD_DisableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga7b2791d0ace86653c6319ac91fa26204"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable Idd interrupt  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga7b2791d0ace86653c6319ac91fa26204">More...</a><br /></td></tr>
<tr class="separator:ga7b2791d0ace86653c6319ac91fa26204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d8340ffc8efe2975379cb5651a52e0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga68d8340ffc8efe2975379cb5651a52e0">mfxstm32l152_Error_ReadSrc</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga68d8340ffc8efe2975379cb5651a52e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MFXSTM32L152 Error management functions.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga68d8340ffc8efe2975379cb5651a52e0">More...</a><br /></td></tr>
<tr class="separator:ga68d8340ffc8efe2975379cb5651a52e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe6bf98367e42f5423311857145b1b4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga7fe6bf98367e42f5423311857145b1b4">mfxstm32l152_Error_ReadMsg</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga7fe6bf98367e42f5423311857145b1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Error Message.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga7fe6bf98367e42f5423311857145b1b4">More...</a><br /></td></tr>
<tr class="separator:ga7fe6bf98367e42f5423311857145b1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d33708ef596df83031b58bb544b54e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga47d33708ef596df83031b58bb544b54e">mfxstm32l152_Error_EnableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga47d33708ef596df83031b58bb544b54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Error global interrupt.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga47d33708ef596df83031b58bb544b54e">More...</a><br /></td></tr>
<tr class="separator:ga47d33708ef596df83031b58bb544b54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9cfbd9b00d94e1c8c75e7384ff40ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#gabb9cfbd9b00d94e1c8c75e7384ff40ea">mfxstm32l152_Error_ClearIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:gabb9cfbd9b00d94e1c8c75e7384ff40ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Error global interrupt.  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#gabb9cfbd9b00d94e1c8c75e7384ff40ea">More...</a><br /></td></tr>
<tr class="separator:gabb9cfbd9b00d94e1c8c75e7384ff40ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95f3f4f8128306351dd3edaea04d21"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga9e95f3f4f8128306351dd3edaea04d21">mfxstm32l152_Error_GetITStatus</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga9e95f3f4f8128306351dd3edaea04d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">get Error interrupt status  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga9e95f3f4f8128306351dd3edaea04d21">More...</a><br /></td></tr>
<tr class="separator:ga9e95f3f4f8128306351dd3edaea04d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fbfab805e88c9892efc656590c02973"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga1fbfab805e88c9892efc656590c02973">mfxstm32l152_Error_DisableIT</a> (uint16_t DeviceAddr)</td></tr>
<tr class="memdesc:ga1fbfab805e88c9892efc656590c02973"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable Error interrupt  <a href="group___m_f_x_s_t_m32_l152___exported___functions.html#ga1fbfab805e88c9892efc656590c02973">More...</a><br /></td></tr>
<tr class="separator:ga1fbfab805e88c9892efc656590c02973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1e05c6a4169a8bf6ca495e911524ed"><td class="memItemLeft" align="right" valign="top">
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>mfxstm32l152_ReadReg</b> (uint16_t DeviceAddr, uint8_t RegAddr)</td></tr>
<tr class="memdesc:gada1e05c6a4169a8bf6ca495e911524ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">FOR DEBUG ONLY. <br /></td></tr>
<tr class="separator:gada1e05c6a4169a8bf6ca495e911524ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbdf61dd803d364468ef9f699b3065d"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>mfxstm32l152_WriteReg</b> (uint16_t DeviceAddr, uint8_t RegAddr, uint8_t Value)</td></tr>
<tr class="separator:gadbbdf61dd803d364468ef9f699b3065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaff903d77bd7350edf06a64c7373ac"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_Init</b> (void)</td></tr>
<tr class="memdesc:ga5eaff903d77bd7350edf06a64c7373ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">iobus prototypes (they should be defined in common/stm32_iobus.h) <br /></td></tr>
<tr class="separator:ga5eaff903d77bd7350edf06a64c7373ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc5623a3ae89123abca90531b5ffec"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_DeInit</b> (void)</td></tr>
<tr class="separator:ga49fc5623a3ae89123abca90531b5ffec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f21c86ab3429a42ce0599b3317b47a1"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_ITConfig</b> (void)</td></tr>
<tr class="separator:ga3f21c86ab3429a42ce0599b3317b47a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020b3873e9b7b3467733a618b34c36fd"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_EnableWakeupPin</b> (void)</td></tr>
<tr class="separator:ga020b3873e9b7b3467733a618b34c36fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619530efede750926dbd69a212ec80c0"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_Wakeup</b> (void)</td></tr>
<tr class="separator:ga619530efede750926dbd69a212ec80c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563fb0a2a90c016f9a1125dcd8972bc3"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_Delay</b> (uint32_t delay)</td></tr>
<tr class="separator:ga563fb0a2a90c016f9a1125dcd8972bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a0578b435479366af56d42b48e8ad7"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_Write</b> (uint16_t addr, uint8_t reg, uint8_t value)</td></tr>
<tr class="separator:ga27a0578b435479366af56d42b48e8ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aaf184fd4a9d82ea3c88dd5a0ebbf4c"><td class="memItemLeft" align="right" valign="top">
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_Read</b> (uint16_t addr, uint8_t reg)</td></tr>
<tr class="separator:ga9aaf184fd4a9d82ea3c88dd5a0ebbf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe810d8c87a321044acb3d13d000557"><td class="memItemLeft" align="right" valign="top">
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>MFX_IO_ReadMultiple</b> (uint16_t addr, uint8_t reg, uint8_t *buffer, uint16_t length)</td></tr>
<tr class="separator:ga4fe810d8c87a321044acb3d13d000557"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga73c72c36609ca89baf76fcbaa0688177"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_t_s___drv_type_def.html">TS_DrvTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>mfxstm32l152_ts_drv</b></td></tr>
<tr class="separator:ga73c72c36609ca89baf76fcbaa0688177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ee69fa6e51ccbad20917381aaf77c3"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_i_o___drv_type_def.html">IO_DrvTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>mfxstm32l152_io_drv</b></td></tr>
<tr class="separator:ga05ee69fa6e51ccbad20917381aaf77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e72ecfbc26e625dab288027f61c7e1"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="struct_i_d_d___drv_type_def.html">IDD_DrvTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>mfxstm32l152_idd_drv</b></td></tr>
<tr class="separator:ga81e72ecfbc26e625dab288027f61c7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This file contains all the functions prototypes for the <a class="el" href="mfxstm32l152_8c.html" title="This file provides a set of functions needed to manage the MFXSTM32L152 IO Expander devices.">mfxstm32l152.c</a> IO expander driver. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V2.0.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>24-June-2015</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
