Tapani Ahonen , David A. Sigüenza-Tortosa , Hong Bin , Jari Nurmi, Topology optimization for application-specific networks-on-chip, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966758]
Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005[doi>10.1109/DATE.2005.36]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004[doi>10.1016/j.sysarc.2003.07.004]
Bouhraoua, A. and Elrabaa, E. 2006. A high-throughput network-on-chip architecture for systems-on-chip interconnect. In Proceedings of the International Symposium on System-on-Chip. 1--4.
Cristina Silvano , Marcello Lajolo , Gianluca Palermo, Low Power Networks-on-Chip, Springer Publishing Company, Incorporated, 2010
De Micheli, G. and Benini, L. 2006. Networks on Chips: Technology and Tools (electronic version). Elsevier, Burlington, MA.
Feliciian, F. and Furber, S. 2004. An asynchronous on-chip network router with quality-of-service (QoS) support. In Proceedings of the IEEE International System-on-Chip Conference. 274--277.
Jose Flich , Davide Bertozzi, Designing Network On-Chip Architectures in the Nanoscale Era, Chapman & Hall/CRC, 2010
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Andreas Hansson , Kees Goossens , Andrei Rǎdulescu, A unified approach to constrained mapping and routing on network-on-chip architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084857]
Hendrickson, B. and Leland, R. 1994. The Chaco user's guide: Version 2.0. Sandia Tech rep. SAND942692.
Wai Hong Ho , Timothy Mark Pinkston, A Design Methodology for Efficient Application-Specific On-Chip Interconnects, IEEE Transactions on Parallel and Distributed Systems, v.17 n.2, p.174-190, February 2006[doi>10.1109/TPDS.2006.15]
Jingcao Hu , Radu Marculescu, Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.10688, March 03-07, 2003
Kavaldjiev, N., Smit, G., and Jansen, P. 2004. A virtual channel router for on-chip networks. In Proceedings of the IEEE International System-on-Chip Conference. 289--293.
Hermann Kopetz , Andreas Damm , Christian Koza , Marco Mulazzani , Wolfgang Schwabl , Christoph Senft , Ralph Zainlinger, Distributed Fault-Tolerant Real-Time Systems: The Mars Approach, IEEE Micro, v.9 n.1, p.25-40, January 1989[doi>10.1109/40.16792]
Sunggu Lee, Real-time wormhole channels, Journal of Parallel and Distributed Computing, v.63 n.3, p.299-311, March 2003[doi>10.1016/S0743-7315(02)00055-2]
A. Leroy , P. Marchal , A. Shickova , F. Catthoor , F. Robert , D. Verkest, Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084858]
Théodore Marescaux , Henk Corporaal, Introducing the SuperGT network-on-chip: SuperGT QoS: more than just GT, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278510]
Mello, A., Tedesco, L., Calazans, N., and Moraes, F. 2006. Evaluation of current qos mechanisms in networks on chip. In Proceedings of the IEEE International System-on-Chip Conference. 1--4.
Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
Mondinelli, F., Borgatti, M., and Vajna, Z. 2004. A 0.13 mu;m 1gb/s/channel store-and-forward network on-chip. In Proceedings of the IEEE International System-on-Chip Conference. 141--142.
Robert Mullins , Andrew West , Simon Moore, The design and implementation of a low-latency on-chip network, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118348]
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
Srinivasan Murali , Giovanni De Micheli, SUNMAP: a tool for automatic topology selection and generation for NoCs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996809]
Srinivasan Murali , Luca Benini , Giovanni De Micheli, Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120737]
Srinivasan Murali , Paolo Meloni , Federico Angiolini , David Atienza , Salvatore Carta , Luca Benini , Giovanni De Micheli , Luigi Raffo, Designing application-specific networks on chips with floorplan information, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233573]
Christian Paukovits , Hermann Kopetz, Concepts of Switching in the Time-Triggered Network-on-Chip, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.120-129, August 25-27, 2008[doi>10.1109/RTCSA.2008.18]
Philips. 2004. Philips nexperia highly integrated programmable system-on-chip (mpsoc). http://www. semiconductors.philips.com/products/nexperia.
Alessandro Pinto , Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Efficient Synthesis of Networks On Chip, Proceedings of the 21st International Conference on Computer Design, p.146, October 13-15, 2003
A. Radulescu , J. Dielissen , S. G. Pestana , O. P. Gangwal , E. Rijpkema , P. Wielage , K. Goossens, An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.4-17, November 2006[doi>10.1109/TCAD.2004.839493(410) 24]
Dara Rahmati , Srinivasan Murali , Luca Benini , Federico Angiolini , Giovanni De Micheli , Hamid Sarbazi-Azad, A method for calculating hard QoS guarantees for Networks-on-Chip, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687507]
Rijpkema, E., Goossens, K., Radulescu, A., Dielissen, J., Van Meerbergen, J., Wielage, P., and Waterlander, E. 2003. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proc.: Comput. Digital Techn. 150, 5, 294--302.
Salminen, E., Kulmala, A., and Hämäläinen, T. 2008. Survey of network-on-chip proposals. http://www. ocpip.org.
Ciprian Seiculescu , Srinivasan Murali , Luca Benini , Giovanni De Micheli, Sunfloor 3D: a tool for networks on chip topology synthesis for 3-D systems on chips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.12, p.1987-2000, December 2010[doi>10.1109/TCAD.2010.2061610]
Zheng Shi , Alan Burns, Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.161-170, April 07-10, 2008
K. Srinivasan , K. S. Chatha , G. Konjevod, An automated technique for topology and route generation of application specific on-chip interconnection networks, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.231-237, November 06-10, 2005, San Jose, CA
Stergios Stergiou , Federico Angiolini , Salvatore Carta , Luigi Raffo , Davide Bertozzi , Giovanni De Micheli, ×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1188-1193, March 07-11, 2005[doi>10.1109/DATE.2005.1]
STMIcroelectronics. 2004. ST nomadik multimedia processor. http://www.st.com/stonline/prodpres/dedicate/proc/proc.htm.
TI Instruments. 2004. TI's omap platform. http://focus.ti.com/omap/docs/.
Jiang Xu , Wayne Wolf , Joerg Henkel , Srimat Chakradhar, A design methodology for application-specific networks-on-chip, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.263-280, May 2006[doi>10.1145/1151074.1151076]
Xinping Zhu , Sharad Malik, A hierarchical modeling framework for on-chip communication architectures, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.663-671, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774670]
