==39200== Cachegrind, a cache and branch-prediction profiler
==39200== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39200== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39200== Command: ./sift .
==39200== 
--39200-- warning: L3 cache found, using its data for the LL simulation.
--39200-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39200-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39200== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39200== (see section Limitations in user manual)
==39200== NOTE: further instances of this message will not be shown
==39200== 
==39200== I   refs:      3,167,698,658
==39200== I1  misses:            1,822
==39200== LLi misses:            1,817
==39200== I1  miss rate:          0.00%
==39200== LLi miss rate:          0.00%
==39200== 
==39200== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39200== D1  misses:        5,634,272  (  3,382,244 rd   +   2,252,028 wr)
==39200== LLd misses:        4,171,296  (  2,195,935 rd   +   1,975,361 wr)
==39200== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39200== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39200== 
==39200== LL refs:           5,636,094  (  3,384,066 rd   +   2,252,028 wr)
==39200== LL misses:         4,173,113  (  2,197,752 rd   +   1,975,361 wr)
==39200== LL miss rate:            0.1% (        0.1%     +         0.7%  )
