# command to probe logic signals
probe_waveform_logic -node tb_top.cut.c* tb_top.cut.r* 
probe_waveform_logic -node tb_top.cut.A* tb_top.cut.B* tb_top.cut.m* tb_top.cut.R*
probe_waveform_logic -node tb_top.cut.s* tb_top.cut.p* tb_top.cut.S* tb_top.cut.b*
probe_waveform_logic -node tb_top.cut.T* tb_top.cut.o* tb_top.cut.d* tb_top.cut.d*
  

# command to probe voltage signals
probe_waveform_voltage -v tb_top.cut.vdd tb_top.cut.vss


# command to set voltage 
#set_node_v VDD 1.0
#set_node_gnd VSS 0


# command to save a ascii/binary output file
# or TIME RES
#set_waveform_option -format fsdb
set_waveform_option -format out -tres 0.1p
#set_waveform_option -format vpd -file merge


# command to load the vector file
#load_vector_file -file xa.vec

# command to set breakpoint
#set_interactive_stop -at 100ns

#set mc option
set_monte_carlo_option -enable 1 -sample_output all -parameter_file 1 -dump_waveform 1 

# power report
#report_power -port tb_top.cut.vdd -avg 1 -max 1



# command to set simulation accuracy
# -level 3(default) 6(analog, recommand)
# -acc 3(default), range 1~5
set_sim_level 3








