Analysis & Synthesis report for Timer
Mon Dec 10 18:12:23 2012
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod25
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod27
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod29
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod23
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod19
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod17
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod21
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div22
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div24
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Div26
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Div20
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div16
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div14
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Div18
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div12
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod26
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod28
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod30
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod24
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 46. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 49. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 50. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod20
 51. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod18
 52. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod22
 53. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod16
 54. Parameter Settings for Inferred Entity Instance: lpm_divide:Div23
 55. Parameter Settings for Inferred Entity Instance: lpm_divide:Div25
 56. Parameter Settings for Inferred Entity Instance: lpm_divide:Div27
 57. Parameter Settings for Inferred Entity Instance: lpm_divide:Div21
 58. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 59. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 60. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 61. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 62. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 63. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 64. Parameter Settings for Inferred Entity Instance: lpm_divide:Div17
 65. Parameter Settings for Inferred Entity Instance: lpm_divide:Div15
 66. Parameter Settings for Inferred Entity Instance: lpm_divide:Div19
 67. Parameter Settings for Inferred Entity Instance: lpm_divide:Div13
 68. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 69. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 10 18:12:22 2012         ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; Timer                                         ;
; Top-level Entity Name              ; Timer                                         ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 3,810                                         ;
;     Total combinational functions  ; 3,737                                         ;
;     Dedicated logic registers      ; 224                                           ;
; Total registers                    ; 224                                           ;
; Total pins                         ; 40                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Timer              ; Timer              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; timer.vhd                        ; yes             ; Auto-Found VHDL File         ; C:/Prj/Timer/timer.vhd                                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/12.0sp2/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/12.0sp2/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/12.0sp2/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; c:/altera/12.0sp2/quartus/libraries/megafunctions/aglobal120.inc      ;         ;
; db/lpm_divide_f8m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_f8m.tdf                                    ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_dkh.tdf                               ;         ;
; db/alt_u_div_53f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_53f.tdf                                     ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/add_sub_unc.tdf                                       ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/add_sub_vnc.tdf                                       ;         ;
; db/lpm_divide_d8m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_d8m.tdf                                    ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_bkh.tdf                               ;         ;
; db/alt_u_div_13f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_13f.tdf                                     ;         ;
; db/lpm_divide_b8m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_b8m.tdf                                    ;         ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_ckh.tdf                               ;         ;
; db/alt_u_div_u2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_u2f.tdf                                     ;         ;
; db/lpm_divide_7bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_7bm.tdf                                    ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_5nh.tdf                               ;         ;
; db/alt_u_div_l8f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_l8f.tdf                                     ;         ;
; db/lpm_divide_9gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_9gm.tdf                                    ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_akh.tdf                               ;         ;
; db/alt_u_div_v2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_v2f.tdf                                     ;         ;
; db/lpm_divide_8gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_8gm.tdf                                    ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_9kh.tdf                               ;         ;
; db/alt_u_div_t2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_t2f.tdf                                     ;         ;
; db/lpm_divide_7gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_7gm.tdf                                    ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_8kh.tdf                               ;         ;
; db/alt_u_div_r2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_r2f.tdf                                     ;         ;
; db/lpm_divide_lhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_lhm.tdf                                    ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_mlh.tdf                               ;         ;
; db/alt_u_div_n5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_n5f.tdf                                     ;         ;
; db/lpm_divide_98m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_98m.tdf                                    ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_7kh.tdf                               ;         ;
; db/alt_u_div_p2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_p2f.tdf                                     ;         ;
; db/lpm_divide_ohm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_ohm.tdf                                    ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_plh.tdf                               ;         ;
; db/alt_u_div_t5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_t5f.tdf                                     ;         ;
; db/lpm_divide_6gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_6gm.tdf                                    ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/lpm_divide_2jm.tdf                                    ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/sign_div_unsign_3nh.tdf                               ;         ;
; db/alt_u_div_h8f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Prj/Timer/db/alt_u_div_h8f.tdf                                     ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 3,810        ;
;                                             ;              ;
; Total combinational functions               ; 3737         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 881          ;
;     -- 3 input functions                    ; 1136         ;
;     -- <=2 input functions                  ; 1720         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 2711         ;
;     -- arithmetic mode                      ; 1026         ;
;                                             ;              ;
; Total registers                             ; 224          ;
;     -- Dedicated logic registers            ; 224          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 40           ;
; Maximum fan-out node                        ; sVALUE~input ;
; Maximum fan-out                             ; 189          ;
; Total fan-out                               ; 10782        ;
; Average fan-out                             ; 2.67         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |Timer                                 ; 3737 (1114)       ; 224 (224)    ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |Timer                                                                                                  ;              ;
;    |lpm_divide:Div0|                   ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div0                                                                                  ;              ;
;       |lpm_divide_7gm:auto_generated|  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div0|lpm_divide_7gm:auto_generated                                                    ;              ;
;          |sign_div_unsign_8kh:divider| ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider                        ;              ;
;             |alt_u_div_r2f:divider|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div0|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider  ;              ;
;    |lpm_divide:Div10|                  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div10                                                                                 ;              ;
;       |lpm_divide_8gm:auto_generated|  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div10|lpm_divide_8gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_9kh:divider| ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div10|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;             |alt_u_div_t2f:divider|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div10|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider ;              ;
;    |lpm_divide:Div11|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div11                                                                                 ;              ;
;       |lpm_divide_7gm:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div11|lpm_divide_7gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_8kh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div11|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider                       ;              ;
;             |alt_u_div_r2f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div11|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider ;              ;
;    |lpm_divide:Div12|                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div12                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div12|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div12|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div12|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div13|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div13                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div13|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div13|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div13|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div14|                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div14                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div14|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div14|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div14|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div15|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div15                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div15|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div15|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div15|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div16|                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div16                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div16|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div16|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div16|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div17|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div17                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div17|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div17|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div17|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div18|                  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div18                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div18|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div18|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div18|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div19|                  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div19                                                                                 ;              ;
;       |lpm_divide_8gm:auto_generated|  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div19|lpm_divide_8gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_9kh:divider| ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div19|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;             |alt_u_div_t2f:divider|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div19|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider ;              ;
;    |lpm_divide:Div1|                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div1                                                                                  ;              ;
;       |lpm_divide_8gm:auto_generated|  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div1|lpm_divide_8gm:auto_generated                                                    ;              ;
;          |sign_div_unsign_9kh:divider| ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div1|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider                        ;              ;
;             |alt_u_div_t2f:divider|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div1|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider  ;              ;
;    |lpm_divide:Div20|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div20                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div20|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div20|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div20|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div21|                  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div21                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div21|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div21|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div21|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div22|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div22                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div22|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div22|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div22|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div23|                  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div23                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div23|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div23|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div23|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div24|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div24                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div24|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div24|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div24|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div25|                  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div25                                                                                 ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div25|lpm_divide_9gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_akh:divider| ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div25|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;             |alt_u_div_v2f:divider|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div25|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;    |lpm_divide:Div26|                  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div26                                                                                 ;              ;
;       |lpm_divide_8gm:auto_generated|  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div26|lpm_divide_8gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_9kh:divider| ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div26|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;             |alt_u_div_t2f:divider|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div26|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider ;              ;
;    |lpm_divide:Div27|                  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div27                                                                                 ;              ;
;       |lpm_divide_7gm:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div27|lpm_divide_7gm:auto_generated                                                   ;              ;
;          |sign_div_unsign_8kh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div27|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider                       ;              ;
;             |alt_u_div_r2f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div27|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider ;              ;
;    |lpm_divide:Div2|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div2                                                                                  ;              ;
;       |lpm_divide_7gm:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div2|lpm_divide_7gm:auto_generated                                                    ;              ;
;          |sign_div_unsign_8kh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div2|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider                        ;              ;
;             |alt_u_div_r2f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div2|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider  ;              ;
;    |lpm_divide:Div3|                   ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div3                                                                                  ;              ;
;       |lpm_divide_9gm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div3|lpm_divide_9gm:auto_generated                                                    ;              ;
;          |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div3|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                        ;              ;
;             |alt_u_div_v2f:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div3|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider  ;              ;
;    |lpm_divide:Div4|                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div4                                                                                  ;              ;
;       |lpm_divide_8gm:auto_generated|  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div4|lpm_divide_8gm:auto_generated                                                    ;              ;
;          |sign_div_unsign_9kh:divider| ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div4|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider                        ;              ;
;             |alt_u_div_t2f:divider|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div4|lpm_divide_8gm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_t2f:divider  ;              ;
;    |lpm_divide:Div5|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div5                                                                                  ;              ;
;       |lpm_divide_7gm:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div5|lpm_divide_7gm:auto_generated                                                    ;              ;
;          |sign_div_unsign_8kh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div5|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider                        ;              ;
;             |alt_u_div_r2f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div5|lpm_divide_7gm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_r2f:divider  ;              ;
;    |lpm_divide:Div6|                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div6                                                                                  ;              ;
;       |lpm_divide_6gm:auto_generated|  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div6|lpm_divide_6gm:auto_generated                                                    ;              ;
;          |sign_div_unsign_7kh:divider| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div6|lpm_divide_6gm:auto_generated|sign_div_unsign_7kh:divider                        ;              ;
;             |alt_u_div_p2f:divider|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div6|lpm_divide_6gm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_p2f:divider  ;              ;
;    |lpm_divide:Div7|                   ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div7                                                                                  ;              ;
;       |lpm_divide_2jm:auto_generated|  ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div7|lpm_divide_2jm:auto_generated                                                    ;              ;
;          |sign_div_unsign_3nh:divider| ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider                        ;              ;
;             |alt_u_div_h8f:divider|    ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_h8f:divider  ;              ;
;    |lpm_divide:Div8|                   ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div8                                                                                  ;              ;
;       |lpm_divide_ohm:auto_generated|  ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div8|lpm_divide_ohm:auto_generated                                                    ;              ;
;          |sign_div_unsign_plh:divider| ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div8|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider                        ;              ;
;             |alt_u_div_t5f:divider|    ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div8|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_t5f:divider  ;              ;
;    |lpm_divide:Div9|                   ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div9                                                                                  ;              ;
;       |lpm_divide_lhm:auto_generated|  ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div9|lpm_divide_lhm:auto_generated                                                    ;              ;
;          |sign_div_unsign_mlh:divider| ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div9|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider                        ;              ;
;             |alt_u_div_n5f:divider|    ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Div9|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider  ;              ;
;    |lpm_divide:Mod0|                   ; 143 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod0                                                                                  ;              ;
;       |lpm_divide_7bm:auto_generated|  ; 143 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod0|lpm_divide_7bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_5nh:divider| ; 143 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                        ;              ;
;             |alt_u_div_l8f:divider|    ; 143 (143)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider  ;              ;
;    |lpm_divide:Mod10|                  ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod10                                                                                 ;              ;
;       |lpm_divide_7bm:auto_generated|  ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod10|lpm_divide_7bm:auto_generated                                                   ;              ;
;          |sign_div_unsign_5nh:divider| ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod10|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                       ;              ;
;             |alt_u_div_l8f:divider|    ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod10|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ;              ;
;    |lpm_divide:Mod11|                  ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod11                                                                                 ;              ;
;       |lpm_divide_7bm:auto_generated|  ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod11|lpm_divide_7bm:auto_generated                                                   ;              ;
;          |sign_div_unsign_5nh:divider| ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod11|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                       ;              ;
;             |alt_u_div_l8f:divider|    ; 175 (175)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod11|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ;              ;
;    |lpm_divide:Mod12|                  ; 205 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod12                                                                                 ;              ;
;       |lpm_divide_7bm:auto_generated|  ; 205 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod12|lpm_divide_7bm:auto_generated                                                   ;              ;
;          |sign_div_unsign_5nh:divider| ; 205 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod12|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                       ;              ;
;             |alt_u_div_l8f:divider|    ; 205 (205)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod12|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ;              ;
;    |lpm_divide:Mod13|                  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod13                                                                                 ;              ;
;       |lpm_divide_d8m:auto_generated|  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod13|lpm_divide_d8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider| ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod13|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_13f:divider|    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod13|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ;              ;
;    |lpm_divide:Mod14|                  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod14                                                                                 ;              ;
;       |lpm_divide_b8m:auto_generated|  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod14|lpm_divide_b8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_ckh:divider| ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod14|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider                       ;              ;
;             |alt_u_div_u2f:divider|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod14|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_u2f:divider ;              ;
;    |lpm_divide:Mod15|                  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod15                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod15|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod15|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod15|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod16|                  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod16                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod16|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod16|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod16|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod17|                  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod17                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod17|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod17|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod17|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod18|                  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod18                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod18|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod18|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod18|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod19|                  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod19                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod19|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod19|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod19|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod1|                   ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod1                                                                                  ;              ;
;       |lpm_divide_7bm:auto_generated|  ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod1|lpm_divide_7bm:auto_generated                                                    ;              ;
;          |sign_div_unsign_5nh:divider| ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider                        ;              ;
;             |alt_u_div_l8f:divider|    ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider  ;              ;
;    |lpm_divide:Mod20|                  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod20                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod20|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod20|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod20|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod21|                  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod21                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod21|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod21|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod21|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod22|                  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod22                                                                                 ;              ;
;       |lpm_divide_d8m:auto_generated|  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod22|lpm_divide_d8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider| ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod22|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_13f:divider|    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod22|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ;              ;
;    |lpm_divide:Mod23|                  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod23                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod23|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod23|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod23|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod24|                  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod24                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod24|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod24|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod24|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod25|                  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod25                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod25|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod25|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod25|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod26|                  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod26                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod26|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod26|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod26|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod27|                  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod27                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod27|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod27|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod27|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod28|                  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod28                                                                                 ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod28|lpm_divide_f8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_dkh:divider| ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod28|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                       ;              ;
;             |alt_u_div_53f:divider|    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod28|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider ;              ;
;    |lpm_divide:Mod29|                  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod29                                                                                 ;              ;
;       |lpm_divide_d8m:auto_generated|  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod29|lpm_divide_d8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_bkh:divider| ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod29|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;             |alt_u_div_13f:divider|    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod29|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ;              ;
;    |lpm_divide:Mod2|                   ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod2                                                                                  ;              ;
;       |lpm_divide_b8m:auto_generated|  ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod2|lpm_divide_b8m:auto_generated                                                    ;              ;
;          |sign_div_unsign_ckh:divider| ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod2|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider                        ;              ;
;             |alt_u_div_u2f:divider|    ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod2|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_u2f:divider  ;              ;
;    |lpm_divide:Mod30|                  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod30                                                                                 ;              ;
;       |lpm_divide_b8m:auto_generated|  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod30|lpm_divide_b8m:auto_generated                                                   ;              ;
;          |sign_div_unsign_ckh:divider| ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod30|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider                       ;              ;
;             |alt_u_div_u2f:divider|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod30|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_u2f:divider ;              ;
;    |lpm_divide:Mod3|                   ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod3                                                                                  ;              ;
;       |lpm_divide_b8m:auto_generated|  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod3|lpm_divide_b8m:auto_generated                                                    ;              ;
;          |sign_div_unsign_ckh:divider| ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod3|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider                        ;              ;
;             |alt_u_div_u2f:divider|    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod3|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_u2f:divider  ;              ;
;    |lpm_divide:Mod4|                   ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod4                                                                                  ;              ;
;       |lpm_divide_d8m:auto_generated|  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod4|lpm_divide_d8m:auto_generated                                                    ;              ;
;          |sign_div_unsign_bkh:divider| ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod4|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                        ;              ;
;             |alt_u_div_13f:divider|    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod4|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ;              ;
;    |lpm_divide:Mod5|                   ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod5                                                                                  ;              ;
;       |lpm_divide_b8m:auto_generated|  ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod5|lpm_divide_b8m:auto_generated                                                    ;              ;
;          |sign_div_unsign_ckh:divider| ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod5|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider                        ;              ;
;             |alt_u_div_u2f:divider|    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod5|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_u2f:divider  ;              ;
;    |lpm_divide:Mod6|                   ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod6                                                                                  ;              ;
;       |lpm_divide_f8m:auto_generated|  ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod6|lpm_divide_f8m:auto_generated                                                    ;              ;
;          |sign_div_unsign_dkh:divider| ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod6|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider                        ;              ;
;             |alt_u_div_53f:divider|    ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod6|lpm_divide_f8m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_53f:divider  ;              ;
;    |lpm_divide:Mod7|                   ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod7                                                                                  ;              ;
;       |lpm_divide_d8m:auto_generated|  ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod7|lpm_divide_d8m:auto_generated                                                    ;              ;
;          |sign_div_unsign_bkh:divider| ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod7|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                        ;              ;
;             |alt_u_div_13f:divider|    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod7|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ;              ;
;    |lpm_divide:Mod8|                   ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod8                                                                                  ;              ;
;       |lpm_divide_b8m:auto_generated|  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod8|lpm_divide_b8m:auto_generated                                                    ;              ;
;          |sign_div_unsign_ckh:divider| ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod8|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider                        ;              ;
;             |alt_u_div_u2f:divider|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod8|lpm_divide_b8m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_u2f:divider  ;              ;
;    |lpm_divide:Mod9|                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod9                                                                                  ;              ;
;       |lpm_divide_98m:auto_generated|  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod9|lpm_divide_98m:auto_generated                                                    ;              ;
;          |sign_div_unsign_7kh:divider| ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod9|lpm_divide_98m:auto_generated|sign_div_unsign_7kh:divider                        ;              ;
;             |alt_u_div_p2f:divider|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Timer|lpm_divide:Mod9|lpm_divide_98m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_p2f:divider  ;              ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; nFND1[0]                                             ; nFND4[0]            ; yes                    ;
; nFND1[1]                                             ; nFND4[0]            ; yes                    ;
; nFND1[2]                                             ; nFND4[0]            ; yes                    ;
; nFND1[3]                                             ; nFND4[0]            ; yes                    ;
; nFND2[0]                                             ; nFND4[0]            ; yes                    ;
; nFND2[1]                                             ; nFND4[0]            ; yes                    ;
; nFND2[2]                                             ; nFND4[0]            ; yes                    ;
; nFND2[3]                                             ; nFND4[0]            ; yes                    ;
; nFND3[0]                                             ; nFND4[0]            ; yes                    ;
; nFND3[1]                                             ; nFND4[0]            ; yes                    ;
; nFND3[2]                                             ; nFND4[0]            ; yes                    ;
; nFND3[3]                                             ; nFND4[0]            ; yes                    ;
; nFND4[0]                                             ; nFND4[0]            ; yes                    ;
; nFND4[1]                                             ; nFND4[0]            ; yes                    ;
; nFND4[2]                                             ; nFND4[0]            ; yes                    ;
; nFND4[3]                                             ; nFND4[0]            ; yes                    ;
; lapmin21[0]                                          ; laphor22[0]         ; yes                    ;
; lapmin31[0]                                          ; lapmin32[0]         ; yes                    ;
; stmin1[0]                                            ; stmin1[3]           ; yes                    ;
; lapmin11[0]                                          ; laphor12[0]         ; yes                    ;
; almin1[0]                                            ; process_2           ; yes                    ;
; day1[0]                                              ; process_2           ; yes                    ;
; year1[0]                                             ; process_2           ; yes                    ;
; min1[0]                                              ; hor2[0]             ; yes                    ;
; ms1[0]                                               ; process_2           ; yes                    ;
; nmin[0]                                              ; process_2           ; yes                    ;
; nmin[1]                                              ; process_2           ; yes                    ;
; nmin[2]                                              ; process_2           ; yes                    ;
; nmin[3]                                              ; process_2           ; yes                    ;
; nmin[4]                                              ; process_2           ; yes                    ;
; nmin[5]                                              ; process_2           ; yes                    ;
; nhor[0]                                              ; process_2           ; yes                    ;
; nhor[1]                                              ; process_2           ; yes                    ;
; nhor[2]                                              ; process_2           ; yes                    ;
; nhor[3]                                              ; process_2           ; yes                    ;
; nhor[4]                                              ; process_2           ; yes                    ;
; lapms31[0]                                           ; lapsec32[0]         ; yes                    ;
; lapms21[0]                                           ; lapsec22[0]         ; yes                    ;
; stms1[0]                                             ; stsec2[0]           ; yes                    ;
; lapms11[0]                                           ; lapsec12[0]         ; yes                    ;
; almin1[1]                                            ; process_2           ; yes                    ;
; lapmin21[1]                                          ; laphor22[0]         ; yes                    ;
; lapmin31[1]                                          ; lapmin32[0]         ; yes                    ;
; stmin1[1]                                            ; stmin1[3]           ; yes                    ;
; lapmin11[1]                                          ; laphor12[0]         ; yes                    ;
; day1[1]                                              ; process_2           ; yes                    ;
; year1[1]                                             ; process_2           ; yes                    ;
; min1[1]                                              ; hor2[0]             ; yes                    ;
; ms1[1]                                               ; process_2           ; yes                    ;
; lapms31[1]                                           ; lapsec32[0]         ; yes                    ;
; lapms21[1]                                           ; lapsec22[0]         ; yes                    ;
; stms1[1]                                             ; stsec2[0]           ; yes                    ;
; lapms11[1]                                           ; lapsec12[0]         ; yes                    ;
; lapmin21[2]                                          ; laphor22[0]         ; yes                    ;
; lapmin31[2]                                          ; lapmin32[0]         ; yes                    ;
; stmin1[2]                                            ; stmin1[3]           ; yes                    ;
; lapmin11[2]                                          ; laphor12[0]         ; yes                    ;
; almin1[2]                                            ; process_2           ; yes                    ;
; day1[2]                                              ; process_2           ; yes                    ;
; year1[2]                                             ; process_2           ; yes                    ;
; min1[2]                                              ; hor2[0]             ; yes                    ;
; ms1[2]                                               ; process_2           ; yes                    ;
; lapms31[2]                                           ; lapsec32[0]         ; yes                    ;
; lapms21[2]                                           ; lapsec22[0]         ; yes                    ;
; stms1[2]                                             ; stsec2[0]           ; yes                    ;
; lapms11[2]                                           ; lapsec12[0]         ; yes                    ;
; almin1[3]                                            ; process_2           ; yes                    ;
; lapmin21[3]                                          ; laphor22[0]         ; yes                    ;
; lapmin31[3]                                          ; lapmin32[0]         ; yes                    ;
; stmin1[3]                                            ; stmin1[3]           ; yes                    ;
; lapmin11[3]                                          ; laphor12[0]         ; yes                    ;
; day1[3]                                              ; process_2           ; yes                    ;
; year1[3]                                             ; process_2           ; yes                    ;
; min1[3]                                              ; hor2[0]             ; yes                    ;
; ms1[3]                                               ; process_2           ; yes                    ;
; lapms31[3]                                           ; lapsec32[0]         ; yes                    ;
; lapms21[3]                                           ; lapsec22[0]         ; yes                    ;
; stms1[3]                                             ; stsec2[0]           ; yes                    ;
; lapms11[3]                                           ; lapsec12[0]         ; yes                    ;
; lapmin22[0]                                          ; laphor22[0]         ; yes                    ;
; lapmin32[0]                                          ; lapmin32[0]         ; yes                    ;
; stmin2[0]                                            ; stmin1[3]           ; yes                    ;
; lapmin12[0]                                          ; laphor12[0]         ; yes                    ;
; almin2[0]                                            ; process_2           ; yes                    ;
; day2[0]                                              ; process_2           ; yes                    ;
; year2[0]                                             ; process_2           ; yes                    ;
; min2[0]                                              ; hor2[0]             ; yes                    ;
; ms2[0]                                               ; process_2           ; yes                    ;
; lapms32[0]                                           ; lapsec32[0]         ; yes                    ;
; lapms22[0]                                           ; lapsec22[0]         ; yes                    ;
; stms2[0]                                             ; stsec2[0]           ; yes                    ;
; lapms12[0]                                           ; lapsec12[0]         ; yes                    ;
; almin2[1]                                            ; process_2           ; yes                    ;
; lapmin22[1]                                          ; laphor22[0]         ; yes                    ;
; lapmin32[1]                                          ; lapmin32[0]         ; yes                    ;
; stmin2[1]                                            ; stmin1[3]           ; yes                    ;
; lapmin12[1]                                          ; laphor12[0]         ; yes                    ;
; day2[1]                                              ; process_2           ; yes                    ;
; year2[1]                                             ; process_2           ; yes                    ;
; min2[1]                                              ; hor2[0]             ; yes                    ;
; Number of user-specified and inferred latches = 243  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; laphor2[5,6]                           ; Stuck at GND due to stuck port data_in ;
; lapmin2[6]                             ; Stuck at GND due to stuck port data_in ;
; lapsec2[6]                             ; Stuck at GND due to stuck port data_in ;
; laphor1[5,6]                           ; Stuck at GND due to stuck port data_in ;
; lapmin1[6]                             ; Stuck at GND due to stuck port data_in ;
; lapsec1[6]                             ; Stuck at GND due to stuck port data_in ;
; laphor3[5,6]                           ; Stuck at GND due to stuck port data_in ;
; lapmin3[6]                             ; Stuck at GND due to stuck port data_in ;
; lapsec3[6]                             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 12 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 224   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 115   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 202   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------+----------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Timer|nMODE[1]  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Timer|almin[3]  ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Timer|alhor[0]  ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Timer|setms[0]  ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Timer|setmin[2] ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Timer|sethor[3] ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Timer|setday[4] ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Timer|setday[1] ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Timer|setsec[5] ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Timer|setmon[1] ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Timer|ms[0]     ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Timer|sec[5]    ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Timer|min[5]    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Timer|hor[0]    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Timer|day[2]    ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Timer|mon[3]    ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Timer|year[11]  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Timer|hor1[1]   ;                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; |Timer|nFND4[2]  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------+----------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod25 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod27 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod29 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod23 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                 ;
; LPM_WIDTHD             ; 12             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod19 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod17 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod21 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div22 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div24 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div26 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_8gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div20 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_8gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7gm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_lhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8gm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div16 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div18 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod26 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod28 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod30 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod24 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_98m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ohm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_b8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 6              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod20 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod18 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod22 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 6              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod16 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_f8m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div23 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div25 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div27 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_7gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div21 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_7gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6gm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7gm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7gm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8gm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div17 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div19 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_8gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 10 18:11:39 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12125): Using design file timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Timer-arc
    Info (12023): Found entity 1: Timer
Info (12127): Elaborating entity "Timer" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at timer.vhd(100): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(101): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(102): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(103): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(104): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(105): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(106): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(107): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(108): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(109): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(110): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(111): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(112): signal "year" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(113): signal "year" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(114): signal "year" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(188): signal "setflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(190): signal "setms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(191): signal "setsec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(192): signal "setmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(193): signal "sethor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(194): signal "setday" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(195): signal "setmon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(196): signal "setyear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(232): signal "stflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(240): signal "sVALUE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at timer.vhd(98): inferring latch(es) for signal or variable "mday", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(98): inferring latch(es) for signal or variable "setflag", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at timer.vhd(380): signal "sVALUE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(381): signal "min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(382): signal "hor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(384): signal "sec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(385): signal "day" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(386): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(387): signal "year" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(393): signal "STMODE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(394): signal "sVALUE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(395): signal "setmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(396): signal "sethor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(398): signal "min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(399): signal "hor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(402): signal "ALRAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(403): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(403): signal "almin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(403): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(403): signal "alhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(405): signal "alflag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(411): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(412): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(413): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(414): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(416): signal "min1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(417): signal "min2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(418): signal "hor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(419): signal "hor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(422): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(423): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(424): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(425): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(427): signal "min1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(428): signal "min2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(429): signal "hor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(430): signal "hor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(433): signal "DIS24" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(434): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(435): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(436): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(437): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(439): signal "min1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(440): signal "min2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(441): signal "hor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(442): signal "hor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(444): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(445): signal "nmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(446): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(447): signal "nhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(449): signal "min1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(450): signal "min2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(451): signal "hor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(452): signal "hor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(456): signal "STMODE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(457): signal "sVALUE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(458): signal "setms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(459): signal "setsec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(462): signal "sec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(464): signal "nms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(465): signal "nms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(466): signal "nsec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(467): signal "nsec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(469): signal "ms1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(470): signal "ms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(471): signal "sec1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(472): signal "sec2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(474): signal "STMODE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(475): signal "sVALUE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(476): signal "setday" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(477): signal "setmon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(479): signal "day" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(480): signal "mon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(482): signal "nday" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(483): signal "nday" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(484): signal "nmon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(485): signal "nmon" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(487): signal "day1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(488): signal "day2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(489): signal "mon1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(490): signal "mon2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(491): signal "STMODE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(492): signal "sVALUE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(493): signal "setyear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(495): signal "year" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(497): signal "nyear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(498): signal "nyear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(499): signal "nyear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(500): signal "nyear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(502): signal "year1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(503): signal "year2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(504): signal "year3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(505): signal "year4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(507): signal "STMODE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(508): signal "almin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(509): signal "almin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(510): signal "alhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(511): signal "alhor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(513): signal "almin1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(514): signal "almin2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(515): signal "alhor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(516): signal "alhor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(518): signal "STMODE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(519): signal "LAPTIME1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(520): signal "lapms1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(521): signal "lapms1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(522): signal "lapsec1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(523): signal "lapsec1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(524): signal "lapms11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(525): signal "lapms12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(526): signal "lapsec11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(527): signal "lapsec12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(529): signal "LAPTIME2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(530): signal "lapms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(531): signal "lapms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(532): signal "lapsec2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(533): signal "lapsec2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(534): signal "lapms21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(535): signal "lapms22" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(536): signal "lapsec21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(537): signal "lapsec22" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(539): signal "LAPTIME3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(540): signal "lapms3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(541): signal "lapms3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(542): signal "lapsec3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(543): signal "lapsec3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(544): signal "lapms31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(545): signal "lapms32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(546): signal "lapsec31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(547): signal "lapsec32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(550): signal "stms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(551): signal "stms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(552): signal "stsec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(553): signal "stsec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(554): signal "stms1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(555): signal "stms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(556): signal "stsec1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(557): signal "stsec2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(560): signal "STMODE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(561): signal "LAPTIME1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(562): signal "lapmin1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(563): signal "lapmin1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(564): signal "laphor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(565): signal "laphor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(566): signal "lapmin11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(567): signal "lapmin12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(568): signal "laphor11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(569): signal "laphor12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(571): signal "LAPTIME2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(572): signal "lapmin2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(573): signal "lapmin2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(574): signal "laphor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(575): signal "laphor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(576): signal "lapmin21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(577): signal "lapmin22" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(578): signal "laphor21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(579): signal "laphor22" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(581): signal "LAPTIME3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(582): signal "lapmin3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(583): signal "lapmin3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(584): signal "laphor3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(585): signal "laphor3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(586): signal "lapmin31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(587): signal "lapmin32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(588): signal "laphor31" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(589): signal "laphor32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(592): signal "stmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(593): signal "stmin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(594): signal "sthor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(595): signal "sthor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(596): signal "stmin1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(597): signal "stmin2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(598): signal "sthor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(599): signal "sthor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(604): signal "nFND1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(619): signal "nFND2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(634): signal "nFND3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at timer.vhd(649): signal "nFND4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nmin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nhor", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "alflag", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nFND1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nFND2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nFND3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nFND4", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "min1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "min2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "hor1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "hor2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nms", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nsec", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "ms1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "ms2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "sec1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "sec2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nday", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nmon", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "day1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "day2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "mon1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "mon2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "nyear", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "year4", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "year3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "year2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "year1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "almin1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "almin2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "alhor1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "alhor2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapms11", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapms12", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapsec11", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapsec12", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapms21", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapms22", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapsec21", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapsec22", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapms31", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapms32", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapsec31", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapsec32", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "stms1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "stms2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "stsec1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "stsec2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapmin11", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapmin12", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "laphor11", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "laphor12", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapmin21", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapmin22", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "laphor21", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "laphor22", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapmin31", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "lapmin32", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "laphor31", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "laphor32", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "stmin1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "stmin2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "sthor1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at timer.vhd(391): inferring latch(es) for signal or variable "sthor2", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sthor2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "sthor2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "sthor2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "sthor2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "sthor1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "sthor1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "sthor1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "sthor1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "stmin1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor32[0]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor32[1]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor32[2]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor32[3]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor31[0]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor31[1]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor31[2]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor31[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin32[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin32[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin32[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin32[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin31[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin31[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin31[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin31[3]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor22[0]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor22[1]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor22[2]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor22[3]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor21[0]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor21[1]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor21[2]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor21[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin22[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin22[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin22[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin22[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin21[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin21[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin21[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin21[3]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor12[0]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor12[1]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor12[2]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor12[3]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor11[0]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor11[1]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor11[2]" at timer.vhd(391)
Info (10041): Inferred latch for "laphor11[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin12[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin12[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin12[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin12[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin11[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin11[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin11[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapmin11[3]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "stsec1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "stms2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "stms2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "stms2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "stms2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "stms1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "stms1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "stms1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "stms1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec32[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec32[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec32[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec32[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec31[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec31[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec31[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec31[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms32[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms32[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms32[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms32[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms31[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms31[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms31[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms31[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec22[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec22[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec22[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec22[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec21[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec21[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec21[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec21[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms22[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms22[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms22[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms22[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms21[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms21[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms21[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms21[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec12[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec12[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec12[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec12[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec11[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec11[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec11[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapsec11[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms12[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms12[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms12[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms12[3]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms11[0]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms11[1]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms11[2]" at timer.vhd(391)
Info (10041): Inferred latch for "lapms11[3]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "alhor1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "almin2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "almin2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "almin2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "almin2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "almin1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "almin1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "almin1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "almin1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "year1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "year1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "year1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "year1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "year2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "year2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "year2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "year2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "year3[0]" at timer.vhd(391)
Info (10041): Inferred latch for "year3[1]" at timer.vhd(391)
Info (10041): Inferred latch for "year3[2]" at timer.vhd(391)
Info (10041): Inferred latch for "year3[3]" at timer.vhd(391)
Info (10041): Inferred latch for "year4[0]" at timer.vhd(391)
Info (10041): Inferred latch for "year4[1]" at timer.vhd(391)
Info (10041): Inferred latch for "year4[2]" at timer.vhd(391)
Info (10041): Inferred latch for "year4[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[4]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[5]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[6]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[7]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[8]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[9]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[10]" at timer.vhd(391)
Info (10041): Inferred latch for "nyear[11]" at timer.vhd(391)
Info (10041): Inferred latch for "mon2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "mon2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "mon2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "mon2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "mon1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "mon1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "mon1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "mon1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "day2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "day2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "day2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "day2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "day1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "day1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "day1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "day1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nmon[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nmon[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nmon[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nmon[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nday[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nday[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nday[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nday[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nday[4]" at timer.vhd(391)
Info (10041): Inferred latch for "sec2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "sec2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "sec2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "sec2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "sec1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "sec1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "sec1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "sec1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "ms2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "ms2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "ms2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "ms2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "ms1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "ms1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "ms1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "ms1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nsec[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nsec[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nsec[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nsec[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nsec[4]" at timer.vhd(391)
Info (10041): Inferred latch for "nsec[5]" at timer.vhd(391)
Info (10041): Inferred latch for "nms[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nms[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nms[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nms[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nms[4]" at timer.vhd(391)
Info (10041): Inferred latch for "nms[5]" at timer.vhd(391)
Info (10041): Inferred latch for "nms[6]" at timer.vhd(391)
Info (10041): Inferred latch for "hor2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "hor2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "hor2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "hor2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "hor1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "hor1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "hor1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "hor1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "min2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "min2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "min2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "min2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "min1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "min1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "min1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "min1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND4[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND4[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND4[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND4[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND3[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND3[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND3[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND3[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND2[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND2[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND2[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND2[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND1[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND1[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND1[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nFND1[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nhor[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nhor[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nhor[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nhor[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nhor[4]" at timer.vhd(391)
Info (10041): Inferred latch for "nmin[0]" at timer.vhd(391)
Info (10041): Inferred latch for "nmin[1]" at timer.vhd(391)
Info (10041): Inferred latch for "nmin[2]" at timer.vhd(391)
Info (10041): Inferred latch for "nmin[3]" at timer.vhd(391)
Info (10041): Inferred latch for "nmin[4]" at timer.vhd(391)
Info (10041): Inferred latch for "nmin[5]" at timer.vhd(391)
Info (10041): Inferred latch for "setflag" at timer.vhd(98)
Info (10041): Inferred latch for "mday[0]" at timer.vhd(98)
Info (10041): Inferred latch for "mday[1]" at timer.vhd(98)
Info (10041): Inferred latch for "mday[2]" at timer.vhd(98)
Info (10041): Inferred latch for "mday[3]" at timer.vhd(98)
Info (10041): Inferred latch for "mday[4]" at timer.vhd(98)
Info (278001): Inferred 59 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod25"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod27"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod29"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod23"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod19"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod17"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod21"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div22"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div24"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div26"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div20"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div18"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod26"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod28"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod30"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod24"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod20"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod18"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod22"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div23"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div25"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div27"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div21"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div17"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div19"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod25"
Info (12133): Instantiated megafunction "lpm_divide:Mod25" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf
    Info (12023): Found entity 1: lpm_divide_f8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf
    Info (12023): Found entity 1: alt_u_div_53f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod29"
Info (12133): Instantiated megafunction "lpm_divide:Mod29" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf
    Info (12023): Found entity 1: lpm_divide_d8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info (12023): Found entity 1: alt_u_div_13f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod8"
Info (12133): Instantiated megafunction "lpm_divide:Mod8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf
    Info (12023): Found entity 1: lpm_divide_b8m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf
    Info (12023): Found entity 1: alt_u_div_u2f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod10"
Info (12133): Instantiated megafunction "lpm_divide:Mod10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info (12023): Found entity 1: lpm_divide_7bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf
    Info (12023): Found entity 1: alt_u_div_l8f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod11"
Info (12133): Instantiated megafunction "lpm_divide:Mod11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod12"
Info (12133): Instantiated megafunction "lpm_divide:Mod12" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6"
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div22"
Info (12133): Instantiated megafunction "lpm_divide:Div22" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf
    Info (12023): Found entity 1: lpm_divide_9gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf
    Info (12023): Found entity 1: alt_u_div_v2f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div26"
Info (12133): Instantiated megafunction "lpm_divide:Div26" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf
    Info (12023): Found entity 1: lpm_divide_8gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf
    Info (12023): Found entity 1: alt_u_div_t2f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5"
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf
    Info (12023): Found entity 1: lpm_divide_7gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf
    Info (12023): Found entity 1: alt_u_div_r2f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div9"
Info (12133): Instantiated megafunction "lpm_divide:Div9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf
    Info (12023): Found entity 1: lpm_divide_lhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf
    Info (12023): Found entity 1: alt_u_div_n5f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3"
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod26"
Info (12133): Instantiated megafunction "lpm_divide:Mod26" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod9"
Info (12133): Instantiated megafunction "lpm_divide:Mod9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf
    Info (12023): Found entity 1: lpm_divide_98m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf
    Info (12023): Found entity 1: alt_u_div_p2f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div8"
Info (12133): Instantiated megafunction "lpm_divide:Div8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ohm.tdf
    Info (12023): Found entity 1: lpm_divide_ohm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf
    Info (12023): Found entity 1: alt_u_div_t5f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3"
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div23"
Info (12133): Instantiated megafunction "lpm_divide:Div23" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6"
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf
    Info (12023): Found entity 1: lpm_divide_6gm
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7"
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf
    Info (12023): Found entity 1: alt_u_div_h8f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1"
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13012): Latch nFND1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[2]
Warning (13012): Latch nFND1[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND1[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[2]
Warning (13012): Latch nFND2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[2]
Warning (13012): Latch nFND2[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND2[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[2]
Warning (13012): Latch nFND3[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND3[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[2]
Warning (13012): Latch nFND3[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND3[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[2]
Warning (13012): Latch nFND4[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND4[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[2]
Warning (13012): Latch nFND4[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal STMODE
Warning (13012): Latch nFND4[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nMODE[0]
Warning (13012): Latch min1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nmin[0]
Warning (13012): Latch min1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nmin[1]
Warning (13012): Latch min1[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nmin[2]
Warning (13012): Latch min1[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nmin[3]
Warning (13012): Latch hor1[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nhor[0]
Warning (13012): Latch hor1[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal nhor[1]
Warning (13012): Latch hor1[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALRAM
Warning (13012): Latch hor1[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALRAM
Warning (13012): Latch hor2[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALRAM
Warning (13012): Latch hor2[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALRAM
Warning (13012): Latch mday[0] has unsafe behavior
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal mon[3]
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ms[6]" is converted into an equivalent circuit using register "ms[6]~_emulated" and latch "ms[6]~latch"
    Warning (13310): Register "ms[5]" is converted into an equivalent circuit using register "ms[5]~_emulated" and latch "ms[5]~latch"
    Warning (13310): Register "ms[4]" is converted into an equivalent circuit using register "ms[4]~_emulated" and latch "ms[4]~latch"
    Warning (13310): Register "ms[3]" is converted into an equivalent circuit using register "ms[3]~_emulated" and latch "ms[3]~latch"
    Warning (13310): Register "ms[2]" is converted into an equivalent circuit using register "ms[2]~_emulated" and latch "ms[2]~latch"
    Warning (13310): Register "ms[1]" is converted into an equivalent circuit using register "ms[1]~_emulated" and latch "ms[1]~latch"
    Warning (13310): Register "min[0]" is converted into an equivalent circuit using register "min[0]~_emulated" and latch "min[0]~latch"
    Warning (13310): Register "setmin[0]" is converted into an equivalent circuit using register "setmin[0]~_emulated" and latch "setmin[0]~latch"
    Warning (13310): Register "min[1]" is converted into an equivalent circuit using register "min[1]~_emulated" and latch "min[1]~latch"
    Warning (13310): Register "setmin[1]" is converted into an equivalent circuit using register "setmin[1]~_emulated" and latch "setmin[1]~latch"
    Warning (13310): Register "min[2]" is converted into an equivalent circuit using register "min[2]~_emulated" and latch "min[2]~latch"
    Warning (13310): Register "setmin[2]" is converted into an equivalent circuit using register "setmin[2]~_emulated" and latch "setmin[2]~latch"
    Warning (13310): Register "min[3]" is converted into an equivalent circuit using register "min[3]~_emulated" and latch "min[3]~latch"
    Warning (13310): Register "setmin[3]" is converted into an equivalent circuit using register "setmin[3]~_emulated" and latch "setmin[3]~latch"
    Warning (13310): Register "min[4]" is converted into an equivalent circuit using register "min[4]~_emulated" and latch "min[4]~latch"
    Warning (13310): Register "setmin[4]" is converted into an equivalent circuit using register "setmin[4]~_emulated" and latch "setmin[4]~latch"
    Warning (13310): Register "min[5]" is converted into an equivalent circuit using register "min[5]~_emulated" and latch "min[5]~latch"
    Warning (13310): Register "setmin[5]" is converted into an equivalent circuit using register "setmin[5]~_emulated" and latch "setmin[5]~latch"
    Warning (13310): Register "hor[0]" is converted into an equivalent circuit using register "hor[0]~_emulated" and latch "hor[0]~latch"
    Warning (13310): Register "sethor[0]" is converted into an equivalent circuit using register "sethor[0]~_emulated" and latch "sethor[0]~latch"
    Warning (13310): Register "hor[1]" is converted into an equivalent circuit using register "hor[1]~_emulated" and latch "hor[1]~latch"
    Warning (13310): Register "sethor[1]" is converted into an equivalent circuit using register "sethor[1]~_emulated" and latch "sethor[1]~latch"
    Warning (13310): Register "hor[2]" is converted into an equivalent circuit using register "hor[2]~_emulated" and latch "hor[2]~latch"
    Warning (13310): Register "sethor[2]" is converted into an equivalent circuit using register "sethor[2]~_emulated" and latch "sethor[2]~latch"
    Warning (13310): Register "hor[3]" is converted into an equivalent circuit using register "hor[3]~_emulated" and latch "hor[3]~latch"
    Warning (13310): Register "sethor[3]" is converted into an equivalent circuit using register "sethor[3]~_emulated" and latch "sethor[3]~latch"
    Warning (13310): Register "hor[4]" is converted into an equivalent circuit using register "hor[4]~_emulated" and latch "hor[4]~latch"
    Warning (13310): Register "sethor[4]" is converted into an equivalent circuit using register "sethor[4]~_emulated" and latch "sethor[4]~latch"
    Warning (13310): Register "ms[0]" is converted into an equivalent circuit using register "ms[0]~_emulated" and latch "ms[0]~latch"
    Warning (13310): Register "setms[6]" is converted into an equivalent circuit using register "setms[6]~_emulated" and latch "setms[6]~latch"
    Warning (13310): Register "setms[5]" is converted into an equivalent circuit using register "setms[5]~_emulated" and latch "setms[5]~latch"
    Warning (13310): Register "setms[4]" is converted into an equivalent circuit using register "setms[4]~_emulated" and latch "setms[4]~latch"
    Warning (13310): Register "setms[3]" is converted into an equivalent circuit using register "setms[3]~_emulated" and latch "setms[3]~latch"
    Warning (13310): Register "setms[2]" is converted into an equivalent circuit using register "setms[2]~_emulated" and latch "setms[2]~latch"
    Warning (13310): Register "setms[1]" is converted into an equivalent circuit using register "setms[1]~_emulated" and latch "setms[1]~latch"
    Warning (13310): Register "day[0]" is converted into an equivalent circuit using register "day[0]~_emulated" and latch "day[0]~latch"
    Warning (13310): Register "setday[0]" is converted into an equivalent circuit using register "setday[0]~_emulated" and latch "setday[0]~latch"
    Warning (13310): Register "year[0]" is converted into an equivalent circuit using register "year[0]~_emulated" and latch "year[0]~latch"
    Warning (13310): Register "setyear[0]" is converted into an equivalent circuit using register "setyear[0]~_emulated" and latch "setyear[0]~latch"
    Warning (13310): Register "year[11]" is converted into an equivalent circuit using register "year[11]~_emulated" and latch "year[11]~latch"
    Warning (13310): Register "setyear[11]" is converted into an equivalent circuit using register "setyear[11]~_emulated" and latch "setyear[11]~latch"
    Warning (13310): Register "year[10]" is converted into an equivalent circuit using register "year[10]~_emulated" and latch "year[10]~latch"
    Warning (13310): Register "setyear[10]" is converted into an equivalent circuit using register "setyear[10]~_emulated" and latch "setyear[10]~latch"
    Warning (13310): Register "year[9]" is converted into an equivalent circuit using register "year[9]~_emulated" and latch "year[9]~latch"
    Warning (13310): Register "setyear[9]" is converted into an equivalent circuit using register "setyear[9]~_emulated" and latch "setyear[9]~latch"
    Warning (13310): Register "year[8]" is converted into an equivalent circuit using register "year[8]~_emulated" and latch "year[8]~latch"
    Warning (13310): Register "setyear[8]" is converted into an equivalent circuit using register "setyear[8]~_emulated" and latch "setyear[8]~latch"
    Warning (13310): Register "year[7]" is converted into an equivalent circuit using register "year[7]~_emulated" and latch "year[7]~latch"
    Warning (13310): Register "setyear[7]" is converted into an equivalent circuit using register "setyear[7]~_emulated" and latch "setyear[7]~latch"
    Warning (13310): Register "year[6]" is converted into an equivalent circuit using register "year[6]~_emulated" and latch "year[6]~latch"
    Warning (13310): Register "setyear[6]" is converted into an equivalent circuit using register "setyear[6]~_emulated" and latch "setyear[6]~latch"
    Warning (13310): Register "year[5]" is converted into an equivalent circuit using register "year[5]~_emulated" and latch "year[5]~latch"
    Warning (13310): Register "setyear[5]" is converted into an equivalent circuit using register "setyear[5]~_emulated" and latch "setyear[5]~latch"
    Warning (13310): Register "year[4]" is converted into an equivalent circuit using register "year[4]~_emulated" and latch "year[4]~latch"
    Warning (13310): Register "setyear[4]" is converted into an equivalent circuit using register "setyear[4]~_emulated" and latch "setyear[4]~latch"
    Warning (13310): Register "year[3]" is converted into an equivalent circuit using register "year[3]~_emulated" and latch "year[3]~latch"
    Warning (13310): Register "setyear[3]" is converted into an equivalent circuit using register "setyear[3]~_emulated" and latch "setyear[3]~latch"
    Warning (13310): Register "year[2]" is converted into an equivalent circuit using register "year[2]~_emulated" and latch "year[2]~latch"
    Warning (13310): Register "setyear[2]" is converted into an equivalent circuit using register "setyear[2]~_emulated" and latch "setyear[2]~latch"
    Warning (13310): Register "year[1]" is converted into an equivalent circuit using register "year[1]~_emulated" and latch "year[1]~latch"
    Warning (13310): Register "setyear[1]" is converted into an equivalent circuit using register "setyear[1]~_emulated" and latch "setyear[1]~latch"
    Warning (13310): Register "setms[0]" is converted into an equivalent circuit using register "setms[0]~_emulated" and latch "setms[0]~latch"
    Warning (13310): Register "sec[5]" is converted into an equivalent circuit using register "sec[5]~_emulated" and latch "sec[5]~latch"
    Warning (13310): Register "sec[4]" is converted into an equivalent circuit using register "sec[4]~_emulated" and latch "sec[4]~latch"
    Warning (13310): Register "sec[3]" is converted into an equivalent circuit using register "sec[3]~_emulated" and latch "sec[3]~latch"
    Warning (13310): Register "sec[2]" is converted into an equivalent circuit using register "sec[2]~_emulated" and latch "sec[2]~latch"
    Warning (13310): Register "sec[1]" is converted into an equivalent circuit using register "sec[1]~_emulated" and latch "sec[1]~latch"
    Warning (13310): Register "sec[0]" is converted into an equivalent circuit using register "sec[0]~_emulated" and latch "sec[0]~latch"
    Warning (13310): Register "day[1]" is converted into an equivalent circuit using register "day[1]~_emulated" and latch "day[1]~latch"
    Warning (13310): Register "setday[1]" is converted into an equivalent circuit using register "setday[1]~_emulated" and latch "setday[1]~latch"
    Warning (13310): Register "day[4]" is converted into an equivalent circuit using register "day[4]~_emulated" and latch "day[4]~latch"
    Warning (13310): Register "setday[4]" is converted into an equivalent circuit using register "setday[4]~_emulated" and latch "setday[4]~latch"
    Warning (13310): Register "day[3]" is converted into an equivalent circuit using register "day[3]~_emulated" and latch "day[3]~latch"
    Warning (13310): Register "setday[3]" is converted into an equivalent circuit using register "setday[3]~_emulated" and latch "setday[3]~latch"
    Warning (13310): Register "day[2]" is converted into an equivalent circuit using register "day[2]~_emulated" and latch "day[2]~latch"
    Warning (13310): Register "setday[2]" is converted into an equivalent circuit using register "setday[2]~_emulated" and latch "setday[2]~latch"
    Warning (13310): Register "mon[0]" is converted into an equivalent circuit using register "mon[0]~_emulated" and latch "mon[0]~latch"
    Warning (13310): Register "setmon[0]" is converted into an equivalent circuit using register "setmon[0]~_emulated" and latch "setmon[0]~latch"
    Warning (13310): Register "setsec[0]" is converted into an equivalent circuit using register "setsec[0]~_emulated" and latch "setsec[0]~latch"
    Warning (13310): Register "mon[1]" is converted into an equivalent circuit using register "mon[1]~_emulated" and latch "mon[1]~latch"
    Warning (13310): Register "setmon[1]" is converted into an equivalent circuit using register "setmon[1]~_emulated" and latch "setmon[1]~latch"
    Warning (13310): Register "mon[3]" is converted into an equivalent circuit using register "mon[3]~_emulated" and latch "mon[3]~latch"
    Warning (13310): Register "setmon[3]" is converted into an equivalent circuit using register "setmon[3]~_emulated" and latch "setmon[3]~latch"
    Warning (13310): Register "mon[2]" is converted into an equivalent circuit using register "mon[2]~_emulated" and latch "mon[2]~latch"
    Warning (13310): Register "setmon[2]" is converted into an equivalent circuit using register "setmon[2]~_emulated" and latch "setmon[2]~latch"
    Warning (13310): Register "setsec[1]" is converted into an equivalent circuit using register "setsec[1]~_emulated" and latch "setsec[1]~latch"
    Warning (13310): Register "setsec[5]" is converted into an equivalent circuit using register "setsec[5]~_emulated" and latch "setsec[5]~latch"
    Warning (13310): Register "setsec[4]" is converted into an equivalent circuit using register "setsec[4]~_emulated" and latch "setsec[4]~latch"
    Warning (13310): Register "setsec[3]" is converted into an equivalent circuit using register "setsec[3]~_emulated" and latch "setsec[3]~latch"
    Warning (13310): Register "setsec[2]" is converted into an equivalent circuit using register "setsec[2]~_emulated" and latch "setsec[2]~latch"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3850 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 3810 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 414 warnings
    Info: Peak virtual memory: 334 megabytes
    Info: Processing ended: Mon Dec 10 18:12:23 2012
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:38


