
<!DOCTYPE html>

<html lang="en-US" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>TableGen &#8212; LLVM 3.9 documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=d75fae25" />
    <link rel="stylesheet" type="text/css" href="../_static/llvm-theme.css?v=4c4af0c1" />
    <script src="../_static/documentation_options.js?v=2141e1c1"></script>
    <script src="../_static/doctools.js?v=9bcbadda"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="canonical" href="https://projects.localizethedocs.org/llvm-docs-l10n/TableGen/index.html" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="TableGen BackEnds" href="BackEnds.html" />
    <link rel="prev" title="TableGen Fundamentals" href="../TableGenFundamentals.html" />
<script type="text/javascript" src="../ltd-provenance.js"></script>
<script type="text/javascript" src="../ltd-current.js"></script>
<script type="text/javascript" src="../../../ltd-config.js"></script>
<script type="text/javascript" src="../../../ltd-flyout.js"></script>

  </head><body>
<div class="logo">
  <a href="../index.html">
    <img src="../_static/logo.png"
         alt="LLVM Logo" width="250" height="88"/></a>
</div>

    <div class="related" role="navigation" aria-label="Related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="BackEnds.html" title="TableGen BackEnds"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="../TableGenFundamentals.html" title="TableGen Fundamentals"
             accesskey="P">previous</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="../index.html">Documentation</a>&raquo;</li>

        <li class="nav-item nav-item-this"><a href="">TableGen</a></li> 
      </ul>
    </div>


    <div class="document">
      <div class="documentwrapper">
          <div class="body" role="main">
            
  <section id="tablegen">
<h1>TableGen<a class="headerlink" href="#tablegen" title="Link to this heading">¶</a></h1>
<nav class="contents local" id="contents">
<ul class="simple">
<li><p><a class="reference internal" href="#introduction" id="id3">Introduction</a></p></li>
<li><p><a class="reference internal" href="#the-tablegen-program" id="id4">The TableGen program</a></p>
<ul>
<li><p><a class="reference internal" href="#running-tablegen" id="id5">Running TableGen</a></p></li>
<li><p><a class="reference internal" href="#example" id="id6">Example</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#syntax" id="id7">Syntax</a></p>
<ul>
<li><p><a class="reference internal" href="#basic-concepts" id="id8">Basic concepts</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#tablegen-backends" id="id9">TableGen backends</a></p></li>
<li><p><a class="reference internal" href="#tablegen-deficiencies" id="id10">TableGen Deficiencies</a></p></li>
</ul>
</nav>
<div class="toctree-wrapper compound">
</div>
<section id="introduction">
<h2><a class="toc-backref" href="#id3" role="doc-backlink">Introduction</a><a class="headerlink" href="#introduction" title="Link to this heading">¶</a></h2>
<p>TableGen’s purpose is to help a human develop and maintain records of
domain-specific information.  Because there may be a large number of these
records, it is specifically designed to allow writing flexible descriptions and
for common features of these records to be factored out.  This reduces the
amount of duplication in the description, reduces the chance of error, and makes
it easier to structure domain specific information.</p>
<p>The core part of TableGen parses a file, instantiates the declarations, and
hands the result off to a domain-specific <a class="reference internal" href="#backend">backend</a> for processing.</p>
<p>The current major users of TableGen are <a class="reference internal" href="../CodeGenerator.html"><span class="doc">The LLVM Target-Independent Code Generator</span></a>
and the
<a class="reference external" href="http://clang.llvm.org/docs/UsersManual.html#controlling-errors-and-warnings">Clang diagnostics and attributes</a>.</p>
<p>Note that if you work on TableGen much, and use emacs or vim, that you can find
an emacs “TableGen mode” and a vim language file in the <code class="docutils literal notranslate"><span class="pre">llvm/utils/emacs</span></code> and
<code class="docutils literal notranslate"><span class="pre">llvm/utils/vim</span></code> directories of your LLVM distribution, respectively.</p>
</section>
<section id="the-tablegen-program">
<span id="intro"></span><h2><a class="toc-backref" href="#id4" role="doc-backlink">The TableGen program</a><a class="headerlink" href="#the-tablegen-program" title="Link to this heading">¶</a></h2>
<p>TableGen files are interpreted by the TableGen program: <cite>llvm-tblgen</cite> available
on your build directory under <cite>bin</cite>. It is not installed in the system (or where
your sysroot is set to), since it has no use beyond LLVM’s build process.</p>
<section id="running-tablegen">
<h3><a class="toc-backref" href="#id5" role="doc-backlink">Running TableGen</a><a class="headerlink" href="#running-tablegen" title="Link to this heading">¶</a></h3>
<p>TableGen runs just like any other LLVM tool.  The first (optional) argument
specifies the file to read.  If a filename is not specified, <code class="docutils literal notranslate"><span class="pre">llvm-tblgen</span></code>
reads from standard input.</p>
<p>To be useful, one of the <a class="reference internal" href="#backends">backends</a> must be used.  These backends are
selectable on the command line (type ‘<code class="docutils literal notranslate"><span class="pre">llvm-tblgen</span> <span class="pre">-help</span></code>’ for a list).  For
example, to get a list of all of the definitions that subclass a particular type
(which can be useful for building up an enum list of these records), use the
<code class="docutils literal notranslate"><span class="pre">-print-enums</span></code> option:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>$<span class="w"> </span>llvm-tblgen<span class="w"> </span>X86.td<span class="w"> </span>-print-enums<span class="w"> </span>-class<span class="o">=</span>Register
AH,<span class="w"> </span>AL,<span class="w"> </span>AX,<span class="w"> </span>BH,<span class="w"> </span>BL,<span class="w"> </span>BP,<span class="w"> </span>BPL,<span class="w"> </span>BX,<span class="w"> </span>CH,<span class="w"> </span>CL,<span class="w"> </span>CX,<span class="w"> </span>DH,<span class="w"> </span>DI,<span class="w"> </span>DIL,<span class="w"> </span>DL,<span class="w"> </span>DX,<span class="w"> </span>EAX,<span class="w"> </span>EBP,<span class="w"> </span>EBX,
ECX,<span class="w"> </span>EDI,<span class="w"> </span>EDX,<span class="w"> </span>EFLAGS,<span class="w"> </span>EIP,<span class="w"> </span>ESI,<span class="w"> </span>ESP,<span class="w"> </span>FP0,<span class="w"> </span>FP1,<span class="w"> </span>FP2,<span class="w"> </span>FP3,<span class="w"> </span>FP4,<span class="w"> </span>FP5,<span class="w"> </span>FP6,<span class="w"> </span>IP,
MM0,<span class="w"> </span>MM1,<span class="w"> </span>MM2,<span class="w"> </span>MM3,<span class="w"> </span>MM4,<span class="w"> </span>MM5,<span class="w"> </span>MM6,<span class="w"> </span>MM7,<span class="w"> </span>R10,<span class="w"> </span>R10B,<span class="w"> </span>R10D,<span class="w"> </span>R10W,<span class="w"> </span>R11,<span class="w"> </span>R11B,<span class="w"> </span>R11D,
R11W,<span class="w"> </span>R12,<span class="w"> </span>R12B,<span class="w"> </span>R12D,<span class="w"> </span>R12W,<span class="w"> </span>R13,<span class="w"> </span>R13B,<span class="w"> </span>R13D,<span class="w"> </span>R13W,<span class="w"> </span>R14,<span class="w"> </span>R14B,<span class="w"> </span>R14D,<span class="w"> </span>R14W,<span class="w"> </span>R15,
R15B,<span class="w"> </span>R15D,<span class="w"> </span>R15W,<span class="w"> </span>R8,<span class="w"> </span>R8B,<span class="w"> </span>R8D,<span class="w"> </span>R8W,<span class="w"> </span>R9,<span class="w"> </span>R9B,<span class="w"> </span>R9D,<span class="w"> </span>R9W,<span class="w"> </span>RAX,<span class="w"> </span>RBP,<span class="w"> </span>RBX,<span class="w"> </span>RCX,<span class="w"> </span>RDI,
RDX,<span class="w"> </span>RIP,<span class="w"> </span>RSI,<span class="w"> </span>RSP,<span class="w"> </span>SI,<span class="w"> </span>SIL,<span class="w"> </span>SP,<span class="w"> </span>SPL,<span class="w"> </span>ST0,<span class="w"> </span>ST1,<span class="w"> </span>ST2,<span class="w"> </span>ST3,<span class="w"> </span>ST4,<span class="w"> </span>ST5,<span class="w"> </span>ST6,<span class="w"> </span>ST7,
XMM0,<span class="w"> </span>XMM1,<span class="w"> </span>XMM10,<span class="w"> </span>XMM11,<span class="w"> </span>XMM12,<span class="w"> </span>XMM13,<span class="w"> </span>XMM14,<span class="w"> </span>XMM15,<span class="w"> </span>XMM2,<span class="w"> </span>XMM3,<span class="w"> </span>XMM4,<span class="w"> </span>XMM5,
XMM6,<span class="w"> </span>XMM7,<span class="w"> </span>XMM8,<span class="w"> </span>XMM9,

$<span class="w"> </span>llvm-tblgen<span class="w"> </span>X86.td<span class="w"> </span>-print-enums<span class="w"> </span>-class<span class="o">=</span>Instruction
ABS_F,<span class="w"> </span>ABS_Fp32,<span class="w"> </span>ABS_Fp64,<span class="w"> </span>ABS_Fp80,<span class="w"> </span>ADC32mi,<span class="w"> </span>ADC32mi8,<span class="w"> </span>ADC32mr,<span class="w"> </span>ADC32ri,
ADC32ri8,<span class="w"> </span>ADC32rm,<span class="w"> </span>ADC32rr,<span class="w"> </span>ADC64mi32,<span class="w"> </span>ADC64mi8,<span class="w"> </span>ADC64mr,<span class="w"> </span>ADC64ri32,<span class="w"> </span>ADC64ri8,
ADC64rm,<span class="w"> </span>ADC64rr,<span class="w"> </span>ADD16mi,<span class="w"> </span>ADD16mi8,<span class="w"> </span>ADD16mr,<span class="w"> </span>ADD16ri,<span class="w"> </span>ADD16ri8,<span class="w"> </span>ADD16rm,
ADD16rr,<span class="w"> </span>ADD32mi,<span class="w"> </span>ADD32mi8,<span class="w"> </span>ADD32mr,<span class="w"> </span>ADD32ri,<span class="w"> </span>ADD32ri8,<span class="w"> </span>ADD32rm,<span class="w"> </span>ADD32rr,
ADD64mi32,<span class="w"> </span>ADD64mi8,<span class="w"> </span>ADD64mr,<span class="w"> </span>ADD64ri32,<span class="w"> </span>...
</pre></div>
</div>
<p>The default backend prints out all of the records.</p>
<p>If you plan to use TableGen, you will most likely have to write a <a class="reference internal" href="#backend">backend</a>
that extracts the information specific to what you need and formats it in the
appropriate way.</p>
</section>
<section id="example">
<h3><a class="toc-backref" href="#id6" role="doc-backlink">Example</a><a class="headerlink" href="#example" title="Link to this heading">¶</a></h3>
<p>With no other arguments, <cite>llvm-tblgen</cite> parses the specified file and prints out all
of the classes, then all of the definitions.  This is a good way to see what the
various definitions expand to fully.  Running this on the <code class="docutils literal notranslate"><span class="pre">X86.td</span></code> file prints
this (at the time of this writing):</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>...
def ADD32rr {   // Instruction X86Inst I
  string Namespace = &quot;X86&quot;;
  dag OutOperandList = (outs GR32:$dst);
  dag InOperandList = (ins GR32:$src1, GR32:$src2);
  string AsmString = &quot;add{l}\t{$src2, $dst|$dst, $src2}&quot;;
  list&lt;dag&gt; Pattern = [(set GR32:$dst, (add GR32:$src1, GR32:$src2))];
  list&lt;Register&gt; Uses = [];
  list&lt;Register&gt; Defs = [EFLAGS];
  list&lt;Predicate&gt; Predicates = [];
  int CodeSize = 3;
  int AddedComplexity = 0;
  bit isReturn = 0;
  bit isBranch = 0;
  bit isIndirectBranch = 0;
  bit isBarrier = 0;
  bit isCall = 0;
  bit canFoldAsLoad = 0;
  bit mayLoad = 0;
  bit mayStore = 0;
  bit isImplicitDef = 0;
  bit isConvertibleToThreeAddress = 1;
  bit isCommutable = 1;
  bit isTerminator = 0;
  bit isReMaterializable = 0;
  bit isPredicable = 0;
  bit hasDelaySlot = 0;
  bit usesCustomInserter = 0;
  bit hasCtrlDep = 0;
  bit isNotDuplicable = 0;
  bit hasSideEffects = 0;
  InstrItinClass Itinerary = NoItinerary;
  string Constraints = &quot;&quot;;
  string DisableEncoding = &quot;&quot;;
  bits&lt;8&gt; Opcode = { 0, 0, 0, 0, 0, 0, 0, 1 };
  Format Form = MRMDestReg;
  bits&lt;6&gt; FormBits = { 0, 0, 0, 0, 1, 1 };
  ImmType ImmT = NoImm;
  bits&lt;3&gt; ImmTypeBits = { 0, 0, 0 };
  bit hasOpSizePrefix = 0;
  bit hasAdSizePrefix = 0;
  bits&lt;4&gt; Prefix = { 0, 0, 0, 0 };
  bit hasREX_WPrefix = 0;
  FPFormat FPForm = ?;
  bits&lt;3&gt; FPFormBits = { 0, 0, 0 };
}
...
</pre></div>
</div>
<p>This definition corresponds to the 32-bit register-register <code class="docutils literal notranslate"><span class="pre">add</span></code> instruction
of the x86 architecture.  <code class="docutils literal notranslate"><span class="pre">def</span> <span class="pre">ADD32rr</span></code> defines a record named
<code class="docutils literal notranslate"><span class="pre">ADD32rr</span></code>, and the comment at the end of the line indicates the superclasses
of the definition.  The body of the record contains all of the data that
TableGen assembled for the record, indicating that the instruction is part of
the “X86” namespace, the pattern indicating how the instruction is selected by
the code generator, that it is a two-address instruction, has a particular
encoding, etc.  The contents and semantics of the information in the record are
specific to the needs of the X86 backend, and are only shown as an example.</p>
<p>As you can see, a lot of information is needed for every instruction supported
by the code generator, and specifying it all manually would be unmaintainable,
prone to bugs, and tiring to do in the first place.  Because we are using
TableGen, all of the information was derived from the following definition:</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>let Defs = [EFLAGS],
    isCommutable = 1,                  // X = ADD Y,Z --&gt; X = ADD Z,Y
    isConvertibleToThreeAddress = 1 in // Can transform into LEA.
def ADD32rr  : I&lt;0x01, MRMDestReg, (outs GR32:$dst),
                                   (ins GR32:$src1, GR32:$src2),
                 &quot;add{l}\t{$src2, $dst|$dst, $src2}&quot;,
                 [(set GR32:$dst, (add GR32:$src1, GR32:$src2))]&gt;;
</pre></div>
</div>
<p>This definition makes use of the custom class <code class="docutils literal notranslate"><span class="pre">I</span></code> (extended from the custom
class <code class="docutils literal notranslate"><span class="pre">X86Inst</span></code>), which is defined in the X86-specific TableGen file, to
factor out the common features that instructions of its class share.  A key
feature of TableGen is that it allows the end-user to define the abstractions
they prefer to use when describing their information.</p>
<p>Each <code class="docutils literal notranslate"><span class="pre">def</span></code> record has a special entry called “NAME”.  This is the name of the
record (”<code class="docutils literal notranslate"><span class="pre">ADD32rr</span></code>” above).  In the general case <code class="docutils literal notranslate"><span class="pre">def</span></code> names can be formed
from various kinds of string processing expressions and <code class="docutils literal notranslate"><span class="pre">NAME</span></code> resolves to the
final value obtained after resolving all of those expressions.  The user may
refer to <code class="docutils literal notranslate"><span class="pre">NAME</span></code> anywhere she desires to use the ultimate name of the <code class="docutils literal notranslate"><span class="pre">def</span></code>.
<code class="docutils literal notranslate"><span class="pre">NAME</span></code> should not be defined anywhere else in user code to avoid conflicts.</p>
</section>
</section>
<section id="syntax">
<h2><a class="toc-backref" href="#id7" role="doc-backlink">Syntax</a><a class="headerlink" href="#syntax" title="Link to this heading">¶</a></h2>
<p>TableGen has a syntax that is loosely based on C++ templates, with built-in
types and specification. In addition, TableGen’s syntax introduces some
automation concepts like multiclass, foreach, let, etc.</p>
<section id="basic-concepts">
<h3><a class="toc-backref" href="#id8" role="doc-backlink">Basic concepts</a><a class="headerlink" href="#basic-concepts" title="Link to this heading">¶</a></h3>
<p>TableGen files consist of two key parts: ‘classes’ and ‘definitions’, both of
which are considered ‘records’.</p>
<p><strong>TableGen records</strong> have a unique name, a list of values, and a list of
superclasses.  The list of values is the main data that TableGen builds for each
record; it is this that holds the domain specific information for the
application.  The interpretation of this data is left to a specific <a class="reference internal" href="#backend">backend</a>,
but the structure and format rules are taken care of and are fixed by
TableGen.</p>
<p><strong>TableGen definitions</strong> are the concrete form of ‘records’.  These generally do
not have any undefined values, and are marked with the ‘<code class="docutils literal notranslate"><span class="pre">def</span></code>’ keyword.</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>def FeatureFPARMv8 : SubtargetFeature&lt;&quot;fp-armv8&quot;, &quot;HasFPARMv8&quot;, &quot;true&quot;,
                                      &quot;Enable ARMv8 FP&quot;&gt;;
</pre></div>
</div>
<p>In this example, FeatureFPARMv8 is <code class="docutils literal notranslate"><span class="pre">SubtargetFeature</span></code> record initialised
with some values. The names of the classes are defined via the
keyword <cite>class</cite> either on the same file or some other included. Most target
TableGen files include the generic ones in <code class="docutils literal notranslate"><span class="pre">include/llvm/Target</span></code>.</p>
<p><strong>TableGen classes</strong> are abstract records that are used to build and describe
other records.  These classes allow the end-user to build abstractions for
either the domain they are targeting (such as “Register”, “RegisterClass”, and
“Instruction” in the LLVM code generator) or for the implementor to help factor
out common properties of records (such as “FPInst”, which is used to represent
floating point instructions in the X86 backend).  TableGen keeps track of all of
the classes that are used to build up a definition, so the backend can find all
definitions of a particular class, such as “Instruction”.</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>class ProcNoItin&lt;string Name, list&lt;SubtargetFeature&gt; Features&gt;
      : Processor&lt;Name, NoItineraries, Features&gt;;
</pre></div>
</div>
<p>Here, the class ProcNoItin, receiving parameters <cite>Name</cite> of type <cite>string</cite> and
a list of target features is specializing the class Processor by passing the
arguments down as well as hard-coding NoItineraries.</p>
<p><strong>TableGen multiclasses</strong> are groups of abstract records that are instantiated
all at once.  Each instantiation can result in multiple TableGen definitions.
If a multiclass inherits from another multiclass, the definitions in the
sub-multiclass become part of the current multiclass, as if they were declared
in the current multiclass.</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>multiclass ro_signed_pats&lt;string T, string Rm, dag Base, dag Offset, dag Extend,
                        dag address, ValueType sty&gt; {
def : Pat&lt;(i32 (!cast&lt;SDNode&gt;(&quot;sextload&quot; # sty) address)),
          (!cast&lt;Instruction&gt;(&quot;LDRS&quot; # T # &quot;w_&quot; # Rm # &quot;_RegOffset&quot;)
            Base, Offset, Extend)&gt;;

def : Pat&lt;(i64 (!cast&lt;SDNode&gt;(&quot;sextload&quot; # sty) address)),
          (!cast&lt;Instruction&gt;(&quot;LDRS&quot; # T # &quot;x_&quot; # Rm # &quot;_RegOffset&quot;)
            Base, Offset, Extend)&gt;;
}

defm : ro_signed_pats&lt;&quot;B&quot;, Rm, Base, Offset, Extend,
                      !foreach(decls.pattern, address,
                               !subst(SHIFT, imm_eq0, decls.pattern)),
                      i8&gt;;
</pre></div>
</div>
<p>See the <a class="reference internal" href="LangIntro.html"><span class="doc">TableGen Language Introduction</span></a> for more generic
information on the usage of the language, and the
<a class="reference internal" href="LangRef.html"><span class="doc">TableGen Language Reference</span></a> for more in-depth description
of the formal language specification.</p>
</section>
</section>
<section id="tablegen-backends">
<span id="backends"></span><span id="backend"></span><h2><a class="toc-backref" href="#id9" role="doc-backlink">TableGen backends</a><a class="headerlink" href="#tablegen-backends" title="Link to this heading">¶</a></h2>
<p>TableGen files have no real meaning without a back-end. The default operation
of running <code class="docutils literal notranslate"><span class="pre">llvm-tblgen</span></code> is to print the information in a textual format, but
that’s only useful for debugging of the TableGen files themselves. The power
in TableGen is, however, to interpret the source files into an internal
representation that can be generated into anything you want.</p>
<p>Current usage of TableGen is to create huge include files with tables that you
can either include directly (if the output is in the language you’re coding),
or be used in pre-processing via macros surrounding the include of the file.</p>
<p>Direct output can be used if the back-end already prints a table in C format
or if the output is just a list of strings (for error and warning messages).
Pre-processed output should be used if the same information needs to be used
in different contexts (like Instruction names), so your back-end should print
a meta-information list that can be shaped into different compile-time formats.</p>
<p>See the <a class="reference external" href="BackEnds.html">TableGen BackEnds</a> for more information.</p>
</section>
<section id="tablegen-deficiencies">
<h2><a class="toc-backref" href="#id10" role="doc-backlink">TableGen Deficiencies</a><a class="headerlink" href="#tablegen-deficiencies" title="Link to this heading">¶</a></h2>
<p>Despite being very generic, TableGen has some deficiencies that have been
pointed out numerous times. The common theme is that, while TableGen allows
you to build Domain-Specific-Languages, the final languages that you create
lack the power of other DSLs, which in turn increase considerably the size
and complexity of TableGen files.</p>
<p>At the same time, TableGen allows you to create virtually any meaning of
the basic concepts via custom-made back-ends, which can pervert the original
design and make it very hard for newcomers to understand the evil TableGen
file.</p>
<p>There are some in favour of extending the semantics even more, but making sure
back-ends adhere to strict rules. Others are suggesting we should move to less,
more powerful DSLs designed with specific purposes, or even re-using existing
DSLs.</p>
<p>Either way, this is a discussion that will likely span across several years,
if not decades. You can read more in the <a class="reference external" href="Deficiencies.html">TableGen Deficiencies</a>
document.</p>
</section>
</section>


            <div class="clearer"></div>
          </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="Related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="BackEnds.html" title="TableGen BackEnds"
             >next</a> |</li>
        <li class="right" >
          <a href="../TableGenFundamentals.html" title="TableGen Fundamentals"
             >previous</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="../index.html">Documentation</a>&raquo;</li>

        <li class="nav-item nav-item-this"><a href="">TableGen</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
    &#169; Copyright 2003-2025, LLVM Project.
      Last updated on 2025-10-28.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 8.1.3.
    </div>
  </body>
</html>