memory-map:
  bus: wb-32-be
  name: wb_fofb_processing_regs
  description: interface to memory
  children:
  - reg:
      name: ram_data_in
      address: 0x00000000
      width: 32
      access: rw
      x-wbgen:
        type: SLV
        clock: fofb_processing_clk_reg_i
  - reg:
      name: ram_data_out
      address: 0x00000004
      width: 32
      access: rw
      x-wbgen:
        type: SLV
        clock: fofb_processing_clk_reg_i
  - reg:
      name: ram_addr
      address: 0x00000008
      width: 32
      access: rw
      x-wbgen:
        type: SLV
        clock: fofb_processing_clk_reg_i
  - reg:
      name: ram_write
      address: 0x0000000c
      width: 32
      access: rw
      x-hdl:
        write-strobe: True
      children:
        - field:
            name: enable
            range: 0
            x-wbgen:
              type: MONOSTABLE
              clock: fofb_processing_clk_reg_i
