/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:02 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_BVNB_INTR2_1_H__
#define BCHP_BVNB_INTR2_1_H__

/***************************************************************************
 *BVNB_INTR2_1 - BVN Back Interrupt Controller 1 (BVN Error INTRs to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNB_INTR2_1_CPU_STATUS             0x00648100 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNB_INTR2_1_CPU_SET                0x00648104 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR              0x00648108 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS        0x0064810c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET           0x00648110 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR         0x00648114 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNB_INTR2_1_PCI_STATUS             0x00648118 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNB_INTR2_1_PCI_SET                0x0064811c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR              0x00648120 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS        0x00648124 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET           0x00648128 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR         0x0064812c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_STATUS :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved0_MASK                0xffffff80
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved0_SHIFT               7

/* BVNB_INTR2_1 :: CPU_STATUS :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_GFD6_INTR_MASK                0x00000040
#define BCHP_BVNB_INTR2_1_CPU_STATUS_GFD6_INTR_SHIFT               6
#define BCHP_BVNB_INTR2_1_CPU_STATUS_GFD6_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: CPU_STATUS :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved1_MASK                0x0000003f
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved1_SHIFT               0

/***************************************************************************
 *CPU_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_SET :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved0_MASK                   0xffffff80
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved0_SHIFT                  7

/* BVNB_INTR2_1 :: CPU_SET :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_CPU_SET_GFD6_INTR_MASK                   0x00000040
#define BCHP_BVNB_INTR2_1_CPU_SET_GFD6_INTR_SHIFT                  6
#define BCHP_BVNB_INTR2_1_CPU_SET_GFD6_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: CPU_SET :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved1_MASK                   0x0000003f
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved1_SHIFT                  0

/***************************************************************************
 *CPU_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_CLEAR :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved0_MASK                 0xffffff80
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved0_SHIFT                7

/* BVNB_INTR2_1 :: CPU_CLEAR :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_GFD6_INTR_MASK                 0x00000040
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_GFD6_INTR_SHIFT                6
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_GFD6_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: CPU_CLEAR :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved1_MASK                 0x0000003f
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved1_SHIFT                0

/***************************************************************************
 *CPU_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved0_MASK           0xffffff80
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved0_SHIFT          7

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_GFD6_INTR_MASK           0x00000040
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_GFD6_INTR_SHIFT          6
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_GFD6_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved1_MASK           0x0000003f
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved1_SHIFT          0

/***************************************************************************
 *CPU_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_SET :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved0_MASK              0xffffff80
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved0_SHIFT             7

/* BVNB_INTR2_1 :: CPU_MASK_SET :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_GFD6_INTR_MASK              0x00000040
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_GFD6_INTR_SHIFT             6
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_GFD6_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_SET :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved1_MASK              0x0000003f
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved1_SHIFT             0

/***************************************************************************
 *CPU_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved0_MASK            0xffffff80
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved0_SHIFT           7

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_GFD6_INTR_MASK            0x00000040
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_GFD6_INTR_SHIFT           6
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_GFD6_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved1_MASK            0x0000003f
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved1_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_STATUS :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved0_MASK                0xffffff80
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved0_SHIFT               7

/* BVNB_INTR2_1 :: PCI_STATUS :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_GFD6_INTR_MASK                0x00000040
#define BCHP_BVNB_INTR2_1_PCI_STATUS_GFD6_INTR_SHIFT               6
#define BCHP_BVNB_INTR2_1_PCI_STATUS_GFD6_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: PCI_STATUS :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved1_MASK                0x0000003f
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved1_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_SET :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved0_MASK                   0xffffff80
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved0_SHIFT                  7

/* BVNB_INTR2_1 :: PCI_SET :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_PCI_SET_GFD6_INTR_MASK                   0x00000040
#define BCHP_BVNB_INTR2_1_PCI_SET_GFD6_INTR_SHIFT                  6
#define BCHP_BVNB_INTR2_1_PCI_SET_GFD6_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: PCI_SET :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved1_MASK                   0x0000003f
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved1_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_CLEAR :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved0_MASK                 0xffffff80
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved0_SHIFT                7

/* BVNB_INTR2_1 :: PCI_CLEAR :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_GFD6_INTR_MASK                 0x00000040
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_GFD6_INTR_SHIFT                6
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_GFD6_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: PCI_CLEAR :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved1_MASK                 0x0000003f
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved1_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved0_MASK           0xffffff80
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT          7

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_GFD6_INTR_MASK           0x00000040
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_GFD6_INTR_SHIFT          6
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_GFD6_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved1_MASK           0x0000003f
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved1_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_SET :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved0_MASK              0xffffff80
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved0_SHIFT             7

/* BVNB_INTR2_1 :: PCI_MASK_SET :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_GFD6_INTR_MASK              0x00000040
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_GFD6_INTR_SHIFT             6
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_GFD6_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_SET :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved1_MASK              0x0000003f
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved1_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK            0xffffff80
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT           7

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: GFD6_INTR [06:06] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_GFD6_INTR_MASK            0x00000040
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_GFD6_INTR_SHIFT           6
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_GFD6_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: reserved1 [05:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved1_MASK            0x0000003f
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved1_SHIFT           0

#endif /* #ifndef BCHP_BVNB_INTR2_1_H__ */

/* End of File */
