======================================================================

Annotating SDF timing data:
  Compiled SDF file:     NanoCPU_logic_mapped.sdf.X
  Log file:              ./sdf.log
  Backannotation scope:  nanoCPU_TB:CPU
  Configuration file:    
  MTM control:           MAXIMUM
  Scale factors:         1:1:1
  Scale type:            FROM_MAXIMUM

Time units: 1ps

xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[0]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 42>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[10]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 60>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[9]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 78>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[8]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 96>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[7]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 114>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[6]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 132>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[11]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 150>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[1]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 168>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[12]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 186>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[4]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 204>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[5]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 222>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[13]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 240>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[15]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 258>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_IR.\Q_reg[14]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 276>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[1]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 320>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[7]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 338>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[0]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 356>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[2]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 374>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[5]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 392>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[4]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 410>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[3]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 428>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.R_PC.\Q_reg[6]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 446>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[4]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 500>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[1]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 518>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[2]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 536>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[3]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 554>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[0]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 572>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[11]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 590>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[5]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 608>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[6]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 626>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[12]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 644>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[8]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 662>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[9]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 680>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[10]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 698>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[7]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 716>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[13]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 734>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[14]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 752>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r0.\Q_reg[15]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 770>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[4]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 814>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[1]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 832>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[2]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 850>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[3]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 868>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[0]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 886>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[11]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 904>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[5]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 922>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[6]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 940>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[12]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 958>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[8]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 976>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[9]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 994>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[10]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1012>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[7]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1030>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[13]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1048>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[14]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1066>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r1.\Q_reg[15]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1084>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[4]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1128>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[1]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1146>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[2]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1164>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[3]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1182>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[0]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1200>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[11]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1218>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[5]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1236>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[6]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1254>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[12]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1272>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[8]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1290>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[9]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1308>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[10]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1326>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[7]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1344>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[13]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1362>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[14]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1380>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r2.\Q_reg[15]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1398>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[4]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1442>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[1]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1460>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[2]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1478>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[3]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1496>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[0]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1514>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[11]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1532>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[5]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1550>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[6]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1568>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[12]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1586>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[8]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1604>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[9]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1622>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[10]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1640>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[7]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1658>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[13]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1676>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[14]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1694>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.r3.\Q_reg[15]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 1712>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.\state_reg[0]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 5796>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-21) (23)) of instance nanoCPU_TB.CPU.\state_reg[1]  of module DFFRHQX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 5814>.
xmelab: *W,SDFNET: Unable to annotate to non-existent timing check (RECREM (posedge RN) (posedge CK) (-17) (23)) of instance nanoCPU_TB.CPU.\state_reg[2]  of module DFFRX1LVT <../synt/NanoCPU_logic_mapped.sdf, line 10258>.
