# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do 111044014_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/project01.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module project01
# 
# Top level modules:
# 	project01
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux4to1_5.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux4to1_5
# 
# Top level modules:
# 	Mux4to1_5
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1_5.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux2to1_5
# 
# Top level modules:
# 	Mux2to1_5
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/Mux2to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux2to1
# 
# Top level modules:
# 	Mux2to1
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/HalfAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FullAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitXor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FivebitXor
# 
# Top level modules:
# 	FivebitXor
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitOr.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Fivebitor
# 
# Top level modules:
# 	Fivebitor
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FivebitAnd
# 
# Top level modules:
# 	FivebitAnd
# vlog -vlog01compat -work work +incdir+D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart {D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FiveBitAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FiveBitAdder
# 
# Top level modules:
# 	FiveBitAdder
# 
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Refreshing module FiveBitAdder
# -- Refreshing module FivebitAnd
# -- Refreshing module Fivebitor
# -- Refreshing module FivebitXor
# -- Refreshing module FullAdder
# -- Refreshing module HalfAdder
# -- Refreshing module Mux2to1
# -- Refreshing module Mux2to1_5
# -- Refreshing module Mux4to1_5
# -- Refreshing module project01
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Skipping module FiveBitAdder
# -- Skipping module FivebitAnd
# -- Skipping module Fivebitor
# -- Skipping module FivebitXor
# -- Skipping module FullAdder
# -- Skipping module HalfAdder
# -- Skipping module Mux2to1
# -- Skipping module Mux2to1_5
# -- Skipping module Mux4to1_5
# -- Skipping module project01
vlog -reportprogress 300 -work work D:/2017-2018/Organizasyon/Projects/331_Computer_Organization/Hw1/VerilogPart/FivebitAnd_Testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FivebitAnd_Testbench
# 
# Top level modules:
# 	FivebitAnd_Testbench
vsim -voptargs=+acc work.FivebitAnd_Testbench
# vsim -voptargs=+acc work.FivebitAnd_Testbench 
# Loading work.FivebitAnd_Testbench
# Loading work.FivebitAnd
add wave -position insertpoint sim:/FivebitAnd_Testbench/*
run
# time  =  0 , A = 00100 ,B = 00100 , R = 00100
# time  = 20 , A = 10101 ,B = 00100 , R = 00100
# time  = 40 , A = 00100 ,B = 10101 , R = 00100
# time  = 60 , A = 01100 ,B = 00101 , R = 00100
