/* SPDX-License-Identifier: BSD-3-Clause
 *
 * Copyright(c) 2018 Intel Corporation. All rights reserved.
 *
 * Author: Lech Betlej <lech.betlej@linux.intel.com>
 */

/**
 * \file papl/include/asm_memory_management.h
 * \brief Macros for power gating memory banks specific for Apollolake
 * \author Lech Betlej <lech.betlej@linux.intel.com>
 */

#ifndef __APL_ASM_MEMORY_MANAGEMENT_H__
#define __APL_ASM_MEMORY_MANAGEMENT_H__

#include "memory.h"
#include "shim.h"

	/* Macro powers down entire hpsram. on entry literals and code for
	 * section from where this code is executed needs to be placed in
	 * memory which is not HPSRAM (in case when this code is located in
	 * HPSRAM lock memory in L1$ or L1 SRAM)
	 */
	.macro m_cavs_hpsram_power_off ax, ay, az
	// SEGMENT #0
	movi \az, (SHIM_BASE + SHIM_HSPGISTS)
	movi \ax, (SHIM_BASE + SHIM_HSPGCTL)
	movi \ay, HPSRAM_MASK(0)
	s32i \ay, \ax, 0
	memw
	/* since HPSRAM EBB bank #0 might be used as buffer for legacy
	 * streaming, should not be checked in status
	 */
	movi \ax, 0xfffffffe
	and \ay, \ay, \ax
	1 :
	l32i \ax, \az, 0
	and \ax, \ax, \ay
	bne \ax, \ay, 1b
	/* there is no possibility to check from DSP whether EBB #0 is actually
	 * in use therefore wait additional 4K DSP cycles as chicken check -
	 * after that time EBB #0 should be already power gated unless is used
	 * by other HW components (like HD-A)
	 */
	l32i \ax, \az, 0
	beq \ax, \ay, m_cavs_hpsram_power_off_end
	movi \ax, 4096
	1 :
	addi \ax, \ax, -1
	bnez \ax, 1b
	m_cavs_hpsram_power_off_end :
	.endm

	.macro m_cavs_lpsram_power_off ax, ay, az
	movi \az, (SHIM_BASE + SHIM_LSPGISTS)
	movi \ax, (SHIM_BASE + SHIM_LSPGCTL)
	movi \ay, LPSRAM_MASK()
	s32i \ay, \ax, 0
	memw
	1 :
	l32i \ax, \az, 0
	bne \ax, \ay, 1b
	.endm

#endif /* __APL_ASM_MEMORY_MANAGEMENT_H__ */
