EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A2 23386 16535
encoding utf-8
Sheet 1 39
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 11000 8000 1100 5000
U 603298DA
F0 "work registers" 50
F1 "work registers.sch" 50
F2 "In_bus_0" I L 11000 8100 50 
F3 "In_bus_1" I L 11000 8200 50 
F4 "In_bus_2" I L 11000 8300 50 
F5 "In_bus_3" I L 11000 8400 50 
F6 "In_bus_4" I L 11000 8500 50 
F7 "In_bus_5" I L 11000 8600 50 
F8 "In_bus_6" I L 11000 8700 50 
F9 "In_bus_7" I L 11000 8800 50 
F10 "In_bus_8" I L 11000 8900 50 
F11 "In_bus_9" I L 11000 9000 50 
F12 "In_bus_10" I L 11000 9100 50 
F13 "In_bus_11" I L 11000 9200 50 
F14 "In_bus_12" I L 11000 9300 50 
F15 "In_bus_13" I L 11000 9400 50 
F16 "In_bus_14" I L 11000 9500 50 
F17 "In_bus_15" I L 11000 9600 50 
F18 "Set_reg_R0" I L 11000 9750 50 
F19 "Set_reg_R1" I L 11000 9850 50 
F20 "Set_reg_R2" I L 11000 9950 50 
F21 "Set_reg_R3" I L 11000 10050 50 
F22 "Set_reg_R4" I L 11000 10150 50 
F23 "Set_reg_R5" I L 11000 10250 50 
F24 "Set_reg_R6" I L 11000 10350 50 
F25 "Set_reg_R7" I L 11000 10450 50 
F26 "Set_reg_R8" I L 11000 10550 50 
F27 "Set_reg_R9" I L 11000 10650 50 
F28 "Set_reg_R10" I L 11000 10750 50 
F29 "Set_reg_R11" I L 11000 10850 50 
F30 "Set_reg_R12" I L 11000 10950 50 
F31 "Set_reg_R13" I L 11000 11050 50 
F32 "Set_reg_R14" I L 11000 11150 50 
F33 "Set_reg_R15" I L 11000 11250 50 
F34 "Enbale_reg_R0" I L 11000 11400 50 
F35 "Enable_reg_R1" I L 11000 11500 50 
F36 "Enable_reg_R2" I L 11000 11600 50 
F37 "Enable_reg_R3" I L 11000 11700 50 
F38 "Enable_reg_R4" I L 11000 11800 50 
F39 "Enable_reg_R5" I L 11000 11900 50 
F40 "Enable_reg_R6" I L 11000 12000 50 
F41 "Enable_reg_R7" I L 11000 12100 50 
F42 "Enable_reg_R8" I L 11000 12200 50 
F43 "Enable_reg_R9" I L 11000 12300 50 
F44 "Enable_reg_R10" I L 11000 12400 50 
F45 "Enable_reg_R11" I L 11000 12500 50 
F46 "Enable_reg_R12" I L 11000 12600 50 
F47 "Enable_reg_R13" I L 11000 12700 50 
F48 "Enable_reg_R14" I L 11000 12800 50 
F49 "Enable_reg_R15" I L 11000 12900 50 
F50 "Out_bus_0" T R 12100 8100 50 
F51 "Out_bus_1" T R 12100 8200 50 
F52 "Out_bus_2" T R 12100 8300 50 
F53 "Out_bus_3" T R 12100 8400 50 
F54 "Out_bus_4" T R 12100 8500 50 
F55 "Out_bus_5" T R 12100 8600 50 
F56 "Out_bus_6" T R 12100 8700 50 
F57 "Out_bus_7" T R 12100 8800 50 
F58 "Out_bus_8" T R 12100 8900 50 
F59 "Out_bus_9" T R 12100 9000 50 
F60 "Out_bus_10" T R 12100 9100 50 
F61 "Out_bus_11" T R 12100 9200 50 
F62 "Out_bus_12" T R 12100 9300 50 
F63 "Out_bus_13" T R 12100 9400 50 
F64 "Out_bus_14" T R 12100 9500 50 
F65 "Out_bus_15" T R 12100 9600 50 
$EndSheet
$Sheet
S 10800 5500 1650 1700
U 6034094B
F0 "RAM addr control" 50
F1 "RAM addr control.sch" 50
F2 "Bus_0" T R 12450 5600 50 
F3 "Bus_1" T R 12450 5700 50 
F4 "Bus_2" T R 12450 5800 50 
F5 "Bus_3" T R 12450 5900 50 
F6 "Bus_4" T R 12450 6000 50 
F7 "Bus_5" T R 12450 6100 50 
F8 "Bus_6" T R 12450 6200 50 
F9 "Bus_7" T R 12450 6300 50 
F10 "Bus_8" T R 12450 6400 50 
F11 "Bus_9" T R 12450 6500 50 
F12 "Bus_10" T R 12450 6600 50 
F13 "Bus_11" T R 12450 6700 50 
F14 "Bus_12" T R 12450 6800 50 
F15 "Bus_13" T R 12450 6900 50 
F16 "Bus_14" T R 12450 7000 50 
F17 "Bus_15" T R 12450 7100 50 
F18 "Enable_internal_addr_bus_filter" I L 10800 5600 50 
F19 "Enable_instruc_addr_reg" I L 10800 5750 50 
F20 "Set_instruc_addr_reg" I L 10800 5850 50 
$EndSheet
Text Notes 11000 13200 0    50   ~ 0
sch = 
Text Notes 10800 7350 0    50   ~ 0
sch = 
$EndSCHEMATC
