#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vhdi_dt_get_type('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: /home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv
 option[1]: -sml=verdi
 option[2]: +UVM_VERDI_TRACE=UVM_AWARE
 option[3]: +fsdb+gate=off
 option[4]: -ucli2Proc
 option[5]: -ucli
 option[6]: -licqueue
 option[7]: -l
 option[8]: /home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/verdiLog/sim.log
 option[9]: /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/bin/vcs1
 option[10]: -Mcc=gcc
 option[11]: -Mcplusplus=g++
 option[12]: -Masflags=
 option[13]: -Mcfl= -pipe -fPIC -O -I/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/include 
 option[14]: -Mxllcflags=
 option[15]: -Mxcflags= -pipe -fPIC -I/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/include
 option[16]: -Mldflags= -rdynamic 
 option[17]: -Mout=simv
 option[18]: -Mamsrun=
 option[19]: -Mvcsaceobjs=
 option[20]: -Mobjects= /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libvirsim.so /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/liberrorinf.so /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libsnpsmalloc.so /home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/libvfs.so 
 option[21]: -Mexternalobj=
 option[22]: -Msaverestoreobj=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcs_save_restore_new.o
 option[23]: -Mcrt0=
 option[24]: -Mcrtn=
 option[25]: -Mcsrc=
 option[26]: -Msyslibs=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[27]: -debug_access+r
 option[28]: +vpi
 option[29]: +vcsd1
 option[30]: +itf+/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/linux64/lib/vcsdp_lite.tab
 option[31]: -kdb
 option[32]: -Xufe=2steps
 option[33]: -picarchive
 option[34]: -P
 option[35]: /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/verdi.tab
 option[36]: -fsdb
 option[37]: -sverilog
 option[38]: -gen_obj
 option[39]: dff.sv
 option[40]: -load
 option[41]: /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release T-2022.06-SP1_Full64
Linux 4.18.0-553.16.1.el8_10.x86_64 #1 SMP Thu Aug 1 04:16:12 EDT 2024 x86_64
CPU cores: 64
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		262144
memorylocked		64 kbytes
maxproc		1020056
======================================
(Special)Runtime environment variables:

Runtime environment variables:
VCS_TARGET_ARCH=linux64
LC_ALL=C
LD_LIBRARY_PATH=
LS_COLORS=rs=0:di=38;5;33:ln=38;5;51:mh=00:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=01;05;37;41:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;40:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.zst=38;5;9:*.tzst=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.wim=38;5;9:*.swm=38;5;9:*.dwm=38;5;9:*.esd=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.mjpg=38;5;13:*.mjpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.m4a=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.oga=38;5;45:*.opus=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
SYS_INST_DIR=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1
MGLS_LICENSE_FILE=1717@172.16.17.6:1717@172.16.17.5
SSH_CONNECTION=172.16.22.177 11826 172.16.17.7 22
MODULES_RUN_QUARANTINE=LD_LIBRARY_PATH LD_PRELOAD
LANG=C
HISTCONTROL=ignoredups
DISPLAY=localhost:116.0
HOSTNAME=mavenserver-RH3
VCS_STACK_EXEC=true
OLDPWD=/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/work
SNPSLMD_LICENSE_FILE=27020@mavenserver-rh1:27021@mavenserver-RH2
S_COLORS=auto
which_declare=declare -f
XDG_SESSION_ID=22155
NOVAS_SYNC_MOTIF_DISP=
MODULES_CMD=/usr/share/Modules/libexec/modulecmd.tcl
USER=VamSI
VCS_EXEC_DONE=1
PWD=/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
HOME=/home1/B110/VamSI
SSH_CLIENT=172.16.22.177 11826 22
VCS_PATHMAP_PRELOAD_DONE=1
XNLSPATH=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/etc/access/nls
XDG_DATA_DIRS=/home1/B110/VamSI/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
VC_SG_ELITE=1
SNPS_LINT_INTERNAL_SETUP_WIZARD=1
SPS_XFONT_PATH=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/XFont
LOADEDMODULES=
SSH_TTY=/dev/pts/126
VC_STATIC_HOME=/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06
MAIL=/var/spool/mail/VamSI
LICENSE_QUEUE=30
LD_NOVERSION=1
QT_PLUGIN_PATH=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/platform/LINUXAMD64/lib/Qt/plugins
SHELL=/bin/bash
TERM=xterm-256color
XMODIFIERS=@im=none
LM_LICENSE_FILE=/home/cad/eda/Xilinx_14.6/Xilinx.lic
VERDI_HOME=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1
SHLVL=1
MANPATH=::/opt/thinlinc/share/man
SPS_FONT_PATH=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/font
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles
GDK_BACKEND=x11
VERDI_ORIGNAL_LD_LIBRARY_PATH=
LOGNAME=VamSI
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-y4l2qMI3eV,guid=a7415db42a89f0000873933866e111cb
SPS_RGB_PATH=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/etc/rgb
XDG_RUNTIME_DIR=/run/user/4431
MODULEPATH_modshare=/usr/share/Modules/modulefiles:2:/etc/modulefiles:2:/usr/share/modulefiles:2
MALLOC_ARENA_MAX=1
PATH=/home/cad/eda/SYNOPSYS/VC_SPYGLASS_2022/vc_static/T-2022.06/bin:/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1/bin:/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/bin:/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/bin:/home/cad/eda/Mentor_Graphics/Questasim/questasim/bin:/home1/B110/VamSI/.local/bin:/home1/B110/VamSI/bin:/usr/share/Modules/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin:/opt/dell/srvadmin/bin:/opt/thinlinc/bin:/opt/thinlinc/sbin
VCS_HOME=/home/cad/eda/SYNOPSYS/VCS/vcs/T-2022.06-SP1
MODULESHOME=/usr/share/Modules
HISTSIZE=1000
SYS_PROG_NAME=verdi
NOVASHLPPATH=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/doc
LESSOPEN=||/usr/bin/lesspipe.sh %s
BASH_FUNC_which%%=() {  ( alias;
 eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@
}
BASH_FUNC_module%%=() {  _module_raw "$@" 2>&1
}
BASH_FUNC__module_raw%%=() {  unset _mlshdbg;
 if [ "${MODULES_SILENT_SHELL_DEBUG:-0}" = '1' ]; then
 case "$-" in 
 *v*x*)
 set +vx;
 _mlshdbg='vx'
 ;;
 *v*)
 set +v;
 _mlshdbg='v'
 ;;
 *x*)
 set +x;
 _mlshdbg='x'
 ;;
 *)
 _mlshdbg=''
 ;;
 esac;
 fi;
 unset _mlre _mlIFS;
 if [ -n "${IFS+x}" ]; then
 _mlIFS=$IFS;
 fi;
 IFS=' ';
 for _mlv in ${MODULES_RUN_QUARANTINE:-};
 do
 if [ "${_mlv}" = "${_mlv##*[!A-Za-z0-9_]}" -a "${_mlv}" = "${_mlv#[0-9]}" ]; then
 if [ -n "`eval 'echo ${'$_mlv'+x}'`" ]; then
 _mlre="${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' ";
 fi;
 _mlrv="MODULES_RUNENV_${_mlv}";
 _mlre="${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' ";
 fi;
 done;
 if [ -n "${_mlre:-}" ]; then
 eval `eval ${_mlre} /usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash '"$@"'`;
 else
 eval `/usr/bin/tclsh /usr/share/Modules/libexec/modulecmd.tcl bash "$@"`;
 fi;
 _mlstatus=$?;
 if [ -n "${_mlIFS+x}" ]; then
 IFS=$_mlIFS;
 else
 unset IFS;
 fi;
 unset _mlre _mlv _mlrv _mlIFS;
 if [ -n "${_mlshdbg:-}" ]; then
 set -$_mlshdbg;
 fi;
 unset _mlshdbg;
 return $_mlstatus
}
BASH_FUNC_switchml%%=() {  typeset swfound=1;
 if [ "${MODULES_USE_COMPAT_VERSION:-0}" = '1' ]; then
 typeset swname='main';
 if [ -e /usr/share/Modules/libexec/modulecmd.tcl ]; then
 typeset swfound=0;
 unset MODULES_USE_COMPAT_VERSION;
 fi;
 else
 typeset swname='compatibility';
 if [ -e /usr/share/Modules/libexec/modulecmd-compat ]; then
 typeset swfound=0;
 MODULES_USE_COMPAT_VERSION=1;
 export MODULES_USE_COMPAT_VERSION;
 fi;
 fi;
 if [ $swfound -eq 0 ]; then
 echo "Switching to Modules $swname version";
 source /usr/share/Modules/init/bash;
 else
 echo "Cannot switch to Modules $swname version, command not found";
 return 1;
 fi
}
BASH_FUNC_ml%%=() {  module ml "$@"
}
PS_HWPC=OFF
NOVAS_LC_ALL=C
SIMV_DAIDIR_PATH=/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/./simv.daidir
NOVAS_SIGNAL_BASE_EXTRACTION=1
SIGNAL_BASE_EXTRACTION=1
NOVAS_VERDI_SVTB_BETA=1
VERDI_SVTB_BETA=1
NOVAS_VERDI_SVTB_ALPHA=1
VERDI_SVTB_ALPHA=1
NOVAS_VERDI_TB_HT=1
VERDI_TB_HT=1
NOVAS_WAVE_REDRAW_ALLVC=1
WAVE_REDRAW_ALLVC=1
NOVAS_TCL_LIBRARY=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/etc/access/tcl86_library
TCL_LIBRARY=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/etc/access/tcl86_library
XKEYSYMDB=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/etc/access/XKeysymDB2.1
XLOCALEDIR=/home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/etc/access/locale
NOVAS_SIGNAL_BASED_BA=0
SIGNAL_BASED_BA=0
SNPS_SIM_DEFAULT_GUI=verdi
FSDB_FILE=/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/inter.fsdb
VCS_UCLI_STDIN_BLOCKING=1
FSDB_VHDL_PROTECTED=1
FSDB_RD_IR_ENABLE=1
FSDB_SVA_STATUS=1
VCS_STOP_SAFE=1
DVE_SIM_SELECT_LOOP=on
FLEXLM_BORROWFILE=/home1/B110/VamSI/.mavenserver-RH3-borrow.txt
Runtime command line arguments:
argv[0]=/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv
argv[1]=-sml=verdi
argv[2]=+UVM_VERDI_TRACE=UVM_AWARE
argv[3]=+fsdb+gate=off
argv[4]=-ucli2Proc
argv[5]=-ucli
argv[6]=-licqueue
argv[7]=-l
argv[8]=/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/verdiLog/sim.log
251 profile - 100
          CPU/Mem usage: 0.110 sys,  0.040 user,  271.65M mem
252 Elapsed time:    0:00:05    Wed Sep 11 11:57:16 2024
253 User CPU time used: 0 seconds
254 System CPU time used: 0 seconds
255 pliAppInit
256 ndpGetenv(FSDB_FILE): /home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/inter.fsdb
257 ndpGetenv(FSDB_SVA_STATUS): 1
258 ndpGetenv(FSDB_VHDL_PROTECTED): 1
259 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
260 FSDB_GATE & FSDB_RTL is disabled.
261 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
262 Enable Parallel Dumping.
263 pliAppMiscSet: New Sim Round
264 pliEntryInit
265 LIBSSCORE=found /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/lib/LINUXAMD64/libsscore_vcs202206.so through $NOVAS_HOME setting.
266 FSDB Dumper for VCS, Release Verdi_T-2022.06-SP1, Linux x86_64/64bit, 08/28/2022
267 (C) 1996 - 2022 by Synopsys, Inc.
268 sps_tcl_fsdbDumpfile_main at 0
269 argv[0]: /home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/inter.fsdb
270 *Verdi* : Create FSDB file '/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/inter.fsdb'
271 [spi_vcs_vd_ppi_create_root]: no upf option
272 compile option from '/home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/simv.daidir/vcs_rebuild'.
273   "vcs '-sverilog' 'dff.sv' '-debug_access+r' '-kdb' 2>&1"
274 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
275 *Verdi* : Flush all FSDB Files at 0 s.
276 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
277 *Verdi* : Flush all FSDB Files at 0 s.
278 DVDI_is_vir_unload_enabled is enable
279 FSDB_VCS_ENABLE_NATIVE_VC is enable
280 sps_tcl_fsdbDumpvars_vd_main
281 argv[0]: 1
282 argv[1]: top
283 argv[2]: +all
284 argv[3]: +trace_process
285 *Verdi* : Begin traversing the scope (top), layer (1).
286 *Verdi* : Enable +trace_process and +all dumping.
287 *Verdi* : End of traversing.
288 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.200 sys,  0.050 user,  389.45M mem
                   incr: 0.000 sys,  0.000 user,  3.23M mem
                   accu: 0.000 sys,  0.000 user,  3.23M mem
              accu incr: 0.000 sys,  0.000 user,  3.23M mem

          Count usage: 1 var,  1 idcode,  1 callback
                 incr: 1 var,  1 idcode,  1 callback
                 accu: 1 var,  1 idcode,  1 callback
            accu incr: 1 var,  1 idcode,  1 callback
289 Elapsed time:    0:00:59    Wed Sep 11 11:58:10 2024
290 User CPU time used: 0 seconds
291 System CPU time used: 0 seconds
292 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.200 sys,  0.050 user,  390.50M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.000 user,  4.28M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 1 var,  1 idcode,  1 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
293 Elapsed time:    0:00:59    Wed Sep 11 11:58:10 2024
294 User CPU time used: 0 seconds
295 System CPU time used: 0 seconds
296 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
297 *Verdi* : Flush all FSDB Files at 0 s.
298 sps_tcl_fsdbDumpvars_vd_main
299 argv[0]: 1
300 argv[1]: top.TB
301 argv[2]: +all
302 argv[3]: +trace_process
303 *Verdi* : Begin traversing the scope (top.TB), layer (1).
304 *Verdi* : Enable +trace_process and +all dumping.
305 *Verdi* : End of traversing.
306 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.210 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 1 var,  1 idcode,  1 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
307 Elapsed time:    0:01:36    Wed Sep 11 11:58:47 2024
308 User CPU time used: 0 seconds
309 System CPU time used: 0 seconds
310 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.210 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 1 var,  1 idcode,  1 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
311 Elapsed time:    0:01:36    Wed Sep 11 11:58:47 2024
312 User CPU time used: 0 seconds
313 System CPU time used: 0 seconds
314 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
315 *Verdi* : Flush all FSDB Files at 0 s.
316 sps_tcl_fsdbDumpvars_vd_main
317 argv[0]: 1
318 argv[1]: top.RTL
319 argv[2]: +all
320 argv[3]: +trace_process
321 *Verdi* : Begin traversing the scope (top.RTL), layer (1).
322 *Verdi* : Enable +trace_process and +all dumping.
323 *Verdi* : End of traversing.
324 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.220 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 2 var,  2 idcode,  2 callback
                 incr: 1 var,  1 idcode,  1 callback
                 accu: 1 var,  1 idcode,  1 callback
            accu incr: 1 var,  1 idcode,  1 callback
325 Elapsed time:    0:02:07    Wed Sep 11 11:59:18 2024
326 User CPU time used: 0 seconds
327 System CPU time used: 0 seconds
328 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.220 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 2 var,  2 idcode,  2 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1 var,  1 idcode,  1 callback
            accu incr: 0 var,  0 idcode,  0 callback
329 Elapsed time:    0:02:07    Wed Sep 11 11:59:18 2024
330 User CPU time used: 0 seconds
331 System CPU time used: 0 seconds
332 sps_tcl_fsdbDumpvars_vd_main
333 argv[0]: 1
334 argv[1]: top.TB
335 argv[2]: +all
336 argv[3]: +trace_process
337 *Verdi* : Begin traversing the scope (top.TB), layer (1).
338 *Verdi* : Enable +trace_process and +all dumping.
339 *Verdi* : End of traversing.
340 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.230 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 2 var,  2 idcode,  2 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
341 Elapsed time:    0:02:07    Wed Sep 11 11:59:18 2024
342 User CPU time used: 0 seconds
343 System CPU time used: 0 seconds
344 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.230 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 2 var,  2 idcode,  2 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 0 var,  0 idcode,  0 callback
            accu incr: 0 var,  0 idcode,  0 callback
345 Elapsed time:    0:02:07    Wed Sep 11 11:59:18 2024
346 User CPU time used: 0 seconds
347 System CPU time used: 0 seconds
348 sps_tcl_fsdbDumpvars_vd_main
349 argv[0]: 1
350 argv[1]: top.if1
351 argv[2]: +all
352 argv[3]: +trace_process
353 *Verdi* : Begin traversing the scope (top.if1), layer (1).
354 *Verdi* : Enable +trace_process and +all dumping.
355 *Verdi* : End of traversing.
356 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.230 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 8 var,  8 idcode,  8 callback
                 incr: 6 var,  6 idcode,  6 callback
                 accu: 6 var,  6 idcode,  6 callback
            accu incr: 6 var,  6 idcode,  6 callback
357 Elapsed time:    0:02:07    Wed Sep 11 11:59:18 2024
358 User CPU time used: 0 seconds
359 System CPU time used: 0 seconds
360 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.230 sys,  0.050 user,  392.26M mem
                   incr: 0.000 sys,  0.000 user,  0.00M mem
                   accu: 0.000 sys,  0.000 user,  0.00M mem
              accu incr: 0.000 sys,  0.000 user,  0.00M mem

          Count usage: 8 var,  8 idcode,  8 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 6 var,  6 idcode,  6 callback
            accu incr: 0 var,  0 idcode,  0 callback
361 Elapsed time:    0:02:07    Wed Sep 11 11:59:18 2024
362 User CPU time used: 0 seconds
363 System CPU time used: 0 seconds
364 sps_tcl_fsdbDumpflush_vd_main at 0 : N/A(0)
365 *Verdi* : Flush all FSDB Files at 0 s.
366 sps_tcl_fsdbDumpflush_vd_main at 60 : N/A(0)
367 *Verdi* : Flush all FSDB Files at 60 s.
368 End of simulation at 60
369 Memory usage: 392.258 M
370 Maximum resident set size: 111 MB
371 Hard page faults: 2
372 Soft page faults: 5314
373 Elapsed time:    0:04:26    Wed Sep 11 12:01:37 2024
374 User CPU time used: 0 seconds
375 System CPU time used: 0 seconds
376 Begin FSDB profile info:
377 FSDB Writer : bc1(27) bcn(0) mtf/stf(0/6)
FSDB Writer elapsed time : flush(0.207885) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
378 End FSDB profile info
379 FSDB closed. Name: /home1/B110/VamSI/VLSI_RN/SV_LABS/Practice/interfaces/inter.fsdb Size: 9400
380 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
381                      - BlockUsed:1 Acquire:26 BufferUsed:283
382                      - Flush:13 Expand:0 ProducerWait:0 ConsumerWait:0
383                      - MainProducerTime:0.335536394 TotalConsumerTime:0.000000000
384                      - ElapsedTime:264.235619000
385 Producer   0 profile - BlockUsed:1 Acquire:26 BufferUsed:283
386 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
387                      - BlockUsed:1 Acquire:26 BufferUsed:283
388 SimExit
389 Elapsed time:    0:04:30    Wed Sep 11 12:01:41 2024
390 User CPU time used: 0 seconds
391 System CPU time used: 0 seconds
392 Sim process exit
