
*** Running vivado
    with args -log design_1_BitShift_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BitShift_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_BitShift_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.141 ; gain = 0.023 ; free physical = 3156 ; free virtual = 24086
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_BitShift_1_0
Command: synth_design -top design_1_BitShift_1_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9724
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1658.973 ; gain = 328.832 ; free physical = 293 ; free virtual = 18702
Synthesis current peak Physical Memory [PSS] (MB): peak = 852.468; parent = 726.017; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2663.375; parent = 1658.977; children = 1004.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/synth/design_1_BitShift_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'BitShift' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BitShift' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/new/BitShift14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/synth/design_1_BitShift_1_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.941 ; gain = 395.801 ; free physical = 285 ; free virtual = 17885
Synthesis current peak Physical Memory [PSS] (MB): peak = 852.468; parent = 726.017; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2730.344; parent = 1725.945; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.785 ; gain = 410.645 ; free physical = 172 ; free virtual = 17499
Synthesis current peak Physical Memory [PSS] (MB): peak = 852.468; parent = 726.017; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2745.188; parent = 1740.789; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1748.789 ; gain = 418.648 ; free physical = 309 ; free virtual = 17585
Synthesis current peak Physical Memory [PSS] (MB): peak = 852.468; parent = 726.017; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2753.191; parent = 1748.793; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1757.695 ; gain = 427.555 ; free physical = 289 ; free virtual = 17565
Synthesis current peak Physical Memory [PSS] (MB): peak = 852.468; parent = 726.017; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2762.098; parent = 1757.699; children = 1004.398
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.945 ; gain = 549.805 ; free physical = 289 ; free virtual = 15900
Synthesis current peak Physical Memory [PSS] (MB): peak = 953.193; parent = 827.938; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2884.348; parent = 1879.949; children = 1004.398
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.945 ; gain = 549.805 ; free physical = 352 ; free virtual = 15964
Synthesis current peak Physical Memory [PSS] (MB): peak = 956.151; parent = 830.896; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2884.348; parent = 1879.949; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 297 ; free virtual = 15909
Synthesis current peak Physical Memory [PSS] (MB): peak = 956.512; parent = 831.257; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 717 ; free virtual = 16356
Synthesis current peak Physical Memory [PSS] (MB): peak = 957.225; parent = 831.419; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 756 ; free virtual = 16395
Synthesis current peak Physical Memory [PSS] (MB): peak = 957.240; parent = 831.435; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 811 ; free virtual = 16450
Synthesis current peak Physical Memory [PSS] (MB): peak = 957.323; parent = 831.518; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 854 ; free virtual = 16493
Synthesis current peak Physical Memory [PSS] (MB): peak = 957.374; parent = 831.568; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 909 ; free virtual = 16554
Synthesis current peak Physical Memory [PSS] (MB): peak = 957.374; parent = 831.568; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 901 ; free virtual = 16550
Synthesis current peak Physical Memory [PSS] (MB): peak = 957.389; parent = 831.583; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    31|
|3     |LUT3   |     2|
|4     |LUT4   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    56|
|2     |  inst   |BitShift |    56|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 901 ; free virtual = 16550
Synthesis current peak Physical Memory [PSS] (MB): peak = 957.548; parent = 831.742; children = 126.451
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2892.355; parent = 1887.957; children = 1004.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.953 ; gain = 557.812 ; free physical = 892 ; free virtual = 16551
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.961 ; gain = 557.812 ; free physical = 883 ; free virtual = 16543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.891 ; gain = 0.000 ; free physical = 962 ; free virtual = 16626
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2020.539 ; gain = 0.000 ; free physical = 1165 ; free virtual = 16865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1c26c5c8
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2020.539 ; gain = 690.398 ; free physical = 1358 ; free virtual = 17059
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/design_1_BitShift_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2357.523 ; gain = 336.984 ; free physical = 178 ; free virtual = 15889
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/design_1_BitShift_1_0_synth_1/design_1_BitShift_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_BitShift_1_0_utilization_synth.rpt -pb design_1_BitShift_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:12:27 2024...
