
*** Running vivado
    with args -log cnn.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnn.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Aug 10 21:22:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source cnn.tcl -notrace
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 490.707 ; gain = 211.473
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Desktop/CNN-on-FPGA/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top cnn -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1224.355 ; gain = 492.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'image_mem' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v:3]
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'image_mem' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
	Parameter H bound to: 28 - type: integer 
	Parameter W bound to: 28 - type: integer 
	Parameter OC bound to: 7 - type: integer 
	Parameter IC bound to: 0 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
	Parameter LOOP bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'patch_data_latch' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v:3]
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'patch_data_latch' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v:3]
INFO: [Synth 8-6157] synthesizing module 'comp' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comp' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer_control' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
	Parameter IC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'layer_control' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'channel_counter' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
	Parameter CHANNELS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_counter' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'load_kernels' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
	Parameter VAL bound to: 71 - type: integer 
	Parameter IC bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv1_weight.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:53]
INFO: [Synth 8-6155] done synthesizing module 'load_kernels' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
INFO: [Synth 8-6157] synthesizing module 'load_bias' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
	Parameter OC bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv1_bias.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:23]
INFO: [Synth 8-6155] done synthesizing module 'load_bias' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_control' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
	Parameter IC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_control' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'counters' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
INFO: [Synth 8-6157] synthesizing module 'patch_addr_gen' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
	Parameter IC bound to: 0 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'patch_addr_gen' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'layer' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'layer_mem' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
	Parameter CHANNEL_SIZE bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
	Parameter W bound to: 28 - type: integer 
	Parameter OC bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pool' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pool_control' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pool_control' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv:11]
INFO: [Synth 8-6157] synthesizing module 'counters__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 26 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
WARNING: [Synth 8-7071] port 'load_full_patch' of module 'counters' is unconnected for instance 'counters_inst' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
WARNING: [Synth 8-7023] instance 'counters_inst' of module 'counters' has 8 connections declared, but only 7 given [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
INFO: [Synth 8-6157] synthesizing module 'pool_data' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
	Parameter W bound to: 28 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pool_data' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pool' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'layer_mem' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
	Parameter H bound to: 14 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter OC bound to: 15 - type: integer 
	Parameter IC bound to: 7 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
	Parameter LOOP bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comp__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
	Parameter ADDR_LEN bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comp__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer_control__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
	Parameter IC bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'layer_control__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'channel_counter__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
	Parameter CHANNELS bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_counter__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'load_kernels__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
	Parameter VAL bound to: 1151 - type: integer 
	Parameter IC bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv2_weight.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:57]
INFO: [Synth 8-6155] done synthesizing module 'load_kernels__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
INFO: [Synth 8-6157] synthesizing module 'load_bias__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
	Parameter OC bound to: 15 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv2_bias.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:27]
INFO: [Synth 8-6155] done synthesizing module 'load_bias__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_control__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
	Parameter IC bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_control__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'counters__parameterized1' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters__parameterized1' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
INFO: [Synth 8-6157] synthesizing module 'patch_addr_gen__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
	Parameter IC bound to: 7 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'patch_addr_gen__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'layer__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'layer_mem__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
	Parameter CHANNEL_SIZE bound to: 195 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 7 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter OC bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pool__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
	Parameter LOAD_ADDR_LEN bound to: 7 - type: integer 
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counters__parameterized2' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 12 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters__parameterized2' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
WARNING: [Synth 8-7071] port 'load_full_patch' of module 'counters' is unconnected for instance 'counters_inst' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
WARNING: [Synth 8-7023] instance 'counters_inst' of module 'counters' has 8 connections declared, but only 7 given [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
INFO: [Synth 8-6157] synthesizing module 'pool_data__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
	Parameter W bound to: 14 - type: integer 
	Parameter ADDR_LEN bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pool_data__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pool__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
	Parameter DEPTH bound to: 195 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 7 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'layer_mem__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'dense' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:3]
	Parameter NC bound to: 9 - type: integer 
	Parameter WEIGHT_ADDR_LEN bound to: 9 - type: integer 
	Parameter OC bound to: 15 - type: integer 
	Parameter MAX_COL bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ftCounter' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ftCounter' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'weightMem' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol0.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol0.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized0' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol1.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized0' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized1' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol2.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized1' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized2' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol3.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized2' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized3' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol4.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized3' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized4' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol5.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol5.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized4' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized5' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol6.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol6.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized5' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized6' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol7.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol7.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized6' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized7' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol8.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol8.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized7' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized8' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol9.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol9.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized8' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'weightMem' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v:3]
INFO: [Synth 8-6157] synthesizing module 'compD' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:3]
INFO: [Synth 8-3876] $readmem data file 'fc1_bias.mem' is read successfully [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'compD' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dense' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:3]
INFO: [Synth 8-6157] synthesizing module 'max' [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/output.sv:23]
	Parameter NC bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/output.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (0#1) [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v:4]
WARNING: [Synth 8-7137] Register max1_reg in module pool_data has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:78]
WARNING: [Synth 8-7137] Register max2_reg in module pool_data has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:79]
WARNING: [Synth 8-7137] Register max1_reg in module pool_data__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:78]
WARNING: [Synth 8-7137] Register max2_reg in module pool_data__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:79]
WARNING: [Synth 8-6014] Unused sequential element prod0_reg was removed.  [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:40]
WARNING: [Synth 8-6014] Unused sequential element prod1_reg was removed.  [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:41]
WARNING: [Synth 8-6014] Unused sequential element accum_reg was removed.  [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:42]
WARNING: [Synth 8-7129] Port start in module layer_control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1445.617 ; gain = 713.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1445.617 ; gain = 713.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1445.617 ; gain = 713.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1445.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/constrs_1/new/time.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'ps' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/constrs_1/new/time.xdc:1]
Finished Parsing XDC File [C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.srcs/constrs_1/new/time.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1546.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1546.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1546.020 ; gain = 813.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1546.020 ; gain = 813.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1546.020 ; gain = 813.957
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'patch_data_latch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pool_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pool_data'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer_control__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_control__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pool_data__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'max'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE3 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE9 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE5 |                             1001 |                             1001
                 iSTATE2 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'patch_data_latch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0100
            CHANNEL_LOAD |                           000010 |                             0001
                    CONV |                           000100 |                             0010
               COUNT_OUT |                           001000 |                             0000
                    POOL |                           010000 |                             0011
                    STOP |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
                    ADDR |                        000000010 |                             0001
                    LOAD |                        000000100 |                             0010
                    MAC0 |                        000001000 |                             0011
                    MAC1 |                        000010000 |                             0100
                   IDLE2 |                        000100000 |                             1000
                   STORE |                        001000000 |                             0101
         UPDATE_COUNTERS |                        010000000 |                             0110
              CHECK_DONE |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'conv_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    LOAD |                            00010 |                              001
                   STORE |                            00100 |                              010
                   COUNT |                            01000 |                              011
              CHECK_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pool_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                        000000001 |                             0000
                 iSTATE2 |                        000000010 |                             0001
                 iSTATE1 |                        000000100 |                             0010
                  iSTATE |                        000001000 |                             0011
                 iSTATE0 |                        000010000 |                             0100
                 iSTATE7 |                        000100000 |                             0101
                 iSTATE5 |                        001000000 |                             0110
                 iSTATE4 |                        010000000 |                             0111
                 iSTATE6 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pool_data'
INFO: [Synth 8-3971] The signal "mem:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0100
            CHANNEL_LOAD |                           000010 |                             0001
                    CONV |                           000100 |                             0010
               COUNT_OUT |                           001000 |                             0000
                    POOL |                           010000 |                             0011
                    STOP |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer_control__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0000
                    ADDR |                       0000000010 |                             0001
                    LOAD |                       0000000100 |                             0010
                    MAC0 |                       0000001000 |                             0011
                    MAC1 |                       0000010000 |                             0100
                   IDLE2 |                       0000100000 |                             1000
                    TREE |                       0001000000 |                             1001
                   STORE |                       0010000000 |                             0101
         UPDATE_COUNTERS |                       0100000000 |                             0110
              CHECK_DONE |                       1000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'conv_control__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                        000000001 |                             0000
                 iSTATE2 |                        000000010 |                             0001
                 iSTATE1 |                        000000100 |                             0010
                  iSTATE |                        000001000 |                             0011
                 iSTATE0 |                        000010000 |                             0100
                 iSTATE7 |                        000100000 |                             0101
                 iSTATE5 |                        001000000 |                             0110
                 iSTATE4 |                        010000000 |                             0111
                 iSTATE6 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pool_data__parameterized0'
INFO: [Synth 8-3971] The signal "mem__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'max'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 1546.020 ; gain = 813.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 10    
	   2 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 17    
	   3 Input    8 Bit       Adders := 34    
	   2 Input    8 Bit       Adders := 34    
	   4 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 38    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 60    
	                8 Bit    Registers := 507   
	                5 Bit    Registers := 58    
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 96    
+---RAMs : 
	               6K Bit	(784 X 8 bit)          RAMs := 8     
	               1K Bit	(196 X 8 bit)          RAMs := 16    
+---ROMs : 
	                    ROMs := 22    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 10    
	   2 Input   10 Bit        Muxes := 63    
	  11 Input   10 Bit        Muxes := 18    
	  10 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 8     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	  11 Input    8 Bit        Muxes := 54    
	   2 Input    8 Bit        Muxes := 279   
	  17 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 17    
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 108   
	   5 Input    5 Bit        Muxes := 24    
	   9 Input    5 Bit        Muxes := 8     
	  11 Input    4 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 87    
	   9 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 87    
	  11 Input    1 Bit        Muxes := 81    
	  10 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 25    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP patch_addr_inst/p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator patch_addr_inst/p_9_out is absorbed into DSP patch_addr_inst/p_9_out.
DSP Report: operator patch_addr_inst/p_8_in is absorbed into DSP patch_addr_inst/p_9_out.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[0].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[1].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[2].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[3].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[4].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[5].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[6].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer1_mem_inst/brams[7].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[0].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[1].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[2].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[3].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[4].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[5].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[6].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[7].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[8].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[9].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[10].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[11].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[12].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[13].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[14].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/layer2_mem_inst/brams[15].mem_inst/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (layer_control_inst/FSM_onehot_state_reg[5]) is unused and will be removed from module layer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:02 ; elapsed = 00:16:07 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
 Sort Area is layer__parameterized0__GC0 p_7_out_2 : 0 0 : 83 83 : Used 1 time 0
 Sort Area is layer__parameterized0__GC0 p_9_out_0 : 0 0 : 83 83 : Used 1 time 0
 Sort Area is cnn__GC0 patch_addr_inst/p_9_out_3 : 0 0 : 83 83 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-----------------+---------------+----------------+
|Module Name  | RTL Object      | Depth x Width | Implemented As | 
+-------------+-----------------+---------------+----------------+
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 128x8         | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|load_kernels | rom_data        | 2048x8        | LUT            | 
|weightMem    | wmem0/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem0/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem1/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem1/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem2/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem2/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem3/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem3/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem4/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem4/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem5/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem5/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem6/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem6/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem7/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem7/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem8/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem8/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem9/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem9/dout2_reg | 1024x8        | Block RAM      | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|cnn          | p_0_out         | 2048x8        | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
|layer        | p_0_out         | 128x8         | LUT            | 
+-------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 6      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:15:30 ; elapsed = 00:16:37 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:38 ; elapsed = 00:16:45 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mem_inst/data_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_inst/data_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[0].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[0].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[1].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[1].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[2].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[2].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[3].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[3].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[4].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[4].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[5].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[5].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[6].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[6].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[7].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer1_mem_inst/brams[7].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[0].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[0].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[1].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[1].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[2].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[2].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[3].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[3].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[4].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[4].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[5].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[5].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[6].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[6].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[7].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[7].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[8].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[8].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[9].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[9].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[10].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[10].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[11].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[11].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[12].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[12].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[13].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[13].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[14].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[14].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[15].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[15].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem0/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem0/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem1/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem1/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem2/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem2/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem3/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem3/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem4/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem4/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem5/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem5/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem6/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem6/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem7/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem7/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem8/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem8/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem9/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem9/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:57 ; elapsed = 00:17:06 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:15 ; elapsed = 00:17:33 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:16 ; elapsed = 00:17:34 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:16:19 ; elapsed = 00:17:38 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:16:20 ; elapsed = 00:17:39 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:16:21 ; elapsed = 00:17:40 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:16:21 ; elapsed = 00:17:40 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|patch_addr_gen | C+A*B       | 10     | 5      | 6      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*B       | 10     | 5      | 6      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*B       | 5      | 5      | 6      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1301|
|3     |DSP48E1  |     3|
|4     |LUT1     |   130|
|5     |LUT2     |  2883|
|6     |LUT3     |  2925|
|7     |LUT4     |  3508|
|8     |LUT5     |  1223|
|9     |LUT6     |  3495|
|10    |MUXF7    |   473|
|11    |MUXF8    |   158|
|12    |RAMB18E1 |    59|
|24    |FDCE     |  3438|
|25    |FDPE     |   127|
|26    |FDRE     |   689|
|27    |FDSE     |    63|
|28    |IBUF     |     2|
|29    |OBUF     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:16:21 ; elapsed = 00:17:40 . Memory (MB): peak = 2562.172 ; gain = 1830.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:50 ; elapsed = 00:17:32 . Memory (MB): peak = 2562.172 ; gain = 1729.707
Synthesis Optimization Complete : Time (s): cpu = 00:16:22 ; elapsed = 00:17:44 . Memory (MB): peak = 2562.172 ; gain = 1830.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2562.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1994 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2562.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 66134881
INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:45 ; elapsed = 00:18:21 . Memory (MB): peak = 2562.172 ; gain = 2068.570
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2562.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/CNN-on-FPGA/project_2/project_2.runs/synth_1/cnn.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2562.172 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file cnn_utilization_synth.rpt -pb cnn_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 10 21:41:19 2025...
