<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Global buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="global-buffers"><a class="header" href="#global-buffers">Global buffers</a></h1>
<p>TODO: document</p>
<h2 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h2>
<p>The <code>CLK_S</code> tile uses two bitstream tiles:</p>
<ul>
<li>tile 0: 4×80 tile located in the clock spine column, in the bits corresponding to the bottom interconnect row</li>
<li>tile 1: 4×16 tile located in the clock spine column, in the bits corresponding to the low special area (used for bottom <code>IOB</code> tiles and clock rows in normal columns)</li>
</ul>
<p>The <code>CLK_N</code> tile uses two bitstream tiles:</p>
<ul>
<li>tile 0: 4×80 tile located in the clock spine column, in the bits corresponding to the top interconnect row</li>
<li>tile 1: 4×16 tile located in the clock spine column, in the bits corresponding to the high special area (used for top <code>IOB</code> tiles and clock rows in normal columns)</li>
</ul>
<h2 id="tile-clk_s"><a class="header" href="#tile-clk_s">Tile CLK_S</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int"><a class="header" href="#switchbox-clk_int">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].DCM_CLKPAD[0]</td><td>CELL[0].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[1]</td><td>CELL[0].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[2]</td><td>CELL[0].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[3]</td><td>CELL[0].OUT_CLKPAD[3]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[4]</td><td>CELL[1].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[5]</td><td>CELL[1].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[6]</td><td>CELL[1].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[7]</td><td>CELL[1].OUT_CLKPAD[3]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[0]</td><td>CELL[1].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[1]</td><td>CELL[1].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[2]</td><td>CELL[1].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[3]</td><td>CELL[1].OUT_CLKPAD[3]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[4]</td><td>CELL[0].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[5]</td><td>CELL[0].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[6]</td><td>CELL[0].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[7]</td><td>CELL[0].OUT_CLKPAD[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes OMUX_N10</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-4"><a href="#virtex2-CLK_S-bit-MAIN[3][28]">MAIN[3][28]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-3"><a href="#virtex2-CLK_S-bit-MAIN[3][24]">MAIN[3][24]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-2"><a href="#virtex2-CLK_S-bit-MAIN[3][25]">MAIN[3][25]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-1"><a href="#virtex2-CLK_S-bit-MAIN[3][26]">MAIN[3][26]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-0"><a href="#virtex2-CLK_S-bit-MAIN[3][27]">MAIN[3][27]</a></td><td>CELL[0].OMUX_N10</td><td>-</td></tr>

<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-4"><a href="#virtex2-CLK_S-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-3"><a href="#virtex2-CLK_S-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-2"><a href="#virtex2-CLK_S-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-1"><a href="#virtex2-CLK_S-bit-MAIN[0][26]">MAIN[0][26]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-0"><a href="#virtex2-CLK_S-bit-MAIN[0][27]">MAIN[0][27]</a></td><td>-</td><td>CELL[1].OMUX_N10</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[0]</td><td>CELL[1].GCLK_S[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[1]</td><td>CELL[1].GCLK_S[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[2]</td><td>CELL[1].GCLK_S[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[3]</td><td>CELL[1].GCLK_S[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[4]</td><td>CELL[1].GCLK_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[5]</td><td>CELL[1].GCLK_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[6]</td><td>CELL[1].GCLK_S[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[7]</td><td>CELL[1].GCLK_S[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes OMUX_N11</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-4"><a href="#virtex2-CLK_S-bit-MAIN[2][24]">MAIN[2][24]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-3"><a href="#virtex2-CLK_S-bit-MAIN[2][25]">MAIN[2][25]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-2"><a href="#virtex2-CLK_S-bit-MAIN[2][26]">MAIN[2][26]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-1"><a href="#virtex2-CLK_S-bit-MAIN[2][27]">MAIN[2][27]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-0"><a href="#virtex2-CLK_S-bit-MAIN[2][28]">MAIN[2][28]</a></td><td>CELL[0].OMUX_N11</td><td>-</td></tr>

<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-4"><a href="#virtex2-CLK_S-bit-MAIN[1][24]">MAIN[1][24]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-3"><a href="#virtex2-CLK_S-bit-MAIN[1][25]">MAIN[1][25]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-2"><a href="#virtex2-CLK_S-bit-MAIN[1][26]">MAIN[1][26]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-1"><a href="#virtex2-CLK_S-bit-MAIN[1][27]">MAIN[1][27]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-0"><a href="#virtex2-CLK_S-bit-MAIN[1][28]">MAIN[1][28]</a></td><td>-</td><td>CELL[1].OMUX_N11</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[0]</td><td>CELL[1].GCLK_S[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[1]</td><td>CELL[1].GCLK_S[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[2]</td><td>CELL[1].GCLK_S[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[3]</td><td>CELL[1].GCLK_S[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[4]</td><td>CELL[1].GCLK_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[5]</td><td>CELL[1].GCLK_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[6]</td><td>CELL[1].GCLK_S[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[7]</td><td>CELL[1].GCLK_S[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes OMUX_N12</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-4"><a href="#virtex2-CLK_S-bit-MAIN[3][18]">MAIN[3][18]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-3"><a href="#virtex2-CLK_S-bit-MAIN[3][14]">MAIN[3][14]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-2"><a href="#virtex2-CLK_S-bit-MAIN[3][15]">MAIN[3][15]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-1"><a href="#virtex2-CLK_S-bit-MAIN[3][16]">MAIN[3][16]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-0"><a href="#virtex2-CLK_S-bit-MAIN[3][17]">MAIN[3][17]</a></td><td>CELL[0].OMUX_N12</td><td>-</td></tr>

<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-4"><a href="#virtex2-CLK_S-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-3"><a href="#virtex2-CLK_S-bit-MAIN[0][14]">MAIN[0][14]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-2"><a href="#virtex2-CLK_S-bit-MAIN[0][15]">MAIN[0][15]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-1"><a href="#virtex2-CLK_S-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-0"><a href="#virtex2-CLK_S-bit-MAIN[0][17]">MAIN[0][17]</a></td><td>-</td><td>CELL[1].OMUX_N12</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[0]</td><td>CELL[1].GCLK_S[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[1]</td><td>CELL[1].GCLK_S[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[2]</td><td>CELL[1].GCLK_S[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[3]</td><td>CELL[1].GCLK_S[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[4]</td><td>CELL[1].GCLK_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[5]</td><td>CELL[1].GCLK_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[6]</td><td>CELL[1].GCLK_S[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[7]</td><td>CELL[1].GCLK_S[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes OMUX_N15</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-4"><a href="#virtex2-CLK_S-bit-MAIN[2][14]">MAIN[2][14]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-3"><a href="#virtex2-CLK_S-bit-MAIN[2][15]">MAIN[2][15]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-2"><a href="#virtex2-CLK_S-bit-MAIN[2][16]">MAIN[2][16]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-1"><a href="#virtex2-CLK_S-bit-MAIN[2][17]">MAIN[2][17]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-0"><a href="#virtex2-CLK_S-bit-MAIN[2][18]">MAIN[2][18]</a></td><td>CELL[0].OMUX_N15</td><td>-</td></tr>

<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-4"><a href="#virtex2-CLK_S-bit-MAIN[1][14]">MAIN[1][14]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-3"><a href="#virtex2-CLK_S-bit-MAIN[1][15]">MAIN[1][15]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-2"><a href="#virtex2-CLK_S-bit-MAIN[1][16]">MAIN[1][16]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-1"><a href="#virtex2-CLK_S-bit-MAIN[1][17]">MAIN[1][17]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-0"><a href="#virtex2-CLK_S-bit-MAIN[1][18]">MAIN[1][18]</a></td><td>-</td><td>CELL[1].OMUX_N15</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[0]</td><td>CELL[1].GCLK_S[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[1]</td><td>CELL[1].GCLK_S[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[2]</td><td>CELL[1].GCLK_S[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[3]</td><td>CELL[1].GCLK_S[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_S[4]</td><td>CELL[1].GCLK_S[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_S[5]</td><td>CELL[1].GCLK_S[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[6]</td><td>CELL[1].GCLK_S[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_S[7]</td><td>CELL[1].GCLK_S[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-5"><a href="#virtex2-CLK_S-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-4"><a href="#virtex2-CLK_S-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-3"><a href="#virtex2-CLK_S-bit-MAIN[0][36]">MAIN[0][36]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-2"><a href="#virtex2-CLK_S-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-1"><a href="#virtex2-CLK_S-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-0"><a href="#virtex2-CLK_S-bit-MAIN[0][39]">MAIN[0][39]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-5"><a href="#virtex2-CLK_S-bit-MAIN[0][52]">MAIN[0][52]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-4"><a href="#virtex2-CLK_S-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-3"><a href="#virtex2-CLK_S-bit-MAIN[0][48]">MAIN[0][48]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-2"><a href="#virtex2-CLK_S-bit-MAIN[0][49]">MAIN[0][49]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-1"><a href="#virtex2-CLK_S-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-0"><a href="#virtex2-CLK_S-bit-MAIN[0][51]">MAIN[0][51]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[2]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-5"><a href="#virtex2-CLK_S-bit-MAIN[0][64]">MAIN[0][64]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-4"><a href="#virtex2-CLK_S-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-3"><a href="#virtex2-CLK_S-bit-MAIN[0][60]">MAIN[0][60]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-2"><a href="#virtex2-CLK_S-bit-MAIN[0][61]">MAIN[0][61]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-1"><a href="#virtex2-CLK_S-bit-MAIN[0][62]">MAIN[0][62]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-0"><a href="#virtex2-CLK_S-bit-MAIN[0][63]">MAIN[0][63]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[2]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[3]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-5"><a href="#virtex2-CLK_S-bit-MAIN[0][76]">MAIN[0][76]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-4"><a href="#virtex2-CLK_S-bit-MAIN[0][71]">MAIN[0][71]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-3"><a href="#virtex2-CLK_S-bit-MAIN[0][72]">MAIN[0][72]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-2"><a href="#virtex2-CLK_S-bit-MAIN[0][73]">MAIN[0][73]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-1"><a href="#virtex2-CLK_S-bit-MAIN[0][74]">MAIN[0][74]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-0"><a href="#virtex2-CLK_S-bit-MAIN[0][75]">MAIN[0][75]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[3]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[4]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-5"><a href="#virtex2-CLK_S-bit-MAIN[3][40]">MAIN[3][40]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-4"><a href="#virtex2-CLK_S-bit-MAIN[3][35]">MAIN[3][35]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-3"><a href="#virtex2-CLK_S-bit-MAIN[3][36]">MAIN[3][36]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-2"><a href="#virtex2-CLK_S-bit-MAIN[3][37]">MAIN[3][37]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-1"><a href="#virtex2-CLK_S-bit-MAIN[3][38]">MAIN[3][38]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-0"><a href="#virtex2-CLK_S-bit-MAIN[3][39]">MAIN[3][39]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[4]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[5]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-5"><a href="#virtex2-CLK_S-bit-MAIN[3][52]">MAIN[3][52]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-4"><a href="#virtex2-CLK_S-bit-MAIN[3][47]">MAIN[3][47]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-3"><a href="#virtex2-CLK_S-bit-MAIN[3][48]">MAIN[3][48]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-2"><a href="#virtex2-CLK_S-bit-MAIN[3][49]">MAIN[3][49]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-1"><a href="#virtex2-CLK_S-bit-MAIN[3][50]">MAIN[3][50]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-0"><a href="#virtex2-CLK_S-bit-MAIN[3][51]">MAIN[3][51]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[5]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[6]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-5"><a href="#virtex2-CLK_S-bit-MAIN[3][64]">MAIN[3][64]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-4"><a href="#virtex2-CLK_S-bit-MAIN[3][59]">MAIN[3][59]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-3"><a href="#virtex2-CLK_S-bit-MAIN[3][60]">MAIN[3][60]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-2"><a href="#virtex2-CLK_S-bit-MAIN[3][61]">MAIN[3][61]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-1"><a href="#virtex2-CLK_S-bit-MAIN[3][62]">MAIN[3][62]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-0"><a href="#virtex2-CLK_S-bit-MAIN[3][63]">MAIN[3][63]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[6]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[7]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-5"><a href="#virtex2-CLK_S-bit-MAIN[3][76]">MAIN[3][76]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-4"><a href="#virtex2-CLK_S-bit-MAIN[3][71]">MAIN[3][71]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-3"><a href="#virtex2-CLK_S-bit-MAIN[3][72]">MAIN[3][72]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-2"><a href="#virtex2-CLK_S-bit-MAIN[3][73]">MAIN[3][73]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-1"><a href="#virtex2-CLK_S-bit-MAIN[3][74]">MAIN[3][74]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-0"><a href="#virtex2-CLK_S-bit-MAIN[3][75]">MAIN[3][75]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[7]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-3"><a href="#virtex2-CLK_S-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-2"><a href="#virtex2-CLK_S-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-1"><a href="#virtex2-CLK_S-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-0"><a href="#virtex2-CLK_S-bit-MAIN[0][8]">MAIN[0][8]</a></td><td>CELL[1].IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-3"><a href="#virtex2-CLK_S-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-2"><a href="#virtex2-CLK_S-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-1"><a href="#virtex2-CLK_S-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-0"><a href="#virtex2-CLK_S-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>CELL[1].IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-3"><a href="#virtex2-CLK_S-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-2"><a href="#virtex2-CLK_S-bit-TERM[0][15]">TERM[0][15]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-1"><a href="#virtex2-CLK_S-bit-TERM[0][13]">TERM[0][13]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-0"><a href="#virtex2-CLK_S-bit-TERM[0][14]">TERM[0][14]</a></td><td>CELL[1].IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-3"><a href="#virtex2-CLK_S-bit-TERM[0][7]">TERM[0][7]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-2"><a href="#virtex2-CLK_S-bit-TERM[0][8]">TERM[0][8]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-1"><a href="#virtex2-CLK_S-bit-TERM[0][10]">TERM[0][10]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-0"><a href="#virtex2-CLK_S-bit-TERM[0][9]">TERM[0][9]</a></td><td>CELL[1].IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[4]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-3"><a href="#virtex2-CLK_S-bit-MAIN[3][10]">MAIN[3][10]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-2"><a href="#virtex2-CLK_S-bit-MAIN[3][9]">MAIN[3][9]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-1"><a href="#virtex2-CLK_S-bit-MAIN[3][8]">MAIN[3][8]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-0"><a href="#virtex2-CLK_S-bit-MAIN[3][7]">MAIN[3][7]</a></td><td>CELL[1].IMUX_BUFG_CLK[4]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[5]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-3"><a href="#virtex2-CLK_S-bit-MAIN[3][1]">MAIN[3][1]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-2"><a href="#virtex2-CLK_S-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-1"><a href="#virtex2-CLK_S-bit-MAIN[3][3]">MAIN[3][3]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-0"><a href="#virtex2-CLK_S-bit-MAIN[3][4]">MAIN[3][4]</a></td><td>CELL[1].IMUX_BUFG_CLK[5]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[6]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-3"><a href="#virtex2-CLK_S-bit-MAIN[3][0]">MAIN[3][0]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-2"><a href="#virtex2-CLK_S-bit-TERM[3][15]">TERM[3][15]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-1"><a href="#virtex2-CLK_S-bit-TERM[3][14]">TERM[3][14]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-0"><a href="#virtex2-CLK_S-bit-TERM[3][13]">TERM[3][13]</a></td><td>CELL[1].IMUX_BUFG_CLK[6]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_CLK[7]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-3"><a href="#virtex2-CLK_S-bit-TERM[3][7]">TERM[3][7]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-2"><a href="#virtex2-CLK_S-bit-TERM[3][8]">TERM[3][8]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-1"><a href="#virtex2-CLK_S-bit-TERM[3][9]">TERM[3][9]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-0"><a href="#virtex2-CLK_S-bit-TERM[3][10]">TERM[3][10]</a></td><td>CELL[1].IMUX_BUFG_CLK[7]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-5"><a href="#virtex2-CLK_S-bit-MAIN[1][35]">MAIN[1][35]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-4"><a href="#virtex2-CLK_S-bit-MAIN[1][36]">MAIN[1][36]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-3"><a href="#virtex2-CLK_S-bit-MAIN[1][37]">MAIN[1][37]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-2"><a href="#virtex2-CLK_S-bit-MAIN[1][38]">MAIN[1][38]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-1"><a href="#virtex2-CLK_S-bit-MAIN[1][39]">MAIN[1][39]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-0"><a href="#virtex2-CLK_S-bit-MAIN[1][40]">MAIN[1][40]</a></td><td>CELL[1].IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-5"><a href="#virtex2-CLK_S-bit-MAIN[1][47]">MAIN[1][47]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-4"><a href="#virtex2-CLK_S-bit-MAIN[1][48]">MAIN[1][48]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-3"><a href="#virtex2-CLK_S-bit-MAIN[1][49]">MAIN[1][49]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-2"><a href="#virtex2-CLK_S-bit-MAIN[1][50]">MAIN[1][50]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-1"><a href="#virtex2-CLK_S-bit-MAIN[1][51]">MAIN[1][51]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-0"><a href="#virtex2-CLK_S-bit-MAIN[1][52]">MAIN[1][52]</a></td><td>CELL[1].IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-5"><a href="#virtex2-CLK_S-bit-MAIN[1][59]">MAIN[1][59]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-4"><a href="#virtex2-CLK_S-bit-MAIN[1][60]">MAIN[1][60]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-3"><a href="#virtex2-CLK_S-bit-MAIN[1][61]">MAIN[1][61]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-2"><a href="#virtex2-CLK_S-bit-MAIN[1][62]">MAIN[1][62]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-1"><a href="#virtex2-CLK_S-bit-MAIN[1][63]">MAIN[1][63]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-0"><a href="#virtex2-CLK_S-bit-MAIN[1][64]">MAIN[1][64]</a></td><td>CELL[1].IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-5"><a href="#virtex2-CLK_S-bit-MAIN[1][71]">MAIN[1][71]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-4"><a href="#virtex2-CLK_S-bit-MAIN[1][72]">MAIN[1][72]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-3"><a href="#virtex2-CLK_S-bit-MAIN[1][73]">MAIN[1][73]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-2"><a href="#virtex2-CLK_S-bit-MAIN[1][74]">MAIN[1][74]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-1"><a href="#virtex2-CLK_S-bit-MAIN[1][75]">MAIN[1][75]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-0"><a href="#virtex2-CLK_S-bit-MAIN[1][76]">MAIN[1][76]</a></td><td>CELL[1].IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[4]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-5"><a href="#virtex2-CLK_S-bit-MAIN[2][35]">MAIN[2][35]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-4"><a href="#virtex2-CLK_S-bit-MAIN[2][36]">MAIN[2][36]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-3"><a href="#virtex2-CLK_S-bit-MAIN[2][37]">MAIN[2][37]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-2"><a href="#virtex2-CLK_S-bit-MAIN[2][38]">MAIN[2][38]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-1"><a href="#virtex2-CLK_S-bit-MAIN[2][39]">MAIN[2][39]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-0"><a href="#virtex2-CLK_S-bit-MAIN[2][40]">MAIN[2][40]</a></td><td>CELL[1].IMUX_BUFG_SEL[4]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[5]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-5"><a href="#virtex2-CLK_S-bit-MAIN[2][47]">MAIN[2][47]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-4"><a href="#virtex2-CLK_S-bit-MAIN[2][48]">MAIN[2][48]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-3"><a href="#virtex2-CLK_S-bit-MAIN[2][49]">MAIN[2][49]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-2"><a href="#virtex2-CLK_S-bit-MAIN[2][50]">MAIN[2][50]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-1"><a href="#virtex2-CLK_S-bit-MAIN[2][51]">MAIN[2][51]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-0"><a href="#virtex2-CLK_S-bit-MAIN[2][52]">MAIN[2][52]</a></td><td>CELL[1].IMUX_BUFG_SEL[5]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[6]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-5"><a href="#virtex2-CLK_S-bit-MAIN[2][59]">MAIN[2][59]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-4"><a href="#virtex2-CLK_S-bit-MAIN[2][60]">MAIN[2][60]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-3"><a href="#virtex2-CLK_S-bit-MAIN[2][61]">MAIN[2][61]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-2"><a href="#virtex2-CLK_S-bit-MAIN[2][62]">MAIN[2][62]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-1"><a href="#virtex2-CLK_S-bit-MAIN[2][63]">MAIN[2][63]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-0"><a href="#virtex2-CLK_S-bit-MAIN[2][64]">MAIN[2][64]</a></td><td>CELL[1].IMUX_BUFG_SEL[6]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S switchbox CLK_INT muxes IMUX_BUFG_SEL[7]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-5"><a href="#virtex2-CLK_S-bit-MAIN[2][71]">MAIN[2][71]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-4"><a href="#virtex2-CLK_S-bit-MAIN[2][72]">MAIN[2][72]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-3"><a href="#virtex2-CLK_S-bit-MAIN[2][73]">MAIN[2][73]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-2"><a href="#virtex2-CLK_S-bit-MAIN[2][74]">MAIN[2][74]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-1"><a href="#virtex2-CLK_S-bit-MAIN[2][75]">MAIN[2][75]</a></td><td id="virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-0"><a href="#virtex2-CLK_S-bit-MAIN[2][76]">MAIN[2][76]</a></td><td>CELL[1].IMUX_BUFG_SEL[7]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufgmux"><a class="header" href="#bels-bufgmux">Bels BUFGMUX</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S bel BUFGMUX pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFGMUX[0]</th><th>BUFGMUX[1]</th><th>BUFGMUX[2]</th><th>BUFGMUX[3]</th><th>BUFGMUX[4]</th><th>BUFGMUX[5]</th><th>BUFGMUX[6]</th><th>BUFGMUX[7]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>CELL[1].IMUX_BUFG_CLK[0]</td><td>CELL[1].IMUX_BUFG_CLK[1]</td><td>CELL[1].IMUX_BUFG_CLK[2]</td><td>CELL[1].IMUX_BUFG_CLK[3]</td><td>CELL[1].IMUX_BUFG_CLK[4]</td><td>CELL[1].IMUX_BUFG_CLK[5]</td><td>CELL[1].IMUX_BUFG_CLK[6]</td><td>CELL[1].IMUX_BUFG_CLK[7]</td></tr>

<tr><td>I1</td><td>in</td><td>CELL[1].IMUX_BUFG_CLK[1]</td><td>CELL[1].IMUX_BUFG_CLK[0]</td><td>CELL[1].IMUX_BUFG_CLK[3]</td><td>CELL[1].IMUX_BUFG_CLK[2]</td><td>CELL[1].IMUX_BUFG_CLK[5]</td><td>CELL[1].IMUX_BUFG_CLK[4]</td><td>CELL[1].IMUX_BUFG_CLK[7]</td><td>CELL[1].IMUX_BUFG_CLK[6]</td></tr>

<tr><td>S</td><td>in</td><td id="virtex2-CLK_S-BUFGMUX[0]-inpinv-S">CELL[1].IMUX_BUFG_SEL[0] invert by <a href="#virtex2-CLK_S-bit-MAIN[1][34]">!MAIN[1][34]</a></td><td id="virtex2-CLK_S-BUFGMUX[1]-inpinv-S">CELL[1].IMUX_BUFG_SEL[1] invert by <a href="#virtex2-CLK_S-bit-MAIN[1][46]">!MAIN[1][46]</a></td><td id="virtex2-CLK_S-BUFGMUX[2]-inpinv-S">CELL[1].IMUX_BUFG_SEL[2] invert by <a href="#virtex2-CLK_S-bit-MAIN[1][58]">!MAIN[1][58]</a></td><td id="virtex2-CLK_S-BUFGMUX[3]-inpinv-S">CELL[1].IMUX_BUFG_SEL[3] invert by <a href="#virtex2-CLK_S-bit-MAIN[1][70]">!MAIN[1][70]</a></td><td id="virtex2-CLK_S-BUFGMUX[4]-inpinv-S">CELL[1].IMUX_BUFG_SEL[4] invert by <a href="#virtex2-CLK_S-bit-MAIN[2][34]">!MAIN[2][34]</a></td><td id="virtex2-CLK_S-BUFGMUX[5]-inpinv-S">CELL[1].IMUX_BUFG_SEL[5] invert by <a href="#virtex2-CLK_S-bit-MAIN[2][46]">!MAIN[2][46]</a></td><td id="virtex2-CLK_S-BUFGMUX[6]-inpinv-S">CELL[1].IMUX_BUFG_SEL[6] invert by <a href="#virtex2-CLK_S-bit-MAIN[2][58]">!MAIN[2][58]</a></td><td id="virtex2-CLK_S-BUFGMUX[7]-inpinv-S">CELL[1].IMUX_BUFG_SEL[7] invert by <a href="#virtex2-CLK_S-bit-MAIN[2][70]">!MAIN[2][70]</a></td></tr>

<tr><td>O</td><td>out</td><td>CELL[1].GCLK_S[0]</td><td>CELL[1].GCLK_S[1]</td><td>CELL[1].GCLK_S[2]</td><td>CELL[1].GCLK_S[3]</td><td>CELL[1].GCLK_S[4]</td><td>CELL[1].GCLK_S[5]</td><td>CELL[1].GCLK_S[6]</td><td>CELL[1].GCLK_S[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S bel BUFGMUX attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFGMUX[0]</th><th>BUFGMUX[1]</th><th>BUFGMUX[2]</th><th>BUFGMUX[3]</th><th>BUFGMUX[4]</th><th>BUFGMUX[5]</th><th>BUFGMUX[6]</th><th>BUFGMUX[7]</th></tr>

</thead>

<tbody>
<tr><td>INIT_OUT bit 0</td><td id="virtex2-CLK_S-BUFGMUX[0]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-MAIN[0][6]">MAIN[0][6]</a></td><td id="virtex2-CLK_S-BUFGMUX[1]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="virtex2-CLK_S-BUFGMUX[2]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-TERM[0][12]">TERM[0][12]</a></td><td id="virtex2-CLK_S-BUFGMUX[3]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-TERM[0][11]">TERM[0][11]</a></td><td id="virtex2-CLK_S-BUFGMUX[4]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="virtex2-CLK_S-BUFGMUX[5]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="virtex2-CLK_S-BUFGMUX[6]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-TERM[3][12]">TERM[3][12]</a></td><td id="virtex2-CLK_S-BUFGMUX[7]-INIT_OUT[0]"><a href="#virtex2-CLK_S-bit-TERM[3][11]">TERM[3][11]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-globalsig_bufg"><a class="header" href="#bels-globalsig_bufg">Bels GLOBALSIG_BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S bel GLOBALSIG_BUFG pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>GLOBALSIG_BUFG[0]</th><th>GLOBALSIG_BUFG[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S bel GLOBALSIG_BUFG attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>GLOBALSIG_BUFG[0]</th><th>GLOBALSIG_BUFG[1]</th></tr>

</thead>

<tbody>
<tr><td>GWE_ENABLE</td><td id="virtex2-CLK_S-GLOBALSIG_BUFG[0]-GWE_ENABLE"><a href="#virtex2-CLK_S-bit-TERM[0][6]">!TERM[0][6]</a></td><td id="virtex2-CLK_S-GLOBALSIG_BUFG[1]-GWE_ENABLE"><a href="#virtex2-CLK_S-bit-TERM[3][6]">!TERM[3][6]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].GCLK_S[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>CELL[1].GCLK_S[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>CELL[1].GCLK_S[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>CELL[1].GCLK_S[3]</td><td>BUFGMUX[3].O</td></tr>

<tr><td>CELL[1].GCLK_S[4]</td><td>BUFGMUX[4].O</td></tr>

<tr><td>CELL[1].GCLK_S[5]</td><td>BUFGMUX[5].O</td></tr>

<tr><td>CELL[1].GCLK_S[6]</td><td>BUFGMUX[6].O</td></tr>

<tr><td>CELL[1].GCLK_S[7]</td><td>BUFGMUX[7].O</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].I0, BUFGMUX[1].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].I0, BUFGMUX[0].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].I0, BUFGMUX[3].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].I0, BUFGMUX[2].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[4]</td><td>BUFGMUX[4].I0, BUFGMUX[5].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[5]</td><td>BUFGMUX[5].I0, BUFGMUX[4].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[6]</td><td>BUFGMUX[6].I0, BUFGMUX[7].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[7]</td><td>BUFGMUX[7].I0, BUFGMUX[6].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[4]</td><td>BUFGMUX[4].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[5]</td><td>BUFGMUX[5].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[6]</td><td>BUFGMUX[6].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[7]</td><td>BUFGMUX[7].S</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-CLK_S-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][76]" title="MAIN[1][76]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][76]" title="MAIN[2][76]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][76]" title="MAIN[3][76]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 5</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-CLK_S-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][75]" title="MAIN[1][75]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][75]" title="MAIN[2][75]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][75]" title="MAIN[3][75]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 0</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-CLK_S-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][74]" title="MAIN[1][74]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][74]" title="MAIN[2][74]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 1</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-CLK_S-bit-MAIN[0][73]" title="MAIN[0][73]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][73]" title="MAIN[1][73]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][73]" title="MAIN[2][73]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][73]" title="MAIN[3][73]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 2</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-CLK_S-bit-MAIN[0][72]" title="MAIN[0][72]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][72]" title="MAIN[1][72]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][72]" title="MAIN[2][72]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][72]" title="MAIN[3][72]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 3</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-CLK_S-bit-MAIN[0][71]" title="MAIN[0][71]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][71]" title="MAIN[1][71]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][71]" title="MAIN[2][71]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][71]" title="MAIN[3][71]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 4</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[1][70]" title="MAIN[1][70]">
<a href="#virtex2-CLK_S-BUFGMUX[3]-inpinv-S">BUFGMUX[3]: !invert S</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][70]" title="MAIN[2][70]">
<a href="#virtex2-CLK_S-BUFGMUX[7]-inpinv-S">BUFGMUX[7]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-CLK_S-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][64]" title="MAIN[1][64]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][64]" title="MAIN[2][64]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][64]" title="MAIN[3][64]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 5</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-CLK_S-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][63]" title="MAIN[1][63]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][63]" title="MAIN[2][63]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][63]" title="MAIN[3][63]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 0</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-CLK_S-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][62]" title="MAIN[1][62]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][62]" title="MAIN[2][62]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][62]" title="MAIN[3][62]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 1</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-CLK_S-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][61]" title="MAIN[1][61]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][61]" title="MAIN[2][61]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][61]" title="MAIN[3][61]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 2</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-CLK_S-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][60]" title="MAIN[1][60]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][60]" title="MAIN[2][60]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][60]" title="MAIN[3][60]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 3</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex2-CLK_S-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][59]" title="MAIN[1][59]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][59]" title="MAIN[2][59]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][59]" title="MAIN[3][59]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 4</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[1][58]" title="MAIN[1][58]">
<a href="#virtex2-CLK_S-BUFGMUX[2]-inpinv-S">BUFGMUX[2]: !invert S</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][58]" title="MAIN[2][58]">
<a href="#virtex2-CLK_S-BUFGMUX[6]-inpinv-S">BUFGMUX[6]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-CLK_S-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][52]" title="MAIN[1][52]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][52]" title="MAIN[2][52]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 5</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-CLK_S-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][51]" title="MAIN[1][51]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][51]" title="MAIN[2][51]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-CLK_S-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][50]" title="MAIN[1][50]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][50]" title="MAIN[2][50]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][50]" title="MAIN[3][50]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 1</a>
</td>
</tr>

<tr><td>B49</td>
<td id="virtex2-CLK_S-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][49]" title="MAIN[1][49]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][49]" title="MAIN[2][49]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][49]" title="MAIN[3][49]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 2</a>
</td>
</tr>

<tr><td>B48</td>
<td id="virtex2-CLK_S-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][48]" title="MAIN[1][48]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][48]" title="MAIN[2][48]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][48]" title="MAIN[3][48]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 3</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex2-CLK_S-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][47]" title="MAIN[1][47]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][47]" title="MAIN[2][47]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 4</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[1][46]" title="MAIN[1][46]">
<a href="#virtex2-CLK_S-BUFGMUX[1]-inpinv-S">BUFGMUX[1]: !invert S</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][46]" title="MAIN[2][46]">
<a href="#virtex2-CLK_S-BUFGMUX[5]-inpinv-S">BUFGMUX[5]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-CLK_S-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][40]" title="MAIN[1][40]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][40]" title="MAIN[2][40]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][40]" title="MAIN[3][40]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 5</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-CLK_S-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][39]" title="MAIN[1][39]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][39]" title="MAIN[2][39]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-CLK_S-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][38]" title="MAIN[1][38]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][38]" title="MAIN[2][38]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 1</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex2-CLK_S-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][37]" title="MAIN[1][37]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][37]" title="MAIN[2][37]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 2</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex2-CLK_S-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][36]" title="MAIN[1][36]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][36]" title="MAIN[2][36]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex2-CLK_S-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][35]" title="MAIN[1][35]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][35]" title="MAIN[2][35]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 5</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 4</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[1][34]" title="MAIN[1][34]">
<a href="#virtex2-CLK_S-BUFGMUX[0]-inpinv-S">BUFGMUX[0]: !invert S</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][34]" title="MAIN[2][34]">
<a href="#virtex2-CLK_S-BUFGMUX[4]-inpinv-S">BUFGMUX[4]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-CLK_S-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-4">CLK_INT: mux CELL[1].OMUX_N10 bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][28]" title="MAIN[1][28]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-0">CLK_INT: mux CELL[1].OMUX_N11 bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][28]" title="MAIN[2][28]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-0">CLK_INT: mux CELL[0].OMUX_N11 bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-4">CLK_INT: mux CELL[0].OMUX_N10 bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-CLK_S-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-0">CLK_INT: mux CELL[1].OMUX_N10 bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-1">CLK_INT: mux CELL[1].OMUX_N11 bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][27]" title="MAIN[2][27]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-1">CLK_INT: mux CELL[0].OMUX_N11 bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-0">CLK_INT: mux CELL[0].OMUX_N10 bit 0</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-CLK_S-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-1">CLK_INT: mux CELL[1].OMUX_N10 bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-2">CLK_INT: mux CELL[1].OMUX_N11 bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][26]" title="MAIN[2][26]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-2">CLK_INT: mux CELL[0].OMUX_N11 bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-1">CLK_INT: mux CELL[0].OMUX_N10 bit 1</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex2-CLK_S-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-2">CLK_INT: mux CELL[1].OMUX_N10 bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][25]" title="MAIN[1][25]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-3">CLK_INT: mux CELL[1].OMUX_N11 bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][25]" title="MAIN[2][25]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-3">CLK_INT: mux CELL[0].OMUX_N11 bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][25]" title="MAIN[3][25]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-2">CLK_INT: mux CELL[0].OMUX_N10 bit 2</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex2-CLK_S-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N10-3">CLK_INT: mux CELL[1].OMUX_N10 bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][24]" title="MAIN[1][24]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N11-4">CLK_INT: mux CELL[1].OMUX_N11 bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][24]" title="MAIN[2][24]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N11-4">CLK_INT: mux CELL[0].OMUX_N11 bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][24]" title="MAIN[3][24]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N10-3">CLK_INT: mux CELL[0].OMUX_N10 bit 3</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-CLK_S-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-4">CLK_INT: mux CELL[1].OMUX_N12 bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-0">CLK_INT: mux CELL[1].OMUX_N15 bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][18]" title="MAIN[2][18]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-0">CLK_INT: mux CELL[0].OMUX_N15 bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-4">CLK_INT: mux CELL[0].OMUX_N12 bit 4</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-CLK_S-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-0">CLK_INT: mux CELL[1].OMUX_N12 bit 0</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][17]" title="MAIN[1][17]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-1">CLK_INT: mux CELL[1].OMUX_N15 bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][17]" title="MAIN[2][17]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-1">CLK_INT: mux CELL[0].OMUX_N15 bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-0">CLK_INT: mux CELL[0].OMUX_N12 bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-CLK_S-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-1">CLK_INT: mux CELL[1].OMUX_N12 bit 1</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-2">CLK_INT: mux CELL[1].OMUX_N15 bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][16]" title="MAIN[2][16]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-2">CLK_INT: mux CELL[0].OMUX_N15 bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-1">CLK_INT: mux CELL[0].OMUX_N12 bit 1</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-CLK_S-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-2">CLK_INT: mux CELL[1].OMUX_N12 bit 2</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-3">CLK_INT: mux CELL[1].OMUX_N15 bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-3">CLK_INT: mux CELL[0].OMUX_N15 bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-2">CLK_INT: mux CELL[0].OMUX_N12 bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-CLK_S-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N12-3">CLK_INT: mux CELL[1].OMUX_N12 bit 3</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].OMUX_N15-4">CLK_INT: mux CELL[1].OMUX_N15 bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N15-4">CLK_INT: mux CELL[0].OMUX_N15 bit 4</a>
</td>
<td id="virtex2-CLK_S-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[0].OMUX_N12-3">CLK_INT: mux CELL[0].OMUX_N12 bit 3</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-CLK_S-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 3</a>
</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-CLK_S-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 2</a>
</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-CLK_S-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-CLK_S-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 0</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-CLK_S-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#virtex2-CLK_S-BUFGMUX[0]-INIT_OUT[0]">BUFGMUX[0]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#virtex2-CLK_S-BUFGMUX[4]-INIT_OUT[0]">BUFGMUX[4]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-CLK_S-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-CLK_S-BUFGMUX[1]-INIT_OUT[0]">BUFGMUX[1]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-CLK_S-BUFGMUX[5]-INIT_OUT[0]">BUFGMUX[5]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-CLK_S-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-CLK_S-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-CLK_S-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 2</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-CLK_S-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-CLK_S-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 3</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_S rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td id="virtex2-CLK_S-bit-TERM[0][15]" title="TERM[0][15]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][15]" title="TERM[3][15]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-CLK_S-bit-TERM[0][14]" title="TERM[0][14]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][14]" title="TERM[3][14]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex2-CLK_S-bit-TERM[0][13]" title="TERM[0][13]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][13]" title="TERM[3][13]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 0</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex2-CLK_S-bit-TERM[0][12]" title="TERM[0][12]">
<a href="#virtex2-CLK_S-BUFGMUX[2]-INIT_OUT[0]">BUFGMUX[2]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][12]" title="TERM[3][12]">
<a href="#virtex2-CLK_S-BUFGMUX[6]-INIT_OUT[0]">BUFGMUX[6]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex2-CLK_S-bit-TERM[0][11]" title="TERM[0][11]">
<a href="#virtex2-CLK_S-BUFGMUX[3]-INIT_OUT[0]">BUFGMUX[3]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][11]" title="TERM[3][11]">
<a href="#virtex2-CLK_S-BUFGMUX[7]-INIT_OUT[0]">BUFGMUX[7]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td id="virtex2-CLK_S-bit-TERM[0][10]" title="TERM[0][10]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][10]" title="TERM[3][10]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 0</a>
</td>
</tr>

<tr><td>B9</td>
<td id="virtex2-CLK_S-bit-TERM[0][9]" title="TERM[0][9]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][9]" title="TERM[3][9]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-CLK_S-bit-TERM[0][8]" title="TERM[0][8]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][8]" title="TERM[3][8]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 2</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-CLK_S-bit-TERM[0][7]" title="TERM[0][7]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][7]" title="TERM[3][7]">
<a href="#virtex2-CLK_S-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 3</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-CLK_S-bit-TERM[0][6]" title="TERM[0][6]">
<a href="#virtex2-CLK_S-GLOBALSIG_BUFG[0]-GWE_ENABLE">GLOBALSIG_BUFG[0]: ! GWE_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_S-bit-TERM[3][6]" title="TERM[3][6]">
<a href="#virtex2-CLK_S-GLOBALSIG_BUFG[1]-GWE_ENABLE">GLOBALSIG_BUFG[1]: ! GWE_ENABLE</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_n"><a class="header" href="#tile-clk_n">Tile CLK_N</a></h2>
<p>Cells: 2</p>
<h3 id="switchbox-clk_int-1"><a class="header" href="#switchbox-clk_int-1">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT permanent buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].DCM_CLKPAD[0]</td><td>CELL[0].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[1]</td><td>CELL[0].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[2]</td><td>CELL[0].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[3]</td><td>CELL[0].OUT_CLKPAD[3]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[4]</td><td>CELL[1].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[5]</td><td>CELL[1].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[6]</td><td>CELL[1].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[0].DCM_CLKPAD[7]</td><td>CELL[1].OUT_CLKPAD[3]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[0]</td><td>CELL[1].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[1]</td><td>CELL[1].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[2]</td><td>CELL[1].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[3]</td><td>CELL[1].OUT_CLKPAD[3]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[4]</td><td>CELL[0].OUT_CLKPAD[0]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[5]</td><td>CELL[0].OUT_CLKPAD[1]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[6]</td><td>CELL[0].OUT_CLKPAD[2]</td></tr>

<tr><td>CELL[1].DCM_CLKPAD[7]</td><td>CELL[0].OUT_CLKPAD[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes OMUX_S0</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-4"><a href="#virtex2-CLK_N-bit-MAIN[3][50]">MAIN[3][50]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-3"><a href="#virtex2-CLK_N-bit-MAIN[3][54]">MAIN[3][54]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-2"><a href="#virtex2-CLK_N-bit-MAIN[3][53]">MAIN[3][53]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-1"><a href="#virtex2-CLK_N-bit-MAIN[3][52]">MAIN[3][52]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-0"><a href="#virtex2-CLK_N-bit-MAIN[3][51]">MAIN[3][51]</a></td><td>CELL[0].OMUX_S0</td><td>-</td></tr>

<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-4"><a href="#virtex2-CLK_N-bit-MAIN[0][50]">MAIN[0][50]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-3"><a href="#virtex2-CLK_N-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-2"><a href="#virtex2-CLK_N-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-1"><a href="#virtex2-CLK_N-bit-MAIN[0][52]">MAIN[0][52]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-0"><a href="#virtex2-CLK_N-bit-MAIN[0][51]">MAIN[0][51]</a></td><td>-</td><td>CELL[1].OMUX_S0</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[0]</td><td>CELL[1].GCLK_N[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[1]</td><td>CELL[1].GCLK_N[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[2]</td><td>CELL[1].GCLK_N[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[3]</td><td>CELL[1].GCLK_N[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[4]</td><td>CELL[1].GCLK_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[5]</td><td>CELL[1].GCLK_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[6]</td><td>CELL[1].GCLK_N[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[7]</td><td>CELL[1].GCLK_N[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes OMUX_S3</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-4"><a href="#virtex2-CLK_N-bit-MAIN[2][54]">MAIN[2][54]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-3"><a href="#virtex2-CLK_N-bit-MAIN[2][53]">MAIN[2][53]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-2"><a href="#virtex2-CLK_N-bit-MAIN[2][52]">MAIN[2][52]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-1"><a href="#virtex2-CLK_N-bit-MAIN[2][51]">MAIN[2][51]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-0"><a href="#virtex2-CLK_N-bit-MAIN[2][50]">MAIN[2][50]</a></td><td>CELL[0].OMUX_S3</td><td>-</td></tr>

<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-4"><a href="#virtex2-CLK_N-bit-MAIN[1][54]">MAIN[1][54]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-3"><a href="#virtex2-CLK_N-bit-MAIN[1][53]">MAIN[1][53]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-2"><a href="#virtex2-CLK_N-bit-MAIN[1][52]">MAIN[1][52]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-1"><a href="#virtex2-CLK_N-bit-MAIN[1][51]">MAIN[1][51]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-0"><a href="#virtex2-CLK_N-bit-MAIN[1][50]">MAIN[1][50]</a></td><td>-</td><td>CELL[1].OMUX_S3</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[0]</td><td>CELL[1].GCLK_N[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[1]</td><td>CELL[1].GCLK_N[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[2]</td><td>CELL[1].GCLK_N[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[3]</td><td>CELL[1].GCLK_N[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[4]</td><td>CELL[1].GCLK_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[5]</td><td>CELL[1].GCLK_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[6]</td><td>CELL[1].GCLK_N[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[7]</td><td>CELL[1].GCLK_N[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes OMUX_S4</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-4"><a href="#virtex2-CLK_N-bit-MAIN[3][60]">MAIN[3][60]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-3"><a href="#virtex2-CLK_N-bit-MAIN[3][64]">MAIN[3][64]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-2"><a href="#virtex2-CLK_N-bit-MAIN[3][63]">MAIN[3][63]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-1"><a href="#virtex2-CLK_N-bit-MAIN[3][62]">MAIN[3][62]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-0"><a href="#virtex2-CLK_N-bit-MAIN[3][61]">MAIN[3][61]</a></td><td>CELL[0].OMUX_S4</td><td>-</td></tr>

<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-4"><a href="#virtex2-CLK_N-bit-MAIN[0][60]">MAIN[0][60]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-3"><a href="#virtex2-CLK_N-bit-MAIN[0][64]">MAIN[0][64]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-2"><a href="#virtex2-CLK_N-bit-MAIN[0][63]">MAIN[0][63]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-1"><a href="#virtex2-CLK_N-bit-MAIN[0][62]">MAIN[0][62]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-0"><a href="#virtex2-CLK_N-bit-MAIN[0][61]">MAIN[0][61]</a></td><td>-</td><td>CELL[1].OMUX_S4</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[0]</td><td>CELL[1].GCLK_N[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[1]</td><td>CELL[1].GCLK_N[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[2]</td><td>CELL[1].GCLK_N[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[3]</td><td>CELL[1].GCLK_N[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[4]</td><td>CELL[1].GCLK_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[5]</td><td>CELL[1].GCLK_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[6]</td><td>CELL[1].GCLK_N[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[7]</td><td>CELL[1].GCLK_N[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes OMUX_S5</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="2">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-4"><a href="#virtex2-CLK_N-bit-MAIN[2][64]">MAIN[2][64]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-3"><a href="#virtex2-CLK_N-bit-MAIN[2][63]">MAIN[2][63]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-2"><a href="#virtex2-CLK_N-bit-MAIN[2][62]">MAIN[2][62]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-1"><a href="#virtex2-CLK_N-bit-MAIN[2][61]">MAIN[2][61]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-0"><a href="#virtex2-CLK_N-bit-MAIN[2][60]">MAIN[2][60]</a></td><td>CELL[0].OMUX_S5</td><td>-</td></tr>

<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-4"><a href="#virtex2-CLK_N-bit-MAIN[1][64]">MAIN[1][64]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-3"><a href="#virtex2-CLK_N-bit-MAIN[1][63]">MAIN[1][63]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-2"><a href="#virtex2-CLK_N-bit-MAIN[1][62]">MAIN[1][62]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-1"><a href="#virtex2-CLK_N-bit-MAIN[1][61]">MAIN[1][61]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-0"><a href="#virtex2-CLK_N-bit-MAIN[1][60]">MAIN[1][60]</a></td><td>-</td><td>CELL[1].OMUX_S5</td></tr>

<tr><th colspan="5"></th><th colspan="2">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[0]</td><td>CELL[1].GCLK_N[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[1]</td><td>CELL[1].GCLK_N[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[2]</td><td>CELL[1].GCLK_N[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[3]</td><td>CELL[1].GCLK_N[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[1].GCLK_N[4]</td><td>CELL[1].GCLK_N[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].GCLK_N[5]</td><td>CELL[1].GCLK_N[1]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[6]</td><td>CELL[1].GCLK_N[2]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].GCLK_N[7]</td><td>CELL[1].GCLK_N[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-5"><a href="#virtex2-CLK_N-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-4"><a href="#virtex2-CLK_N-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-3"><a href="#virtex2-CLK_N-bit-MAIN[0][6]">MAIN[0][6]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-2"><a href="#virtex2-CLK_N-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-1"><a href="#virtex2-CLK_N-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-0"><a href="#virtex2-CLK_N-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-5"><a href="#virtex2-CLK_N-bit-MAIN[0][14]">MAIN[0][14]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-4"><a href="#virtex2-CLK_N-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-3"><a href="#virtex2-CLK_N-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-2"><a href="#virtex2-CLK_N-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-1"><a href="#virtex2-CLK_N-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-0"><a href="#virtex2-CLK_N-bit-MAIN[0][15]">MAIN[0][15]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[2]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-5"><a href="#virtex2-CLK_N-bit-MAIN[0][26]">MAIN[0][26]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-4"><a href="#virtex2-CLK_N-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-3"><a href="#virtex2-CLK_N-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-2"><a href="#virtex2-CLK_N-bit-MAIN[0][29]">MAIN[0][29]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-1"><a href="#virtex2-CLK_N-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-0"><a href="#virtex2-CLK_N-bit-MAIN[0][27]">MAIN[0][27]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[2]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[3]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-5"><a href="#virtex2-CLK_N-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-4"><a href="#virtex2-CLK_N-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-3"><a href="#virtex2-CLK_N-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-2"><a href="#virtex2-CLK_N-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-1"><a href="#virtex2-CLK_N-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-0"><a href="#virtex2-CLK_N-bit-MAIN[0][39]">MAIN[0][39]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[3]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[4]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-5"><a href="#virtex2-CLK_N-bit-MAIN[3][2]">MAIN[3][2]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-4"><a href="#virtex2-CLK_N-bit-MAIN[3][7]">MAIN[3][7]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-3"><a href="#virtex2-CLK_N-bit-MAIN[3][6]">MAIN[3][6]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-2"><a href="#virtex2-CLK_N-bit-MAIN[3][5]">MAIN[3][5]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-1"><a href="#virtex2-CLK_N-bit-MAIN[3][4]">MAIN[3][4]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-0"><a href="#virtex2-CLK_N-bit-MAIN[3][3]">MAIN[3][3]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[4]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[5]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-5"><a href="#virtex2-CLK_N-bit-MAIN[3][14]">MAIN[3][14]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-4"><a href="#virtex2-CLK_N-bit-MAIN[3][19]">MAIN[3][19]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-3"><a href="#virtex2-CLK_N-bit-MAIN[3][18]">MAIN[3][18]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-2"><a href="#virtex2-CLK_N-bit-MAIN[3][17]">MAIN[3][17]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-1"><a href="#virtex2-CLK_N-bit-MAIN[3][16]">MAIN[3][16]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-0"><a href="#virtex2-CLK_N-bit-MAIN[3][15]">MAIN[3][15]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[5]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[6]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-5"><a href="#virtex2-CLK_N-bit-MAIN[3][26]">MAIN[3][26]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-4"><a href="#virtex2-CLK_N-bit-MAIN[3][31]">MAIN[3][31]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-3"><a href="#virtex2-CLK_N-bit-MAIN[3][30]">MAIN[3][30]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-2"><a href="#virtex2-CLK_N-bit-MAIN[3][29]">MAIN[3][29]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-1"><a href="#virtex2-CLK_N-bit-MAIN[3][28]">MAIN[3][28]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-0"><a href="#virtex2-CLK_N-bit-MAIN[3][27]">MAIN[3][27]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[6]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK_INT[7]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-5"><a href="#virtex2-CLK_N-bit-MAIN[3][38]">MAIN[3][38]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-4"><a href="#virtex2-CLK_N-bit-MAIN[3][43]">MAIN[3][43]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-3"><a href="#virtex2-CLK_N-bit-MAIN[3][42]">MAIN[3][42]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-2"><a href="#virtex2-CLK_N-bit-MAIN[3][41]">MAIN[3][41]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-1"><a href="#virtex2-CLK_N-bit-MAIN[3][40]">MAIN[3][40]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-0"><a href="#virtex2-CLK_N-bit-MAIN[3][39]">MAIN[3][39]</a></td><td>CELL[1].IMUX_BUFG_CLK_INT[7]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-3"><a href="#virtex2-CLK_N-bit-MAIN[0][68]">MAIN[0][68]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-2"><a href="#virtex2-CLK_N-bit-MAIN[0][69]">MAIN[0][69]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-1"><a href="#virtex2-CLK_N-bit-MAIN[0][71]">MAIN[0][71]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-0"><a href="#virtex2-CLK_N-bit-MAIN[0][70]">MAIN[0][70]</a></td><td>CELL[1].IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[0]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-3"><a href="#virtex2-CLK_N-bit-MAIN[0][77]">MAIN[0][77]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-2"><a href="#virtex2-CLK_N-bit-MAIN[0][76]">MAIN[0][76]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-1"><a href="#virtex2-CLK_N-bit-MAIN[0][74]">MAIN[0][74]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-0"><a href="#virtex2-CLK_N-bit-MAIN[0][75]">MAIN[0][75]</a></td><td>CELL[1].IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-3"><a href="#virtex2-CLK_N-bit-MAIN[0][78]">MAIN[0][78]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-2"><a href="#virtex2-CLK_N-bit-MAIN[0][79]">MAIN[0][79]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-1"><a href="#virtex2-CLK_N-bit-TERM[0][1]">TERM[0][1]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-0"><a href="#virtex2-CLK_N-bit-TERM[0][0]">TERM[0][0]</a></td><td>CELL[1].IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[2]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-3"><a href="#virtex2-CLK_N-bit-TERM[0][7]">TERM[0][7]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-2"><a href="#virtex2-CLK_N-bit-TERM[0][6]">TERM[0][6]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-1"><a href="#virtex2-CLK_N-bit-TERM[0][4]">TERM[0][4]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-0"><a href="#virtex2-CLK_N-bit-TERM[0][5]">TERM[0][5]</a></td><td>CELL[1].IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DCM_BUS[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[1].OUT_CLKPAD[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[4]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-3"><a href="#virtex2-CLK_N-bit-MAIN[3][68]">MAIN[3][68]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-2"><a href="#virtex2-CLK_N-bit-MAIN[3][69]">MAIN[3][69]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-1"><a href="#virtex2-CLK_N-bit-MAIN[3][70]">MAIN[3][70]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-0"><a href="#virtex2-CLK_N-bit-MAIN[3][71]">MAIN[3][71]</a></td><td>CELL[1].IMUX_BUFG_CLK[4]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[5]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-3"><a href="#virtex2-CLK_N-bit-MAIN[3][77]">MAIN[3][77]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-2"><a href="#virtex2-CLK_N-bit-MAIN[3][76]">MAIN[3][76]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-1"><a href="#virtex2-CLK_N-bit-MAIN[3][75]">MAIN[3][75]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-0"><a href="#virtex2-CLK_N-bit-MAIN[3][74]">MAIN[3][74]</a></td><td>CELL[1].IMUX_BUFG_CLK[5]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[6]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-3"><a href="#virtex2-CLK_N-bit-MAIN[3][78]">MAIN[3][78]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-2"><a href="#virtex2-CLK_N-bit-MAIN[3][79]">MAIN[3][79]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-1"><a href="#virtex2-CLK_N-bit-TERM[3][0]">TERM[3][0]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-0"><a href="#virtex2-CLK_N-bit-TERM[3][1]">TERM[3][1]</a></td><td>CELL[1].IMUX_BUFG_CLK[6]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_CLK[7]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-3"><a href="#virtex2-CLK_N-bit-TERM[3][7]">TERM[3][7]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-2"><a href="#virtex2-CLK_N-bit-TERM[3][6]">TERM[3][6]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-1"><a href="#virtex2-CLK_N-bit-TERM[3][5]">TERM[3][5]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-0"><a href="#virtex2-CLK_N-bit-TERM[3][4]">TERM[3][4]</a></td><td>CELL[1].IMUX_BUFG_CLK[7]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].OUT_CLKPAD[3]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DCM_BUS[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DCM_BUS[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].IMUX_BUFG_CLK_INT[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-5"><a href="#virtex2-CLK_N-bit-MAIN[1][7]">MAIN[1][7]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-4"><a href="#virtex2-CLK_N-bit-MAIN[1][6]">MAIN[1][6]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-3"><a href="#virtex2-CLK_N-bit-MAIN[1][5]">MAIN[1][5]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-2"><a href="#virtex2-CLK_N-bit-MAIN[1][4]">MAIN[1][4]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-1"><a href="#virtex2-CLK_N-bit-MAIN[1][3]">MAIN[1][3]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-0"><a href="#virtex2-CLK_N-bit-MAIN[1][2]">MAIN[1][2]</a></td><td>CELL[1].IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-5"><a href="#virtex2-CLK_N-bit-MAIN[1][19]">MAIN[1][19]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-4"><a href="#virtex2-CLK_N-bit-MAIN[1][18]">MAIN[1][18]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-3"><a href="#virtex2-CLK_N-bit-MAIN[1][17]">MAIN[1][17]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-2"><a href="#virtex2-CLK_N-bit-MAIN[1][16]">MAIN[1][16]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-1"><a href="#virtex2-CLK_N-bit-MAIN[1][15]">MAIN[1][15]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-0"><a href="#virtex2-CLK_N-bit-MAIN[1][14]">MAIN[1][14]</a></td><td>CELL[1].IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-5"><a href="#virtex2-CLK_N-bit-MAIN[1][31]">MAIN[1][31]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-4"><a href="#virtex2-CLK_N-bit-MAIN[1][30]">MAIN[1][30]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-3"><a href="#virtex2-CLK_N-bit-MAIN[1][29]">MAIN[1][29]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-2"><a href="#virtex2-CLK_N-bit-MAIN[1][28]">MAIN[1][28]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-1"><a href="#virtex2-CLK_N-bit-MAIN[1][27]">MAIN[1][27]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-0"><a href="#virtex2-CLK_N-bit-MAIN[1][26]">MAIN[1][26]</a></td><td>CELL[1].IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-5"><a href="#virtex2-CLK_N-bit-MAIN[1][43]">MAIN[1][43]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-4"><a href="#virtex2-CLK_N-bit-MAIN[1][42]">MAIN[1][42]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-3"><a href="#virtex2-CLK_N-bit-MAIN[1][41]">MAIN[1][41]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-2"><a href="#virtex2-CLK_N-bit-MAIN[1][40]">MAIN[1][40]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-1"><a href="#virtex2-CLK_N-bit-MAIN[1][39]">MAIN[1][39]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-0"><a href="#virtex2-CLK_N-bit-MAIN[1][38]">MAIN[1][38]</a></td><td>CELL[1].IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[4]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-5"><a href="#virtex2-CLK_N-bit-MAIN[2][7]">MAIN[2][7]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-4"><a href="#virtex2-CLK_N-bit-MAIN[2][6]">MAIN[2][6]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-3"><a href="#virtex2-CLK_N-bit-MAIN[2][5]">MAIN[2][5]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-2"><a href="#virtex2-CLK_N-bit-MAIN[2][4]">MAIN[2][4]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-1"><a href="#virtex2-CLK_N-bit-MAIN[2][3]">MAIN[2][3]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-0"><a href="#virtex2-CLK_N-bit-MAIN[2][2]">MAIN[2][2]</a></td><td>CELL[1].IMUX_BUFG_SEL[4]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[5]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-5"><a href="#virtex2-CLK_N-bit-MAIN[2][19]">MAIN[2][19]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-4"><a href="#virtex2-CLK_N-bit-MAIN[2][18]">MAIN[2][18]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-3"><a href="#virtex2-CLK_N-bit-MAIN[2][17]">MAIN[2][17]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-2"><a href="#virtex2-CLK_N-bit-MAIN[2][16]">MAIN[2][16]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-1"><a href="#virtex2-CLK_N-bit-MAIN[2][15]">MAIN[2][15]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-0"><a href="#virtex2-CLK_N-bit-MAIN[2][14]">MAIN[2][14]</a></td><td>CELL[1].IMUX_BUFG_SEL[5]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[4]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[4]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[6]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-5"><a href="#virtex2-CLK_N-bit-MAIN[2][31]">MAIN[2][31]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-4"><a href="#virtex2-CLK_N-bit-MAIN[2][30]">MAIN[2][30]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-3"><a href="#virtex2-CLK_N-bit-MAIN[2][29]">MAIN[2][29]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-2"><a href="#virtex2-CLK_N-bit-MAIN[2][28]">MAIN[2][28]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-1"><a href="#virtex2-CLK_N-bit-MAIN[2][27]">MAIN[2][27]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-0"><a href="#virtex2-CLK_N-bit-MAIN[2][26]">MAIN[2][26]</a></td><td>CELL[1].IMUX_BUFG_SEL[6]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_W2[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E0[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[6]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N switchbox CLK_INT muxes IMUX_BUFG_SEL[7]</caption>
<thead>
<tr><th colspan="6">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-5"><a href="#virtex2-CLK_N-bit-MAIN[2][43]">MAIN[2][43]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-4"><a href="#virtex2-CLK_N-bit-MAIN[2][42]">MAIN[2][42]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-3"><a href="#virtex2-CLK_N-bit-MAIN[2][41]">MAIN[2][41]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-2"><a href="#virtex2-CLK_N-bit-MAIN[2][40]">MAIN[2][40]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-1"><a href="#virtex2-CLK_N-bit-MAIN[2][39]">MAIN[2][39]</a></td><td id="virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-0"><a href="#virtex2-CLK_N-bit-MAIN[2][38]">MAIN[2][38]</a></td><td>CELL[1].IMUX_BUFG_SEL[7]</td></tr>

<tr><th colspan="6"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_W2[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_W2[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[8]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[1].DBL_W0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[0].DBL_E0[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>CELL[0].DBL_E0[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[7]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[8]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>CELL[0].DBL_E1[9]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufgmux-1"><a class="header" href="#bels-bufgmux-1">Bels BUFGMUX</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N bel BUFGMUX pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFGMUX[0]</th><th>BUFGMUX[1]</th><th>BUFGMUX[2]</th><th>BUFGMUX[3]</th><th>BUFGMUX[4]</th><th>BUFGMUX[5]</th><th>BUFGMUX[6]</th><th>BUFGMUX[7]</th></tr>

</thead>

<tbody>
<tr><td>I0</td><td>in</td><td>CELL[1].IMUX_BUFG_CLK[0]</td><td>CELL[1].IMUX_BUFG_CLK[1]</td><td>CELL[1].IMUX_BUFG_CLK[2]</td><td>CELL[1].IMUX_BUFG_CLK[3]</td><td>CELL[1].IMUX_BUFG_CLK[4]</td><td>CELL[1].IMUX_BUFG_CLK[5]</td><td>CELL[1].IMUX_BUFG_CLK[6]</td><td>CELL[1].IMUX_BUFG_CLK[7]</td></tr>

<tr><td>I1</td><td>in</td><td>CELL[1].IMUX_BUFG_CLK[1]</td><td>CELL[1].IMUX_BUFG_CLK[0]</td><td>CELL[1].IMUX_BUFG_CLK[3]</td><td>CELL[1].IMUX_BUFG_CLK[2]</td><td>CELL[1].IMUX_BUFG_CLK[5]</td><td>CELL[1].IMUX_BUFG_CLK[4]</td><td>CELL[1].IMUX_BUFG_CLK[7]</td><td>CELL[1].IMUX_BUFG_CLK[6]</td></tr>

<tr><td>S</td><td>in</td><td id="virtex2-CLK_N-BUFGMUX[0]-inpinv-S">CELL[1].IMUX_BUFG_SEL[0] invert by <a href="#virtex2-CLK_N-bit-MAIN[1][8]">!MAIN[1][8]</a></td><td id="virtex2-CLK_N-BUFGMUX[1]-inpinv-S">CELL[1].IMUX_BUFG_SEL[1] invert by <a href="#virtex2-CLK_N-bit-MAIN[1][20]">!MAIN[1][20]</a></td><td id="virtex2-CLK_N-BUFGMUX[2]-inpinv-S">CELL[1].IMUX_BUFG_SEL[2] invert by <a href="#virtex2-CLK_N-bit-MAIN[1][32]">!MAIN[1][32]</a></td><td id="virtex2-CLK_N-BUFGMUX[3]-inpinv-S">CELL[1].IMUX_BUFG_SEL[3] invert by <a href="#virtex2-CLK_N-bit-MAIN[1][44]">!MAIN[1][44]</a></td><td id="virtex2-CLK_N-BUFGMUX[4]-inpinv-S">CELL[1].IMUX_BUFG_SEL[4] invert by <a href="#virtex2-CLK_N-bit-MAIN[2][8]">!MAIN[2][8]</a></td><td id="virtex2-CLK_N-BUFGMUX[5]-inpinv-S">CELL[1].IMUX_BUFG_SEL[5] invert by <a href="#virtex2-CLK_N-bit-MAIN[2][20]">!MAIN[2][20]</a></td><td id="virtex2-CLK_N-BUFGMUX[6]-inpinv-S">CELL[1].IMUX_BUFG_SEL[6] invert by <a href="#virtex2-CLK_N-bit-MAIN[2][32]">!MAIN[2][32]</a></td><td id="virtex2-CLK_N-BUFGMUX[7]-inpinv-S">CELL[1].IMUX_BUFG_SEL[7] invert by <a href="#virtex2-CLK_N-bit-MAIN[2][44]">!MAIN[2][44]</a></td></tr>

<tr><td>O</td><td>out</td><td>CELL[1].GCLK_N[0]</td><td>CELL[1].GCLK_N[1]</td><td>CELL[1].GCLK_N[2]</td><td>CELL[1].GCLK_N[3]</td><td>CELL[1].GCLK_N[4]</td><td>CELL[1].GCLK_N[5]</td><td>CELL[1].GCLK_N[6]</td><td>CELL[1].GCLK_N[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N bel BUFGMUX attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFGMUX[0]</th><th>BUFGMUX[1]</th><th>BUFGMUX[2]</th><th>BUFGMUX[3]</th><th>BUFGMUX[4]</th><th>BUFGMUX[5]</th><th>BUFGMUX[6]</th><th>BUFGMUX[7]</th></tr>

</thead>

<tbody>
<tr><td>INIT_OUT bit 0</td><td id="virtex2-CLK_N-BUFGMUX[0]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-MAIN[0][72]">MAIN[0][72]</a></td><td id="virtex2-CLK_N-BUFGMUX[1]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-MAIN[0][73]">MAIN[0][73]</a></td><td id="virtex2-CLK_N-BUFGMUX[2]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-TERM[0][2]">TERM[0][2]</a></td><td id="virtex2-CLK_N-BUFGMUX[3]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-TERM[0][3]">TERM[0][3]</a></td><td id="virtex2-CLK_N-BUFGMUX[4]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-MAIN[3][72]">MAIN[3][72]</a></td><td id="virtex2-CLK_N-BUFGMUX[5]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-MAIN[3][73]">MAIN[3][73]</a></td><td id="virtex2-CLK_N-BUFGMUX[6]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-TERM[3][2]">TERM[3][2]</a></td><td id="virtex2-CLK_N-BUFGMUX[7]-INIT_OUT[0]"><a href="#virtex2-CLK_N-bit-TERM[3][3]">TERM[3][3]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-globalsig_bufg-1"><a class="header" href="#bels-globalsig_bufg-1">Bels GLOBALSIG_BUFG</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N bel GLOBALSIG_BUFG pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>GLOBALSIG_BUFG[0]</th><th>GLOBALSIG_BUFG[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N bel GLOBALSIG_BUFG attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>GLOBALSIG_BUFG[0]</th><th>GLOBALSIG_BUFG[1]</th></tr>

</thead>

<tbody>
<tr><td>GWE_ENABLE</td><td id="virtex2-CLK_N-GLOBALSIG_BUFG[0]-GWE_ENABLE"><a href="#virtex2-CLK_N-bit-TERM[0][8]">!TERM[0][8]</a></td><td id="virtex2-CLK_N-GLOBALSIG_BUFG[1]-GWE_ENABLE"><a href="#virtex2-CLK_N-bit-TERM[3][8]">!TERM[3][8]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].GCLK_N[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>CELL[1].GCLK_N[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>CELL[1].GCLK_N[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>CELL[1].GCLK_N[3]</td><td>BUFGMUX[3].O</td></tr>

<tr><td>CELL[1].GCLK_N[4]</td><td>BUFGMUX[4].O</td></tr>

<tr><td>CELL[1].GCLK_N[5]</td><td>BUFGMUX[5].O</td></tr>

<tr><td>CELL[1].GCLK_N[6]</td><td>BUFGMUX[6].O</td></tr>

<tr><td>CELL[1].GCLK_N[7]</td><td>BUFGMUX[7].O</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].I0, BUFGMUX[1].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].I0, BUFGMUX[0].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].I0, BUFGMUX[3].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].I0, BUFGMUX[2].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[4]</td><td>BUFGMUX[4].I0, BUFGMUX[5].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[5]</td><td>BUFGMUX[5].I0, BUFGMUX[4].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[6]</td><td>BUFGMUX[6].I0, BUFGMUX[7].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_CLK[7]</td><td>BUFGMUX[7].I0, BUFGMUX[6].I1</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[4]</td><td>BUFGMUX[4].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[5]</td><td>BUFGMUX[5].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[6]</td><td>BUFGMUX[6].S</td></tr>

<tr><td>CELL[1].IMUX_BUFG_SEL[7]</td><td>BUFGMUX[7].S</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex2-CLK_N-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][79]" title="MAIN[3][79]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 2</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex2-CLK_N-bit-MAIN[0][78]" title="MAIN[0][78]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][78]" title="MAIN[3][78]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 3</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex2-CLK_N-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][77]" title="MAIN[3][77]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 3</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex2-CLK_N-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][76]" title="MAIN[3][76]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 2</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex2-CLK_N-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][75]" title="MAIN[3][75]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 1</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex2-CLK_N-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[1]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[5]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[5] bit 0</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex2-CLK_N-bit-MAIN[0][73]" title="MAIN[0][73]">
<a href="#virtex2-CLK_N-BUFGMUX[1]-INIT_OUT[0]">BUFGMUX[1]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][73]" title="MAIN[3][73]">
<a href="#virtex2-CLK_N-BUFGMUX[5]-INIT_OUT[0]">BUFGMUX[5]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex2-CLK_N-bit-MAIN[0][72]" title="MAIN[0][72]">
<a href="#virtex2-CLK_N-BUFGMUX[0]-INIT_OUT[0]">BUFGMUX[0]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][72]" title="MAIN[3][72]">
<a href="#virtex2-CLK_N-BUFGMUX[4]-INIT_OUT[0]">BUFGMUX[4]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex2-CLK_N-bit-MAIN[0][71]" title="MAIN[0][71]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][71]" title="MAIN[3][71]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 0</a>
</td>
</tr>

<tr><td>B70</td>
<td id="virtex2-CLK_N-bit-MAIN[0][70]" title="MAIN[0][70]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][70]" title="MAIN[3][70]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 1</a>
</td>
</tr>

<tr><td>B69</td>
<td id="virtex2-CLK_N-bit-MAIN[0][69]" title="MAIN[0][69]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][69]" title="MAIN[3][69]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 2</a>
</td>
</tr>

<tr><td>B68</td>
<td id="virtex2-CLK_N-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[0]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[3][68]" title="MAIN[3][68]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[4]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[4] bit 3</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td id="virtex2-CLK_N-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-3">CLK_INT: mux CELL[1].OMUX_S4 bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][64]" title="MAIN[1][64]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-4">CLK_INT: mux CELL[1].OMUX_S5 bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][64]" title="MAIN[2][64]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-4">CLK_INT: mux CELL[0].OMUX_S5 bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][64]" title="MAIN[3][64]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-3">CLK_INT: mux CELL[0].OMUX_S4 bit 3</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex2-CLK_N-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-2">CLK_INT: mux CELL[1].OMUX_S4 bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][63]" title="MAIN[1][63]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-3">CLK_INT: mux CELL[1].OMUX_S5 bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][63]" title="MAIN[2][63]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-3">CLK_INT: mux CELL[0].OMUX_S5 bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][63]" title="MAIN[3][63]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-2">CLK_INT: mux CELL[0].OMUX_S4 bit 2</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex2-CLK_N-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-1">CLK_INT: mux CELL[1].OMUX_S4 bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][62]" title="MAIN[1][62]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-2">CLK_INT: mux CELL[1].OMUX_S5 bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][62]" title="MAIN[2][62]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-2">CLK_INT: mux CELL[0].OMUX_S5 bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][62]" title="MAIN[3][62]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-1">CLK_INT: mux CELL[0].OMUX_S4 bit 1</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex2-CLK_N-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-0">CLK_INT: mux CELL[1].OMUX_S4 bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][61]" title="MAIN[1][61]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-1">CLK_INT: mux CELL[1].OMUX_S5 bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][61]" title="MAIN[2][61]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-1">CLK_INT: mux CELL[0].OMUX_S5 bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][61]" title="MAIN[3][61]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-0">CLK_INT: mux CELL[0].OMUX_S4 bit 0</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex2-CLK_N-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S4-4">CLK_INT: mux CELL[1].OMUX_S4 bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][60]" title="MAIN[1][60]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S5-0">CLK_INT: mux CELL[1].OMUX_S5 bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][60]" title="MAIN[2][60]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S5-0">CLK_INT: mux CELL[0].OMUX_S5 bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][60]" title="MAIN[3][60]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S4-4">CLK_INT: mux CELL[0].OMUX_S4 bit 4</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="virtex2-CLK_N-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-3">CLK_INT: mux CELL[1].OMUX_S0 bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][54]" title="MAIN[1][54]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-4">CLK_INT: mux CELL[1].OMUX_S3 bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][54]" title="MAIN[2][54]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-4">CLK_INT: mux CELL[0].OMUX_S3 bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][54]" title="MAIN[3][54]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-3">CLK_INT: mux CELL[0].OMUX_S0 bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex2-CLK_N-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-2">CLK_INT: mux CELL[1].OMUX_S0 bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][53]" title="MAIN[1][53]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-3">CLK_INT: mux CELL[1].OMUX_S3 bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][53]" title="MAIN[2][53]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-3">CLK_INT: mux CELL[0].OMUX_S3 bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-2">CLK_INT: mux CELL[0].OMUX_S0 bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex2-CLK_N-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-1">CLK_INT: mux CELL[1].OMUX_S0 bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][52]" title="MAIN[1][52]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-2">CLK_INT: mux CELL[1].OMUX_S3 bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][52]" title="MAIN[2][52]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-2">CLK_INT: mux CELL[0].OMUX_S3 bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-1">CLK_INT: mux CELL[0].OMUX_S0 bit 1</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex2-CLK_N-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-0">CLK_INT: mux CELL[1].OMUX_S0 bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][51]" title="MAIN[1][51]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-1">CLK_INT: mux CELL[1].OMUX_S3 bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][51]" title="MAIN[2][51]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-1">CLK_INT: mux CELL[0].OMUX_S3 bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-0">CLK_INT: mux CELL[0].OMUX_S0 bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td id="virtex2-CLK_N-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S0-4">CLK_INT: mux CELL[1].OMUX_S0 bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][50]" title="MAIN[1][50]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].OMUX_S3-0">CLK_INT: mux CELL[1].OMUX_S3 bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][50]" title="MAIN[2][50]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S3-0">CLK_INT: mux CELL[0].OMUX_S3 bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][50]" title="MAIN[3][50]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[0].OMUX_S0-4">CLK_INT: mux CELL[0].OMUX_S0 bit 4</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[1][44]" title="MAIN[1][44]">
<a href="#virtex2-CLK_N-BUFGMUX[3]-inpinv-S">BUFGMUX[3]: !invert S</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][44]" title="MAIN[2][44]">
<a href="#virtex2-CLK_N-BUFGMUX[7]-inpinv-S">BUFGMUX[7]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td id="virtex2-CLK_N-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][43]" title="MAIN[1][43]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][43]" title="MAIN[2][43]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 4</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex2-CLK_N-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][42]" title="MAIN[1][42]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][42]" title="MAIN[2][42]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 3</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex2-CLK_N-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][41]" title="MAIN[1][41]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][41]" title="MAIN[2][41]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][41]" title="MAIN[3][41]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 2</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex2-CLK_N-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][40]" title="MAIN[1][40]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][40]" title="MAIN[2][40]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][40]" title="MAIN[3][40]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 1</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex2-CLK_N-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][39]" title="MAIN[1][39]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][39]" title="MAIN[2][39]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex2-CLK_N-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[3]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[3] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][38]" title="MAIN[1][38]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[3]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[3] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][38]" title="MAIN[2][38]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[7]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[7] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[7]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[7] bit 5</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[1][32]" title="MAIN[1][32]">
<a href="#virtex2-CLK_N-BUFGMUX[2]-inpinv-S">BUFGMUX[2]: !invert S</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][32]" title="MAIN[2][32]">
<a href="#virtex2-CLK_N-BUFGMUX[6]-inpinv-S">BUFGMUX[6]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex2-CLK_N-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][31]" title="MAIN[1][31]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][31]" title="MAIN[2][31]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 4</a>
</td>
</tr>

<tr><td>B30</td>
<td id="virtex2-CLK_N-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][30]" title="MAIN[1][30]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][30]" title="MAIN[2][30]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 3</a>
</td>
</tr>

<tr><td>B29</td>
<td id="virtex2-CLK_N-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][29]" title="MAIN[1][29]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][29]" title="MAIN[2][29]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 2</a>
</td>
</tr>

<tr><td>B28</td>
<td id="virtex2-CLK_N-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][28]" title="MAIN[1][28]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][28]" title="MAIN[2][28]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 1</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex2-CLK_N-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][27]" title="MAIN[1][27]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][27]" title="MAIN[2][27]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 0</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex2-CLK_N-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[2]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[2] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][26]" title="MAIN[1][26]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[2]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[2] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][26]" title="MAIN[2][26]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[6]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[6] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[6]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[6] bit 5</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[1][20]" title="MAIN[1][20]">
<a href="#virtex2-CLK_N-BUFGMUX[1]-inpinv-S">BUFGMUX[1]: !invert S</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][20]" title="MAIN[2][20]">
<a href="#virtex2-CLK_N-BUFGMUX[5]-inpinv-S">BUFGMUX[5]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td id="virtex2-CLK_N-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][19]" title="MAIN[1][19]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][19]" title="MAIN[2][19]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 4</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex2-CLK_N-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][18]" title="MAIN[1][18]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][18]" title="MAIN[2][18]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 3</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex2-CLK_N-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][17]" title="MAIN[1][17]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][17]" title="MAIN[2][17]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 2</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex2-CLK_N-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][16]" title="MAIN[1][16]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][16]" title="MAIN[2][16]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 1</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex2-CLK_N-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][15]" title="MAIN[2][15]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 0</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex2-CLK_N-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[1]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[1] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[1]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[1] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[5]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[5] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[5]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[5] bit 5</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-MAIN[1][8]" title="MAIN[1][8]">
<a href="#virtex2-CLK_N-BUFGMUX[0]-inpinv-S">BUFGMUX[0]: !invert S</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][8]" title="MAIN[2][8]">
<a href="#virtex2-CLK_N-BUFGMUX[4]-inpinv-S">BUFGMUX[4]: !invert S</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-CLK_N-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][7]" title="MAIN[1][7]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][7]" title="MAIN[2][7]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-5">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-4">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 4</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-CLK_N-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][6]" title="MAIN[1][6]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][6]" title="MAIN[2][6]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-4">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 4</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 3</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-CLK_N-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][5]" title="MAIN[1][5]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][5]" title="MAIN[2][5]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-3">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 3</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 2</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-CLK_N-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][4]" title="MAIN[1][4]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][4]" title="MAIN[2][4]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-2">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 2</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-CLK_N-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][3]" title="MAIN[1][3]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][3]" title="MAIN[2][3]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-1">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 1</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-CLK_N-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[0]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[0] bit 5</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[1][2]" title="MAIN[1][2]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[0]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[0] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[2][2]" title="MAIN[2][2]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_SEL[4]-0">CLK_INT: mux CELL[1].IMUX_BUFG_SEL[4] bit 0</a>
</td>
<td id="virtex2-CLK_N-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK_INT[4]-5">CLK_INT: mux CELL[1].IMUX_BUFG_CLK_INT[4] bit 5</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 CLK_N rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex2-CLK_N-bit-TERM[0][8]" title="TERM[0][8]">
<a href="#virtex2-CLK_N-GLOBALSIG_BUFG[0]-GWE_ENABLE">GLOBALSIG_BUFG[0]: ! GWE_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][8]" title="TERM[3][8]">
<a href="#virtex2-CLK_N-GLOBALSIG_BUFG[1]-GWE_ENABLE">GLOBALSIG_BUFG[1]: ! GWE_ENABLE</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex2-CLK_N-bit-TERM[0][7]" title="TERM[0][7]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][7]" title="TERM[3][7]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-3">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 3</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex2-CLK_N-bit-TERM[0][6]" title="TERM[0][6]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][6]" title="TERM[3][6]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-2">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 2</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex2-CLK_N-bit-TERM[0][5]" title="TERM[0][5]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][5]" title="TERM[3][5]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex2-CLK_N-bit-TERM[0][4]" title="TERM[0][4]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[3]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[3] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][4]" title="TERM[3][4]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[7]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[7] bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex2-CLK_N-bit-TERM[0][3]" title="TERM[0][3]">
<a href="#virtex2-CLK_N-BUFGMUX[3]-INIT_OUT[0]">BUFGMUX[3]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][3]" title="TERM[3][3]">
<a href="#virtex2-CLK_N-BUFGMUX[7]-INIT_OUT[0]">BUFGMUX[7]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex2-CLK_N-bit-TERM[0][2]" title="TERM[0][2]">
<a href="#virtex2-CLK_N-BUFGMUX[2]-INIT_OUT[0]">BUFGMUX[2]:  INIT_OUT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][2]" title="TERM[3][2]">
<a href="#virtex2-CLK_N-BUFGMUX[6]-INIT_OUT[0]">BUFGMUX[6]:  INIT_OUT bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex2-CLK_N-bit-TERM[0][1]" title="TERM[0][1]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][1]" title="TERM[3][1]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex2-CLK_N-bit-TERM[0][0]" title="TERM[0][0]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[2]-0">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[2] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-CLK_N-bit-TERM[3][0]" title="TERM[3][0]">
<a href="#virtex2-CLK_N-CLK_INT-mux-CELL[1].IMUX_BUFG_CLK[6]-1">CLK_INT: mux CELL[1].IMUX_BUFG_CLK[6] bit 1</a>
</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex2/clock/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex2/clock/hrow.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex2/clock/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex2/clock/hrow.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
