{"Source Block": ["oh/elink/hdl/erx_clocks.v@18:28@HdlIdDef", "   parameter FREQ_IDELAY     = 200;   \n   parameter RXCLK_PHASE     = 0;   //270;  //-90 deg rxclk phase shift      \n   parameter PLL_VCO_MULT    = 4;   //RX\n\n   //Don't touch these! (derived parameters)\n   localparam real    RXCLK_PERIOD  = 1000.000000/FREQ_RXCLK; \n   localparam integer IREF_DIVIDE   = PLL_VCO_MULT * FREQ_RXCLK/FREQ_IDELAY;\n   localparam integer RXCLK_DIVIDE  = PLL_VCO_MULT; //1:1\n      \n   //Input clock, reset, config interface\n   input      sys_nreset;        // active low system reset (hw)\n"], "Clone Blocks": [["oh/elink/hdl/erx_clocks.v@19:29", "   parameter RXCLK_PHASE     = 0;   //270;  //-90 deg rxclk phase shift      \n   parameter PLL_VCO_MULT    = 4;   //RX\n\n   //Don't touch these! (derived parameters)\n   localparam real    RXCLK_PERIOD  = 1000.000000/FREQ_RXCLK; \n   localparam integer IREF_DIVIDE   = PLL_VCO_MULT * FREQ_RXCLK/FREQ_IDELAY;\n   localparam integer RXCLK_DIVIDE  = PLL_VCO_MULT; //1:1\n      \n   //Input clock, reset, config interface\n   input      sys_nreset;        // active low system reset (hw)\n   input      soft_reset;        // rx enable signal (sw)\n"], ["oh/elink/hdl/erx_clocks.v@20:30", "   parameter PLL_VCO_MULT    = 4;   //RX\n\n   //Don't touch these! (derived parameters)\n   localparam real    RXCLK_PERIOD  = 1000.000000/FREQ_RXCLK; \n   localparam integer IREF_DIVIDE   = PLL_VCO_MULT * FREQ_RXCLK/FREQ_IDELAY;\n   localparam integer RXCLK_DIVIDE  = PLL_VCO_MULT; //1:1\n      \n   //Input clock, reset, config interface\n   input      sys_nreset;        // active low system reset (hw)\n   input      soft_reset;        // rx enable signal (sw)\n   input      tx_active;         // tx active input\n"]], "Diff Content": {"Delete": [[23, "   localparam real    RXCLK_PERIOD  = 1000.000000/FREQ_RXCLK; \n"]], "Add": []}}