===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3983 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3101 ( 17.5%)    0.3101 ( 22.2%)  FIR Parser
    1.1428 ( 64.7%)    0.7735 ( 55.3%)  'firrtl.circuit' Pipeline
    0.1382 (  7.8%)    0.0744 (  5.3%)    'firrtl.module' Pipeline
    0.1189 (  6.7%)    0.0638 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0193 (  1.1%)    0.0106 (  0.8%)      LowerCHIRRTL
    0.0128 (  0.7%)    0.0128 (  0.9%)    InferWidths
    0.0558 (  3.2%)    0.0558 (  4.0%)    InferResets
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0016 (  0.1%)    0.0016 (  0.1%)    PrefixModules
    0.0933 (  5.3%)    0.0933 (  6.7%)    LowerFIRRTLTypes
    0.6490 ( 36.7%)    0.3435 ( 24.6%)    'firrtl.module' Pipeline
    0.0950 (  5.4%)    0.0535 (  3.8%)      ExpandWhens
    0.5539 ( 31.3%)    0.2900 ( 20.7%)      Canonicalizer
    0.0237 (  1.3%)    0.0237 (  1.7%)    Inliner
    0.0315 (  1.8%)    0.0315 (  2.3%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1257 (  7.1%)    0.1257 (  9.0%)    'firrtl.module' Pipeline
    0.1257 (  7.1%)    0.1257 (  9.0%)      Canonicalizer
    0.0108 (  0.6%)    0.0108 (  0.8%)    CreateSiFiveMetadata
    0.0994 (  5.6%)    0.0994 (  7.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1261 (  7.1%)    0.1261 (  9.0%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0311 (  1.8%)    0.0311 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0734 (  4.2%)    0.0734 (  5.3%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0193 (  1.1%)    0.0193 (  1.4%)    PrettifyVerilog
    0.0880 (  5.0%)    0.0880 (  6.3%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.7675 (100.0%)    1.3983 (100.0%)  Total

{
  totalTime: 1.41,
  maxMemory: 70336512
}
