<stg><name>GFMul</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %s_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s

]]></Node>
<StgValue><ssdm name="s_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1 %n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %result = shl i32 %s_read, i32 1

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:3 %trunc_ln220 = trunc i32 %s_read

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:4 %result_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220, i1 0

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6 %result_6 = xor i8 %result_3, i8 27

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:7 %zext_ln220 = zext i8 %result_6

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8 %result_10 = select i1 %tmp, i32 %zext_ln220, i32 %result

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_409" val="0"/>
<literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %result_16 = shl i32 %result_10, i32 1

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:10 %trunc_ln220_1 = trunc i32 %result_10

]]></Node>
<StgValue><ssdm name="trunc_ln220_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:11 %result_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_1, i1 0

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12 %tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13 %result_25 = xor i8 %result_7, i8 27

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_409" val="1"/>
<literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:14 %zext_ln220_1 = zext i8 %result_25

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15 %result_27 = select i1 %tmp_409, i32 %zext_ln220_1, i32 %result_16

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_410" val="0"/>
<literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %result_33 = shl i32 %result_27, i32 1

]]></Node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_410" val="1"/>
<literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:17 %trunc_ln220_2 = trunc i32 %result_27

]]></Node>
<StgValue><ssdm name="trunc_ln220_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_410" val="1"/>
<literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:18 %result_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_2, i1 0

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19 %tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_410" val="1"/>
<literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20 %result_35 = xor i8 %result_1, i8 27

]]></Node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_410" val="1"/>
<literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:21 %zext_ln220_2 = zext i8 %result_35

]]></Node>
<StgValue><ssdm name="zext_ln220_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22 %result_41 = select i1 %tmp_410, i32 %zext_ln220_2, i32 %result_33

]]></Node>
<StgValue><ssdm name="result_41"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %xor_ln260 = xor i32 %result_10, i32 %result_41

]]></Node>
<StgValue><ssdm name="xor_ln260"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %result_51 = xor i32 %xor_ln260, i32 %result_27

]]></Node>
<StgValue><ssdm name="result_51"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %result_52 = xor i32 %result_10, i32 %s_read

]]></Node>
<StgValue><ssdm name="result_52"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="29" op_0_bw="32">
<![CDATA[
_ifconv:26 %trunc_ln220_3 = trunc i32 %s_read

]]></Node>
<StgValue><ssdm name="trunc_ln220_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
_ifconv:27 %result_53 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %trunc_ln220_3, i1 0

]]></Node>
<StgValue><ssdm name="result_53"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="8">
<![CDATA[
_ifconv:28 %zext_ln220_3 = zext i8 %result_6

]]></Node>
<StgValue><ssdm name="zext_ln220_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv:29 %select_ln223 = select i1 %tmp, i30 %zext_ln220_3, i30 %result_53

]]></Node>
<StgValue><ssdm name="select_ln223"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_411" val="0"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
_ifconv:30 %result_54 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %select_ln223, i1 0

]]></Node>
<StgValue><ssdm name="result_54"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_411" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="30">
<![CDATA[
_ifconv:31 %trunc_ln220_4 = trunc i30 %select_ln223

]]></Node>
<StgValue><ssdm name="trunc_ln220_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_411" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:32 %result_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_4, i1 0

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
_ifconv:33 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %select_ln223, i32 7

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_411" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:34 %result_55 = xor i8 %result_2, i8 27

]]></Node>
<StgValue><ssdm name="result_55"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_411" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="8">
<![CDATA[
_ifconv:35 %zext_ln220_4 = zext i8 %result_55

]]></Node>
<StgValue><ssdm name="zext_ln220_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:36 %select_ln223_2 = select i1 %tmp_411, i31 %zext_ln220_4, i31 %result_54

]]></Node>
<StgValue><ssdm name="select_ln223_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_412" val="0"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:37 %result_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln223_2, i1 0

]]></Node>
<StgValue><ssdm name="result_56"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_412" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="31">
<![CDATA[
_ifconv:38 %trunc_ln220_5 = trunc i31 %select_ln223_2

]]></Node>
<StgValue><ssdm name="trunc_ln220_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_412" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:39 %result_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_5, i1 0

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
_ifconv:40 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %select_ln223_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_412" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:41 %result_57 = xor i8 %result_4, i8 27

]]></Node>
<StgValue><ssdm name="result_57"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_412" val="1"/>
<literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:42 %zext_ln220_5 = zext i8 %result_57

]]></Node>
<StgValue><ssdm name="zext_ln220_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43 %result_58 = select i1 %tmp_412, i32 %zext_ln220_5, i32 %result_56

]]></Node>
<StgValue><ssdm name="result_58"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="1"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44 %result_59 = xor i32 %result_58, i32 %s_read

]]></Node>
<StgValue><ssdm name="result_59"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_409" val="0"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="32">
<![CDATA[
_ifconv:45 %trunc_ln220_6 = trunc i32 %result_10

]]></Node>
<StgValue><ssdm name="trunc_ln220_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_409" val="0"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
_ifconv:46 %result_60 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln220_6, i1 0

]]></Node>
<StgValue><ssdm name="result_60"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_409" val="1"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="8">
<![CDATA[
_ifconv:47 %zext_ln220_6 = zext i8 %result_25

]]></Node>
<StgValue><ssdm name="zext_ln220_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:48 %select_ln223_4 = select i1 %tmp_409, i31 %zext_ln220_6, i31 %result_60

]]></Node>
<StgValue><ssdm name="select_ln223_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_413" val="0"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:49 %result_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln223_4, i1 0

]]></Node>
<StgValue><ssdm name="result_61"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_413" val="1"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="31">
<![CDATA[
_ifconv:50 %trunc_ln220_7 = trunc i31 %select_ln223_4

]]></Node>
<StgValue><ssdm name="trunc_ln220_7"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_413" val="1"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:51 %result_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_7, i1 0

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
_ifconv:52 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %select_ln223_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_413" val="1"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:53 %result_62 = xor i8 %result_5, i8 27

]]></Node>
<StgValue><ssdm name="result_62"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_413" val="1"/>
<literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:54 %zext_ln220_7 = zext i8 %result_62

]]></Node>
<StgValue><ssdm name="zext_ln220_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:55 %result_63 = select i1 %tmp_413, i32 %zext_ln220_7, i32 %result_61

]]></Node>
<StgValue><ssdm name="result_63"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_3" val="1"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56 %result_64 = xor i32 %result_52, i32 %result_63

]]></Node>
<StgValue><ssdm name="result_64"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="32">
<![CDATA[
_ifconv:57 %trunc_ln220_8 = trunc i32 %s_read

]]></Node>
<StgValue><ssdm name="trunc_ln220_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
_ifconv:58 %result_65 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln220_8, i1 0

]]></Node>
<StgValue><ssdm name="result_65"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="8">
<![CDATA[
_ifconv:59 %zext_ln220_8 = zext i8 %result_6

]]></Node>
<StgValue><ssdm name="zext_ln220_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:60 %select_ln223_6 = select i1 %tmp, i31 %zext_ln220_8, i31 %result_65

]]></Node>
<StgValue><ssdm name="select_ln223_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_414" val="0"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv:61 %result_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln223_6, i1 0

]]></Node>
<StgValue><ssdm name="result_66"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_414" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="31">
<![CDATA[
_ifconv:62 %trunc_ln220_9 = trunc i31 %select_ln223_6

]]></Node>
<StgValue><ssdm name="trunc_ln220_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_414" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:63 %result_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_9, i1 0

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
_ifconv:64 %tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %select_ln223_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_414" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:65 %result_67 = xor i8 %result_8, i8 27

]]></Node>
<StgValue><ssdm name="result_67"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_414" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:66 %zext_ln220_9 = zext i8 %result_67

]]></Node>
<StgValue><ssdm name="zext_ln220_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:67 %result_68 = select i1 %tmp_414, i32 %zext_ln220_9, i32 %result_66

]]></Node>
<StgValue><ssdm name="result_68"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_415" val="0"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68 %result_69 = shl i32 %result_68, i32 1

]]></Node>
<StgValue><ssdm name="result_69"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_415" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:69 %trunc_ln220_10 = trunc i32 %result_68

]]></Node>
<StgValue><ssdm name="trunc_ln220_10"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_415" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
_ifconv:70 %result_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_10, i1 0

]]></Node>
<StgValue><ssdm name="result_70"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:71 %tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_68, i32 7

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_415" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:72 %result_71 = xor i8 %result_70, i8 27

]]></Node>
<StgValue><ssdm name="result_71"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_415" val="1"/>
<literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:73 %zext_ln220_10 = zext i8 %result_71

]]></Node>
<StgValue><ssdm name="zext_ln220_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:74 %result_72 = select i1 %tmp_415, i32 %zext_ln220_10, i32 %result_69

]]></Node>
<StgValue><ssdm name="result_72"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:75 %xor_ln256 = xor i32 %result_72, i32 %s_read

]]></Node>
<StgValue><ssdm name="xor_ln256"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="1"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76 %result_73 = xor i32 %xor_ln256, i32 %result_68

]]></Node>
<StgValue><ssdm name="result_73"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_1" val="0"/>
<literal name="icmp_ln267_2" val="0"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:77 %icmp_ln267 = icmp_eq  i4 %n_read, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_1" val="0"/>
<literal name="icmp_ln267_2" val="0"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:78 %result_74 = select i1 %icmp_ln267, i32 %result_10, i32 %s_read

]]></Node>
<StgValue><ssdm name="result_74"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="0"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:79 %icmp_ln267_1 = icmp_eq  i4 %n_read, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln267_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_2" val="0"/>
<literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:80 %result_75 = select i1 %icmp_ln267_1, i32 %result_52, i32 %result_74

]]></Node>
<StgValue><ssdm name="result_75"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:81 %icmp_ln267_2 = icmp_eq  i4 %n_read, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln267_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_3" val="0"/>
<literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:82 %result_76 = select i1 %icmp_ln267_2, i32 %result_59, i32 %result_75

]]></Node>
<StgValue><ssdm name="result_76"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:83 %icmp_ln267_3 = icmp_eq  i4 %n_read, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln267_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_4" val="0"/>
<literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:84 %result_77 = select i1 %icmp_ln267_3, i32 %result_64, i32 %result_76

]]></Node>
<StgValue><ssdm name="result_77"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:85 %icmp_ln267_4 = icmp_eq  i4 %n_read, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln267_4"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:86 %result_78 = select i1 %icmp_ln267_4, i32 %result_73, i32 %result_77

]]></Node>
<StgValue><ssdm name="result_78"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:87 %icmp_ln267_5 = icmp_eq  i4 %n_read, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln267_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:88 %result_79 = select i1 %icmp_ln267_5, i32 %result_51, i32 %result_78

]]></Node>
<StgValue><ssdm name="result_79"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32">
<![CDATA[
_ifconv:89 %ret_ln282 = ret i32 %result_79

]]></Node>
<StgValue><ssdm name="ret_ln282"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
