
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
############################################
#
# Auto-generated project tcl file:
#  * sets up variable
#  * runs customized script
#
############################################
sh date
Thu Oct 10 14:49:25 CEST 2024
set TOP_MODULE vcve2_top
vcve2_top
set DC_SCRIPT dc_script.tcl
dc_script.tcl
set READ_SOURCES alessiocaviglia_thesis_vcve2_top_0.1-read-sources
alessiocaviglia_thesis_vcve2_top_0.1-read-sources
set SCRIPT_DIR ../../scripts
../../scripts
set REPORT_DIR ../../rpt
../../rpt
sh mkdir -p ${REPORT_DIR}
############################################
#
# Run custom script
#
############################################
source ${SCRIPT_DIR}/${DC_SCRIPT}
------------------------------------------------------------------
USED LIBRARIES
* /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db
------------------------------------------------------------------
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_pkg_0.1/rtl/vcve2_pkg.sv
Warning:  ../src/alessiocaviglia_thesis_vcve2_pkg_0.1/rtl/vcve2_pkg.sv:15: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db'
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv
Warning:  ../src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:23: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv
Warning:  ../src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv:18: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv
Warning:  ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:81: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_dec.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_enc.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_xilinx_buf_0/rtl/prim_xilinx_buf.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_branch_predict.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_controller.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_pmp_reset_default.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_counter.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_ex_block.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_if_stage.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_slow.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_pmp.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_wb.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_dv_dv_fcov_macros_0/dv_fcov_macros.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:61: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_agu.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_dmem_switch.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_core.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_0/rtl/prim_subst_perm.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_0/rtl/prim_present.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_cipher_0/rtl/prim_prince.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh
Warning:  ../src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:71: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_buf_0/prim_buf.sv
Warning:  ../src/lowrisc_prim_abstract_buf_0/prim_buf.sv:27: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
Warning:  ../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv:29: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_flop_0/prim_flop.sv
Warning:  ../src/lowrisc_prim_abstract_flop_0/prim_flop.sv:30: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/lowrisc_prim_ram_1p_scr_0.1/rtl/prim_ram_1p_scr.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Opening include file ../src/lowrisc_prim_util_get_scramble_params_0/rtl/prim_util_get_scramble_params.svh
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_top_0.1/rtl/vcve2_register_file_ff.sv
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ../src/alessiocaviglia_thesis_vcve2_top_0.1/rtl/vcve2_top.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_dummy_macros.svh
Opening include file ../src/lowrisc_prim_assert_0.1/rtl/prim_assert_sec_cm.svh
Presto compilation completed successfully.
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'tcbn65lpwc'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine vcve2_top line 127 in file
		'../src/alessiocaviglia_thesis_vcve2_top_0.1/rtl/vcve2_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fetch_enable_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_top)
Elaborated 1 design.
Current design is now 'vcve2_top'.
Information: Building the design 'vcve2_core' instantiated from design 'vcve2_top' with
	the parameters "PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,RV32E=1'h0,RV32M=3,RV32B=0,DbgTriggerEn=1'h1,DbgHwBreakNum=32'h00000001,DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808". (HDL-193)

Statistics for case statements in always block at line 1086 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_core.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1114           |    user/user     |
|           1126           |    user/user     |
|           1138           |    user/user     |
|           1150           |    user/user     |
|           1162           |    user/user     |
|           1177           |    user/user     |
===============================================

Statistics for case statements in always block at line 1207 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_core.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1208           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1227 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_core.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1232           |    user/user     |
|           1235           |    user/user     |
|           1246           |    user/user     |
|           1257           |    user/user     |
|           1270           |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808 line 1056 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_core.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vsew_q_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     vsew_q_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     vlmul_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      vl_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808)
Information: Building the design 'vcve2_if_stage' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "DmHaltAddr=32'h1a110800,DmExceptionAddr=32'h1a110808". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_if_stage.sv:123: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 122 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           123            |    user/user     |
===============================================

Statistics for case statements in always block at line 136 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           137            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_if_stage_1a110800_1a110808 line 220 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_if_stage.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  instr_new_id_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| instr_valid_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine vcve2_if_stage_1a110800_1a110808 line 237 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_if_stage.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|         pc_id_o_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     instr_rdata_id_o_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   instr_rdata_alu_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_fetch_err_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| instr_fetch_err_plus2_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    instr_rdata_c_id_o_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| instr_is_compressed_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   illegal_c_insn_id_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully. (vcve2_if_stage_1a110800_1a110808)
Information: Building the design 'vcve2_id_stage' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "RV32E=1'h0,RV32M=3,RV32B=0". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv:354: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv:379: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv:447: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv:777: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 301 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           302            |    user/user     |
===============================================

Statistics for case statements in always block at line 312 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           313            |    user/user     |
|           317            |    auto/auto     |
|           334            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 353 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           354            |    user/user     |
===============================================

Statistics for case statements in always block at line 378 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           379            |    user/user     |
|           383            |    auto/auto     |
|           398            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 446 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           447            |    user/user     |
===============================================

Statistics for case statements in always block at line 763 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           777            |    user/user     |
|           779            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 427 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    imd_val_q_reg    | Flip-flop |  68   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 707 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| branch_set_raw_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 725 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| branch_jump_set_done_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine vcve2_id_stage_0_3_0 line 750 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    id_fsm_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_id_stage_0_3_0)
Information: Building the design 'vcve2_ex_block' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "RV32M=3,RV32B=0". (HDL-193)

Statistics for case statements in always block at line 105 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_ex_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           110            |    auto/auto     |
===============================================
Presto compilation completed successfully. (vcve2_ex_block_RV32M3_RV32B0)
Information: Building the design 'vcve2_load_store_unit'. (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:117: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:149: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:185: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:199: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:114: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:219: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:272: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:287: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:326: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv:365: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 113 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    user/user     |
|           117            |    user/user     |
|           120            |    auto/auto     |
|           129            |    auto/auto     |
|           138            |    auto/auto     |
|           149            |    user/user     |
|           152            |    auto/auto     |
|           161            |    auto/auto     |
|           170            |    auto/auto     |
|           185            |    user/user     |
|           199            |    user/user     |
===============================================

Statistics for case statements in always block at line 218 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |    user/user     |
===============================================

Statistics for case statements in always block at line 271 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           272            |    user/user     |
===============================================

Statistics for case statements in always block at line 286 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           287            |    user/user     |
===============================================

Statistics for case statements in always block at line 325 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |    user/user     |
===============================================

Statistics for case statements in always block at line 364 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           365            |    user/user     |
===============================================

Statistics for case statements in always block at line 383 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_load_store_unit line 233 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_load_store_unit line 242 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_load_store_unit line 262 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_last_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_load_store_unit line 504 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_load_store_unit.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      lsu_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      ls_fsm_cs_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| handle_misaligned_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pmp_err_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (vcve2_load_store_unit)
Information: Building the design 'vcve2_lsu_interface'. (HDL-193)

Statistics for case statements in always block at line 48 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vcve2_lsu_interface line 37 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_lsu_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     addr_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_lsu_interface)
Information: Building the design 'vcve2_dmem_switch'. (HDL-193)

Statistics for case statements in always block at line 75 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_dmem_switch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            76            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vcve2_dmem_switch line 64 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_dmem_switch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_op_q_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_dmem_switch)
Information: Building the design 'vcve2_wb'. (HDL-193)
Presto compilation completed successfully. (vcve2_wb)
Information: Building the design 'vcve2_register_file_ff' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "RV32E=1'h0,DataWidth=32,WordZeroVal=32'h00000000". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_top_0.1/rtl/vcve2_register_file_ff.sv:62: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine vcve2_register_file_ff_0_32_00000000 line 55 in file
		'../src/alessiocaviglia_thesis_vcve2_top_0.1/rtl/vcve2_register_file_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rf_reg_q_reg     | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|            block name/line              | Inputs | Outputs | # sel inputs |
=============================================================================
| vcve2_register_file_ff_0_32_00000000/69 |   32   |   32    |      5       |
| vcve2_register_file_ff_0_32_00000000/70 |   32   |   32    |      5       |
=============================================================================
Presto compilation completed successfully. (vcve2_register_file_ff_0_32_00000000)
Information: Building the design 'vcve2_vrf_interface' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "VLEN=128,PIPE_WIDTH=32". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:415: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:484: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:510: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:571: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:606: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:109: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:136: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv:148: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 103 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           109            |    auto/auto     |
|           136            |    auto/auto     |
|           148            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           232            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 657 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           659            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 691 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           696            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 764 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           765            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 179 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| slide_first_write_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      vrf_state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  num_iterations_q_reg   | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|      offset_q_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  first_iteration_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  last_iteration_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   slide_offset_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 649 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| slide_buffer_q_reg  | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 682 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     buffer_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| curr_state_delay_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine vcve2_vrf_interface_VLEN128_PIPE_WIDTH32 line 736 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_vrf_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rd_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rs1_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rs2_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rs3_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_vrf_interface_VLEN128_PIPE_WIDTH32)
Information: Building the design 'vcve2_agu' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "AddrWidth=32". (HDL-193)

Inferred memory devices in process
	in routine vcve2_agu_AddrWidth32 line 39 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_agu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_rd_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   addr_rs1_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   addr_rs2_q_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_agu_AddrWidth32)
Information: Building the design 'vcve2_cs_registers' instantiated from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808' with
	the parameters "DbgTriggerEn=1'h1,DbgHwBreakNum=32'h00000001,MHPMCounterNum=32'h00000000,MHPMCounterWidth=32'h00000028,PMPEnable=1'h0,PMPGranularity=32'h00000000,PMPNumRegions=32'h00000004,RV32E=1'h0,RV32M=3,RV32B=0". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:1138: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:1142: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:1341: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:1392: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:1433: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv:718: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 262 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           266            |    user/user     |
===============================================

Statistics for case statements in always block at line 484 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           521            |    user/user     |
|           622            |    user/user     |
|           625            |    user/user     |
===============================================

Statistics for case statements in always block at line 717 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           718            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0 line 703 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0 line 1302 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mcountinhibit_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================================================================
|                               block name/line                                 | Inputs | Outputs | # sel inputs |
===================================================================================================================
| vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0/407 |   32   |   67    |      5       |
===================================================================================================================
Presto compilation completed successfully. (vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0)
Information: Building the design 'vcve2_prefetch_buffer'. (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv:83: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv:212: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine vcve2_prefetch_buffer line 151 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  stored_addr_q_reg  | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_prefetch_buffer line 168 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  fetch_addr_q_reg   | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_prefetch_buffer line 229 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_prefetch_buffer.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  branch_discard_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    discard_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| rdata_outstanding_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (vcve2_prefetch_buffer)
Information: Building the design 'vcve2_compressed_decoder'. (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv:45: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv:142: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv:124: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv:208: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv:42: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 36 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    user/user     |
|            45            |    user/user     |
|            86            |    user/user     |
|           124            |    user/user     |
|           142            |    user/user     |
|           208            |    user/user     |
===============================================
Presto compilation completed successfully. (vcve2_compressed_decoder)
Information: Building the design 'vcve2_decoder' instantiated from design 'vcve2_id_stage_0_3_0' with
	the parameters "RV32E=1'h0,RV32M=3,RV32B=0". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:449: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:449: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:458: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1024: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1039: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1045: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1051: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1057: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1063: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1069: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1019: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1101: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1112: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1086: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1138: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1195: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1201: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1207: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1208: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1209: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1210: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1212: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1213: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1214: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1216: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1217: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1218: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1221: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1222: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1223: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1226: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1227: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1228: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1229: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1232: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1235: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1236: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1238: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1241: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1244: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1247: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1253: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1256: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1261: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1264: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1267: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1272: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1278: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:388: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv:1010: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 226 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |    user/user     |
|           311            |    user/user     |
|           340            |    user/user     |
|           357            |    user/user     |
|           388            |    user/user     |
|           397            |    user/user     |
|           413            |    user/user     |
|           438            |    user/user     |
|           490            |    user/user     |
|           600            |    user/user     |
|           626            |    user/user     |
|           662            |    user/user     |
|           685            |    auto/auto     |
|           692            |    auto/auto     |
|           708            |    auto/auto     |
|           715            |    auto/auto     |
|           740            |    user/user     |
===============================================

Statistics for case statements in always block at line 878 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           893            |    user/user     |
|           935            |    user/user     |
|           1010           |    user/user     |
|           1180           |    user/user     |
|           1328           |    user/user     |
|           1406           |    user/user     |
===============================================
Presto compilation completed successfully. (vcve2_decoder_0_3_0)
Information: Building the design 'vcve2_controller'. (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_controller.sv:307: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 318 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           357            |    user/user     |
|           601            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_controller line 729 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_controller.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|     illegal_insn_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ctrl_fsm_cs_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       nmi_mode_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    do_single_step_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| enter_debug_mode_prio_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       load_err_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       store_err_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        exc_req_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (vcve2_controller)
Information: Building the design 'vcve2_alu' instantiated from design 'vcve2_ex_block_RV32M3_RV32B0' with
	the parameters "RV32B=0". (HDL-193)

Statistics for case statements in always block at line 59 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    user/user     |
===============================================

Statistics for case statements in always block at line 92 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            93            |    user/user     |
===============================================

Statistics for case statements in always block at line 104 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    user/user     |
===============================================

Statistics for case statements in always block at line 134 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    user/user     |
===============================================

Statistics for case statements in always block at line 174 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           175            |    user/user     |
===============================================

Statistics for case statements in always block at line 319 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           320            |    user/user     |
===============================================

Statistics for case statements in always block at line 386 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           387            |    user/user     |
===============================================

Statistics for case statements in always block at line 406 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           407            |    user/user     |
===============================================

Statistics for case statements in always block at line 1334 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1337           |    user/user     |
===============================================
Presto compilation completed successfully. (vcve2_alu_RV32B0)
Information: Building the design 'vcve2_multdiv_fast' instantiated from design 'vcve2_ex_block_RV32M3_RV32B0' with
	the parameters "RV32M=3". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv:267: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv:284: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv:287: signed to unsigned part selection occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv:335: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 183 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 280 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           282            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 315 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           335            |    user/user     |
===============================================

Statistics for case statements in always block at line 535 in file
	'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           548            |    user/user     |
===============================================

Inferred memory devices in process
	in routine vcve2_multdiv_fast_RV32M3 line 102 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  div_by_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  div_counter_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   md_state_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  op_quotient_q_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_multdiv_fast_RV32M3 line 372 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_multdiv_fast.sv'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| gen_mult_single_cycle.mult_state_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================================
Statistics for MUX_OPs
===================================================================
|       block name/line         | Inputs | Outputs | # sel inputs |
===================================================================
| vcve2_multdiv_fast_RV32M3/601 |   32   |    1    |      5       |
===================================================================
Presto compilation completed successfully. (vcve2_multdiv_fast_RV32M3)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=6,ResetValue=6'h0c". (HDL-193)

Inferred memory devices in process
	in routine vcve2_csr_6_0c line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_6_0c)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv:14: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine vcve2_csr_32_0_0 line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_32_0_0)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=19,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv:14: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine vcve2_csr_19_0_0 line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_19_0_0)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=7,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv:14: Default value of the sized parameter 'ResetValue' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)

Inferred memory devices in process
	in routine vcve2_csr_7_0_0 line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_7_0_0)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32,ResetValue=32'h00000001". (HDL-193)

Inferred memory devices in process
	in routine vcve2_csr_32_00000001 line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_32_00000001)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32,ShadowCopy=1'h0,ResetValue=32'h40000003". (HDL-193)

Inferred memory devices in process
	in routine vcve2_csr_32_0_40000003 line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_32_0_40000003)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=3,ShadowCopy=1'h0,ResetValue=3'h4". (HDL-193)

Inferred memory devices in process
	in routine vcve2_csr_3_0_4 line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_3_0_4)
Information: Building the design 'vcve2_counter' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "CounterWidth=64". (HDL-193)

Inferred memory devices in process
	in routine vcve2_counter_CounterWidth64 line 63 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_counter_CounterWidth64)
Information: Building the design 'vcve2_counter' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "CounterWidth=64,ProvideValUpd=1". (HDL-193)

Inferred memory devices in process
	in routine vcve2_counter_CounterWidth64_ProvideValUpd1 line 63 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    counter_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_counter_CounterWidth64_ProvideValUpd1)
Information: Building the design 'vcve2_csr' instantiated from design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0' with
	the parameters "Width=32'h00000001,ShadowCopy=1'h0,ResetValue=1'h0". (HDL-193)

Inferred memory devices in process
	in routine vcve2_csr_00000001_0_0 line 28 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_csr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_csr_00000001_0_0)
Information: Building the design 'vcve2_fetch_fifo' instantiated from design 'vcve2_prefetch_buffer' with
	the parameters "NUM_REQS=32'h00000002". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv:205: signed to unsigned conversion occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv:237: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine vcve2_fetch_fifo_00000002 line 151 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_fetch_fifo_00000002 line 219 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valid_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine vcve2_fetch_fifo_00000002 line 228 in file
		'../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fetch_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      err_q_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_q_reg     | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vcve2_fetch_fifo_00000002)
Information: Building the design 'vcve2_fracturable_adder' instantiated from design 'vcve2_alu_RV32B0' with
	the parameters "PIPE_WIDTH=32". (HDL-193)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv:14: signed to unsigned assignment occurs. (VER-318)
Warning:  ../src/alessiocaviglia_thesis_vcve2_core_0.1/rtl/vcve2_fracturable_adder.sv:15: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (vcve2_fracturable_adder_PIPE_WIDTH32)

  Linking design 'vcve2_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/vcve2_top.db, etc
  tcbn65lpwc (library)        /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db

Writing ddc file '../../rpt/precompiled.ddc'.
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Analyzing: "/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db"
Library analysis succeeded.
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1877 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 8 instances of design 'vcve2_csr_32_0_0'. (OPT-1056)
Information: Uniquified 2 instances of design 'vcve2_csr_7_0_0'. (OPT-1056)
Information: Uniquified 2 instances of design 'vcve2_csr_00000001_0_0'. (OPT-1056)
  Simplifying Design 'vcve2_top'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)

Loaded alib file './alib-52/tcbn65lpwc.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'vcve2_register_file_ff_0_32_00000000'
  Processing 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0'
Information: Added key list 'DesignWare' to design 'vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0'. (DDB-72)
Information: The register 'mcountinhibit_q_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'vcve2_decoder_0_3_0'
  Processing 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32'
Information: Added key list 'DesignWare' to design 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32'. (DDB-72)
 Implement Synthetic for 'vcve2_vrf_interface_VLEN128_PIPE_WIDTH32'.
  Processing 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808'
Information: Added key list 'DesignWare' to design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808'. (DDB-72)
 Implement Synthetic for 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808'.
  Processing 'vcve2_multdiv_fast_RV32M3'
 Implement Synthetic for 'vcve2_multdiv_fast_RV32M3'.
Information: Added key list 'DesignWare' to design 'vcve2_multdiv_fast_RV32M3'. (DDB-72)
  Processing 'vcve2_id_stage_0_3_0'
Information: The register 'imd_val_q_reg[1][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'imd_val_q_reg[1][33]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'vcve2_id_stage_0_3_0'.
Information: Added key list 'DesignWare' to design 'vcve2_id_stage_0_3_0'. (DDB-72)
  Processing 'vcve2_fetch_fifo_00000002'
 Implement Synthetic for 'vcve2_fetch_fifo_00000002'.
  Processing 'vcve2_compressed_decoder'
  Processing 'vcve2_lsu_interface'
 Implement Synthetic for 'vcve2_lsu_interface'.
  Processing 'vcve2_fracturable_adder_PIPE_WIDTH32'
 Implement Synthetic for 'vcve2_fracturable_adder_PIPE_WIDTH32'.
  Processing 'vcve2_csr_3_0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_ProvideValUpd1_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_csr_3_0_4'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_agu_AddrWidth32_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_multdiv_fast_RV32M3_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_0'
  Mapping integrated clock gating circuitry
  Processing 'vcve2_controller'
 Implement Synthetic for 'vcve2_controller'.
  Processing 'vcve2_counter_CounterWidth64_ProvideValUpd1'
 Implement Synthetic for 'vcve2_counter_CounterWidth64_ProvideValUpd1'.
  Processing 'vcve2_agu_AddrWidth32'
 Implement Synthetic for 'vcve2_agu_AddrWidth32'.
  Processing 'vcve2_csr_19_0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_csr_19_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_lsu_interface'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_if_stage_1a110800_1a110808'
  Mapping integrated clock gating circuitry
  Processing 'vcve2_alu_RV32B0'
 Implement Synthetic for 'vcve2_alu_RV32B0'.
Information: Added key list 'DesignWare' to design 'vcve2_alu_RV32B0'. (DDB-72)
  Processing 'vcve2_prefetch_buffer'
 Implement Synthetic for 'vcve2_prefetch_buffer'.
  Processing 'vcve2_csr_32_0_0_0'
  Processing 'vcve2_csr_32_0_40000003'
  Processing 'vcve2_csr_7_0_0_0'
  Processing 'vcve2_csr_6_0c'
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_csr_7_0_0_0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_csr_6_0c'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_prefetch_buffer_0'
  Mapping integrated clock gating circuitry
  Processing 'vcve2_load_store_unit'
Information: The register 'pmp_err_q_reg' is a constant and will be removed. (OPT-1206)
  Processing 'vcve2_top'
  Processing 'vcve2_counter_CounterWidth64'
 Implement Synthetic for 'vcve2_counter_CounterWidth64'.
  Processing 'vcve2_csr_32_00000001'
Information: The register 'rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'rdata_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'rdata_q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'rdata_q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'rdata_q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'rdata_q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'rdata_q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'rdata_q_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_40000003'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_id_stage_0_3_0_0'
  Mapping integrated clock gating circuitry
  Processing 'vcve2_csr_00000001_0_0_0'
  Processing 'vcve2_if_stage_1a110800_1a110808'
Information: The register 'pc_id_o_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'vcve2_ex_block_RV32M3_RV32B0'
  Processing 'vcve2_wb'
  Processing 'vcve2_dmem_switch'
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_00000001'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vcve2_controller'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIEL' in the library 'tcbn65lpwc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEH' in the library 'tcbn65lpwc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design vcve2_ex_block_RV32M3_RV32B0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_wb, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_DW01_inc_J5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_compressed_decoder, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_if_stage_1a110800_1a110808, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_decoder_0_3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_id_stage_0_3_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_alu_RV32B0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_lsu_interface, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_lsu_interface_DW01_add_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_RSOP_255, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_agu_AddrWidth32_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_agu_AddrWidth32_DW01_inc_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_agu_AddrWidth32_DW01_inc_J9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_agu_AddrWidth32_DW01_inc_J9_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_prefetch_buffer_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_prefetch_buffer_DW01_add_J10_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_controller, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_controller_DW01_add_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_fracturable_adder_PIPE_WIDTH32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_multdiv_fast_RV32M3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_multdiv_fast_RV32M3_DP_OP_116J6_122_2826_J6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_multdiv_fast_RV32M3_DW01_dec_J6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_multdiv_fast_RV32M3_DW02_mult_J6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_multdiv_fast_RV32M3_DW_mult_tc_J6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_DP_OP_261J4_122_3328_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_6_0c, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_19_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_7_0_0_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_00000001, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_40000003, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_3_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_counter_CounterWidth64_DW01_inc_J11_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_ProvideValUpd1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_counter_CounterWidth64_ProvideValUpd1_DW01_inc_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_fetch_fifo_00000002_DW01_add_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_fracturable_adder_PIPE_WIDTH32_DP_OP_28J8_125_6171_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_fracturable_adder_PIPE_WIDTH32_DP_OP_27J8_124_6171_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_fracturable_adder_PIPE_WIDTH32_DP_OP_26J8_123_6171_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vcve2_fracturable_adder_PIPE_WIDTH32_DP_OP_25J8_122_6171_J8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_ProvideValUpd1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_agu_AddrWidth32_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_agu_AddrWidth32_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_multdiv_fast_RV32M3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_multdiv_fast_RV32M3_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_fetch_fifo_00000002_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_32_0_0_0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_counter_CounterWidth64_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_csr_7_0_0_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_load_store_unit_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_prefetch_buffer_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_vrf_interface_VLEN128_PIPE_WIDTH32_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_id_stage_0_3_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vcve2_register_file_ff_0_32_00000000_30, since there are no registers. (PWR-806)
Information: Performing clock-gating on design vcve2_vrf_interface_VLEN128_PIPE_WIDTH32. (PWR-730)
Information: Performing clock-gating on design vcve2_prefetch_buffer. (PWR-730)
Information: Performing clock-gating on design vcve2_controller. (PWR-730)
Information: Performing clock-gating on design vcve2_id_stage_0_3_0. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_00000001_0_0_1. (PWR-730)
Information: Performing clock-gating on design vcve2_fetch_fifo_00000002. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_00000001_0_0_0. (PWR-730)
Information: Performing clock-gating on design vcve2_top. (PWR-730)
Information: Performing clock-gating on design vcve2_lsu_interface. (PWR-730)
Information: Performing clock-gating on design vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808. (PWR-730)
Information: Performing clock-gating on design vcve2_load_store_unit. (PWR-730)
Information: Performing clock-gating on design vcve2_register_file_ff_0_32_00000000. (PWR-730)
Information: Performing clock-gating on design vcve2_agu_AddrWidth32. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_6_0c. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_7. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_19_0_0. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_7_0_0_1. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_00000001. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_40000003. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_3_0_4. (PWR-730)
Information: Performing clock-gating on design vcve2_counter_CounterWidth64. (PWR-730)
Information: Performing clock-gating on design vcve2_counter_CounterWidth64_ProvideValUpd1. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_0. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_1. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_2. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_3. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_4. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_5. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_32_0_0_6. (PWR-730)
Information: Performing clock-gating on design vcve2_csr_7_0_0_0. (PWR-730)
Information: Performing clock-gating on design vcve2_if_stage_1a110800_1a110808. (PWR-730)
Information: Performing clock-gating on design vcve2_dmem_switch. (PWR-730)
Information: Performing clock-gating on design vcve2_cs_registers_1_00000001_00000000_00000028_0_00000000_00000004_0_3_0. (PWR-730)
Information: Performing clock-gating on design vcve2_multdiv_fast_RV32M3. (PWR-730)
Information: The register 'u_cve2_core/cs_registers_i/u_depc_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/cs_registers_i/gen_trigger_regs.u_tselect_csr/rdata_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: Removing unused design 'vcve2_csr_00000001_0_0_1'. (OPT-1055)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'vcve2_agu_AddrWidth32'. (DDB-72)
Information: Added key list 'DesignWare' to design 'vcve2_lsu_interface'. (DDB-72)
Information: Added key list 'DesignWare' to design 'vcve2_controller'. (DDB-72)
Information: Added key list 'DesignWare' to design 'vcve2_fetch_fifo_00000002'. (DDB-72)
Information: Added key list 'DesignWare' to design 'vcve2_fracturable_adder_PIPE_WIDTH32'. (DDB-72)
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'vcve2_prefetch_buffer'. (DDB-72)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
Information: Added key list 'DesignWare' to design 'vcve2_counter_CounterWidth64'. (DDB-72)
Information: Added key list 'DesignWare' to design 'vcve2_counter_CounterWidth64_ProvideValUpd1'. (DDB-72)
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:01   81065.9      1.87    1494.7       2.3                           31942.9277
    0:01:02   80981.6      1.97    1514.6       2.3                           31917.7070

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'vcve2_multdiv_fast_RV32M3_DP_OP_116J6_122_2826_8'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:01:09   53880.8      2.76    2589.8      72.7                           15155.8037
    0:01:34   56557.1      0.97     986.3     117.1                           16808.1855
    0:01:34   56557.1      0.97     986.3     117.1                           16808.1855
    0:01:34   56574.0      0.97     985.5     117.0                           16821.8906
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...
Information: The register 'u_cve2_core/vl_q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_cve2_core/vl_q_reg[8]' is a constant and will be removed. (OPT-1206)
    0:01:36   55922.8      0.97     984.4     117.0                           16594.0742
    0:01:36   55868.8      1.00     985.4     137.5                           16584.3535

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:40   55352.2      0.99     980.3       6.5                           16283.9033
    0:01:41   55217.5      0.99    1009.1       6.5                           16204.9805
    0:01:43   55451.9      0.94     892.2       6.5                           16403.4473
    0:01:43   55451.9      0.94     892.2       6.5                           16403.4473
    0:01:45   55235.2      0.94     807.9       0.0                           15078.4717
    0:01:45   55235.2      0.94     807.9       0.0                           15078.4717
    0:02:57   58058.3      0.60     479.1       0.0                           16011.2939
    0:02:57   58058.3      0.60     479.1       0.0                           16011.2939
    0:02:59   58316.0      0.57     434.2       0.0                           16182.8516
    0:02:59   58316.0      0.57     434.2       0.0                           16182.8516
    0:05:20   60883.2      0.40     256.6       0.0                           17103.0645
    0:05:20   60883.2      0.40     256.6       0.0                           17103.0645
    0:06:08   62761.3      0.22     106.3       0.0                           18259.4570
    0:06:08   62761.3      0.22     106.3       0.0                           18259.4570
    0:07:15   63203.8      0.20     106.0       2.8                           18297.7070
    0:07:15   63203.8      0.20     106.0       2.8                           18297.7070
    0:07:47   64201.0      0.12      51.3       2.8                           18914.3027
    0:07:47   64201.0      0.12      51.3       2.8                           18914.3027
    0:08:49   64448.3      0.13      54.2       3.5                           18932.1699
    0:08:49   64448.3      0.13      54.2       3.5                           18932.1699
    0:09:19   65100.6      0.09      30.5       3.5                           19304.4609
    0:09:19   65100.6      0.09      30.5       3.5                           19304.4609
    0:10:08   65193.1      0.07      22.4       4.2                           19269.4531


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:08   65193.1      0.07      22.4       4.2                           19269.4531
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:10:11   65193.5      0.05      15.0       0.0                           19285.9160
    0:10:57   65688.5      0.06      19.4       0.0                           19450.3223


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:10:57   65688.5      0.06      19.4       0.0                           19450.3223
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:11:06   63716.8      0.18     100.5       0.0                           18820.5488
    0:11:38   64050.1      0.17      91.8      34.0                           18936.0059
    0:11:38   64050.1      0.17      91.8      34.0                           18936.0059
    0:11:40   61835.0      0.17      70.1       3.5                           16667.8242
    0:11:40   61835.0      0.17      70.1       3.5                           16667.8242
    0:12:47   62626.3      0.16      62.2       2.0                           16972.1387
    0:12:47   62626.3      0.16      62.2       2.0                           16972.1387
    0:12:47   62694.0      0.15      59.2       2.0                           17010.0781
    0:12:47   62694.0      0.15      59.2       2.0                           17010.0781
    0:13:26   63288.7      0.14      52.7       5.9                           17268.6250
    0:13:26   63288.7      0.14      52.7       5.9                           17268.6250
    0:13:58   64224.0      0.06      11.5      22.2                           17886.9238
    0:13:58   64224.0      0.06      11.5      22.2                           17886.9238
    0:14:56   64284.5      0.05      12.9      19.1                           17820.4473
    0:14:56   64284.5      0.05      12.9      19.1                           17820.4473
    0:15:22   64899.4      0.00       0.0      20.1                           18214.3027
    0:15:22   64899.4      0.00       0.0      20.1                           18214.3027
    0:15:22   64899.4      0.00       0.0      20.1                           18214.3027
    0:15:22   64899.4      0.00       0.0      20.1                           18214.3027
    0:15:22   64899.4      0.00       0.0      20.1                           18214.3027
    0:15:22   64899.4      0.00       0.0      20.1                           18214.3027
    0:15:22   64899.4      0.00       0.0      20.1                           18214.3027
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:15:22   64870.2      0.00       0.0      20.1                           18213.9453
    0:15:26   62292.2      0.03       4.6      14.1                           16532.1914
    0:15:29   62397.4      0.00       0.0      15.0                           16584.0469
    0:15:29   62397.4      0.00       0.0      15.0                           16584.0469
    0:15:32   61891.2      0.00       0.0       4.7                           16141.8955
    0:15:34   61569.0      0.00       0.0       4.7                           16004.0283
    0:15:35   61489.8      0.00       0.0       0.0                           15950.9961
    0:15:35   61489.8      0.00       0.0       0.0                           15950.9961
    0:15:35   61489.8      0.00       0.0       0.0                           15950.9961
    0:15:35   61489.8      0.00       0.0       0.0                           15950.9961
    0:15:36   61489.8      0.00       0.0       0.0                           15950.9961
    0:15:36   61489.8      0.00       0.0       0.0                           15950.9961
    0:15:44   60241.7      0.00       0.0       0.0                           15225.3799
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lp_200a/tcbn65lpwc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'vcve2_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_cve2_core/cs_registers_i/gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr/net125615': 2033 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file '../../rpt/compiled.ddc'.
Warning: Design 'vcve2_top' inherited license information from design 'vcve2_core_0_00000000_00000004_00000000_00000028_0_3_0_1_00000001_1a110800_1a110808'. (DDB-74)
Information: Added key list 'DesignWare' to design 'vcve2_top'. (DDB-72)
Warning: In the design vcve2_top, net 'crash_dump_o[current_pc][0]' is connecting multiple ports. (UCN-1)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/rpt/netlist.sdf'. (WT-3)
Writing verilog file '/home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
############################################
#
#  all done -- exit
#
############################################
sh dateThu Oct 10 15:07:12 CEST 2024
Thu Oct 10 15:07:12 CEST 2024
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Memory usage for this session 593 Mbytes.
Memory usage for this session including child processes 593 Mbytes.
CPU usage for this session 989 seconds ( 0.27 hours ).
Elapsed time for this session 1118 seconds ( 0.31 hours ).

Thank you...
