# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[16F15254]
ARCH=PIC14EX
BANKS=40
BANKSELBITS=0x6
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF,270-27F,2F0-2FF,370-37F,3F0-3FF,470-47F,4F0-4FF,570-57F,5F0-5FF,670-67F,6F0-6FF,770-77F,7F0-7FF,870-87F,8F0-8FF,970-97F,9F0-9FF,A70-A7F,AF0-AFF,B70-B7F,BF0-BFF,C70-C7F,CF0-CFF,D70-D7F,DF0-DFF,E70-E7F,EF0-EFF,F70-F7F,FF0-FFF,1070-107F,10F0-10FF,1170-117F,11F0-11FF,1270-127F,12F0-12FF,1370-137F,13F0-13FF,1470-147F,14F0-14FF,1570-157F,15F0-15FF,1670-167F,16F0-16FF,1770-177F,17F0-17FF,1870-187F,18F0-18FF,1970-197F,19F0-19FF,1A70-1A7F,1AF0-1AFF,1B70-1B7F,1BF0-1BFF,1C70-1C7F,1CF0-1CFF,1D70-1D7F,1DF0-1DFF,1E70-1E7F,1EF0-1EFF,1F70-1F7F,1FF0-1FFF
CONFIG=8007-800B
CONFIGPROG=1,1,1
EEPROMINT=NVMREG_INT
FLASHTYPE=READWRITE_A
FLASH_ERASE=20
FLASH_READ=1
FLASH_WRITE=20
IDLOC=8000-8003
IDLOCPROG=1,1,1
LINEARBASE=0x2000
MAKE=MICROCHIP
OSCCON=88E
PAGESIZE=0x800
PCBITS=0xF
PROCID=A313
RAMBANK=20-7F,A0-EF,120-16F,1A0-1EF,220-26F,2A0-2EF,320-32F
ROMSIZE=1000
SFR=INDF0,0,8
SFR=INDF1,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR0,4,16
SFR=FSR0L,4,8
SFR=FSR0H,5,8
SFR=FSR1,6,16
SFR=FSR1L,6,8
SFR=FSR1H,7,8
SFR=BSR,8,8
SFR=WREG,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PORTA,C,8
SFR=PORTB,D,8
SFR=PORTC,E,8
SFR=PORTE,10,8
SFR=TRISA,12,8
SFR=TRISB,13,8
SFR=TRISC,14,8
SFR=TRISE,16,8
SFR=LATA,18,8
SFR=LATB,19,8
SFR=LATC,1A,8
SFR=CPCON,9A,8
SFR=ADRES,9B,16
SFR=ADRESL,9B,8
SFR=ADRESH,9C,8
SFR=ADCON0,9D,8
SFR=ADCON1,9E,8
SFR=ADACT,9F,8
SFR=RB4I2C,10C,8
SFR=RB6I2C,10D,8
SFR=RC3I2C,10E,8
SFR=RC4I2C,10F,8
SFR=RC1REG,119,8
SFR=TX1REG,11A,8
SFR=SP1BRG,11B,16
SFR=SP1BRGL,11B,8
SFR=SP1BRGH,11C,8
SFR=RC1STA,11D,8
SFR=TX1STA,11E,8
SFR=BAUD1CON,11F,8
SFR=SSP1BUF,18C,8
SFR=SSP1ADD,18D,8
SFR=SSP1MSK,18E,8
SFR=SSP1STAT,18F,8
SFR=SSP1CON1,190,8
SFR=SSP1CON2,191,8
SFR=SSP1CON3,192,8
SFR=TMR1,20C,16
SFR=TMR1L,20C,8
SFR=TMR1H,20D,8
SFR=T1CON,20E,8
SFR=TMR1CON,20E,8
SFR=T1GCON,20F,8
SFR=TMR1GCON,20F,8
SFR=T1GATE,210,8
SFR=TMR1GATE,210,8
SFR=T1CLK,211,8
SFR=TMR1CLK,211,8
SFR=PR1,211,8
SFR=T2TMR,28C,8
SFR=TMR2,28C,8
SFR=T2PR,28D,8
SFR=PR2,28D,8
SFR=T2CON,28E,8
SFR=T2HLT,28F,8
SFR=T2CLKCON,290,8
SFR=T2RST,291,8
SFR=CCPR1,30C,16
SFR=CCPR1L,30C,8
SFR=CCPR1H,30D,8
SFR=CCP1CON,30E,8
SFR=CCP1CAP,30F,8
SFR=CCPR2,310,16
SFR=CCPR2L,310,8
SFR=CCPR2H,311,8
SFR=CCP2CON,312,8
SFR=CCP2CAP,313,8
SFR=PWM3DC,314,16
SFR=PWM3DCL,314,8
SFR=PWM3DCH,315,8
SFR=PWM3CON,316,8
SFR=PWM4DC,318,16
SFR=PWM4DCL,318,8
SFR=PWM4DCH,319,8
SFR=PWM4CON,31A,8
SFR=TMR0L,59C,8
SFR=TMR0,59C,8
SFR=TMR0H,59D,8
SFR=PR0,59D,8
SFR=T0CON0,59E,8
SFR=T0CON1,59F,8
SFR=PIR0,70C,8
SFR=PIR1,70D,8
SFR=PIR2,70E,8
SFR=PIE0,716,8
SFR=PIE1,717,8
SFR=PIE2,718,8
SFR=WDTCON,80C,8
SFR=BORCON,811,8
SFR=PCON0,813,8
SFR=PCON1,814,8
SFR=NVMADR,81A,16
SFR=NVMADRL,81A,8
SFR=NVMADRH,81B,8
SFR=NVMDAT,81C,16
SFR=NVMDATL,81C,8
SFR=NVMDATH,81D,8
SFR=NVMCON1,81E,8
SFR=NVMCON2,81F,8
SFR=OSCCON,88E,8
SFR=OSCSTAT,890,8
SFR=OSCEN,891,8
SFR=OSCTUNE,892,8
SFR=OSCFRQ,893,8
SFR=FVRCON,90C,8
SFR=PPSLOCK,1E8F,8
SFR=INTPPS,1E90,8
SFR=T0CKIPPS,1E91,8
SFR=T1CKIPPS,1E92,8
SFR=T1GPPS,1E93,8
SFR=T2INPPS,1E9C,8
SFR=CCP1PPS,1EA1,8
SFR=CCP2PPS,1EA2,8
SFR=ADACTPPS,1EC3,8
SFR=SSP1CLKPPS,1EC5,8
SFR=SSP1DATPPS,1EC6,8
SFR=SSP1SSPPS,1EC7,8
SFR=RX1PPS,1ECB,8
SFR=RX1DTPPS,1ECB,8
SFR=RXPPS,1ECB,8
SFR=CK1PPS,1ECC,8
SFR=TX1CKPPS,1ECC,8
SFR=CKPPS,1ECC,8
SFR=RA0PPS,1F10,8
SFR=RA1PPS,1F11,8
SFR=RA2PPS,1F12,8
SFR=RA3PPS,1F13,8
SFR=RA4PPS,1F14,8
SFR=RA5PPS,1F15,8
SFR=RA6PPS,1F16,8
SFR=RA7PPS,1F17,8
SFR=RB0PPS,1F18,8
SFR=RB1PPS,1F19,8
SFR=RB2PPS,1F1A,8
SFR=RB3PPS,1F1B,8
SFR=RB4PPS,1F1C,8
SFR=RB5PPS,1F1D,8
SFR=RB6PPS,1F1E,8
SFR=RB7PPS,1F1F,8
SFR=RC0PPS,1F20,8
SFR=RC1PPS,1F21,8
SFR=RC2PPS,1F22,8
SFR=RC3PPS,1F23,8
SFR=RC4PPS,1F24,8
SFR=RC5PPS,1F25,8
SFR=RC6PPS,1F26,8
SFR=RC7PPS,1F27,8
SFR=ANSELA,1F38,8
SFR=WPUA,1F39,8
SFR=ODCONA,1F3A,8
SFR=SLRCONA,1F3B,8
SFR=INLVLA,1F3C,8
SFR=IOCAP,1F3D,8
SFR=IOCAN,1F3E,8
SFR=IOCAF,1F3F,8
SFR=ANSELB,1F43,8
SFR=WPUB,1F44,8
SFR=ODCONB,1F45,8
SFR=SLRCONB,1F46,8
SFR=INLVLB,1F47,8
SFR=IOCBP,1F48,8
SFR=IOCBN,1F49,8
SFR=IOCBF,1F4A,8
SFR=ANSELC,1F4E,8
SFR=WPUC,1F4F,8
SFR=ODCONC,1F50,8
SFR=SLRCONC,1F51,8
SFR=INLVLC,1F52,8
SFR=IOCCP,1F53,8
SFR=IOCCN,1F54,8
SFR=IOCCF,1F55,8
SFR=WPUE,1F65,8
SFR=INLVLE,1F68,8
SFR=IOCEP,1F69,8
SFR=IOCEN,1F6A,8
SFR=IOCEF,1F6B,8
SFR=STATUS_SHAD,1FE4,8
SFR=WREG_SHAD,1FE5,8
SFR=BSR_SHAD,1FE6,8
SFR=PCLATH_SHAD,1FE7,8
SFR=FSR0_SHAD,1FE8,16
SFR=FSR0L_SHAD,1FE8,8
SFR=FSR0H_SHAD,1FE9,8
SFR=FSR1L_SHAD,1FEA,8
SFR=FSR1H_SHAD,1FEB,8
SFR=STKPTR,1FED,8
SFR=TOSL,1FEE,8
SFR=TOSH,1FEF,8
SFRFLD=INDF0,0,0,8
SFRFLD=INDF1,1,0,8
SFRFLD=PCL,2,0,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=FSR0L,4,0,8
SFRFLD=FSR0H,5,0,8
SFRFLD=FSR1L,6,0,8
SFRFLD=FSR1H,7,0,8
SFRFLD=BSR,8,0,6
SFRFLD=BSR0,8,0,1
SFRFLD=BSR1,8,1,1
SFRFLD=BSR2,8,2,1
SFRFLD=BSR3,8,3,1
SFRFLD=BSR4,8,4,1
SFRFLD=BSR5,8,5,1
SFRFLD=WREG,9,0,8
SFRFLD=PCLATH,A,0,7
SFRFLD=INTEDG,B,0,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=RA0,C,0,1
SFRFLD=RA1,C,1,1
SFRFLD=RA2,C,2,1
SFRFLD=RA3,C,3,1
SFRFLD=RA4,C,4,1
SFRFLD=RA5,C,5,1
SFRFLD=RA6,C,6,1
SFRFLD=RA7,C,7,1
SFRFLD=RB0,D,0,1
SFRFLD=RB1,D,1,1
SFRFLD=RB2,D,2,1
SFRFLD=RB3,D,3,1
SFRFLD=RB4,D,4,1
SFRFLD=RB5,D,5,1
SFRFLD=RB6,D,6,1
SFRFLD=RB7,D,7,1
SFRFLD=RC0,E,0,1
SFRFLD=RC1,E,1,1
SFRFLD=RC2,E,2,1
SFRFLD=RC3,E,3,1
SFRFLD=RC4,E,4,1
SFRFLD=RC5,E,5,1
SFRFLD=RC6,E,6,1
SFRFLD=RC7,E,7,1
SFRFLD=RE3,10,3,1
SFRFLD=TRISA0,12,0,1
SFRFLD=TRISA1,12,1,1
SFRFLD=TRISA2,12,2,1
SFRFLD=TRISA3,12,3,1
SFRFLD=TRISA4,12,4,1
SFRFLD=TRISA5,12,5,1
SFRFLD=TRISA6,12,6,1
SFRFLD=TRISA7,12,7,1
SFRFLD=TRISB0,13,0,1
SFRFLD=TRISB1,13,1,1
SFRFLD=TRISB2,13,2,1
SFRFLD=TRISB3,13,3,1
SFRFLD=TRISB4,13,4,1
SFRFLD=TRISB5,13,5,1
SFRFLD=TRISB6,13,6,1
SFRFLD=TRISB7,13,7,1
SFRFLD=TRISC0,14,0,1
SFRFLD=TRISC1,14,1,1
SFRFLD=TRISC2,14,2,1
SFRFLD=TRISC3,14,3,1
SFRFLD=TRISC4,14,4,1
SFRFLD=TRISC5,14,5,1
SFRFLD=TRISC6,14,6,1
SFRFLD=TRISC7,14,7,1
SFRFLD=TRISE3,16,3,1
SFRFLD=LATA0,18,0,1
SFRFLD=LATA1,18,1,1
SFRFLD=LATA2,18,2,1
SFRFLD=LATA3,18,3,1
SFRFLD=LATA4,18,4,1
SFRFLD=LATA5,18,5,1
SFRFLD=LATA6,18,6,1
SFRFLD=LATA7,18,7,1
SFRFLD=LATB0,19,0,1
SFRFLD=LATB1,19,1,1
SFRFLD=LATB2,19,2,1
SFRFLD=LATB3,19,3,1
SFRFLD=LATB4,19,4,1
SFRFLD=LATB5,19,5,1
SFRFLD=LATB6,19,6,1
SFRFLD=LATB7,19,7,1
SFRFLD=LATC0,1A,0,1
SFRFLD=LATC1,1A,1,1
SFRFLD=LATC2,1A,2,1
SFRFLD=LATC3,1A,3,1
SFRFLD=LATC4,1A,4,1
SFRFLD=LATC5,1A,5,1
SFRFLD=LATC6,1A,6,1
SFRFLD=LATC7,1A,7,1
SFRFLD=CPRDY,9A,0,1
SFRFLD=CPT,9A,1,1
SFRFLD=CPON,9A,6,2
SFRFLD=ADRESL,9B,0,8
SFRFLD=ADRESH,9C,0,8
SFRFLD=ON,9D,0,1
SFRFLD=GO,9D,1,1
SFRFLD=CHS,9D,2,6
SFRFLD=ADON,9D,0,1
SFRFLD=GO_nDONE,9D,1,1
SFRFLD=ADCHS,9D,2,6
SFRFLD=ADGO,9D,1,1
SFRFLD=PREF,9E,0,2
SFRFLD=CS,9E,4,3
SFRFLD=FM,9E,7,1
SFRFLD=ADPREF,9E,0,2
SFRFLD=ADCS,9E,4,3
SFRFLD=ADFM,9E,7,1
SFRFLD=ACT,9F,0,4
SFRFLD=ADACT,9F,0,4
SFRFLD=TH,10C,0,2
SFRFLD=PU,10C,4,2
SFRFLD=SLEW,10C,6,1
SFRFLD=TH,10D,0,2
SFRFLD=PU,10D,4,2
SFRFLD=SLEW,10D,6,1
SFRFLD=TH,10E,0,2
SFRFLD=PU,10E,4,2
SFRFLD=SLEW,10E,6,1
SFRFLD=TH,10F,0,2
SFRFLD=PU,10F,4,2
SFRFLD=SLEW,10F,6,1
SFRFLD=RCREG,119,0,8
SFRFLD=TXREG,11A,0,8
SFRFLD=SPBRGL,11B,0,8
SFRFLD=SPBRGH,11C,0,8
SFRFLD=RX9D,11D,0,1
SFRFLD=OERR,11D,1,1
SFRFLD=FERR,11D,2,1
SFRFLD=ADDEN,11D,3,1
SFRFLD=CREN,11D,4,1
SFRFLD=SREN,11D,5,1
SFRFLD=RX9,11D,6,1
SFRFLD=SPEN,11D,7,1
SFRFLD=TX9D,11E,0,1
SFRFLD=TRMT,11E,1,1
SFRFLD=BRGH,11E,2,1
SFRFLD=SENDB,11E,3,1
SFRFLD=SYNC,11E,4,1
SFRFLD=TXEN,11E,5,1
SFRFLD=TX9,11E,6,1
SFRFLD=CSRC,11E,7,1
SFRFLD=ABDEN,11F,0,1
SFRFLD=WUE,11F,1,1
SFRFLD=BRG16,11F,3,1
SFRFLD=SCKP,11F,4,1
SFRFLD=RCIDL,11F,6,1
SFRFLD=ABDOVF,11F,7,1
SFRFLD=SSPBUF,18C,0,8
SFRFLD=SSPADD,18D,0,8
SFRFLD=MSK0,18D,0,1
SFRFLD=MSK1,18D,1,1
SFRFLD=MSK2,18D,2,1
SFRFLD=MSK3,18D,3,1
SFRFLD=MSK4,18D,4,1
SFRFLD=MSK5,18D,5,1
SFRFLD=MSK6,18D,6,1
SFRFLD=MSK7,18D,7,1
SFRFLD=MSK01,18D,0,1
SFRFLD=MSK11,18D,1,1
SFRFLD=MSK21,18D,2,1
SFRFLD=MSK31,18D,3,1
SFRFLD=MSK41,18D,4,1
SFRFLD=MSK51,18D,5,1
SFRFLD=MSK61,18D,6,1
SFRFLD=MSK71,18D,7,1
SFRFLD=SSPMSK,18E,0,8
SFRFLD=MSK0,18E,0,1
SFRFLD=MSK1,18E,1,1
SFRFLD=MSK2,18E,2,1
SFRFLD=MSK3,18E,3,1
SFRFLD=MSK4,18E,4,1
SFRFLD=MSK5,18E,5,1
SFRFLD=MSK6,18E,6,1
SFRFLD=MSK7,18E,7,1
SFRFLD=BF,18F,0,1
SFRFLD=UA,18F,1,1
SFRFLD=R_nW,18F,2,1
SFRFLD=S,18F,3,1
SFRFLD=P,18F,4,1
SFRFLD=D_nA,18F,5,1
SFRFLD=CKE,18F,6,1
SFRFLD=SMP,18F,7,1
SFRFLD=R_W,18F,2,1
SFRFLD=D_A,18F,5,1
SFRFLD=nW,18F,2,1
SFRFLD=nA,18F,5,1
SFRFLD=nWRITE,18F,2,1
SFRFLD=nADDRESS,18F,5,1
SFRFLD=READ_WRITE,18F,2,1
SFRFLD=DATA_ADDRESS,18F,5,1
SFRFLD=I2C_READ,18F,2,1
SFRFLD=I2C_START,18F,3,1
SFRFLD=I2C_STOP,18F,4,1
SFRFLD=I2C_DAT,18F,5,1
SFRFLD=BF1,18F,0,1
SFRFLD=UA1,18F,1,1
SFRFLD=R,18F,2,1
SFRFLD=START,18F,3,1
SFRFLD=STOP,18F,4,1
SFRFLD=D,18F,5,1
SFRFLD=CKE1,18F,6,1
SFRFLD=SMP1,18F,7,1
SFRFLD=RW,18F,2,1
SFRFLD=START1,18F,3,1
SFRFLD=STOP1,18F,4,1
SFRFLD=DA,18F,5,1
SFRFLD=RW1,18F,2,1
SFRFLD=I2C_START1,18F,3,1
SFRFLD=I2C_STOP2,18F,4,1
SFRFLD=DA1,18F,5,1
SFRFLD=I2C_READ1,18F,2,1
SFRFLD=S2,18F,3,1
SFRFLD=P2,18F,4,1
SFRFLD=DATA_ADDRESS1,18F,5,1
SFRFLD=READ_WRITE1,18F,2,1
SFRFLD=D_A1,18F,5,1
SFRFLD=R_W1,18F,2,1
SFRFLD=D_nA1,18F,5,1
SFRFLD=R_nW1,18F,2,1
SFRFLD=I2C_DAT1,18F,5,1
SFRFLD=nW2,18F,2,1
SFRFLD=nA2,18F,5,1
SFRFLD=nWRITE1,18F,2,1
SFRFLD=nADDRESS1,18F,5,1
SFRFLD=SSPM,190,0,4
SFRFLD=CKP,190,4,1
SFRFLD=SSPEN,190,5,1
SFRFLD=SSPOV,190,6,1
SFRFLD=WCOL,190,7,1
SFRFLD=SSPM0,190,0,1
SFRFLD=SSPM1,190,1,1
SFRFLD=SSPM2,190,2,1
SFRFLD=SSPM3,190,3,1
SFRFLD=SSPM01,190,0,1
SFRFLD=SSPM11,190,1,1
SFRFLD=SSPM21,190,2,1
SFRFLD=SSPM31,190,3,1
SFRFLD=CKP1,190,4,1
SFRFLD=SSPEN1,190,5,1
SFRFLD=SSPOV1,190,6,1
SFRFLD=WCOL1,190,7,1
SFRFLD=SEN,191,0,1
SFRFLD=RSEN,191,1,1
SFRFLD=PEN,191,2,1
SFRFLD=RCEN,191,3,1
SFRFLD=ACKEN,191,4,1
SFRFLD=ACKDT,191,5,1
SFRFLD=ACKSTAT,191,6,1
SFRFLD=GCEN,191,7,1
SFRFLD=ADMSK,191,1,5
SFRFLD=ADMSK1,191,1,1
SFRFLD=ADMSK2,191,2,1
SFRFLD=ADMSK3,191,3,1
SFRFLD=ADMSK4,191,4,1
SFRFLD=ADMSK5,191,5,1
SFRFLD=SEN1,191,0,1
SFRFLD=ADMSK11,191,1,1
SFRFLD=ADMSK21,191,2,1
SFRFLD=ADMSK31,191,3,1
SFRFLD=ACKEN1,191,4,1
SFRFLD=ACKDT1,191,5,1
SFRFLD=ACKSTAT1,191,6,1
SFRFLD=GCEN1,191,7,1
SFRFLD=RSEN1,191,1,1
SFRFLD=PEN1,191,2,1
SFRFLD=RCEN1,191,3,1
SFRFLD=ADMSK41,191,4,1
SFRFLD=ADMSK51,191,5,1
SFRFLD=DHEN,192,0,1
SFRFLD=AHEN,192,1,1
SFRFLD=SBCDE,192,2,1
SFRFLD=SDAHT,192,3,1
SFRFLD=BOEN,192,4,1
SFRFLD=SCIE,192,5,1
SFRFLD=PCIE,192,6,1
SFRFLD=ACKTIM,192,7,1
SFRFLD=TMR1L,20C,0,8
SFRFLD=TMR1L0,20C,0,1
SFRFLD=TMR1L1,20C,1,1
SFRFLD=TMR1L2,20C,2,1
SFRFLD=TMR1L3,20C,3,1
SFRFLD=TMR1L4,20C,4,1
SFRFLD=TMR1L5,20C,5,1
SFRFLD=TMR1L6,20C,6,1
SFRFLD=TMR1L7,20C,7,1
SFRFLD=TMR10,20C,0,1
SFRFLD=TMR11,20C,1,1
SFRFLD=TMR12,20C,2,1
SFRFLD=TMR13,20C,3,1
SFRFLD=TMR14,20C,4,1
SFRFLD=TMR15,20C,5,1
SFRFLD=TMR16,20C,6,1
SFRFLD=TMR17,20C,7,1
SFRFLD=TMR1H,20D,0,8
SFRFLD=TMR1H0,20D,0,1
SFRFLD=TMR1H1,20D,1,1
SFRFLD=TMR1H2,20D,2,1
SFRFLD=TMR1H3,20D,3,1
SFRFLD=TMR1H4,20D,4,1
SFRFLD=TMR1H5,20D,5,1
SFRFLD=TMR1H6,20D,6,1
SFRFLD=TMR1H7,20D,7,1
SFRFLD=TMR18,20D,0,1
SFRFLD=TMR19,20D,1,1
SFRFLD=TMR110,20D,2,1
SFRFLD=TMR111,20D,3,1
SFRFLD=TMR112,20D,4,1
SFRFLD=TMR113,20D,5,1
SFRFLD=TMR114,20D,6,1
SFRFLD=TMR115,20D,7,1
SFRFLD=ON,20E,0,1
SFRFLD=RD16,20E,1,1
SFRFLD=NOT_SYNC,20E,2,1
SFRFLD=CKPS,20E,4,2
SFRFLD=TMR1ON,20E,0,1
SFRFLD=T1RD16,20E,1,1
SFRFLD=NOT_T1SYNC,20E,2,1
SFRFLD=T1CKPS0,20E,4,1
SFRFLD=T1CKPS1,20E,5,1
SFRFLD=nSYNC,20E,2,1
SFRFLD=CKPS0,20E,4,1
SFRFLD=CKPS1,20E,5,1
SFRFLD=RD161,20E,1,1
SFRFLD=nT1SYNC,20E,2,1
SFRFLD=GVAL,20F,2,1
SFRFLD=GGO,20F,3,1
SFRFLD=GSPM,20F,4,1
SFRFLD=GTM,20F,5,1
SFRFLD=GPOL,20F,6,1
SFRFLD=GE,20F,7,1
SFRFLD=T1GVAL,20F,2,1
SFRFLD=T1GGO,20F,3,1
SFRFLD=T1GSPM,20F,4,1
SFRFLD=T1GTM,20F,5,1
SFRFLD=T1GPOL,20F,6,1
SFRFLD=T1GE,20F,7,1
SFRFLD=NOT_DONE,20F,3,1
SFRFLD=NOT_T1DONE,20F,3,1
SFRFLD=GGO_nDONE,20F,3,1
SFRFLD=T1GGO_nDONE,20F,3,1
SFRFLD=GSS,210,0,8
SFRFLD=GSS0,210,0,1
SFRFLD=GSS1,210,1,1
SFRFLD=GSS2,210,2,1
SFRFLD=GSS3,210,3,1
SFRFLD=GSS4,210,4,1
SFRFLD=T1GSS0,210,0,1
SFRFLD=T1GSS1,210,1,1
SFRFLD=T1GSS2,210,2,1
SFRFLD=T1GSS3,210,3,1
SFRFLD=T1GSS4,210,4,1
SFRFLD=CS,211,0,8
SFRFLD=T1CS0,211,0,1
SFRFLD=T1CS1,211,1,1
SFRFLD=T1CS2,211,2,1
SFRFLD=T1CS3,211,3,1
SFRFLD=CS0,211,0,1
SFRFLD=CS1,211,1,1
SFRFLD=CS2,211,2,1
SFRFLD=CS3,211,3,1
SFRFLD=TMR,28C,0,8
SFRFLD=TMR2,28C,0,8
SFRFLD=PR,28D,0,8
SFRFLD=T2PR,28D,0,8
SFRFLD=OUTPS,28E,0,4
SFRFLD=CKPS,28E,4,3
SFRFLD=ON,28E,7,1
SFRFLD=OUTPS0,28E,0,1
SFRFLD=OUTPS1,28E,1,1
SFRFLD=OUTPS2,28E,2,1
SFRFLD=OUTPS3,28E,3,1
SFRFLD=CKPS0,28E,4,1
SFRFLD=CKPS1,28E,5,1
SFRFLD=CKPS2,28E,6,1
SFRFLD=T2OUTPS,28E,0,4
SFRFLD=T2CKPS,28E,4,3
SFRFLD=T2ON,28E,7,1
SFRFLD=T2OUTPS0,28E,0,1
SFRFLD=T2OUTPS1,28E,1,1
SFRFLD=T2OUTPS2,28E,2,1
SFRFLD=T2OUTPS3,28E,3,1
SFRFLD=T2CKPS0,28E,4,1
SFRFLD=T2CKPS1,28E,5,1
SFRFLD=T2CKPS2,28E,6,1
SFRFLD=TMR2ON,28E,7,1
SFRFLD=MODE,28F,0,5
SFRFLD=CKSYNC,28F,5,1
SFRFLD=CKPOL,28F,6,1
SFRFLD=PSYNC,28F,7,1
SFRFLD=MODE0,28F,0,1
SFRFLD=MODE1,28F,1,1
SFRFLD=MODE2,28F,2,1
SFRFLD=MODE3,28F,3,1
SFRFLD=MODE4,28F,4,1
SFRFLD=T2MODE,28F,0,5
SFRFLD=T2CKSYNC,28F,5,1
SFRFLD=T2CKPOL,28F,6,1
SFRFLD=T2PSYNC,28F,7,1
SFRFLD=T2MODE0,28F,0,1
SFRFLD=T2MODE1,28F,1,1
SFRFLD=T2MODE2,28F,2,1
SFRFLD=T2MODE3,28F,3,1
SFRFLD=T2MODE4,28F,4,1
SFRFLD=CS,290,0,4
SFRFLD=CS0,290,0,1
SFRFLD=CS1,290,1,1
SFRFLD=CS2,290,2,1
SFRFLD=T2CS,290,0,4
SFRFLD=T2CS0,290,0,1
SFRFLD=T2CS1,290,1,1
SFRFLD=T2CS2,290,2,1
SFRFLD=RSEL,291,0,5
SFRFLD=RSEL0,291,0,1
SFRFLD=RSEL1,291,1,1
SFRFLD=RSEL2,291,2,1
SFRFLD=RSEL3,291,3,1
SFRFLD=T2RSEL,291,0,5
SFRFLD=T2RSEL0,291,0,1
SFRFLD=T2RSEL1,291,1,1
SFRFLD=T2RSEL2,291,2,1
SFRFLD=T2RSEL3,291,3,1
SFRFLD=CCPRL,30C,0,8
SFRFLD=CCPRH,30D,0,8
SFRFLD=MODE,30E,0,4
SFRFLD=FMT,30E,4,1
SFRFLD=OUT,30E,5,1
SFRFLD=EN,30E,7,1
SFRFLD=MODE0,30E,0,1
SFRFLD=MODE1,30E,1,1
SFRFLD=MODE2,30E,2,1
SFRFLD=MODE3,30E,3,1
SFRFLD=CCP1MODE,30E,0,4
SFRFLD=CCP1FMT,30E,4,1
SFRFLD=CCP1OUT,30E,5,1
SFRFLD=CCP1EN,30E,7,1
SFRFLD=CCP1MODE0,30E,0,1
SFRFLD=CCP1MODE1,30E,1,1
SFRFLD=CCP1MODE2,30E,2,1
SFRFLD=CCP1MODE3,30E,3,1
SFRFLD=P1M1,30E,7,1
SFRFLD=CTS,30F,0,2
SFRFLD=CTS0,30F,0,1
SFRFLD=CTS1,30F,1,1
SFRFLD=CCP1CTS,30F,0,3
SFRFLD=CCP1CTS0,30F,0,1
SFRFLD=CCP1CTS1,30F,1,1
SFRFLD=CCPRL,310,0,8
SFRFLD=CCPRH,311,0,8
SFRFLD=MODE,312,0,4
SFRFLD=FMT,312,4,1
SFRFLD=OUT,312,5,1
SFRFLD=EN,312,7,1
SFRFLD=MODE0,312,0,1
SFRFLD=MODE1,312,1,1
SFRFLD=MODE2,312,2,1
SFRFLD=MODE3,312,3,1
SFRFLD=CCP2MODE,312,0,4
SFRFLD=CCP2FMT,312,4,1
SFRFLD=CCP2OUT,312,5,1
SFRFLD=CCP2EN,312,7,1
SFRFLD=CCP2MODE0,312,0,1
SFRFLD=CCP2MODE1,312,1,1
SFRFLD=CCP2MODE2,312,2,1
SFRFLD=CCP2MODE3,312,3,1
SFRFLD=P2M1,312,7,1
SFRFLD=CTS,313,0,2
SFRFLD=CTS0,313,0,1
SFRFLD=CTS1,313,1,1
SFRFLD=CCP2CTS,313,0,3
SFRFLD=CCP2CTS0,313,0,1
SFRFLD=CCP2CTS1,313,1,1
SFRFLD=DCL,314,6,2
SFRFLD=DCH,315,0,8
SFRFLD=POL,316,4,1
SFRFLD=OUT,316,5,1
SFRFLD=EN,316,7,1
SFRFLD=PWM3POL,316,4,1
SFRFLD=PWM3OUT,316,5,1
SFRFLD=PWM3EN,316,7,1
SFRFLD=DCL,318,6,2
SFRFLD=DCH,319,0,8
SFRFLD=POL,31A,4,1
SFRFLD=OUT,31A,5,1
SFRFLD=EN,31A,7,1
SFRFLD=PWM4POL,31A,4,1
SFRFLD=PWM4OUT,31A,5,1
SFRFLD=PWM4EN,31A,7,1
SFRFLD=TMR0L,59C,0,8
SFRFLD=TMR0L0,59C,0,1
SFRFLD=TMR0L1,59C,1,1
SFRFLD=TMR0L2,59C,2,1
SFRFLD=TMR0L3,59C,3,1
SFRFLD=TMR0L4,59C,4,1
SFRFLD=TMR0L5,59C,5,1
SFRFLD=TMR0L6,59C,6,1
SFRFLD=TMR0L7,59C,7,1
SFRFLD=TMR0H,59D,0,8
SFRFLD=TMR0H0,59D,0,1
SFRFLD=TMR0H1,59D,1,1
SFRFLD=TMR0H2,59D,2,1
SFRFLD=TMR0H3,59D,3,1
SFRFLD=TMR0H4,59D,4,1
SFRFLD=TMR0H5,59D,5,1
SFRFLD=TMR0H6,59D,6,1
SFRFLD=TMR0H7,59D,7,1
SFRFLD=T0PR0,59D,0,1
SFRFLD=T0PR1,59D,1,1
SFRFLD=T0PR2,59D,2,1
SFRFLD=T0PR3,59D,3,1
SFRFLD=T0PR4,59D,4,1
SFRFLD=T0PR5,59D,5,1
SFRFLD=T0PR6,59D,6,1
SFRFLD=T0PR7,59D,7,1
SFRFLD=T0PR,59D,0,8
SFRFLD=OUTPS,59E,0,4
SFRFLD=MD16,59E,4,1
SFRFLD=OUT,59E,5,1
SFRFLD=EN,59E,7,1
SFRFLD=T0OUTPS,59E,0,4
SFRFLD=T0MD16,59E,4,1
SFRFLD=T0OUT,59E,5,1
SFRFLD=T0EN,59E,7,1
SFRFLD=OUTPS0,59E,0,1
SFRFLD=OUTPS1,59E,1,1
SFRFLD=OUTPS2,59E,2,1
SFRFLD=OUTPS3,59E,3,1
SFRFLD=T016BIT,59E,4,1
SFRFLD=T0OUTPS0,59E,0,1
SFRFLD=T0OUTPS1,59E,1,1
SFRFLD=T0OUTPS2,59E,2,1
SFRFLD=T0OUTPS3,59E,3,1
SFRFLD=CKPS,59F,0,4
SFRFLD=ASYNC,59F,4,1
SFRFLD=CS,59F,5,3
SFRFLD=CKPS0,59F,0,1
SFRFLD=CKPS1,59F,1,1
SFRFLD=CKPS2,59F,2,1
SFRFLD=CKPS3,59F,3,1
SFRFLD=T0ASYNC,59F,4,1
SFRFLD=CS0,59F,5,1
SFRFLD=CS1,59F,6,1
SFRFLD=CS2,59F,7,1
SFRFLD=T0CKPS,59F,0,4
SFRFLD=T0CS,59F,5,3
SFRFLD=T0CKPS0,59F,0,1
SFRFLD=T0CKPS1,59F,1,1
SFRFLD=T0CKPS2,59F,2,1
SFRFLD=T0CKPS3,59F,3,1
SFRFLD=T0CS0,59F,5,1
SFRFLD=T0CS1,59F,6,1
SFRFLD=T0CS2,59F,7,1
SFRFLD=INTF,70C,0,1
SFRFLD=IOCIF,70C,4,1
SFRFLD=TMR0IF,70C,5,1
SFRFLD=ADIF,70D,0,1
SFRFLD=SSP1IF,70D,1,1
SFRFLD=BCL1IF,70D,2,1
SFRFLD=TX1IF,70D,3,1
SFRFLD=RC1IF,70D,4,1
SFRFLD=TMR1IF,70D,5,1
SFRFLD=TMR2IF,70D,6,1
SFRFLD=CCP1IF,70D,7,1
SFRFLD=TMR1GIF,70E,5,1
SFRFLD=NVMIF,70E,6,1
SFRFLD=CCP2IF,70E,7,1
SFRFLD=INTE,716,0,1
SFRFLD=IOCIE,716,4,1
SFRFLD=TMR0IE,716,5,1
SFRFLD=ADIE,717,0,1
SFRFLD=SSP1IE,717,1,1
SFRFLD=BCL1IE,717,2,1
SFRFLD=TX1IE,717,3,1
SFRFLD=RC1IE,717,4,1
SFRFLD=TMR1IE,717,5,1
SFRFLD=TMR2IE,717,6,1
SFRFLD=CCP1IE,717,7,1
SFRFLD=TMR1GIE,718,5,1
SFRFLD=NVMIE,718,6,1
SFRFLD=CCP2IE,718,7,1
SFRFLD=SEN,80C,0,1
SFRFLD=PS,80C,1,5
SFRFLD=CS,80C,7,1
SFRFLD=WDTSEN,80C,0,1
SFRFLD=WDTPS,80C,1,5
SFRFLD=WDTCS,80C,7,1
SFRFLD=SWDTEN,80C,0,1
SFRFLD=BORRDY,811,0,1
SFRFLD=SBOREN,811,7,1
SFRFLD=nBOR,813,0,1
SFRFLD=nPOR,813,1,1
SFRFLD=nRI,813,2,1
SFRFLD=nRMCLR,813,3,1
SFRFLD=nRWDT,813,4,1
SFRFLD=STKUNF,813,6,1
SFRFLD=STKOVF,813,7,1
SFRFLD=nMEMV,814,1,1
SFRFLD=NVMADRL,81A,0,8
SFRFLD=NVMADRH,81B,0,7
SFRFLD=NVMDATL,81C,0,8
SFRFLD=NVMDATH,81D,0,6
SFRFLD=RD,81E,0,1
SFRFLD=WR,81E,1,1
SFRFLD=WREN,81E,2,1
SFRFLD=WRERR,81E,3,1
SFRFLD=FREE,81E,4,1
SFRFLD=LWLO,81E,5,1
SFRFLD=NVMREGS,81E,6,1
SFRFLD=NVMCON2,81F,0,8
SFRFLD=COSC,88E,4,2
SFRFLD=NDIV0,88E,0,1
SFRFLD=NDIV1,88E,1,1
SFRFLD=NDIV2,88E,2,1
SFRFLD=NDIV3,88E,3,1
SFRFLD=NOSC0,88E,4,1
SFRFLD=NOSC1,88E,5,1
SFRFLD=NOSC2,88E,6,1
SFRFLD=SFOR,890,1,1
SFRFLD=ADOR,890,2,1
SFRFLD=LFOR,890,4,1
SFRFLD=MFOR,890,5,1
SFRFLD=HFOR,890,6,1
SFRFLD=ADOEN,891,2,1
SFRFLD=LFOEN,891,4,1
SFRFLD=MFOEN,891,5,1
SFRFLD=HFOEN,891,6,1
SFRFLD=TUN,892,0,6
SFRFLD=HFTUN0,892,0,1
SFRFLD=HFTUN1,892,1,1
SFRFLD=HFTUN2,892,2,1
SFRFLD=HFTUN3,892,3,1
SFRFLD=HFTUN4,892,4,1
SFRFLD=HFTUN5,892,5,1
SFRFLD=FRQ,893,0,3
SFRFLD=HFFRQ0,893,0,1
SFRFLD=HFFRQ1,893,1,1
SFRFLD=HFFRQ2,893,2,1
SFRFLD=ADFVR,90C,0,2
SFRFLD=FVRRDY,90C,6,1
SFRFLD=FVREN,90C,7,1
SFRFLD=ADFVR0,90C,0,1
SFRFLD=ADFVR1,90C,1,1
SFRFLD=CDAFVR0,90C,2,1
SFRFLD=CDAFVR1,90C,3,1
SFRFLD=PPSLOCKED,1E8F,0,1
SFRFLD=PIN,1E90,0,3
SFRFLD=PORT,1E90,3,2
SFRFLD=INTPPS,1E90,0,4
SFRFLD=INTPPS0,1E90,0,1
SFRFLD=INTPPS1,1E90,1,1
SFRFLD=INTPPS2,1E90,2,1
SFRFLD=INTPPS3,1E90,3,1
SFRFLD=PIN,1E91,0,3
SFRFLD=PORT,1E91,3,2
SFRFLD=T0CKIPPS,1E91,0,4
SFRFLD=T0CKIPPS0,1E91,0,1
SFRFLD=T0CKIPPS1,1E91,1,1
SFRFLD=T0CKIPPS2,1E91,2,1
SFRFLD=T0CKIPPS3,1E91,3,1
SFRFLD=PIN,1E92,0,3
SFRFLD=PORT,1E92,3,2
SFRFLD=T1CKIPPS,1E92,0,5
SFRFLD=T1CKIPPS0,1E92,0,1
SFRFLD=T1CKIPPS1,1E92,1,1
SFRFLD=T1CKIPPS2,1E92,2,1
SFRFLD=T1CKIPPS3,1E92,3,1
SFRFLD=T1CKIPPS4,1E92,4,1
SFRFLD=PIN,1E93,0,3
SFRFLD=PORT,1E93,3,2
SFRFLD=T1GPPS,1E93,0,5
SFRFLD=T1GPPS0,1E93,0,1
SFRFLD=T1GPPS1,1E93,1,1
SFRFLD=T1GPPS2,1E93,2,1
SFRFLD=T1GPPS3,1E93,3,1
SFRFLD=T1GPPS4,1E93,4,1
SFRFLD=PIN,1E9C,0,3
SFRFLD=PORT,1E9C,3,2
SFRFLD=T2INPPS,1E9C,0,5
SFRFLD=T2INPPS0,1E9C,0,1
SFRFLD=T2INPPS1,1E9C,1,1
SFRFLD=T2INPPS2,1E9C,2,1
SFRFLD=T2INPPS3,1E9C,3,1
SFRFLD=T2INPPS4,1E9C,4,1
SFRFLD=PIN,1EA1,0,3
SFRFLD=PORT,1EA1,3,2
SFRFLD=CCP1PPS,1EA1,0,5
SFRFLD=CCP1PPS0,1EA1,0,1
SFRFLD=CCP1PPS1,1EA1,1,1
SFRFLD=CCP1PPS2,1EA1,2,1
SFRFLD=CCP1PPS3,1EA1,3,1
SFRFLD=CCP1PPS4,1EA1,4,1
SFRFLD=PIN,1EA2,0,3
SFRFLD=PORT,1EA2,3,2
SFRFLD=CCP2PPS,1EA2,0,5
SFRFLD=CCP2PPS0,1EA2,0,1
SFRFLD=CCP2PPS1,1EA2,1,1
SFRFLD=CCP2PPS2,1EA2,2,1
SFRFLD=CCP2PPS3,1EA2,3,1
SFRFLD=CCP2PPS4,1EA2,4,1
SFRFLD=PIN,1EC3,0,3
SFRFLD=PORT,1EC3,3,2
SFRFLD=ADACTPPS,1EC3,0,5
SFRFLD=ADACTPPS0,1EC3,0,1
SFRFLD=ADACTPPS1,1EC3,1,1
SFRFLD=ADACTPPS2,1EC3,2,1
SFRFLD=ADACTPPS3,1EC3,3,1
SFRFLD=ADACTPPS4,1EC3,4,1
SFRFLD=PIN,1EC5,0,3
SFRFLD=PORT,1EC5,3,2
SFRFLD=SSP1CLKPPS,1EC5,0,5
SFRFLD=SSP1CLKPPS0,1EC5,0,1
SFRFLD=SSP1CLKPPS1,1EC5,1,1
SFRFLD=SSP1CLKPPS2,1EC5,2,1
SFRFLD=SSP1CLKPPS3,1EC5,3,1
SFRFLD=SSP1CLKPPS4,1EC5,4,1
SFRFLD=PIN,1EC6,0,3
SFRFLD=PORT,1EC6,3,2
SFRFLD=SSP1DATPPS,1EC6,0,5
SFRFLD=SSP1DATPPS0,1EC6,0,1
SFRFLD=SSP1DATPPS1,1EC6,1,1
SFRFLD=SSP1DATPPS2,1EC6,2,1
SFRFLD=SSP1DATPPS3,1EC6,3,1
SFRFLD=SSP1DATPPS4,1EC6,4,1
SFRFLD=PIN,1EC7,0,3
SFRFLD=PORT,1EC7,3,2
SFRFLD=SSP1SSPPS,1EC7,0,5
SFRFLD=SSP1SSPPS0,1EC7,0,1
SFRFLD=SSP1SSPPS1,1EC7,1,1
SFRFLD=SSP1SSPPS2,1EC7,2,1
SFRFLD=SSP1SSPPS3,1EC7,3,1
SFRFLD=SSP1SSPPS4,1EC7,4,1
SFRFLD=PIN,1ECB,0,3
SFRFLD=PORT,1ECB,3,2
SFRFLD=RX1DTPPS,1ECB,0,5
SFRFLD=RX1DTPPS0,1ECB,0,1
SFRFLD=RX1DTPPS1,1ECB,1,1
SFRFLD=RX1DTPPS2,1ECB,2,1
SFRFLD=RX1DTPPS3,1ECB,3,1
SFRFLD=RX1DTPPS4,1ECB,4,1
SFRFLD=PIN,1ECC,0,3
SFRFLD=PORT,1ECC,3,2
SFRFLD=TX1CKPPS,1ECC,0,5
SFRFLD=TX1CKPPS0,1ECC,0,1
SFRFLD=TX1CKPPS1,1ECC,1,1
SFRFLD=TX1CKPPS2,1ECC,2,1
SFRFLD=TX1CKPPS3,1ECC,3,1
SFRFLD=TX1CKPPS4,1ECC,4,1
SFRFLD=RA0PPS,1F10,0,6
SFRFLD=RA0PPS0,1F10,0,1
SFRFLD=RA0PPS1,1F10,1,1
SFRFLD=RA0PPS2,1F10,2,1
SFRFLD=RA0PPS3,1F10,3,1
SFRFLD=RA0PPS4,1F10,4,1
SFRFLD=RA0PPS5,1F10,5,1
SFRFLD=RA1PPS,1F11,0,6
SFRFLD=RA1PPS0,1F11,0,1
SFRFLD=RA1PPS1,1F11,1,1
SFRFLD=RA1PPS2,1F11,2,1
SFRFLD=RA1PPS3,1F11,3,1
SFRFLD=RA1PPS4,1F11,4,1
SFRFLD=RA1PPS5,1F11,5,1
SFRFLD=RA2PPS,1F12,0,6
SFRFLD=RA2PPS0,1F12,0,1
SFRFLD=RA2PPS1,1F12,1,1
SFRFLD=RA2PPS2,1F12,2,1
SFRFLD=RA2PPS3,1F12,3,1
SFRFLD=RA2PPS4,1F12,4,1
SFRFLD=RA2PPS5,1F12,5,1
SFRFLD=RA3PPS,1F13,0,6
SFRFLD=RA3PPS0,1F13,0,1
SFRFLD=RA3PPS1,1F13,1,1
SFRFLD=RA3PPS2,1F13,2,1
SFRFLD=RA3PPS3,1F13,3,1
SFRFLD=RA3PPS4,1F13,4,1
SFRFLD=RA3PPS5,1F13,5,1
SFRFLD=RA4PPS,1F14,0,6
SFRFLD=RA4PPS0,1F14,0,1
SFRFLD=RA4PPS1,1F14,1,1
SFRFLD=RA4PPS2,1F14,2,1
SFRFLD=RA4PPS3,1F14,3,1
SFRFLD=RA4PPS4,1F14,4,1
SFRFLD=RA4PPS5,1F14,5,1
SFRFLD=RA5PPS,1F15,0,6
SFRFLD=RA5PPS0,1F15,0,1
SFRFLD=RA5PPS1,1F15,1,1
SFRFLD=RA5PPS2,1F15,2,1
SFRFLD=RA5PPS3,1F15,3,1
SFRFLD=RA5PPS4,1F15,4,1
SFRFLD=RA5PPS5,1F15,5,1
SFRFLD=RA6PPS,1F16,0,6
SFRFLD=RA6PPS0,1F16,0,1
SFRFLD=RA6PPS1,1F16,1,1
SFRFLD=RA6PPS2,1F16,2,1
SFRFLD=RA6PPS3,1F16,3,1
SFRFLD=RA6PPS4,1F16,4,1
SFRFLD=RA6PPS5,1F16,5,1
SFRFLD=RA7PPS,1F17,0,6
SFRFLD=RA7PPS0,1F17,0,1
SFRFLD=RA7PPS1,1F17,1,1
SFRFLD=RA7PPS2,1F17,2,1
SFRFLD=RA7PPS3,1F17,3,1
SFRFLD=RA7PPS4,1F17,4,1
SFRFLD=RA7PPS5,1F17,5,1
SFRFLD=RB0PPS,1F18,0,6
SFRFLD=RB0PPS0,1F18,0,1
SFRFLD=RB0PPS1,1F18,1,1
SFRFLD=RB0PPS2,1F18,2,1
SFRFLD=RB0PPS3,1F18,3,1
SFRFLD=RB0PPS4,1F18,4,1
SFRFLD=RB0PPS5,1F18,5,1
SFRFLD=RB1PPS,1F19,0,6
SFRFLD=RB1PPS0,1F19,0,1
SFRFLD=RB1PPS1,1F19,1,1
SFRFLD=RB1PPS2,1F19,2,1
SFRFLD=RB1PPS3,1F19,3,1
SFRFLD=RB1PPS4,1F19,4,1
SFRFLD=RB1PPS5,1F19,5,1
SFRFLD=RB2PPS,1F1A,0,6
SFRFLD=RB2PPS0,1F1A,0,1
SFRFLD=RB2PPS1,1F1A,1,1
SFRFLD=RB2PPS2,1F1A,2,1
SFRFLD=RB2PPS3,1F1A,3,1
SFRFLD=RB2PPS4,1F1A,4,1
SFRFLD=RB2PPS5,1F1A,5,1
SFRFLD=RB3PPS,1F1B,0,6
SFRFLD=RB3PPS0,1F1B,0,1
SFRFLD=RB3PPS1,1F1B,1,1
SFRFLD=RB3PPS2,1F1B,2,1
SFRFLD=RB3PPS3,1F1B,3,1
SFRFLD=RB3PPS4,1F1B,4,1
SFRFLD=RB3PPS5,1F1B,5,1
SFRFLD=RB4PPS,1F1C,0,6
SFRFLD=RB4PPS0,1F1C,0,1
SFRFLD=RB4PPS1,1F1C,1,1
SFRFLD=RB4PPS2,1F1C,2,1
SFRFLD=RB4PPS3,1F1C,3,1
SFRFLD=RB4PPS4,1F1C,4,1
SFRFLD=RB4PPS5,1F1C,5,1
SFRFLD=RB5PPS,1F1D,0,6
SFRFLD=RB5PPS0,1F1D,0,1
SFRFLD=RB5PPS1,1F1D,1,1
SFRFLD=RB5PPS2,1F1D,2,1
SFRFLD=RB5PPS3,1F1D,3,1
SFRFLD=RB5PPS4,1F1D,4,1
SFRFLD=RB5PPS5,1F1D,5,1
SFRFLD=RB6PPS,1F1E,0,6
SFRFLD=RB6PPS0,1F1E,0,1
SFRFLD=RB6PPS1,1F1E,1,1
SFRFLD=RB6PPS2,1F1E,2,1
SFRFLD=RB6PPS3,1F1E,3,1
SFRFLD=RB6PPS4,1F1E,4,1
SFRFLD=RB6PPS5,1F1E,5,1
SFRFLD=RB7PPS,1F1F,0,6
SFRFLD=RB7PPS0,1F1F,0,1
SFRFLD=RB7PPS1,1F1F,1,1
SFRFLD=RB7PPS2,1F1F,2,1
SFRFLD=RB7PPS3,1F1F,3,1
SFRFLD=RB7PPS4,1F1F,4,1
SFRFLD=RB7PPS5,1F1F,5,1
SFRFLD=RC0PPS,1F20,0,6
SFRFLD=RC0PPS0,1F20,0,1
SFRFLD=RC0PPS1,1F20,1,1
SFRFLD=RC0PPS2,1F20,2,1
SFRFLD=RC0PPS3,1F20,3,1
SFRFLD=RC0PPS4,1F20,4,1
SFRFLD=RC0PPS5,1F20,5,1
SFRFLD=RC1PPS,1F21,0,6
SFRFLD=RC1PPS0,1F21,0,1
SFRFLD=RC1PPS1,1F21,1,1
SFRFLD=RC1PPS2,1F21,2,1
SFRFLD=RC1PPS3,1F21,3,1
SFRFLD=RC1PPS4,1F21,4,1
SFRFLD=RC1PPS5,1F21,5,1
SFRFLD=RC2PPS,1F22,0,6
SFRFLD=RC2PPS0,1F22,0,1
SFRFLD=RC2PPS1,1F22,1,1
SFRFLD=RC2PPS2,1F22,2,1
SFRFLD=RC2PPS3,1F22,3,1
SFRFLD=RC2PPS4,1F22,4,1
SFRFLD=RC2PPS5,1F22,5,1
SFRFLD=RC3PPS,1F23,0,6
SFRFLD=RC3PPS0,1F23,0,1
SFRFLD=RC3PPS1,1F23,1,1
SFRFLD=RC3PPS2,1F23,2,1
SFRFLD=RC3PPS3,1F23,3,1
SFRFLD=RC3PPS4,1F23,4,1
SFRFLD=RC3PPS5,1F23,5,1
SFRFLD=RC4PPS,1F24,0,6
SFRFLD=RC4PPS0,1F24,0,1
SFRFLD=RC4PPS1,1F24,1,1
SFRFLD=RC4PPS2,1F24,2,1
SFRFLD=RC4PPS3,1F24,3,1
SFRFLD=RC4PPS4,1F24,4,1
SFRFLD=RC4PPS5,1F24,5,1
SFRFLD=RC5PPS,1F25,0,6
SFRFLD=RC5PPS0,1F25,0,1
SFRFLD=RC5PPS1,1F25,1,1
SFRFLD=RC5PPS2,1F25,2,1
SFRFLD=RC5PPS3,1F25,3,1
SFRFLD=RC5PPS4,1F25,4,1
SFRFLD=RC5PPS5,1F25,5,1
SFRFLD=RC6PPS,1F26,0,6
SFRFLD=RC6PPS0,1F26,0,1
SFRFLD=RC6PPS1,1F26,1,1
SFRFLD=RC6PPS2,1F26,2,1
SFRFLD=RC6PPS3,1F26,3,1
SFRFLD=RC6PPS4,1F26,4,1
SFRFLD=RC6PPS5,1F26,5,1
SFRFLD=RC7PPS,1F27,0,6
SFRFLD=RC7PPS0,1F27,0,1
SFRFLD=RC7PPS1,1F27,1,1
SFRFLD=RC7PPS2,1F27,2,1
SFRFLD=RC7PPS3,1F27,3,1
SFRFLD=RC7PPS4,1F27,4,1
SFRFLD=RC7PPS5,1F27,5,1
SFRFLD=ANSA0,1F38,0,1
SFRFLD=ANSA1,1F38,1,1
SFRFLD=ANSA2,1F38,2,1
SFRFLD=ANSA3,1F38,3,1
SFRFLD=ANSA4,1F38,4,1
SFRFLD=ANSA5,1F38,5,1
SFRFLD=ANSA6,1F38,6,1
SFRFLD=ANSA7,1F38,7,1
SFRFLD=WPUA0,1F39,0,1
SFRFLD=WPUA1,1F39,1,1
SFRFLD=WPUA2,1F39,2,1
SFRFLD=WPUA3,1F39,3,1
SFRFLD=WPUA4,1F39,4,1
SFRFLD=WPUA5,1F39,5,1
SFRFLD=WPUA6,1F39,6,1
SFRFLD=WPUA7,1F39,7,1
SFRFLD=ODCA0,1F3A,0,1
SFRFLD=ODCA1,1F3A,1,1
SFRFLD=ODCA2,1F3A,2,1
SFRFLD=ODCA3,1F3A,3,1
SFRFLD=ODCA4,1F3A,4,1
SFRFLD=ODCA5,1F3A,5,1
SFRFLD=ODCA6,1F3A,6,1
SFRFLD=ODCA7,1F3A,7,1
SFRFLD=SLRA0,1F3B,0,1
SFRFLD=SLRA1,1F3B,1,1
SFRFLD=SLRA2,1F3B,2,1
SFRFLD=SLRA3,1F3B,3,1
SFRFLD=SLRA4,1F3B,4,1
SFRFLD=SLRA5,1F3B,5,1
SFRFLD=SLRA6,1F3B,6,1
SFRFLD=SLRA7,1F3B,7,1
SFRFLD=INLVLA0,1F3C,0,1
SFRFLD=INLVLA1,1F3C,1,1
SFRFLD=INLVLA2,1F3C,2,1
SFRFLD=INLVLA3,1F3C,3,1
SFRFLD=INLVLA4,1F3C,4,1
SFRFLD=INLVLA5,1F3C,5,1
SFRFLD=INLVLA6,1F3C,6,1
SFRFLD=INLVLA7,1F3C,7,1
SFRFLD=IOCAP0,1F3D,0,1
SFRFLD=IOCAP1,1F3D,1,1
SFRFLD=IOCAP2,1F3D,2,1
SFRFLD=IOCAP3,1F3D,3,1
SFRFLD=IOCAP4,1F3D,4,1
SFRFLD=IOCAP5,1F3D,5,1
SFRFLD=IOCAP6,1F3D,6,1
SFRFLD=IOCAP7,1F3D,7,1
SFRFLD=IOCAN0,1F3E,0,1
SFRFLD=IOCAN1,1F3E,1,1
SFRFLD=IOCAN2,1F3E,2,1
SFRFLD=IOCAN3,1F3E,3,1
SFRFLD=IOCAN4,1F3E,4,1
SFRFLD=IOCAN5,1F3E,5,1
SFRFLD=IOCAN6,1F3E,6,1
SFRFLD=IOCAN7,1F3E,7,1
SFRFLD=IOCAF0,1F3F,0,1
SFRFLD=IOCAF1,1F3F,1,1
SFRFLD=IOCAF2,1F3F,2,1
SFRFLD=IOCAF3,1F3F,3,1
SFRFLD=IOCAF4,1F3F,4,1
SFRFLD=IOCAF5,1F3F,5,1
SFRFLD=IOCAF6,1F3F,6,1
SFRFLD=IOCAF7,1F3F,7,1
SFRFLD=ANSB0,1F43,0,1
SFRFLD=ANSB1,1F43,1,1
SFRFLD=ANSB2,1F43,2,1
SFRFLD=ANSB3,1F43,3,1
SFRFLD=ANSB4,1F43,4,1
SFRFLD=ANSB5,1F43,5,1
SFRFLD=ANSB6,1F43,6,1
SFRFLD=ANSB7,1F43,7,1
SFRFLD=WPUB0,1F44,0,1
SFRFLD=WPUB1,1F44,1,1
SFRFLD=WPUB2,1F44,2,1
SFRFLD=WPUB3,1F44,3,1
SFRFLD=WPUB4,1F44,4,1
SFRFLD=WPUB5,1F44,5,1
SFRFLD=WPUB6,1F44,6,1
SFRFLD=WPUB7,1F44,7,1
SFRFLD=ODCB0,1F45,0,1
SFRFLD=ODCB1,1F45,1,1
SFRFLD=ODCB2,1F45,2,1
SFRFLD=ODCB3,1F45,3,1
SFRFLD=ODCB4,1F45,4,1
SFRFLD=ODCB5,1F45,5,1
SFRFLD=ODCB6,1F45,6,1
SFRFLD=ODCB7,1F45,7,1
SFRFLD=SLRB0,1F46,0,1
SFRFLD=SLRB1,1F46,1,1
SFRFLD=SLRB2,1F46,2,1
SFRFLD=SLRB3,1F46,3,1
SFRFLD=SLRB4,1F46,4,1
SFRFLD=SLRB5,1F46,5,1
SFRFLD=SLRB6,1F46,6,1
SFRFLD=SLRB7,1F46,7,1
SFRFLD=INLVLB0,1F47,0,1
SFRFLD=INLVLB1,1F47,1,1
SFRFLD=INLVLB2,1F47,2,1
SFRFLD=INLVLB3,1F47,3,1
SFRFLD=INLVLB4,1F47,4,1
SFRFLD=INLVLB5,1F47,5,1
SFRFLD=INLVLB6,1F47,6,1
SFRFLD=INLVLB7,1F47,7,1
SFRFLD=IOCBP0,1F48,0,1
SFRFLD=IOCBP1,1F48,1,1
SFRFLD=IOCBP2,1F48,2,1
SFRFLD=IOCBP3,1F48,3,1
SFRFLD=IOCBP4,1F48,4,1
SFRFLD=IOCBP5,1F48,5,1
SFRFLD=IOCBP6,1F48,6,1
SFRFLD=IOCBP7,1F48,7,1
SFRFLD=IOCBN0,1F49,0,1
SFRFLD=IOCBN1,1F49,1,1
SFRFLD=IOCBN2,1F49,2,1
SFRFLD=IOCBN3,1F49,3,1
SFRFLD=IOCBN4,1F49,4,1
SFRFLD=IOCBN5,1F49,5,1
SFRFLD=IOCBN6,1F49,6,1
SFRFLD=IOCBN7,1F49,7,1
SFRFLD=IOCBF0,1F4A,0,1
SFRFLD=IOCBF1,1F4A,1,1
SFRFLD=IOCBF2,1F4A,2,1
SFRFLD=IOCBF3,1F4A,3,1
SFRFLD=IOCBF4,1F4A,4,1
SFRFLD=IOCBF5,1F4A,5,1
SFRFLD=IOCBF6,1F4A,6,1
SFRFLD=IOCBF7,1F4A,7,1
SFRFLD=ANSC0,1F4E,0,1
SFRFLD=ANSC1,1F4E,1,1
SFRFLD=ANSC2,1F4E,2,1
SFRFLD=ANSC3,1F4E,3,1
SFRFLD=ANSC4,1F4E,4,1
SFRFLD=ANSC5,1F4E,5,1
SFRFLD=ANSC6,1F4E,6,1
SFRFLD=ANSC7,1F4E,7,1
SFRFLD=WPUC0,1F4F,0,1
SFRFLD=WPUC1,1F4F,1,1
SFRFLD=WPUC2,1F4F,2,1
SFRFLD=WPUC3,1F4F,3,1
SFRFLD=WPUC4,1F4F,4,1
SFRFLD=WPUC5,1F4F,5,1
SFRFLD=WPUC6,1F4F,6,1
SFRFLD=WPUC7,1F4F,7,1
SFRFLD=ODCC0,1F50,0,1
SFRFLD=ODCC1,1F50,1,1
SFRFLD=ODCC2,1F50,2,1
SFRFLD=ODCC3,1F50,3,1
SFRFLD=ODCC4,1F50,4,1
SFRFLD=ODCC5,1F50,5,1
SFRFLD=ODCC6,1F50,6,1
SFRFLD=ODCC7,1F50,7,1
SFRFLD=SLRC0,1F51,0,1
SFRFLD=SLRC1,1F51,1,1
SFRFLD=SLRC2,1F51,2,1
SFRFLD=SLRC3,1F51,3,1
SFRFLD=SLRC4,1F51,4,1
SFRFLD=SLRC5,1F51,5,1
SFRFLD=SLRC6,1F51,6,1
SFRFLD=SLRC7,1F51,7,1
SFRFLD=INLVLC0,1F52,0,1
SFRFLD=INLVLC1,1F52,1,1
SFRFLD=INLVLC2,1F52,2,1
SFRFLD=INLVLC3,1F52,3,1
SFRFLD=INLVLC4,1F52,4,1
SFRFLD=INLVLC5,1F52,5,1
SFRFLD=INLVLC6,1F52,6,1
SFRFLD=INLVLC7,1F52,7,1
SFRFLD=IOCCP0,1F53,0,1
SFRFLD=IOCCP1,1F53,1,1
SFRFLD=IOCCP2,1F53,2,1
SFRFLD=IOCCP3,1F53,3,1
SFRFLD=IOCCP4,1F53,4,1
SFRFLD=IOCCP5,1F53,5,1
SFRFLD=IOCCP6,1F53,6,1
SFRFLD=IOCCP7,1F53,7,1
SFRFLD=IOCCN0,1F54,0,1
SFRFLD=IOCCN1,1F54,1,1
SFRFLD=IOCCN2,1F54,2,1
SFRFLD=IOCCN3,1F54,3,1
SFRFLD=IOCCN4,1F54,4,1
SFRFLD=IOCCN5,1F54,5,1
SFRFLD=IOCCN6,1F54,6,1
SFRFLD=IOCCN7,1F54,7,1
SFRFLD=IOCCF0,1F55,0,1
SFRFLD=IOCCF1,1F55,1,1
SFRFLD=IOCCF2,1F55,2,1
SFRFLD=IOCCF3,1F55,3,1
SFRFLD=IOCCF4,1F55,4,1
SFRFLD=IOCCF5,1F55,5,1
SFRFLD=IOCCF6,1F55,6,1
SFRFLD=IOCCF7,1F55,7,1
SFRFLD=WPUE3,1F65,3,1
SFRFLD=INLVLE3,1F68,3,1
SFRFLD=IOCEP3,1F69,3,1
SFRFLD=IOCEN3,1F6A,3,1
SFRFLD=IOCEF3,1F6B,3,1
SFRFLD=STATUS_SHAD,1FE4,0,8
SFRFLD=WREG_SHAD,1FE5,0,8
SFRFLD=BSR_SHAD,1FE6,0,8
SFRFLD=PCLATH_SHAD,1FE7,0,8
SFRFLD=FSR0L_SHAD,1FE8,0,8
SFRFLD=FSR0H_SHAD,1FE9,0,8
SFRFLD=FSR1L_SHAD,1FEA,0,8
SFRFLD=FSR1H_SHAD,1FEB,0,8
SFRFLD=STKPTR0,1FED,0,1
SFRFLD=STKPTR1,1FED,1,1
SFRFLD=STKPTR2,1FED,2,1
SFRFLD=STKPTR3,1FED,3,1
SFRFLD=STKPTR4,1FED,4,1
SFRFLD=TOSL,1FEE,0,8
SFRFLD=TOSL0,1FEE,0,1
SFRFLD=TOSL1,1FEE,1,1
SFRFLD=TOSL2,1FEE,2,1
SFRFLD=TOSL3,1FEE,3,1
SFRFLD=TOSL4,1FEE,4,1
SFRFLD=TOSL5,1FEE,5,1
SFRFLD=TOSL6,1FEE,6,1
SFRFLD=TOSL7,1FEE,7,1
SFRFLD=TOSH,1FEF,0,8
SFRFLD=TOSH0,1FEF,0,1
SFRFLD=TOSH1,1FEF,1,1
SFRFLD=TOSH2,1FEF,2,1
SFRFLD=TOSH3,1FEF,3,1
SFRFLD=TOSH4,1FEF,4,1
SFRFLD=TOSH5,1FEF,5,1
SFRFLD=TOSH6,1FEF,6,1
SFRFLD=TOSH7,1FEF,7,1
STACKDEPTH=10
VOLSFRS=81E-81F,F8C-F8E,F90-F91,FE3-FE3,1E8F-1E8F,1FE4-1FEB,1FED-1FEF
