set ::env(PROJECT_NAME) fast_fourier_transform
set ::env(DESIGN_TOP) cf_fft_256_8
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/fast_fourier_transform/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/fast_fourier_transform/rtl/cf_fft_256_8.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) arithmetic
