Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov 30 19:10:36 2024
| Host         : LAPTOP-88OTEAF1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file spi_timing_summary_routed.rpt -pb spi_timing_summary_routed.pb -rpx spi_timing_summary_routed.rpx -warn_on_violation
| Design       : spi
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (17)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   34          inf        0.000                      0                   34           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.388ns  (logic 3.189ns (59.179%)  route 2.200ns (40.821%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=5, routed)           2.200     2.619    counter_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.770     5.388 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.388    counter[3]
    U16                                                               r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.175ns  (logic 3.055ns (59.041%)  route 2.119ns (40.959%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  count_reg[0]/Q
                         net (fo=11, routed)          2.119     2.575    counter_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     5.175 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.175    counter[0]
    U14                                                               r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.157ns  (logic 3.188ns (61.816%)  route 1.969ns (38.184%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=10, routed)          1.969     2.388    counter_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.769     5.157 r  counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.157    counter[1]
    V14                                                               r  counter[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.101ns  (logic 3.053ns (59.857%)  route 2.048ns (40.143%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  count_reg[2]/Q
                         net (fo=7, routed)           2.048     2.504    counter_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.101 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.101    counter[2]
    V13                                                               r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.953ns  (logic 3.063ns (61.850%)  route 1.890ns (38.150%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDPE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X0Y11          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  count_reg[4]/Q
                         net (fo=3, routed)           1.890     2.346    counter_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     4.953 r  counter_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.953    counter[4]
    U15                                                               r  counter[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_l_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            spi_cs_l
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 3.054ns (61.757%)  route 1.891ns (38.243%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDPE                         0.000     0.000 r  cs_l_reg/C
    SLICE_X0Y10          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  cs_l_reg/Q
                         net (fo=1, routed)           1.891     2.347    spi_cs_l_OBUF
    W14                  OBUF (Prop_obuf_I_O)         2.598     4.944 r  spi_cs_l_OBUF_inst/O
                         net (fo=0)                   0.000     4.944    spi_cs_l
    W14                                                               r  spi_cs_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.781ns  (logic 3.063ns (64.054%)  route 1.719ns (35.946%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  mosi_reg[0]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mosi_reg[0]/Q
                         net (fo=1, routed)           1.719     2.175    spi_data_OBUF
    W13                  OBUF (Prop_obuf_I_O)         2.607     4.781 r  spi_data_OBUF_inst/O
                         net (fo=0)                   0.000     4.781    spi_data
    W13                                                               r  spi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sclk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 3.055ns (64.554%)  route 1.677ns (35.446%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE                         0.000     0.000 r  sclk_reg/C
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sclk_reg/Q
                         net (fo=1, routed)           1.677     2.133    spi_sclk_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.599     4.732 r  spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.732    spi_sclk
    W15                                                               r  spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.028ns  (logic 1.075ns (35.486%)  route 1.954ns (64.514%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.954     2.876    reset_IBUF
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.152     3.028 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.028    state[1]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.000ns  (logic 1.047ns (34.884%)  route 1.954ns (65.116%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.954     2.876    reset_IBUF
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124     3.000 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.000    state[0]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs_l_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_reg[0]/Q
                         net (fo=6, routed)           0.142     0.283    state[0]
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.328 r  cs_l_i_2/O
                         net (fo=1, routed)           0.000     0.328    cs_l_i_2_n_0
    SLICE_X0Y10          FDPE                                         r  cs_l_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.644%)  route 0.196ns (51.356%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=7, routed)           0.196     0.337    counter_OBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.045     0.382 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    count[2]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=6, routed)           0.202     0.343    state[0]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.042     0.385 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.385    state[1]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.357%)  route 0.199ns (51.643%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=7, routed)           0.199     0.340    counter_OBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.385    count[4]_i_2_n_0
    SLICE_X0Y11          FDPE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.190ns (49.175%)  route 0.196ns (50.825%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=7, routed)           0.196     0.337    counter_OBUF[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.049     0.386 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.386    count[3]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=6, routed)           0.202     0.343    state[0]
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.388 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    state[0]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sclk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.128ns (32.829%)  route 0.262ns (67.171%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  state_reg[1]/Q
                         net (fo=12, routed)          0.262     0.390    state[1]
    SLICE_X0Y9           FDCE                                         r  sclk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.183ns (45.148%)  route 0.222ns (54.852%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=11, routed)          0.222     0.363    counter_OBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.042     0.405 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    count[1]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.551%)  route 0.222ns (54.449%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=11, routed)          0.222     0.363    counter_OBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.408 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    count[0]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mosi_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.261ns (57.053%)  route 0.196ns (42.947%))
  Logic Levels:           2  (FDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  count_reg[3]/Q
                         net (fo=5, routed)           0.196     0.324    counter_OBUF[3]
    SLICE_X0Y12          MUXF8 (Prop_muxf8_S_O)       0.133     0.457 r  mosi_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.457    mosi0
    SLICE_X0Y12          FDCE                                         r  mosi_reg[0]/D
  -------------------------------------------------------------------    -------------------





