
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Sat Mar 14 02:08:06 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\designer\Spectrum_Analyzer\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1003 
                                                                                                                                  
0 -       timerZ1|timer_clock_out_sig_inferred_clock        100.0 MHz     10.000        inferred     Inferred_clkgroup_1     76   
                                                                                                                                  
0 -       timerZ0|timer_clock_out_sig_inferred_clock        100.0 MHz     10.000        inferred     Inferred_clkgroup_2     31   
==================================================================================================================================


Clock Load Summary
******************

                                                  Clock     Source                                                                     Clock Pin                                          Non-clock Pin                                   Non-clock Pin                                                                     
Clock                                             Load      Pin                                                                        Seq Example                                        Seq Example                                     Comb Example                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                                                          -                                                  -                                               -                                                                                 
                                                                                                                                                                                                                                                                                                                            
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     1003      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                      timer_0.counter[18:0].C                            -                                               FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                              
                                                                                                                                                                                                                                                                                                                            
timerZ1|timer_clock_out_sig_inferred_clock        76        Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig.Q[0](dffr)     Sigma_Delta_LVDS_ADC_0.analog_FF.C                 Sigma_Delta_LVDS_ADC_0.sample_CLK_last.D[0]     Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.pulse_accumulator_4[7:0].SEL(mux)
                                                                                                                                                                                                                                                                                                                            
timerZ0|timer_clock_out_sig_inferred_clock        31        Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig.Q[0](dffre)               Nokia5110_Driver_0.LCD_timer.timer_indic_sig.C     Nokia5110_Driver_0.SPICLK_last_sig.D[0]         Nokia5110_Driver_0.un1_CLK_SPI_sig.I[0](inv)                                      
============================================================================================================================================================================================================================================================================================================================
