Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: digital_piano.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digital_piano.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digital_piano"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : digital_piano
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\digital-piano-final\vga_char.v" into library work
Parsing module <vga_char>.
Analyzing Verilog file "F:\digital-piano-final\recordmode.v" into library work
Parsing module <recordmode>.
Analyzing Verilog file "F:\digital-piano-final\Divider.v" into library work
Parsing module <Divider>.
Analyzing Verilog file "F:\digital-piano-final\DD.v" into library work
Parsing module <DD>.
Analyzing Verilog file "F:\digital-piano-final\VGA.v" into library work
Parsing module <VGA>.
Analyzing Verilog file "F:\digital-piano-final\song3.v" into library work
Parsing module <song3>.
Analyzing Verilog file "F:\digital-piano-final\song2.v" into library work
Parsing module <song2>.
Analyzing Verilog file "F:\digital-piano-final\song1.v" into library work
Parsing module <song1>.
Analyzing Verilog file "F:\digital-piano-final\sin.v" into library work
Parsing module <sin>.
Analyzing Verilog file "F:\digital-piano-final\PWM_Out.v" into library work
Parsing module <PWM_Out>.
Analyzing Verilog file "F:\digital-piano-final\keyboard.v" into library work
Parsing module <keyboard>.
Analyzing Verilog file "F:\digital-piano-final\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "F:\digital-piano-final\piano.v" into library work
Parsing module <piano>.
Analyzing Verilog file "F:\digital-piano-final\digital_piano.v" into library work
Parsing module <digital_piano>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <digital_piano>.

Elaborating module <piano>.

Elaborating module <keyboard>.

Elaborating module <recordmode>.
WARNING:HDLCompiler:91 - "F:\digital-piano-final\recordmode.v" Line 61: Signal <mem> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <DD>.

Elaborating module <display>.

Elaborating module <VGA>.

Elaborating module <vga_char>.
WARNING:HDLCompiler:413 - "F:\digital-piano-final\vga_char.v" Line 206: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "F:\digital-piano-final\vga_char.v" Line 224: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "F:\digital-piano-final\vga_char.v" Line 243: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "F:\digital-piano-final\vga_char.v" Line 287: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <Divider(Out_Freq=2)>.
WARNING:HDLCompiler:189 - "F:\digital-piano-final\piano.v" Line 59: Size mismatch in connection of port <nCLR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "F:\digital-piano-final\piano.v" Line 113: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:189 - "F:\digital-piano-final\piano.v" Line 118: Size mismatch in connection of port <nCLR>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <Divider(Out_Freq=4)>.
WARNING:HDLCompiler:189 - "F:\digital-piano-final\piano.v" Line 121: Size mismatch in connection of port <nCLR>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <Divider(Out_Freq=5)>.
WARNING:HDLCompiler:189 - "F:\digital-piano-final\piano.v" Line 124: Size mismatch in connection of port <nCLR>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <Divider(Out_Freq=6)>.
WARNING:HDLCompiler:189 - "F:\digital-piano-final\piano.v" Line 127: Size mismatch in connection of port <nCLR>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <song1>.

Elaborating module <song2>.

Elaborating module <song3>.

Elaborating module <sin>.
Reading initialization file \"./sin_data/C/SineTable-C-low1.dat\".
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 52: Signal <sinTable_C_low1> in initial block is partially initialized.
Reading initialization file \"./sin_data/C/SineTable-C-low2.dat\".
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 53: Signal <sinTable_C_low2> in initial block is partially initialized.
Reading initialization file \"./sin_data/C/SineTable-C-low3.dat\".
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 54: Signal <sinTable_C_low3> in initial block is partially initialized.
Reading initialization file \"./sin_data/C/SineTable-C-low4.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 55: Signal <sinTable_C_low4> in initial block is partially initialized.
Reading initialization file \"./sin_data/C/SineTable-C-low5.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 56: Signal <sinTable_C_low5> in initial block is partially initialized.
Reading initialization file \"./sin_data/C/SineTable-C-low6.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 57: Signal <sinTable_C_low6> in initial block is partially initialized.
Reading initialization file \"./sin_data/C/SineTable-C-low7.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 58: Signal <sinTable_C_low7> in initial block is partially initialized.
Reading initialization file \"./sin_data/D/SineTable-D-low1.dat\".
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 78: Signal <sinTable_D_low1> in initial block is partially initialized.
Reading initialization file \"./sin_data/D/SineTable-D-low2.dat\".
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 79: Signal <sinTable_D_low2> in initial block is partially initialized.
Reading initialization file \"./sin_data/D/SineTable-D-low3.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 80: Signal <sinTable_D_low3> in initial block is partially initialized.
Reading initialization file \"./sin_data/D/SineTable-D-low4.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 81: Signal <sinTable_D_low4> in initial block is partially initialized.
Reading initialization file \"./sin_data/D/SineTable-D-low5.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 82: Signal <sinTable_D_low5> in initial block is partially initialized.
Reading initialization file \"./sin_data/D/SineTable-D-low6.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 83: Signal <sinTable_D_low6> in initial block is partially initialized.
Reading initialization file \"./sin_data/D/SineTable-D-low7.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 84: Signal <sinTable_D_low7> in initial block is partially initialized.
Reading initialization file \"./sin_data/E/SineTable-E-low1.dat\".
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 102: Signal <sinTable_E_low1> in initial block is partially initialized.
Reading initialization file \"./sin_data/E/SineTable-E-low2.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 103: Signal <sinTable_E_low2> in initial block is partially initialized.
Reading initialization file \"./sin_data/E/SineTable-E-low3.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 104: Signal <sinTable_E_low3> in initial block is partially initialized.
Reading initialization file \"./sin_data/E/SineTable-E-low4.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 105: Signal <sinTable_E_low4> in initial block is partially initialized.
Reading initialization file \"./sin_data/E/SineTable-E-low5.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 106: Signal <sinTable_E_low5> in initial block is partially initialized.
Reading initialization file \"./sin_data/E/SineTable-E-low6.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 107: Signal <sinTable_E_low6> in initial block is partially initialized.
Reading initialization file \"./sin_data/E/SineTable-E-low7.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 108: Signal <sinTable_E_low7> in initial block is partially initialized.
Reading initialization file \"./sin_data/F/SineTable-F-low1.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 127: Signal <sinTable_F_low1> in initial block is partially initialized.
Reading initialization file \"./sin_data/F/SineTable-F-low2.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 128: Signal <sinTable_F_low2> in initial block is partially initialized.
Reading initialization file \"./sin_data/F/SineTable-F-low3.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 129: Signal <sinTable_F_low3> in initial block is partially initialized.
Reading initialization file \"./sin_data/F/SineTable-F-low4.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 130: Signal <sinTable_F_low4> in initial block is partially initialized.
Reading initialization file \"./sin_data/F/SineTable-F-low5.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 131: Signal <sinTable_F_low5> in initial block is partially initialized.
Reading initialization file \"./sin_data/F/SineTable-F-low6.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 132: Signal <sinTable_F_low6> in initial block is partially initialized.
Reading initialization file \"./sin_data/F/SineTable-F-low7.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 133: Signal <sinTable_F_low7> in initial block is partially initialized.
Reading initialization file \"./sin_data/G/SineTable-G-low1.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 152: Signal <sinTable_G_low1> in initial block is partially initialized.
Reading initialization file \"./sin_data/G/SineTable-G-low2.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 153: Signal <sinTable_G_low2> in initial block is partially initialized.
Reading initialization file \"./sin_data/G/SineTable-G-low3.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 154: Signal <sinTable_G_low3> in initial block is partially initialized.
Reading initialization file \"./sin_data/G/SineTable-G-low4.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 155: Signal <sinTable_G_low4> in initial block is partially initialized.
Reading initialization file \"./sin_data/G/SineTable-G-low5.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 156: Signal <sinTable_G_low5> in initial block is partially initialized.
Reading initialization file \"./sin_data/G/SineTable-G-low6.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 157: Signal <sinTable_G_low6> in initial block is partially initialized.
Reading initialization file \"./sin_data/G/SineTable-G-low7.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 158: Signal <sinTable_G_low7> in initial block is partially initialized.
Reading initialization file \"./sin_data/A/SineTable-A-low1.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 177: Signal <sinTable_A_low1> in initial block is partially initialized.
Reading initialization file \"./sin_data/A/SineTable-A-low2.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 178: Signal <sinTable_A_low2> in initial block is partially initialized.
Reading initialization file \"./sin_data/A/SineTable-A-low3.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 179: Signal <sinTable_A_low3> in initial block is partially initialized.
Reading initialization file \"./sin_data/A/SineTable-A-low4.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 180: Signal <sinTable_A_low4> in initial block is partially initialized.
Reading initialization file \"./sin_data/A/SineTable-A-low5.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 181: Signal <sinTable_A_low5> in initial block is partially initialized.
Reading initialization file \"./sin_data/A/SineTable-A-low6.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 182: Signal <sinTable_A_low6> in initial block is partially initialized.
Reading initialization file \"./sin_data/A/SineTable-A-low7.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 183: Signal <sinTable_A_low7> in initial block is partially initialized.
Reading initialization file \"./sin_data/B/SineTable-B-low1.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 203: Signal <sinTable_B_low1> in initial block is partially initialized.
Reading initialization file \"./sin_data/B/SineTable-B-low2.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 204: Signal <sinTable_B_low2> in initial block is partially initialized.
Reading initialization file \"./sin_data/B/SineTable-B-low3.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 205: Signal <sinTable_B_low3> in initial block is partially initialized.
Reading initialization file \"./sin_data/B/SineTable-B-low4.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 206: Signal <sinTable_B_low4> in initial block is partially initialized.
Reading initialization file \"./sin_data/B/SineTable-B-low5.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 207: Signal <sinTable_B_low5> in initial block is partially initialized.
Reading initialization file \"./sin_data/B/SineTable-B-low6.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 208: Signal <sinTable_B_low6> in initial block is partially initialized.
Reading initialization file \"./sin_data/B/SineTable-B-low7.dat\".
WARNING:HDLCompiler:1670 - "F:\digital-piano-final\sin.v" Line 209: Signal <sinTable_B_low7> in initial block is partially initialized.

Elaborating module <Divider(Out_Freq=100)>.

Elaborating module <Divider(Out_Freq=44100)>.

Elaborating module <PWM_Out>.
WARNING:HDLCompiler:413 - "F:\digital-piano-final\PWM_Out.v" Line 33: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <Divider(Out_Freq=5000000)>.
WARNING:Xst:2972 - "F:\digital-piano-final\piano.v" line 59. All outputs of instance <F> of block <Divider> are unconnected in block <piano>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <digital_piano>.
    Related source file is "F:\digital-piano-final\digital_piano.v".
    Summary:
	no macro.
Unit <digital_piano> synthesized.

Synthesizing Unit <piano>.
    Related source file is "F:\digital-piano-final\piano.v".
WARNING:Xst:647 - Input <start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\digital-piano-final\piano.v" line 59: Output port <CLK_Out> of the instance <F> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <flag>.
    Found 2-bit adder for signal <flag[1]_GND_2_o_add_31_OUT> created at line 111.
    Found 32x19-bit Read Only RAM for signal <_n0291>
    Found 32-bit 4-to-1 multiplexer for signal <n0066> created at line 113.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <piano> synthesized.

Synthesizing Unit <keyboard>.
    Related source file is "F:\digital-piano-final\keyboard.v".
    Found 1-bit register for signal <now_kbclk>.
    Found 12-bit register for signal <tmp>.
    Found 1-bit register for signal <ZHJS>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <started>.
    Found 1-bit register for signal <pre_kbclk>.
    Found 4-bit adder for signal <counter[3]_GND_3_o_add_6_OUT> created at line 78.
    Found 1-bit comparator greater for signal <now_kbclk_pre_kbclk_LessThan_3_o> created at line 59
    Found 4-bit comparator greater for signal <GND_3_o_counter[3]_LessThan_11_o> created at line 81
    Found 4-bit comparator greater for signal <counter[3]_PWR_3_o_LessThan_12_o> created at line 81
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <keyboard> synthesized.

Synthesizing Unit <recordmode>.
    Related source file is "F:\digital-piano-final\recordmode.v".
WARNING:Xst:647 - Input <replay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <clk_16Hz>.
    Found 7-bit register for signal <count>.
    Found 26-bit register for signal <count_for_16Hz>.
    Found 26-bit adder for signal <count_for_16Hz[25]_GND_4_o_add_2_OUT> created at line 44.
    Found 7-bit adder for signal <count[6]_GND_4_o_add_7_OUT> created at line 53.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <recordmode> synthesized.

Synthesizing Unit <DD>.
    Related source file is "F:\digital-piano-final\DD.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DD> synthesized.

Synthesizing Unit <display>.
    Related source file is "F:\digital-piano-final\display.v".
    Found 4-bit register for signal <anodes_r>.
    Found 7-bit register for signal <cathodes_r>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_6_o_add_4_OUT> created at line 47.
    Found 16-bit comparator greater for signal <count[15]_GND_6_o_LessThan_4_o> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <display> synthesized.

Synthesizing Unit <VGA>.
    Related source file is "F:\digital-piano-final\VGA.v".
    Register <char_line6> equivalent to <char_line5> has been removed
    Register <char_linef> equivalent to <char_linee> has been removed
    Register <char_line0> equivalent to <char_line1> has been removed
    Register <char_line2> equivalent to <char_line1> has been removed
    Found 24-bit register for signal <char_line1>.
    Found 24-bit register for signal <char_line3>.
    Found 24-bit register for signal <char_line4>.
    Found 24-bit register for signal <char_line5>.
    Found 24-bit register for signal <char_line7>.
    Found 24-bit register for signal <char_line8>.
    Found 24-bit register for signal <char_line9>.
    Found 24-bit register for signal <char_linea>.
    Found 24-bit register for signal <char_lineb>.
    Found 24-bit register for signal <char_linec>.
    Found 24-bit register for signal <char_lined>.
    Found 24-bit register for signal <char_linee>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <VGA> synthesized.

Synthesizing Unit <vga_char>.
    Related source file is "F:\digital-piano-final\vga_char.v".
    Found 1-bit register for signal <hsync_r>.
    Found 1-bit register for signal <vsync_r>.
    Found 10-bit register for signal <y_cnt>.
    Found 5-bit register for signal <r>.
    Found 10-bit register for signal <x_cnt>.
    Found 1-bit register for signal <clk_25m>.
    Found 1-bit register for signal <valid_yr>.
    Found 1-bit register for signal <valid_r>.
    Found 1-bit register for signal <D>.
    Found 1-bit register for signal <clk_50m>.
    Found 5-bit register for signal <col>.
    Found 5-bit register for signal <row>.
    Found 5-bit register for signal <c>.
    Found 24-bit register for signal <char_line>.
    Found 8-bit register for signal <vga_rgb>.
    Found 10-bit subtractor for signal <x_dis> created at line 129.
    Found 10-bit subtractor for signal <y_dis> created at line 130.
    Found 10-bit adder for signal <x_cnt[9]_GND_8_o_add_1_OUT> created at line 84.
    Found 10-bit adder for signal <y_cnt[9]_GND_8_o_add_6_OUT> created at line 89.
    Found 5-bit adder for signal <col[4]_GND_8_o_add_24_OUT> created at line 206.
    Found 5-bit adder for signal <row[4]_GND_8_o_add_35_OUT> created at line 224.
    Found 5-bit adder for signal <c[4]_GND_8_o_add_48_OUT> created at line 243.
    Found 5-bit subtractor for signal <GND_8_o_GND_8_o_sub_76_OUT<4:0>> created at line 287.
    Found 1-bit 24-to-1 multiplexer for signal <r[4]_X_8_o_Mux_79_o> created at line 302.
    Found 24-bit 16-to-1 multiplexer for signal <_n0224> created at line 254.
    Found 10-bit comparator greater for signal <n0041> created at line 201
    Found 5-bit comparator lessequal for signal <col[4]_PWR_9_o_LessThan_24_o> created at line 205
    Found 10-bit comparator greater for signal <x_dis[9]_PWR_9_o_LessThan_34_o> created at line 221
    Found 5-bit comparator lessequal for signal <row[4]_PWR_9_o_LessThan_35_o> created at line 223
    Found 5-bit comparator lessequal for signal <c[4]_GND_8_o_LessThan_48_o> created at line 242
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <vga_char> synthesized.

Synthesizing Unit <Divider_1>.
    Related source file is "F:\digital-piano-final\Divider.v".
        N = 25
        CLK_Freq = 100000000
        Out_Freq = 2
    Found 25-bit register for signal <Count_DIV>.
    Found 1-bit register for signal <CLK_Out>.
    Found 25-bit adder for signal <Count_DIV[24]_GND_10_o_add_1_OUT> created at line 39.
    Found 25-bit comparator greater for signal <Count_DIV[24]_PWR_12_o_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider_1> synthesized.

Synthesizing Unit <Divider_2>.
    Related source file is "F:\digital-piano-final\Divider.v".
        N = 25
        CLK_Freq = 100000000
        Out_Freq = 4
    Found 25-bit register for signal <Count_DIV>.
    Found 1-bit register for signal <CLK_Out>.
    Found 25-bit adder for signal <Count_DIV[24]_GND_11_o_add_1_OUT> created at line 39.
    Found 25-bit comparator greater for signal <Count_DIV[24]_GND_11_o_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider_2> synthesized.

Synthesizing Unit <Divider_3>.
    Related source file is "F:\digital-piano-final\Divider.v".
        N = 25
        CLK_Freq = 100000000
        Out_Freq = 5
    Found 25-bit register for signal <Count_DIV>.
    Found 1-bit register for signal <CLK_Out>.
    Found 25-bit adder for signal <Count_DIV[24]_GND_12_o_add_1_OUT> created at line 39.
    Found 25-bit comparator greater for signal <Count_DIV[24]_GND_12_o_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider_3> synthesized.

Synthesizing Unit <Divider_4>.
    Related source file is "F:\digital-piano-final\Divider.v".
        N = 25
        CLK_Freq = 100000000
        Out_Freq = 6
    Found 25-bit register for signal <Count_DIV>.
    Found 1-bit register for signal <CLK_Out>.
    Found 25-bit adder for signal <Count_DIV[24]_GND_13_o_add_1_OUT> created at line 39.
    Found 25-bit comparator greater for signal <Count_DIV[24]_GND_13_o_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider_4> synthesized.

Synthesizing Unit <song1>.
    Related source file is "F:\digital-piano-final\song1.v".
    Found 5-bit register for signal <YinFu>.
    Found 8-bit register for signal <state>.
    Found 8-bit adder for signal <state[7]_GND_14_o_add_2_OUT> created at line 31.
    Found 256x5-bit Read Only RAM for signal <state[7]_PWR_16_o_wide_mux_6_OUT>
    Found 8-bit comparator greater for signal <PWR_16_o_state[7]_LessThan_5_o> created at line 33
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <song1> synthesized.

Synthesizing Unit <song2>.
    Related source file is "F:\digital-piano-final\song2.v".
    Found 5-bit register for signal <YinFu>.
    Found 10-bit register for signal <state>.
    Found 10-bit adder for signal <state[9]_GND_15_o_add_2_OUT> created at line 31.
    Found 1024x5-bit Read Only RAM for signal <state[9]_PWR_17_o_wide_mux_6_OUT>
    Found 10-bit comparator greater for signal <PWR_17_o_state[9]_LessThan_5_o> created at line 33
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <song2> synthesized.

Synthesizing Unit <song3>.
    Related source file is "F:\digital-piano-final\song3.v".
    Found 5-bit register for signal <YinFu>.
    Found 8-bit register for signal <state>.
    Found 8-bit adder for signal <state[7]_GND_16_o_add_2_OUT> created at line 31.
    Found 256x5-bit Read Only RAM for signal <state[7]_PWR_18_o_wide_mux_6_OUT>
    Found 8-bit comparator greater for signal <PWR_18_o_state[7]_LessThan_5_o> created at line 33
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <song3> synthesized.

Synthesizing Unit <sin>.
    Related source file is "F:\digital-piano-final\sin.v".
        MEM_FILE_C_low1 = "./sin_data/C/SineTable-C-low1.dat"
        MEM_FILE_C_low2 = "./sin_data/C/SineTable-C-low2.dat"
        MEM_FILE_C_low3 = "./sin_data/C/SineTable-C-low3.dat"
        MEM_FILE_C_low4 = "./sin_data/C/SineTable-C-low4.dat"
        MEM_FILE_C_low5 = "./sin_data/C/SineTable-C-low5.dat"
        MEM_FILE_C_low6 = "./sin_data/C/SineTable-C-low6.dat"
        MEM_FILE_C_low7 = "./sin_data/C/SineTable-C-low7.dat"
        MEM_FILE_D_low1 = "./sin_data/D/SineTable-D-low1.dat"
        MEM_FILE_D_low2 = "./sin_data/D/SineTable-D-low2.dat"
        MEM_FILE_D_low3 = "./sin_data/D/SineTable-D-low3.dat"
        MEM_FILE_D_low4 = "./sin_data/D/SineTable-D-low4.dat"
        MEM_FILE_D_low5 = "./sin_data/D/SineTable-D-low5.dat"
        MEM_FILE_D_low6 = "./sin_data/D/SineTable-D-low6.dat"
        MEM_FILE_D_low7 = "./sin_data/D/SineTable-D-low7.dat"
        MEM_FILE_E_low1 = "./sin_data/E/SineTable-E-low1.dat"
        MEM_FILE_E_low2 = "./sin_data/E/SineTable-E-low2.dat"
        MEM_FILE_E_low3 = "./sin_data/E/SineTable-E-low3.dat"
        MEM_FILE_E_low4 = "./sin_data/E/SineTable-E-low4.dat"
        MEM_FILE_E_low5 = "./sin_data/E/SineTable-E-low5.dat"
        MEM_FILE_E_low6 = "./sin_data/E/SineTable-E-low6.dat"
        MEM_FILE_E_low7 = "./sin_data/E/SineTable-E-low7.dat"
        MEM_FILE_F_low1 = "./sin_data/F/SineTable-F-low1.dat"
        MEM_FILE_F_low2 = "./sin_data/F/SineTable-F-low2.dat"
        MEM_FILE_F_low3 = "./sin_data/F/SineTable-F-low3.dat"
        MEM_FILE_F_low4 = "./sin_data/F/SineTable-F-low4.dat"
        MEM_FILE_F_low5 = "./sin_data/F/SineTable-F-low5.dat"
        MEM_FILE_F_low6 = "./sin_data/F/SineTable-F-low6.dat"
        MEM_FILE_F_low7 = "./sin_data/F/SineTable-F-low7.dat"
        MEM_FILE_G_low1 = "./sin_data/G/SineTable-G-low1.dat"
        MEM_FILE_G_low2 = "./sin_data/G/SineTable-G-low2.dat"
        MEM_FILE_G_low3 = "./sin_data/G/SineTable-G-low3.dat"
        MEM_FILE_G_low4 = "./sin_data/G/SineTable-G-low4.dat"
        MEM_FILE_G_low5 = "./sin_data/G/SineTable-G-low5.dat"
        MEM_FILE_G_low6 = "./sin_data/G/SineTable-G-low6.dat"
        MEM_FILE_G_low7 = "./sin_data/G/SineTable-G-low7.dat"
        MEM_FILE_A_low1 = "./sin_data/A/SineTable-A-low1.dat"
        MEM_FILE_A_low2 = "./sin_data/A/SineTable-A-low2.dat"
        MEM_FILE_A_low3 = "./sin_data/A/SineTable-A-low3.dat"
        MEM_FILE_A_low4 = "./sin_data/A/SineTable-A-low4.dat"
        MEM_FILE_A_low5 = "./sin_data/A/SineTable-A-low5.dat"
        MEM_FILE_A_low6 = "./sin_data/A/SineTable-A-low6.dat"
        MEM_FILE_A_low7 = "./sin_data/A/SineTable-A-low7.dat"
        MEM_FILE_B_low1 = "./sin_data/B/SineTable-B-low1.dat"
        MEM_FILE_B_low2 = "./sin_data/B/SineTable-B-low2.dat"
        MEM_FILE_B_low3 = "./sin_data/B/SineTable-B-low3.dat"
        MEM_FILE_B_low4 = "./sin_data/B/SineTable-B-low4.dat"
        MEM_FILE_B_low5 = "./sin_data/B/SineTable-B-low5.dat"
        MEM_FILE_B_low6 = "./sin_data/B/SineTable-B-low6.dat"
        MEM_FILE_B_low7 = "./sin_data/B/SineTable-B-low7.dat"
WARNING:Xst:2999 - Signal 'sinTable_C_low1', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_C_low2', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_C_low3', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_C_low4', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_C_low5', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_C_low6', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_C_low7', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_D_low1', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_D_low2', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_D_low3', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_D_low4', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_D_low5', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_D_low6', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_D_low7', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_E_low1', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_E_low2', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_E_low3', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_E_low4', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_E_low5', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_E_low6', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_E_low7', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_F_low1', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_F_low2', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_F_low3', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_F_low4', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_F_low5', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_F_low6', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_F_low7', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_G_low1', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_G_low2', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_G_low3', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_G_low4', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_G_low5', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_G_low6', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_G_low7', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_A_low1', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_A_low2', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_A_low3', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_A_low4', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_A_low5', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_A_low6', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_A_low7', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_B_low1', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_B_low2', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_B_low3', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_B_low4', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_B_low5', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_B_low6', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:2999 - Signal 'sinTable_B_low7', unconnected in block 'sin', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_C_low1>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_C_low1> for signal <sinTable_C_low1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_C_low2>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_C_low2> for signal <sinTable_C_low2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_C_low3>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_C_low3> for signal <sinTable_C_low3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_C_low4>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_C_low4> for signal <sinTable_C_low4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_C_low5>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_C_low5> for signal <sinTable_C_low5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_C_low6>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_C_low6> for signal <sinTable_C_low6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_C_low7>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_C_low7> for signal <sinTable_C_low7>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_D_low1>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_D_low1> for signal <sinTable_D_low1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_D_low2>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_D_low2> for signal <sinTable_D_low2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_D_low3>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_D_low3> for signal <sinTable_D_low3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_D_low4>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_D_low4> for signal <sinTable_D_low4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_D_low5>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_D_low5> for signal <sinTable_D_low5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_D_low6>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_D_low6> for signal <sinTable_D_low6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_D_low7>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_D_low7> for signal <sinTable_D_low7>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_E_low1>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_E_low1> for signal <sinTable_E_low1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_E_low2>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_E_low2> for signal <sinTable_E_low2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_E_low3>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_E_low3> for signal <sinTable_E_low3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_E_low4>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_E_low4> for signal <sinTable_E_low4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_E_low5>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_E_low5> for signal <sinTable_E_low5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_E_low6>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_E_low6> for signal <sinTable_E_low6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_E_low7>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_E_low7> for signal <sinTable_E_low7>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_F_low1>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_F_low1> for signal <sinTable_F_low1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_F_low2>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_F_low2> for signal <sinTable_F_low2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_F_low3>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_F_low3> for signal <sinTable_F_low3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_F_low4>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_F_low4> for signal <sinTable_F_low4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_F_low5>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_F_low5> for signal <sinTable_F_low5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_F_low6>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_F_low6> for signal <sinTable_F_low6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_F_low7>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_F_low7> for signal <sinTable_F_low7>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_G_low1>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_G_low1> for signal <sinTable_G_low1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_G_low2>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_G_low2> for signal <sinTable_G_low2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_G_low3>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_G_low3> for signal <sinTable_G_low3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_G_low4>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_G_low4> for signal <sinTable_G_low4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_G_low5>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_G_low5> for signal <sinTable_G_low5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_G_low6>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_G_low6> for signal <sinTable_G_low6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_G_low7>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_G_low7> for signal <sinTable_G_low7>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_A_low1>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_A_low1> for signal <sinTable_A_low1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_A_low2>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_A_low2> for signal <sinTable_A_low2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_A_low3>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_A_low3> for signal <sinTable_A_low3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_A_low4>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_A_low4> for signal <sinTable_A_low4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_A_low5>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_A_low5> for signal <sinTable_A_low5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_A_low6>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_A_low6> for signal <sinTable_A_low6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_A_low7>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_A_low7> for signal <sinTable_A_low7>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_B_low1>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_B_low1> for signal <sinTable_B_low1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_B_low2>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_B_low2> for signal <sinTable_B_low2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_B_low3>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_B_low3> for signal <sinTable_B_low3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_B_low4>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_B_low4> for signal <sinTable_B_low4>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_B_low5>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_B_low5> for signal <sinTable_B_low5>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_B_low6>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_B_low6> for signal <sinTable_B_low6>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <sinTable_B_low7>, simulation mismatch.
    Found 338x8-bit single-port Read Only RAM <Mram_sinTable_B_low7> for signal <sinTable_B_low7>.
    Found 9-bit register for signal <addr_length>.
    Found 9-bit register for signal <addr>.
    Found 8-bit register for signal <musicdata>.
    Found 3-bit register for signal <addr_step>.
    Found 9-bit adder for signal <addr[8]_GND_17_o_add_20_OUT> created at line 410.
    Found 9-bit comparator greater for signal <addr_length[8]_addr[8]_LessThan_22_o> created at line 411
    Summary:
	inferred  49 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 235 Multiplexer(s).
Unit <sin> synthesized.

Synthesizing Unit <Divider_5>.
    Related source file is "F:\digital-piano-final\Divider.v".
        N = 25
        CLK_Freq = 100000000
        Out_Freq = 100
    Found 25-bit register for signal <Count_DIV>.
    Found 1-bit register for signal <CLK_Out>.
    Found 25-bit adder for signal <Count_DIV[24]_GND_18_o_add_1_OUT> created at line 39.
    Found 25-bit comparator greater for signal <Count_DIV[24]_GND_18_o_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider_5> synthesized.

Synthesizing Unit <Divider_6>.
    Related source file is "F:\digital-piano-final\Divider.v".
        N = 25
        CLK_Freq = 100000000
        Out_Freq = 44100
    Found 25-bit register for signal <Count_DIV>.
    Found 1-bit register for signal <CLK_Out>.
    Found 25-bit adder for signal <Count_DIV[24]_GND_19_o_add_1_OUT> created at line 39.
    Found 25-bit comparator greater for signal <Count_DIV[24]_GND_19_o_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider_6> synthesized.

Synthesizing Unit <PWM_Out>.
    Related source file is "F:\digital-piano-final\PWM_Out.v".
    Found 1-bit register for signal <PWM_Out>.
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter[7]_GND_20_o_add_1_OUT> created at line 33.
    Found 8-bit comparator lessequal for signal <counter[7]_musicdata[7]_LessThan_3_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM_Out> synthesized.

Synthesizing Unit <Divider_7>.
    Related source file is "F:\digital-piano-final\Divider.v".
        N = 25
        CLK_Freq = 100000000
        Out_Freq = 5000000
    Found 25-bit register for signal <Count_DIV>.
    Found 1-bit register for signal <CLK_Out>.
    Found 25-bit adder for signal <Count_DIV[24]_GND_21_o_add_1_OUT> created at line 39.
    Found 25-bit comparator greater for signal <Count_DIV[24]_GND_21_o_LessThan_1_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Divider_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 54
 1024x5-bit single-port Read Only RAM                  : 1
 128x8-bit single-port RAM                             : 1
 256x5-bit single-port Read Only RAM                   : 2
 32x19-bit single-port Read Only RAM                   : 1
 338x8-bit single-port Read Only RAM                   : 49
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 3
 10-bit subtractor                                     : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 25-bit adder                                          : 7
 26-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Registers                                            : 67
 1-bit register                                        : 21
 10-bit register                                       : 3
 12-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 13
 25-bit register                                       : 7
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 7
 7-bit register                                        : 2
 8-bit register                                        : 5
 9-bit register                                        : 2
# Comparators                                          : 21
 1-bit comparator greater                              : 1
 10-bit comparator greater                             : 3
 16-bit comparator greater                             : 1
 25-bit comparator greater                             : 7
 4-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 3
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 273
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 24-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 4
 14-bit 2-to-1 multiplexer                             : 1
 24-bit 16-to-1 multiplexer                            : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 160
 9-bit 2-to-1 multiplexer                              : 77

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <vga_rgb_0> in Unit <m> is equivalent to the following 7 FFs/Latches, which will be removed : <vga_rgb_1> <vga_rgb_2> <vga_rgb_3> <vga_rgb_4> <vga_rgb_5> <vga_rgb_6> <vga_rgb_7> 
INFO:Xst:2261 - The FF/Latch <char_line5_0> in Unit <m3> is equivalent to the following 77 FFs/Latches, which will be removed : <char_line5_3> <char_line5_4> <char_line5_7> <char_line5_8> <char_line5_11> <char_line5_15> <char_line5_16> <char_line5_20> <char_line5_23> <char_line3_0> <char_line3_3> <char_line3_7> <char_line3_15> <char_line3_20> <char_line4_0> <char_line4_3> <char_line4_7> <char_line4_11> <char_line4_15> <char_line4_16> <char_line4_20> <char_line4_23> <char_line9_0> <char_line9_7> <char_line9_10> <char_line9_15> <char_line9_16> <char_line9_19> <char_line9_21> <char_line9_23> <char_line7_0> <char_line7_1> <char_line7_7> <char_line7_8> <char_line7_16> <char_line7_20> <char_line7_23> <char_line8_0> <char_line8_2> <char_line8_3> <char_line8_5> <char_line8_7> <char_line8_10> <char_line8_15> <char_line8_16> <char_line8_23> <char_linec_0> <char_linec_2> <char_linec_3> <char_linec_5> <char_linec_7> <char_linec_15> <char_linec_16> <char_linec_19> <char_linec_21> <char_linec_23> <char_linea_0>
   <char_linea_2> <char_linea_3> <char_linea_7> <char_linea_15> <char_linea_16> <char_linea_19> <char_linea_21> <char_linea_23> <char_lineb_0> <char_lineb_2> <char_lineb_3> <char_lineb_5> <char_lineb_7> <char_lineb_10> <char_lineb_15> <char_lineb_16> <char_lineb_19> <char_lineb_21> <char_lineb_23> <char_lined_7> 
INFO:Xst:2261 - The FF/Latch <char_line1_1> in Unit <m3> is equivalent to the following 11 FFs/Latches, which will be removed : <char_line1_2> <char_line1_5> <char_line1_6> <char_line1_9> <char_line1_10> <char_line1_13> <char_line1_14> <char_line1_17> <char_line1_18> <char_line1_21> <char_line1_22> 
INFO:Xst:2261 - The FF/Latch <char_line5_1> in Unit <m3> is equivalent to the following 15 FFs/Latches, which will be removed : <char_line5_2> <char_line5_5> <char_line5_6> <char_line5_10> <char_line5_13> <char_line5_14> <char_line3_1> <char_line3_2> <char_line3_6> <char_line4_1> <char_line4_2> <char_line4_6> <char_line4_10> <char_line4_13> <char_line4_14> 
INFO:Xst:2261 - The FF/Latch <char_linee_0> in Unit <m3> is equivalent to the following 35 FFs/Latches, which will be removed : <char_linee_1> <char_linee_2> <char_linee_3> <char_linee_4> <char_linee_5> <char_linee_6> <char_linee_7> <char_linee_8> <char_linee_9> <char_linee_10> <char_linee_11> <char_linee_12> <char_linee_13> <char_linee_14> <char_linee_15> <char_linee_16> <char_linee_17> <char_linee_18> <char_linee_19> <char_linee_20> <char_linee_21> <char_linee_22> <char_linee_23> <char_line1_0> <char_line1_3> <char_line1_4> <char_line1_7> <char_line1_8> <char_line1_11> <char_line1_12> <char_line1_15> <char_line1_16> <char_line1_19> <char_line1_20> <char_line1_23> 
WARNING:Xst:1710 - FF/Latch <char_line5_1> (without init value) has a constant value of 0 in block <m3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_line1_1> (without init value) has a constant value of 0 in block <m3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Divider_1>.
The following registers are absorbed into counter <Count_DIV>: 1 register on signal <Count_DIV>.
Unit <Divider_1> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_2>.
The following registers are absorbed into counter <Count_DIV>: 1 register on signal <Count_DIV>.
Unit <Divider_2> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_3>.
The following registers are absorbed into counter <Count_DIV>: 1 register on signal <Count_DIV>.
Unit <Divider_3> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_4>.
The following registers are absorbed into counter <Count_DIV>: 1 register on signal <Count_DIV>.
Unit <Divider_4> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_5>.
The following registers are absorbed into counter <Count_DIV>: 1 register on signal <Count_DIV>.
Unit <Divider_5> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_6>.
The following registers are absorbed into counter <Count_DIV>: 1 register on signal <Count_DIV>.
Unit <Divider_6> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_7>.
The following registers are absorbed into counter <Count_DIV>: 1 register on signal <Count_DIV>.
Unit <Divider_7> synthesized (advanced).

Synthesizing (advanced) Unit <PWM_Out>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <PWM_Out> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <keyboard>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <keyboard> synthesized (advanced).

Synthesizing (advanced) Unit <piano>.
The following registers are absorbed into counter <flag>: 1 register on signal <flag>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0291> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 19-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(key_out<3:4>,key_out<2>,key_out<0:1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <piano> synthesized (advanced).

Synthesizing (advanced) Unit <recordmode>.
The following registers are absorbed into counter <count_for_16Hz>: 1 register on signal <count_for_16Hz>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk_16Hz>      | rise     |
    |     weA            | connected to signal <record>        | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <ps2_asci>      |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <recordmode> synthesized (advanced).

Synthesizing (advanced) Unit <sin>.
The following registers are absorbed into accumulator <addr>: 1 register on signal <addr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_C_low1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_C_low2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_C_low3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_C_low4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_C_low5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_C_low6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_C_low7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_D_low1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_D_low2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_D_low3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_D_low4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_D_low5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_D_low6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_D_low7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_E_low1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_E_low2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_E_low3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_E_low4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_E_low5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_E_low6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_E_low7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_F_low1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_F_low2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_F_low3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_F_low4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_F_low5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_F_low6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_F_low7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_G_low1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_G_low2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_G_low3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_G_low4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_G_low5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_G_low6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_G_low7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_A_low1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_A_low2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_A_low3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_A_low4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_A_low5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_A_low6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_A_low7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_B_low1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_B_low2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_B_low3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_B_low4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_B_low5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_B_low6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sinTable_B_low7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 338-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sin> synthesized (advanced).

Synthesizing (advanced) Unit <song1>.
INFO:Xst:3226 - The RAM <Mram_state[7]_PWR_16_o_wide_mux_6_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <YinFu>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[7]_GND_14_o_mux_5_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <YinFu>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <song1> synthesized (advanced).

Synthesizing (advanced) Unit <song2>.
INFO:Xst:3226 - The RAM <Mram_state[9]_PWR_17_o_wide_mux_6_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <YinFu>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 5-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[9]_GND_15_o_mux_5_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <YinFu>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <song2> synthesized (advanced).

Synthesizing (advanced) Unit <song3>.
INFO:Xst:3226 - The RAM <Mram_state[7]_PWR_18_o_wide_mux_6_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <YinFu>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state[7]_GND_16_o_mux_5_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <YinFu>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <song3> synthesized (advanced).

Synthesizing (advanced) Unit <vga_char>.
The following registers are absorbed into counter <x_cnt>: 1 register on signal <x_cnt>.
The following registers are absorbed into counter <y_cnt>: 1 register on signal <y_cnt>.
The following registers are absorbed into counter <r>: 1 register on signal <r>.
The following registers are absorbed into counter <col>: 1 register on signal <col>.
The following registers are absorbed into counter <row>: 1 register on signal <row>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <vga_char> synthesized (advanced).
WARNING:Xst:2677 - Node <tmp_0> of sequential type is unconnected in block <keyboard>.
WARNING:Xst:2677 - Node <tmp_9> of sequential type is unconnected in block <keyboard>.
WARNING:Xst:2677 - Node <tmp_10> of sequential type is unconnected in block <keyboard>.
WARNING:Xst:2677 - Node <tmp_11> of sequential type is unconnected in block <keyboard>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 54
 1024x5-bit single-port block Read Only RAM            : 1
 128x8-bit single-port distributed RAM                 : 1
 256x5-bit single-port block Read Only RAM             : 2
 32x19-bit single-port distributed Read Only RAM       : 1
 338x8-bit single-port distributed Read Only RAM       : 49
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 8-bit adder                                           : 2
# Counters                                             : 19
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 7
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 3
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 9-bit up loadable accumulator                         : 1
# Registers                                            : 406
 Flip-Flops                                            : 406
# Comparators                                          : 21
 1-bit comparator greater                              : 1
 10-bit comparator greater                             : 3
 16-bit comparator greater                             : 1
 25-bit comparator greater                             : 7
 4-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 3
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 265
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 24-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 1
 24-bit 16-to-1 multiplexer                            : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 5
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 160
 9-bit 2-to-1 multiplexer                              : 76

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <char_line1_22> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_21> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_18> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_17> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_14> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_13> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_10> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_9> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_6> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_5> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_2> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line1_1> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line5_14> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line5_13> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line5_10> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line5_6> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line5_5> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line5_2> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line5_1> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line4_14> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line4_13> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line4_10> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line4_6> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line4_2> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line4_1> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line3_6> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line3_2> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line3_1> (without init value) has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <char_line3_0> in Unit <VGA> is equivalent to the following 77 FFs/Latches, which will be removed : <char_line3_3> <char_line3_7> <char_line3_15> <char_line3_20> <char_line4_0> <char_line4_3> <char_line4_7> <char_line4_11> <char_line4_15> <char_line4_16> <char_line4_20> <char_line4_23> <char_line5_0> <char_line5_3> <char_line5_4> <char_line5_7> <char_line5_8> <char_line5_11> <char_line5_15> <char_line5_16> <char_line5_20> <char_line5_23> <char_line9_0> <char_line9_7> <char_line9_10> <char_line9_15> <char_line9_16> <char_line9_19> <char_line9_21> <char_line9_23> <char_line7_0> <char_line7_1> <char_line7_7> <char_line7_8> <char_line7_16> <char_line7_20> <char_line7_23> <char_line8_0> <char_line8_2> <char_line8_3> <char_line8_5> <char_line8_7> <char_line8_10> <char_line8_15> <char_line8_16> <char_line8_23> <char_linec_0> <char_linec_2> <char_linec_3> <char_linec_5> <char_linec_7> <char_linec_15> <char_linec_16> <char_linec_19> <char_linec_21> <char_linec_23> <char_linea_0>
   <char_linea_2> <char_linea_3> <char_linea_7> <char_linea_15> <char_linea_16> <char_linea_19> <char_linea_21> <char_linea_23> <char_lineb_0> <char_lineb_2> <char_lineb_3> <char_lineb_5> <char_lineb_7> <char_lineb_10> <char_lineb_15> <char_lineb_16> <char_lineb_19> <char_lineb_21> <char_lineb_23> <char_lined_7> 
INFO:Xst:2261 - The FF/Latch <char_linee_0> in Unit <VGA> is equivalent to the following 35 FFs/Latches, which will be removed : <char_linee_1> <char_linee_2> <char_linee_3> <char_linee_4> <char_linee_5> <char_linee_6> <char_linee_7> <char_linee_8> <char_linee_9> <char_linee_10> <char_linee_11> <char_linee_12> <char_linee_13> <char_linee_14> <char_linee_15> <char_linee_16> <char_linee_17> <char_linee_18> <char_linee_19> <char_linee_20> <char_linee_21> <char_linee_22> <char_linee_23> <char_line1_0> <char_line1_3> <char_line1_4> <char_line1_7> <char_line1_8> <char_line1_11> <char_line1_12> <char_line1_15> <char_line1_16> <char_line1_19> <char_line1_20> <char_line1_23> 
INFO:Xst:2261 - The FF/Latch <vga_rgb_0> in Unit <vga_char> is equivalent to the following 7 FFs/Latches, which will be removed : <vga_rgb_1> <vga_rgb_2> <vga_rgb_3> <vga_rgb_4> <vga_rgb_5> <vga_rgb_6> <vga_rgb_7> 
INFO:Xst:2261 - The FF/Latch <char_line3_4> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line4_4> 
INFO:Xst:2261 - The FF/Latch <char_line3_5> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line4_5> 
INFO:Xst:2261 - The FF/Latch <char_line3_13> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line3_14> 
INFO:Xst:2261 - The FF/Latch <char_line3_8> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_line3_11> <char_line4_8> 
INFO:Xst:2261 - The FF/Latch <char_line4_9> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line5_9> 
INFO:Xst:2261 - The FF/Latch <char_line9_9> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_linea_9> <char_lined_9> 
INFO:Xst:2261 - The FF/Latch <char_linec_8> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_linec_11> 
INFO:Xst:2261 - The FF/Latch <char_line5_12> in Unit <VGA> is equivalent to the following 5 FFs/Latches, which will be removed : <char_line9_12> <char_linea_5> <char_lineb_12> <char_lined_0> <char_lined_1> 
INFO:Xst:2261 - The FF/Latch <char_line9_8> in Unit <VGA> is equivalent to the following 6 FFs/Latches, which will be removed : <char_line9_11> <char_line8_8> <char_line8_11> <char_linea_8> <char_lineb_8> <char_lineb_11> 
INFO:Xst:2261 - The FF/Latch <char_line9_5> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_line9_13> <char_lineb_13> 
INFO:Xst:2261 - The FF/Latch <char_line5_18> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line5_21> 

Optimizing unit <digital_piano> ...

Optimizing unit <piano> ...

Optimizing unit <sin> ...

Optimizing unit <VGA> ...
WARNING:Xst:1710 - FF/Latch <char_line7_4> (without init value) has a constant value of 1 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line7_5> (without init value) has a constant value of 1 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line7_22> (without init value) has a constant value of 1 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <char_line9_22> in Unit <VGA> is equivalent to the following 12 FFs/Latches, which will be removed : <char_line8_22> <char_linea_22> <char_lineb_22> <char_lined_2> <char_lined_3> <char_lined_4> <char_lined_5> <char_lined_11> <char_lined_17> <char_lined_18> <char_lined_22> <char_lined_23> 
INFO:Xst:2261 - The FF/Latch <char_line3_17> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line3_18> 
INFO:Xst:2261 - The FF/Latch <char_line7_6> in Unit <VGA> is equivalent to the following 4 FFs/Latches, which will be removed : <char_line8_4> <char_linea_4> <char_lineb_4> <char_lined_6> 
INFO:Xst:2261 - The FF/Latch <char_linea_14> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_lineb_14> <char_lined_8> 
INFO:Xst:2261 - The FF/Latch <char_line7_2> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line7_3> 
INFO:Xst:2261 - The FF/Latch <char_line8_14> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_linea_11> 
INFO:Xst:2261 - The FF/Latch <char_linea_1> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_lineb_1> 
INFO:Xst:2261 - The FF/Latch <char_line7_9> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_line7_10> <char_line7_11> 
INFO:Xst:2261 - The FF/Latch <char_line9_18> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <char_line9_20> <char_linec_18> <char_linec_20> <char_linea_18> <char_linea_20> <char_lineb_18> <char_lineb_20> 
INFO:Xst:2261 - The FF/Latch <char_line9_1> in Unit <VGA> is equivalent to the following 3 FFs/Latches, which will be removed : <char_line8_1> <char_line8_6> <char_lineb_6> 
INFO:Xst:2261 - The FF/Latch <char_line3_21> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_line3_22> <char_line4_22> 
INFO:Xst:2261 - The FF/Latch <char_line4_18> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line4_21> 
INFO:Xst:2261 - The FF/Latch <char_line3_19> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line4_19> 
INFO:Xst:2261 - The FF/Latch <char_line8_18> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line8_20> 
INFO:Xst:2261 - The FF/Latch <char_line7_18> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_line7_19> <char_line7_21> 
INFO:Xst:2261 - The FF/Latch <char_line9_6> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_linea_6> 
INFO:Xst:2261 - The FF/Latch <char_lined_13> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_lined_14> 
INFO:Xst:2261 - The FF/Latch <char_line7_15> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_lined_15> 
INFO:Xst:2261 - The FF/Latch <char_line9_17> in Unit <VGA> is equivalent to the following 6 FFs/Latches, which will be removed : <char_line8_17> <char_line8_19> <char_line8_21> <char_linea_17> <char_lineb_17> <char_lined_16> 
INFO:Xst:2261 - The FF/Latch <char_line9_2> in Unit <VGA> is equivalent to the following 2 FFs/Latches, which will be removed : <char_line9_3> <char_line8_12> 
INFO:Xst:2261 - The FF/Latch <char_line3_9> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <char_line3_10> 
WARNING:Xst:1710 - FF/Latch <char_line3_23> (without init value) has a constant value of 1 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_line9_22> (without init value) has a constant value of 1 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_linec_22> (without init value) has a constant value of 1 in block <VGA>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_char> ...

Optimizing unit <keyboard> ...

Optimizing unit <display> ...

Optimizing unit <song1> ...

Optimizing unit <song2> ...

Optimizing unit <song3> ...
INFO:Xst:2399 - RAMs <m1/m1/m1/Mram_mem6>, <m1/m1/m1/Mram_mem8> are equivalent, second RAM is removed
WARNING:Xst:1710 - FF/Latch <m1/m3/m/c_4> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_25> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_24> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_23> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_22> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_21> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_20> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_19> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m1/m1/count_for_16Hz_18> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m2/count_15> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m2/count_14> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m2/count_13> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m1/m2/count_12> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_20> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_19> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_18> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_17> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_16> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_15> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_14> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_13> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_12> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_11> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F0/Count_DIV_24> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F0/Count_DIV_23> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F0/Count_DIV_22> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F0/Count_DIV_21> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F0/Count_DIV_20> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F0/Count_DIV_19> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_4> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_5> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_6> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_7> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_8> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_9> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_10> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_11> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_12> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_13> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_14> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_15> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_16> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_17> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_18> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_19> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_20> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_21> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_22> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_23> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F5M/Count_DIV_24> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/F6/Count_DIV_24> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/F6/Count_DIV_23> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/F5/Count_DIV_24> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/F4/Count_DIV_24> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_24> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_23> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_22> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m1/S0/F1/Count_DIV_21> (without init value) has a constant value of 0 in block <digital_piano>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <m1/m3/char_line5_17> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line4_17> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_line5_22> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line3_21> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_line5_18> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line4_18> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_10> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line9_9> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_12> in Unit <digital_piano> is equivalent to the following 2 FFs/Latches, which will be removed : <m1/m3/char_line5_12> <m1/m3/char_line4_12> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_13> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line8_13> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_14> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line8_14> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_22> in Unit <digital_piano> is equivalent to the following 2 FFs/Latches, which will be removed : <m1/m3/char_line9_22> <m1/m3/char_line3_23> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_line7_17> in Unit <digital_piano> is equivalent to the following 2 FFs/Latches, which will be removed : <m1/m3/char_line9_17> <m1/m3/char_line3_16> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_line7_18> in Unit <digital_piano> is equivalent to the following 3 FFs/Latches, which will be removed : <m1/m3/char_line9_18> <m1/m3/char_line5_19> <m1/m3/char_line3_19> 
INFO:Xst:2261 - The FF/Latch <m1/F5/Count_DIV_1> in Unit <digital_piano> is equivalent to the following 4 FFs/Latches, which will be removed : <m1/F4/Count_DIV_1> <m1/F2/Count_DIV_1> <m1/P0/counter_1> <m1/S0/F0/Count_DIV_1> 
INFO:Xst:2261 - The FF/Latch <m1/F5/Count_DIV_2> in Unit <digital_piano> is equivalent to the following 4 FFs/Latches, which will be removed : <m1/F4/Count_DIV_2> <m1/F2/Count_DIV_2> <m1/P0/counter_2> <m1/S0/F0/Count_DIV_2> 
INFO:Xst:2261 - The FF/Latch <m1/F5/Count_DIV_3> in Unit <digital_piano> is equivalent to the following 4 FFs/Latches, which will be removed : <m1/F4/Count_DIV_3> <m1/F2/Count_DIV_3> <m1/P0/counter_3> <m1/S0/F0/Count_DIV_3> 
INFO:Xst:2261 - The FF/Latch <m1/F5/Count_DIV_4> in Unit <digital_piano> is equivalent to the following 4 FFs/Latches, which will be removed : <m1/F4/Count_DIV_4> <m1/F2/Count_DIV_4> <m1/P0/counter_4> <m1/S0/F0/Count_DIV_4> 
INFO:Xst:2261 - The FF/Latch <m1/F5/Count_DIV_5> in Unit <digital_piano> is equivalent to the following 2 FFs/Latches, which will be removed : <m1/F2/Count_DIV_5> <m1/P0/counter_5> 
INFO:Xst:2261 - The FF/Latch <m1/F5/Count_DIV_6> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/P0/counter_6> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_lineb_9> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_linec_9> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_4> in Unit <digital_piano> is equivalent to the following 2 FFs/Latches, which will be removed : <m1/m3/char_line7_6> <m1/m3/char_line3_4> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_6> in Unit <digital_piano> is equivalent to the following 2 FFs/Latches, which will be removed : <m1/m3/char_line7_2> <m1/m3/char_line9_1> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linec_8> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line9_8> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_lined_21> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_linec_17> 
INFO:Xst:2261 - The FF/Latch <F5M/Count_DIV_0> in Unit <digital_piano> is equivalent to the following 5 FFs/Latches, which will be removed : <m1/F5/Count_DIV_0> <m1/F4/Count_DIV_0> <m1/F2/Count_DIV_0> <m1/P0/counter_0> <m1/S0/F0/Count_DIV_0> 
INFO:Xst:2261 - The FF/Latch <m1/m3/char_linee_0> in Unit <digital_piano> is equivalent to the following FF/Latch, which will be removed : <m1/m3/char_line3_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digital_piano, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 362
 Flip-Flops                                            : 362

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : digital_piano.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3584
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 160
#      LUT2                        : 137
#      LUT3                        : 89
#      LUT4                        : 90
#      LUT5                        : 284
#      LUT6                        : 2210
#      MUXCY                       : 221
#      MUXF7                       : 188
#      VCC                         : 1
#      XORCY                       : 173
# FlipFlops/Latches                : 362
#      FD                          : 119
#      FDC                         : 11
#      FDCE                        : 13
#      FDE                         : 48
#      FDP                         : 2
#      FDPE                        : 6
#      FDR                         : 145
#      FDRE                        : 17
#      FDSE                        : 1
# RAMS                             : 10
#      RAM128X1S                   : 7
#      RAMB18E1                    : 3
# Clock Buffers                    : 5
#      BUFG                        : 3
#      BUFGP                       : 2
# IO Buffers                       : 35
#      IBUF                        : 13
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             362  out of  126800     0%  
 Number of Slice LUTs:                 3014  out of  63400     4%  
    Number used as Logic:              3000  out of  63400     4%  
    Number used as Memory:               14  out of  19000     0%  
       Number used as RAM:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3028
   Number with an unused Flip Flop:    2666  out of   3028    88%  
   Number with an unused LUT:            14  out of   3028     0%  
   Number of fully used LUT-FF pairs:   348  out of   3028    11%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  37  out of    210    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    135     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
inclk                              | BUFGP                      | 123   |
select                             | BUFGP                      | 2     |
m1/S0/F1/CLK_Out                   | NONE(m1/S0/addr_8)         | 17    |
m1/S0/F0/CLK_Out                   | NONE(m1/S0/addr_length_8)  | 12    |
F5M/CLK_Out                        | BUFG                       | 104   |
m1/m3/m/clk_25m                    | BUFG                       | 69    |
m1/m3/m/clk_50m                    | NONE(m1/m3/m/clk_25m)      | 1     |
m1/m1/m1/clk_16Hz                  | NONE(m1/m1/m1/count_6)     | 14    |
m1/m1/ZHJS                         | NONE(m1/m1/DD_keypressed/Q)| 1     |
m1/n0066<0>(m1/Mmux_n006611:O)     | BUFG(*)(m1/Music1/state_7) | 29    |
-----------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------+-------+
F5M/Count_DIV<10>(XST_GND:G)       | NONE(m1/Music2_Mram_state[9]_PWR_17_o_wide_mux_6_OUT)| 6     |
-----------------------------------+------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.584ns (Maximum Frequency: 218.165MHz)
   Minimum input arrival time before clock: 4.872ns
   Maximum output required time after clock: 0.687ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inclk'
  Clock period: 3.050ns (frequency: 327.815MHz)
  Total number of paths / destination ports: 5241 / 243
-------------------------------------------------------------------------
Delay:               3.050ns (Levels of Logic = 6)
  Source:            F5M/Count_DIV_0 (FF)
  Destination:       m1/F5/Count_DIV_23 (FF)
  Source Clock:      inclk rising
  Destination Clock: inclk rising

  Data Path: F5M/Count_DIV_0 to m1/F5/Count_DIV_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.361   0.734  F5M/Count_DIV_0 (F5M/Count_DIV_0)
     LUT5:I0->O            1   0.097   0.000  m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_lut<0> (m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<0> (m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<1> (m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<2> (m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.253   0.379  m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<3> (m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<3>)
     LUT5:I3->O           24   0.097   0.381  m1/F5/Mcompar_Count_DIV[24]_GND_12_o_LessThan_1_o_cy<4> (m1/F5/Count_DIV[24]_GND_12_o_LessThan_1_o_inv)
     FDR:R                     0.349          m1/F5/Count_DIV_1
    ----------------------------------------
    Total                      3.050ns (1.556ns logic, 1.494ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'select'
  Clock period: 1.050ns (frequency: 952.018MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.050ns (Levels of Logic = 1)
  Source:            m1/flag_0 (FF)
  Destination:       m1/flag_0 (FF)
  Source Clock:      select falling
  Destination Clock: select falling

  Data Path: m1/flag_0 to m1/flag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.289  m1/flag_0 (m1/flag_0)
     INV:I->O              1   0.113   0.279  m1/Mcount_flag_xor<0>11_INV_0 (m1/Result<0>)
     FD:D                      0.008          m1/flag_0
    ----------------------------------------
    Total                      1.050ns (0.482ns logic, 0.568ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/S0/F1/CLK_Out'
  Clock period: 4.584ns (frequency: 218.165MHz)
  Total number of paths / destination ports: 31595 / 17
-------------------------------------------------------------------------
Delay:               4.584ns (Levels of Logic = 8)
  Source:            m1/S0/addr_2 (FF)
  Destination:       m1/S0/musicdata_7 (FF)
  Source Clock:      m1/S0/F1/CLK_Out rising
  Destination Clock: m1/S0/F1/CLK_Out rising

  Data Path: m1/S0/addr_2 to m1/S0/musicdata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q            1250   0.361   0.885  m1/S0/addr_2 (m1/S0/addr_2)
     LUT6:I1->O            1   0.097   0.556  m1/S0_Mram_sinTable_B_low231211 (m1/S0_Mram_sinTable_B_low23121)
     LUT6:I2->O            1   0.097   0.295  m1/S0_Mram_sinTable_B_low231215 (m1/S0_Mram_sinTable_B_low231214)
     LUT2:I1->O            3   0.097   0.305  m1/S0_Mram_sinTable_B_low231216 (m1/S0/_n0393<7>)
     LUT3:I2->O            1   0.097   0.295  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>291 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>_bdd57)
     LUT6:I5->O            1   0.097   0.295  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>24 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>24)
     LUT6:I5->O            1   0.097   0.511  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>26 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>26)
     LUT6:I3->O            1   0.097   0.295  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>35 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>35)
     LUT5:I4->O            1   0.097   0.000  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>36 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<7>)
     FDE:D                     0.008          m1/S0/musicdata_7
    ----------------------------------------
    Total                      4.584ns (1.145ns logic, 3.439ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'F5M/CLK_Out'
  Clock period: 4.487ns (frequency: 222.879MHz)
  Total number of paths / destination ports: 67610 / 147
-------------------------------------------------------------------------
Delay:               4.487ns (Levels of Logic = 8)
  Source:            m1/m1/tmp_3 (FF)
  Destination:       m1/m2/cathodes_r_4 (FF)
  Source Clock:      F5M/CLK_Out rising
  Destination Clock: F5M/CLK_Out rising

  Data Path: m1/m1/tmp_3 to m1/m2/cathodes_r_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             31   0.361   0.790  m1/m1/tmp_3 (m1/m1/tmp_3)
     LUT6:I1->O            1   0.097   0.000  m1/m1/Mmux_out41_F (N384)
     MUXF7:I0->O           1   0.277   0.295  m1/m1/Mmux_out41 (m1/m1/Mmux_out41)
     LUT6:I5->O           78   0.097   0.807  m1/m1/Mmux_out42 (m1/key_out<3>)
     LUT6:I0->O            2   0.097   0.383  m1/Mmux_origin11 (m1/origin<0>)
     LUT5:I3->O            1   0.097   0.295  m1/m2/_n00801_SW1 (N336)
     LUT6:I5->O            1   0.097   0.295  m1/m2/_n00801 (m1/m2/_n0080)
     LUT5:I4->O            1   0.097   0.295  m1/m2/anodes_r[3]_origin[13]_select_61_OUT<4>_SW0 (N334)
     LUT6:I5->O            1   0.097   0.000  m1/m2/anodes_r[3]_origin[13]_select_61_OUT<4> (m1/m2/anodes_r[3]_origin[13]_select_61_OUT<4>)
     FD:D                      0.008          m1/m2/cathodes_r_4
    ----------------------------------------
    Total                      4.487ns (1.325ns logic, 3.162ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/m3/m/clk_25m'
  Clock period: 3.415ns (frequency: 292.817MHz)
  Total number of paths / destination ports: 2581 / 116
-------------------------------------------------------------------------
Delay:               3.415ns (Levels of Logic = 3)
  Source:            m1/m3/m/row_0 (FF)
  Destination:       m1/m3/m/row_0 (FF)
  Source Clock:      m1/m3/m/clk_25m rising
  Destination Clock: m1/m3/m/clk_25m rising

  Data Path: m1/m3/m/row_0 to m1/m3/m/row_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.361   0.711  m1/m3/m/row_0 (m1/m3/m/row_0)
     LUT5:I0->O            7   0.097   0.721  m1/m3/m/Mcount_row_val21 (m1/m3/m/Mcount_row_val2)
     LUT6:I0->O            1   0.097   0.683  m1/m3/m/Mcount_row_val6 (m1/m3/m/Mcount_row_val7)
     LUT5:I0->O            5   0.097   0.298  m1/m3/m/Mcount_row_val7 (m1/m3/m/Mcount_row_val)
     FDRE:R                    0.349          m1/m3/m/row_0
    ----------------------------------------
    Total                      3.415ns (1.001ns logic, 2.414ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/m3/m/clk_50m'
  Clock period: 1.041ns (frequency: 960.984MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.041ns (Levels of Logic = 1)
  Source:            m1/m3/m/clk_25m (FF)
  Destination:       m1/m3/m/clk_25m (FF)
  Source Clock:      m1/m3/m/clk_50m rising
  Destination Clock: m1/m3/m/clk_50m rising

  Data Path: m1/m3/m/clk_25m to m1/m3/m/clk_25m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  m1/m3/m/clk_25m (m1/m3/m/clk_25m)
     INV:I->O              1   0.113   0.279  m1/m3/m/clk_25m_INV_20_o1_INV_0 (m1/m3/m/clk_25m_INV_20_o)
     FDC:D                     0.008          m1/m3/m/clk_25m
    ----------------------------------------
    Total                      1.041ns (0.482ns logic, 0.559ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/m1/m1/clk_16Hz'
  Clock period: 1.681ns (frequency: 594.884MHz)
  Total number of paths / destination ports: 77 / 56
-------------------------------------------------------------------------
Delay:               1.681ns (Levels of Logic = 2)
  Source:            m1/m1/m1/count_2 (FF)
  Destination:       m1/m1/m1/count_6 (FF)
  Source Clock:      m1/m1/m1/clk_16Hz rising
  Destination Clock: m1/m1/m1/clk_16Hz rising

  Data Path: m1/m1/m1/count_2 to m1/m1/m1/count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.361   0.562  m1/m1/m1/count_2 (m1/m1/m1/count_2)
     LUT3:I0->O            1   0.097   0.556  m1/m1/m1/Mcount_count_xor<3>111 (m1/m1/m1/Mcount_count_xor<3>11)
     LUT5:I1->O            1   0.097   0.000  m1/m1/m1/Mcount_count_xor<6>11 (m1/m1/Result<6>)
     FDE:D                     0.008          m1/m1/m1/count_6
    ----------------------------------------
    Total                      1.681ns (0.563ns logic, 1.118ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/n0066<0>'
  Clock period: 3.186ns (frequency: 313.873MHz)
  Total number of paths / destination ports: 500 / 52
-------------------------------------------------------------------------
Delay:               3.186ns (Levels of Logic = 3)
  Source:            m1/Music2/state_2 (FF)
  Destination:       m1/Music2_Mram_state[9]_PWR_17_o_wide_mux_6_OUT (RAM)
  Source Clock:      m1/n0066<0> rising
  Destination Clock: m1/n0066<0> rising

  Data Path: m1/Music2/state_2 to m1/Music2_Mram_state[9]_PWR_17_o_wide_mux_6_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.530  m1/Music2/state_2 (m1/Music2/state_2)
     LUT3:I0->O            5   0.097   0.712  m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT4111 (m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT411)
     LUT6:I0->O            3   0.097   0.566  m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT102 (m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT102)
     LUT6:I2->O            2   0.097   0.283  m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT101 (m1/Music2/state[9]_GND_15_o_mux_5_OUT<9>)
     RAMB18E1:ADDRARDADDR12        0.442          m1/Music2_Mram_state[9]_PWR_17_o_wide_mux_6_OUT
    ----------------------------------------
    Total                      3.186ns (1.094ns logic, 2.092ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/S0/F1/CLK_Out'
  Total number of paths / destination ports: 6915 / 16
-------------------------------------------------------------------------
Offset:              4.872ns (Levels of Logic = 8)
  Source:            replay (PAD)
  Destination:       m1/S0/musicdata_5 (FF)
  Destination Clock: m1/S0/F1/CLK_Out rising

  Data Path: replay to m1/S0/musicdata_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.589  replay_IBUF (replay_IBUF)
     LUT6:I2->O           78   0.097   0.797  m1/m1/Mmux_out13 (m1/key_out<0>)
     LUT5:I0->O            2   0.097   0.383  m1/Mmux_YinFu22 (m1/Mmux_YinFu21)
     LUT5:I3->O          266   0.097   0.836  m1/Mmux_YinFu23 (m1/YinFu<1>)
     LUT6:I0->O            1   0.097   0.511  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>7 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>7)
     LUT6:I3->O            1   0.097   0.556  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>9 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>9)
     LUT6:I2->O            1   0.097   0.511  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>13 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>13)
     LUT5:I2->O            1   0.097   0.000  m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>36 (m1/S0/YinDiao[2]_musicdata[7]_wide_mux_177_OUT<5>)
     FDE:D                     0.008          m1/S0/musicdata_5
    ----------------------------------------
    Total                      4.872ns (0.688ns logic, 4.184ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/S0/F0/CLK_Out'
  Total number of paths / destination ports: 3052 / 24
-------------------------------------------------------------------------
Offset:              4.147ns (Levels of Logic = 8)
  Source:            replay (PAD)
  Destination:       m1/S0/addr_length_8 (FF)
  Destination Clock: m1/S0/F0/CLK_Out rising

  Data Path: replay to m1/S0/addr_length_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.589  replay_IBUF (replay_IBUF)
     LUT6:I2->O           78   0.097   0.797  m1/m1/Mmux_out13 (m1/key_out<0>)
     LUT5:I0->O            2   0.097   0.383  m1/Mmux_YinFu22 (m1/Mmux_YinFu21)
     LUT5:I3->O          266   0.097   0.654  m1/Mmux_YinFu23 (m1/YinFu<1>)
     LUT5:I2->O            2   0.097   0.561  m1/S0/YinDiao[2]_addr_length[8]_wide_mux_16_OUT<7>91 (m1/S0/YinDiao[2]_addr_length[8]_wide_mux_16_OUT<7>_bdd5)
     LUT5:I1->O            1   0.097   0.295  m1/S0/YinDiao[2]_addr_length[8]_wide_mux_16_OUT<8>1 (m1/S0/YinDiao[2]_addr_length[8]_wide_mux_16_OUT<8>1)
     LUT6:I5->O            1   0.097   0.000  m1/S0/YinDiao[2]_addr_length[8]_wide_mux_16_OUT<8>3_F (N382)
     MUXF7:I0->O           1   0.277   0.000  m1/S0/YinDiao[2]_addr_length[8]_wide_mux_16_OUT<8>3 (m1/S0/YinDiao[2]_addr_length[8]_wide_mux_16_OUT<8>)
     FDE:D                     0.008          m1/S0/addr_length_8
    ----------------------------------------
    Total                      4.147ns (0.868ns logic, 3.279ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'F5M/CLK_Out'
  Total number of paths / destination ports: 4453 / 62
-------------------------------------------------------------------------
Offset:              3.256ns (Levels of Logic = 7)
  Source:            replay (PAD)
  Destination:       m1/m2/cathodes_r_4 (FF)
  Destination Clock: F5M/CLK_Out rising

  Data Path: replay to m1/m2/cathodes_r_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.589  replay_IBUF (replay_IBUF)
     LUT6:I2->O           78   0.097   0.807  m1/m1/Mmux_out42 (m1/key_out<3>)
     LUT6:I0->O            2   0.097   0.383  m1/Mmux_origin11 (m1/origin<0>)
     LUT5:I3->O            1   0.097   0.295  m1/m2/_n00801_SW1 (N336)
     LUT6:I5->O            1   0.097   0.295  m1/m2/_n00801 (m1/m2/_n0080)
     LUT5:I4->O            1   0.097   0.295  m1/m2/anodes_r[3]_origin[13]_select_61_OUT<4>_SW0 (N334)
     LUT6:I5->O            1   0.097   0.000  m1/m2/anodes_r[3]_origin[13]_select_61_OUT<4> (m1/m2/anodes_r[3]_origin[13]_select_61_OUT<4>)
     FD:D                      0.008          m1/m2/cathodes_r_4
    ----------------------------------------
    Total                      3.256ns (0.591ns logic, 2.665ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/m3/m/clk_25m'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              1.266ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       m1/m3/m/col_0 (FF)
  Destination Clock: m1/m3/m/clk_25m rising

  Data Path: reset to m1/m3/m/col_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  reset_IBUF (reset_IBUF)
     LUT3:I0->O            5   0.097   0.298  m1/m3/m/Mcount_col_val2 (m1/m3/m/Mcount_col_val)
     FDRE:R                    0.349          m1/m3/m/col_0
    ----------------------------------------
    Total                      1.266ns (0.447ns logic, 0.819ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/m3/m/clk_50m'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.138ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       m1/m3/m/clk_25m (FF)
  Destination Clock: m1/m3/m/clk_50m rising

  Data Path: reset to m1/m3/m/clk_25m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.289  reset_IBUF (reset_IBUF)
     INV:I->O             32   0.113   0.386  m1/m3/m/rst_n_inv1_INV_0 (m1/m3/m/rst_n_inv)
     FDC:CLR                   0.349          m1/m3/m/clk_25m
    ----------------------------------------
    Total                      1.138ns (0.463ns logic, 0.675ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.138ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       m1/m3/m/clk_50m (FF)
  Destination Clock: inclk rising

  Data Path: reset to m1/m3/m/clk_50m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.289  reset_IBUF (reset_IBUF)
     INV:I->O             32   0.113   0.386  m1/m3/m/rst_n_inv1_INV_0 (m1/m3/m/rst_n_inv)
     FDC:CLR                   0.349          m1/m3/m/clk_50m
    ----------------------------------------
    Total                      1.138ns (0.463ns logic, 0.675ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/m1/m1/clk_16Hz'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.700ns (Levels of Logic = 1)
  Source:            record (PAD)
  Destination:       m1/m1/m1/Mram_mem7 (RAM)
  Destination Clock: m1/m1/m1/clk_16Hz rising

  Data Path: record to m1/m1/m1/Mram_mem7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.001   0.339  record_IBUF (record_IBUF)
     RAM128X1S:WE              0.360          m1/m1/m1/Mram_mem1
    ----------------------------------------
    Total                      0.700ns (0.361ns logic, 0.339ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/n0066<0>'
  Total number of paths / destination ports: 58 / 52
-------------------------------------------------------------------------
Offset:              2.719ns (Levels of Logic = 4)
  Source:            key<1> (PAD)
  Destination:       m1/Music2_Mram_state[9]_PWR_17_o_wide_mux_6_OUT (RAM)
  Destination Clock: m1/n0066<0> rising

  Data Path: key<1> to m1/Music2_Mram_state[9]_PWR_17_o_wide_mux_6_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.448  key_1_IBUF (key_1_IBUF)
     LUT2:I0->O            2   0.097   0.688  m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT102_SW0 (N125)
     LUT6:I1->O            3   0.097   0.566  m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT102 (m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT102)
     LUT6:I2->O            2   0.097   0.283  m1/Music2/Mmux_state[9]_GND_15_o_mux_5_OUT101 (m1/Music2/state[9]_GND_15_o_mux_5_OUT<9>)
     RAMB18E1:ADDRARDADDR12        0.442          m1/Music2_Mram_state[9]_PWR_17_o_wide_mux_6_OUT
    ----------------------------------------
    Total                      2.719ns (0.734ns logic, 1.985ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/m3/m/clk_25m'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.673ns (Levels of Logic = 1)
  Source:            m1/m3/m/vga_rgb_0 (FF)
  Destination:       vga_r<2> (PAD)
  Source Clock:      m1/m3/m/clk_25m rising

  Data Path: m1/m3/m/vga_rgb_0 to vga_r<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.361   0.311  m1/m3/m/vga_rgb_0 (m1/m3/m/vga_rgb_0)
     OBUF:I->O                 0.000          vga_r_2_OBUF (vga_r<2>)
    ----------------------------------------
    Total                      0.673ns (0.361ns logic, 0.311ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'F5M/CLK_Out'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            m1/m2/anodes_r_3 (FF)
  Destination:       anodes<3> (PAD)
  Source Clock:      F5M/CLK_Out rising

  Data Path: m1/m2/anodes_r_3 to anodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.361   0.326  m1/m2/anodes_r_3 (m1/m2/anodes_r_3)
     OBUF:I->O                 0.000          anodes_3_OBUF (anodes<3>)
    ----------------------------------------
    Total                      0.687ns (0.361ns logic, 0.326ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            m1/P0/PWM_Out (FF)
  Destination:       out (PAD)
  Source Clock:      inclk rising

  Data Path: m1/P0/PWM_Out to out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  m1/P0/PWM_Out (m1/P0/PWM_Out)
     OBUF:I->O                 0.000          out_OBUF (out)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock F5M/CLK_Out
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
F5M/CLK_Out      |    4.487|         |         |         |
m1/m1/ZHJS       |    3.750|         |         |         |
m1/m1/m1/clk_16Hz|    4.424|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock inclk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
inclk           |    3.050|         |         |         |
m1/S0/F1/CLK_Out|    2.852|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/S0/F0/CLK_Out
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
F5M/CLK_Out      |    5.381|         |         |         |
m1/m1/ZHJS       |    4.764|         |         |         |
m1/m1/m1/clk_16Hz|    5.314|         |         |         |
m1/n0066<0>      |    5.325|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/S0/F1/CLK_Out
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
F5M/CLK_Out      |    6.105|         |         |         |
m1/S0/F0/CLK_Out |    3.073|         |         |         |
m1/S0/F1/CLK_Out |    4.584|         |         |         |
m1/m1/ZHJS       |    5.360|         |         |         |
m1/m1/m1/clk_16Hz|    6.040|         |         |         |
m1/n0066<0>      |    6.050|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/m1/ZHJS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
F5M/CLK_Out    |    1.448|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/m1/m1/clk_16Hz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
F5M/CLK_Out      |    1.975|         |         |         |
m1/m1/ZHJS       |    1.939|         |         |         |
m1/m1/m1/clk_16Hz|    1.681|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/m3/m/clk_25m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
F5M/CLK_Out    |    1.929|         |         |         |
m1/m3/m/clk_25m|    3.415|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/m3/m/clk_50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/m3/m/clk_50m|    1.041|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/n0066<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/n0066<0>    |    3.186|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock select
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
select         |         |         |    1.050|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 100.00 secs
Total CPU time to Xst completion: 99.98 secs
 
--> 

Total memory usage is 332412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  472 (   0 filtered)
Number of infos    :  120 (   0 filtered)

