#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Mar 21 20:55:48 2025
# Process ID: 8028
# Current directory: F:/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33420 F:\project_2\project_2.xpr
# Log file: F:/project_2/vivado.log
# Journal file: F:/project_2\vivado.jou
# Running On        :LAPTOP-5C60I06H
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8256 MB
# Swap memory       :13144 MB
# Total Virtual     :21400 MB
# Available Virtual :11305 MB
#-----------------------------------------------------------
start_gui
open_project F:/project_2/project_2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1508.023 ; gain = 402.250
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Main_auto
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2370.035 ; gain = 444.754
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [F:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [F:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [F:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [F:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'encoder' [F:/Automation/Router/router/encoder.v:15]
INFO: [Synth 8-9937] previous definition of design element 'encoder' is here [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:352]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [F:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [F:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [F:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [F:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [F:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [F:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [F:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [F:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [F:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [F:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [F:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [F:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [F:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [F:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [F:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [F:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [F:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [F:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [F:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [F:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [F:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [F:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [F:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [F:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [F:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [F:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [F:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [F:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [F:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [F:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [F:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [F:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [F:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [F:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [F:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [F:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [F:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [F:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [F:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [F:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [F:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [F:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [F:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [F:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [F:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [F:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [F:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [F:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [F:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [F:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [F:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [F:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [F:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [F:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [F:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [F:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [F:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [F:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [F:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [F:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [F:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [F:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [F:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [F:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [F:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [F:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [F:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link2.v:98]
INFO: [Synth 8-6157] synthesizing module 'encoder' [F:/Automation/Router/router/encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [F:/Automation/Router/router/encoder.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [F:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [F:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [F:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [F:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [F:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [F:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [F:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [F:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [F:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [F:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [F:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [F:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:89]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [F:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [F:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-3848] Net out_router_data in module/entity top_dcls_brisc_ni does not have driver. [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:30]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [F:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [F:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [F:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [F:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [F:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2704.441 ; gain = 779.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2704.441 ; gain = 779.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2704.441 ; gain = 779.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.932 . Memory (MB): peak = 2704.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2704.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2773.246 ; gain = 847.965
144 Infos, 397 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2773.246 ; gain = 1248.508
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Main_auto
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.121 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [F:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [F:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [F:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [F:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'encoder' [F:/Automation/Router/router/encoder.v:15]
INFO: [Synth 8-9937] previous definition of design element 'encoder' is here [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:352]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [F:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [F:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [F:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [F:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [F:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [F:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [F:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [F:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [F:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [F:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [F:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [F:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [F:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [F:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [F:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [F:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [F:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [F:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [F:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [F:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [F:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [F:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [F:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [F:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [F:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [F:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [F:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [F:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [F:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [F:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [F:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [F:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [F:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [F:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [F:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [F:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [F:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [F:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [F:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [F:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [F:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [F:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [F:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [F:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [F:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [F:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [F:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [F:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [F:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [F:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [F:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [F:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [F:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [F:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [F:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [F:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [F:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [F:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [F:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [F:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [F:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [F:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [F:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [F:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [F:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [F:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [F:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [F:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [F:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [F:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [F:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [F:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [F:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [F:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [F:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link2.v:98]
INFO: [Synth 8-6157] synthesizing module 'encoder' [F:/Automation/Router/router/encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [F:/Automation/Router/router/encoder.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [F:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [F:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [F:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [F:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [F:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [F:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [F:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [F:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [F:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [F:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [F:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [F:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [F:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [F:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [F:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [F:/Automation/new/Auto_Mesh.sv:89]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [F:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [F:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [F:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [F:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [F:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-3848] Net out_router_data in module/entity top_dcls_brisc_ni does not have driver. [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:30]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [F:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [F:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [F:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [F:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [F:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [F:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [F:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.688 ; gain = 18.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.688 ; gain = 18.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2809.688 ; gain = 18.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.915 . Memory (MB): peak = 2809.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2809.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2830.039 ; gain = 38.918
140 Infos, 398 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2830.039 ; gain = 38.918
