v {xschem version=3.4.6 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 -1520 3790 -720 4190 {flags=graph
y1=0.66875437
y2=0.69818539
ypos1=-0.11
ypos2=2
divy=5
subdivy=4
unity=1
x1=4.2465155e-06
x2=4.8478108e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0

digital=0


sim_type=tran




color="4 5"
node="x1.vdac_p
x1.vdac_n"}
B 2 -690 3790 110 4190 {flags=graph
y1=0
y2=2
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=4.4569691e-06
x2=5.0582644e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="clk_data
result;data[5],data[4],data[3],data[2],data[1],data[0]
start"
color="8 6 7"
dataset=-1
unitx=1
logx=0
logy=0
digital=1}
B 2 -1520 4210 -720 4610 {flags=graph
y1=0.013
y2=1.5
ypos1=1.7
ypos2=1.9
divy=5
subdivy=4
unity=1
x1=4.2465155e-06
x2=4.8478108e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0


dataset=-1
unitx=1
logx=0
logy=0

digital=0


sim_type=tran


color="4 5"
node="x1.vdac_pi
x1.vdac_ni"}
N 1410 1870 1410 1950 {
lab=C10_P_btm}
N 1070 1870 1070 1950 {
lab=C9_P_btm}
N 730 1870 730 1950 {
lab=C8_P_btm}
N 390 1870 390 1950 {
lab=C7_P_btm}
N 50 1870 50 1950 {
lab=C6_P_btm}
N -290 1870 -290 1950 {
lab=C5_P_btm}
N -630 1870 -630 1950 {
lab=C4_P_btm}
N -970 1870 -970 1950 {
lab=C3_P_btm}
N -1310 1870 -1310 1950 {
lab=C2_P_btm}
N -1650 1870 -1650 1950 {
lab=C1_P_btm}
N -1990 1870 -1990 1950 {
lab=C0_P_btm}
N -2330 1870 -2330 1950 {
lab=C0_dummy_P_btm}
N 1410 2150 1410 2230 {
lab=C10_N_btm}
N 1070 2150 1070 2230 {
lab=C9_N_btm}
N 730 2150 730 2230 {
lab=C8_N_btm}
N 390 2150 390 2230 {
lab=C7_N_btm}
N 50 2150 50 2230 {
lab=C6_N_btm}
N -290 2150 -290 2230 {
lab=C5_N_btm}
N -630 2150 -630 2230 {
lab=C4_N_btm}
N -970 2150 -970 2230 {
lab=C3_N_btm}
N -1310 2150 -1310 2230 {
lab=C2_N_btm}
N -1650 2150 -1650 2230 {
lab=C1_N_btm}
N -1990 2150 -1990 2230 {
lab=C0_N_btm}
N -2330 2150 -2330 2230 {
lab=C0_dummy_N_btm}
N 1850 2050 1870 2050 {
lab=RST_Z}
N -2910 2650 -2890 2650 {
lab=SMPL}
N -2910 2610 -2890 2610 {
lab=VIN_P}
N -2730 2610 -2710 2610 {
lab=SMPL_ON_P}
N -2730 2660 -2710 2660 {
lab=EN_VIN_BSTR_P}
N -2910 2890 -2890 2890 {
lab=SMPL}
N -2910 2850 -2890 2850 {
lab=VIN_N}
N -2730 2850 -2710 2850 {
lab=SMPL_ON_N}
N -2730 2900 -2710 2900 {
lab=EN_VIN_BSTR_N}
N 1730 2090 1870 2090 {
lab=VDAC_N}
N 1730 2010 1870 2010 {
lab=VDAC_P}
N 1730 2090 1730 2230 {
lab=VDAC_N}
N 1730 1870 1730 2010 {
lab=VDAC_P}
N 2050 2030 2070 2030 {
lab=VDAC_Pi}
N 2070 2030 2090 2010 {
lab=VDAC_Pi}
N 2090 2010 2210 2010 {
lab=VDAC_Pi}
N 2050 2070 2070 2070 {
lab=VDAC_Ni}
N 2070 2070 2090 2090 {
lab=VDAC_Ni}
N 2090 2090 2210 2090 {
lab=VDAC_Ni}
N 2390 2070 2530 2070 {
lab=COMP_N}
N 2490 2030 2530 2030 {
lab=COMP_P}
N 2270 1850 2490 1850 {
lab=COMP_P}
N 1950 1800 1950 1950 {
lab=CAL_P}
N 1950 1800 2070 1800 {
lab=CAL_P}
N 1990 1820 1990 1950 {
lab=CAL_N}
N 1990 1820 2070 1820 {
lab=CAL_N}
N 2490 1850 2490 2030 {
lab=COMP_P}
N 2390 2030 2490 2030 {
lab=COMP_P}
N 2280 1950 2280 1980 {lab=VDD}
N 2280 2120 2280 2150 {lab=VSS}
N -2330 2010 1730 2010 {lab=VDAC_P}
N -2330 2090 1730 2090 {lab=VDAC_N}
N 920 3070 920 3090 {
lab=#net1}
N 1000 3070 1000 3090 {
lab=#net2}
N 1080 3070 1080 3090 {
lab=#net3}
N 840 3310 840 3330 {
lab=#net4}
N 1020 3310 1020 3330 {
lab=#net5}
C {devices/ipin.sym} -2830 1610 0 0 {name=p73 lab=VIN_P}
C {devices/lab_wire.sym} 1490 1950 0 1 {name=p75 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} -2830 1510 0 0 {name=p77 lab=VDD}
C {devices/ipin.sym} -2830 1550 0 0 {name=p78 lab=VREF}
C {devices/ipin.sym} -2830 1530 0 0 {name=p79 lab=VCM}
C {devices/ipin.sym} -2830 1670 0 0 {name=p80 lab=VSS}
C {devices/lab_wire.sym} 1790 2010 0 1 {name=p81 sig_type=std_logic lab=VDAC_P}
C {devices/ipin.sym} -2830 1630 2 1 {name=p153 lab=VIN_N}
C {devices/lab_wire.sym} 1490 2150 2 0 {name=p154 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1790 2090 0 1 {name=p160 sig_type=std_logic lab=VDAC_N}
C {devices/lab_wire.sym} 2280 2150 2 0 {name=p155 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2280 1950 0 1 {name=p156 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2210 2050 0 0 {name=p157 sig_type=std_logic lab=EN_COMP}
C {devices/lab_pin.sym} -2910 2650 0 0 {name=p158 sig_type=std_logic lab=SMPL}
C {devices/lab_pin.sym} -2910 2610 0 0 {name=p159 sig_type=std_logic lab=VIN_P}
C {devices/lab_wire.sym} -2810 2710 2 0 {name=p161 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -2810 2570 0 1 {name=p162 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -2710 2610 0 1 {name=p163 sig_type=std_logic lab=SMPL_ON_P}
C {devices/lab_pin.sym} -2710 2660 0 1 {name=p164 sig_type=std_logic lab=EN_VIN_BSTR_P}
C {devices/lab_pin.sym} -2910 2850 0 0 {name=p166 sig_type=std_logic lab=VIN_N}
C {devices/lab_wire.sym} -2810 2950 2 0 {name=p167 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -2810 2810 0 1 {name=p168 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -2710 2850 0 1 {name=p169 sig_type=std_logic lab=SMPL_ON_N}
C {devices/lab_pin.sym} -2710 2900 0 1 {name=p170 sig_type=std_logic lab=EN_VIN_BSTR_N}
C {devices/lab_pin.sym} 2530 2030 0 1 {name=p175 sig_type=std_logic lab=COMP_P}
C {devices/lab_pin.sym} 2530 2070 0 1 {name=p176 sig_type=std_logic lab=COMP_N}
C {devices/lab_pin.sym} -2330 2190 0 0 {name=p232 sig_type=std_logic lab=C0_dummy_N_btm}
C {devices/lab_pin.sym} -1990 2190 0 0 {name=p233 sig_type=std_logic lab=C0_N_btm}
C {devices/lab_pin.sym} -1650 2190 0 0 {name=p234 sig_type=std_logic lab=C1_N_btm}
C {devices/lab_pin.sym} -1310 2190 0 0 {name=p235 sig_type=std_logic lab=C2_N_btm}
C {devices/lab_pin.sym} -970 2190 0 0 {name=p236 sig_type=std_logic lab=C3_N_btm}
C {devices/lab_pin.sym} -630 2190 0 0 {name=p237 sig_type=std_logic lab=C4_N_btm}
C {devices/lab_pin.sym} -290 2190 0 0 {name=p238 sig_type=std_logic lab=C5_N_btm}
C {devices/lab_pin.sym} 50 2190 0 0 {name=p239 sig_type=std_logic lab=C6_N_btm}
C {devices/lab_pin.sym} 390 2190 0 0 {name=p240 sig_type=std_logic lab=C7_N_btm}
C {devices/lab_pin.sym} 730 2190 0 0 {name=p241 sig_type=std_logic lab=C8_N_btm}
C {devices/lab_pin.sym} 1070 2190 0 0 {name=p242 sig_type=std_logic lab=C9_N_btm}
C {devices/lab_pin.sym} 1410 2190 0 0 {name=p243 sig_type=std_logic lab=C10_N_btm}
C {devices/lab_pin.sym} -2330 1910 0 0 {name=p244 sig_type=std_logic lab=C0_dummy_P_btm}
C {devices/lab_pin.sym} -1990 1910 0 0 {name=p245 sig_type=std_logic lab=C0_P_btm}
C {devices/lab_pin.sym} -1650 1910 0 0 {name=p246 sig_type=std_logic lab=C1_P_btm}
C {devices/lab_pin.sym} -1310 1910 0 0 {name=p247 sig_type=std_logic lab=C2_P_btm}
C {devices/lab_pin.sym} -970 1910 0 0 {name=p248 sig_type=std_logic lab=C3_P_btm}
C {devices/lab_pin.sym} -630 1910 0 0 {name=p249 sig_type=std_logic lab=C4_P_btm}
C {devices/lab_pin.sym} -290 1910 0 0 {name=p250 sig_type=std_logic lab=C5_P_btm}
C {devices/lab_pin.sym} 50 1910 0 0 {name=p251 sig_type=std_logic lab=C6_P_btm}
C {devices/lab_pin.sym} 390 1910 0 0 {name=p252 sig_type=std_logic lab=C7_P_btm}
C {devices/lab_pin.sym} 730 1910 0 0 {name=p253 sig_type=std_logic lab=C8_P_btm}
C {devices/lab_pin.sym} 1070 1910 0 0 {name=p254 sig_type=std_logic lab=C9_P_btm}
C {devices/lab_pin.sym} 1410 1910 0 0 {name=p255 sig_type=std_logic lab=C10_P_btm}
C {devices/lab_pin.sym} -2550 1730 0 0 {name=p150 sig_type=std_logic lab=EN_VCM_DUMMY}
C {devices/lab_pin.sym} 1850 2050 0 0 {name=p195 sig_type=std_logic lab=RST_Z}
C {devices/lab_wire.sym} 1910 1950 0 1 {name=p196 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1950 2150 2 0 {name=p197 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2190 2010 0 0 {name=p198 sig_type=std_logic lab=VDAC_Pi}
C {devices/lab_wire.sym} 2190 2090 2 1 {name=p199 sig_type=std_logic lab=VDAC_Ni}
C {devices/lab_pin.sym} -2550 1750 0 0 {name=p194 sig_type=std_logic lab=EN_VCM_SW}
C {devices/lab_pin.sym} 2270 1810 0 1 {name=p202 sig_type=std_logic lab=OFFSET_CAL_CYCLE}
C {devices/lab_pin.sym} 2270 1830 0 1 {name=p209 sig_type=std_logic lab=EN_COMP}
C {devices/lab_wire.sym} 2170 1750 0 1 {name=p213 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2170 1890 2 0 {name=p216 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2060 1800 0 0 {name=p217 sig_type=std_logic lab=CAL_P}
C {devices/lab_wire.sym} 2060 1820 0 0 {name=p218 sig_type=std_logic lab=CAL_N}
C {devices/lab_pin.sym} 2270 1770 0 1 {name=p220 sig_type=std_logic lab=EN_VOS_CAL}
C {devices/lab_pin.sym} -2910 2890 0 0 {name=p21 sig_type=std_logic lab=SMPL}
C {devices/lab_pin.sym} -2550 1810 2 1 {name=p47 lab=EN_VCM[10:0]}
C {devices/lab_pin.sym} -2550 1770 2 1 {name=p50 lab=EN_VSS_P[10:0]}
C {devices/lab_pin.sym} -2550 1790 2 1 {name=p51 lab=EN_REF_Z_P[10:0]}
C {devices/lab_pin.sym} -2550 1830 2 1 {name=p57 lab=EN_VIN_BSTR_P}
C {devices/lab_pin.sym} -1250 2740 0 1 {name=p136 lab=EN_VSS_P[10:0]}
C {devices/lab_pin.sym} -1250 2760 0 1 {name=p137 lab=EN_REF_Z_P[10:0]}
C {devices/lab_wire.sym} -2510 1870 2 0 {name=p1 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -2550 2370 2 1 {name=p2 sig_type=std_logic lab=EN_VCM_DUMMY}
C {devices/lab_pin.sym} -2550 2350 2 1 {name=p3 sig_type=std_logic lab=EN_VCM_SW}
C {devices/lab_pin.sym} -2550 2290 0 0 {name=p5 lab=EN_VCM[10:0]}
C {devices/lab_pin.sym} -2550 2330 0 0 {name=p6 lab=EN_VSS_N[10:0]}
C {devices/lab_pin.sym} -2550 2310 0 0 {name=p7 lab=EN_REF_Z_N[10:0]}
C {devices/lab_pin.sym} -2550 2270 0 0 {name=p8 lab=EN_VIN_BSTR_N}
C {devices/lab_wire.sym} -2510 2230 0 1 {name=p12 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -2490 2450 2 1 {name=p13 sig_type=std_logic lab=VREF_GND}
C {devices/lab_wire.sym} -2450 2450 2 1 {name=p14 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} -2410 2450 2 1 {name=p16 sig_type=std_logic lab=VIN_N}
C {devices/lab_wire.sym} -2370 2450 2 1 {name=p17 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} -2330 2450 2 1 {name=p26 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -2490 1650 0 0 {name=p18 sig_type=std_logic lab=VREF_GND}
C {devices/lab_wire.sym} -2450 1650 0 0 {name=p19 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} -2410 1650 0 0 {name=p20 sig_type=std_logic lab=VIN_P}
C {devices/lab_wire.sym} -2370 1650 0 0 {name=p22 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} -2330 1650 0 0 {name=p27 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} -2830 1570 0 0 {name=p28 lab=VREF_GND}
C {devices/lab_wire.sym} -1400 2710 0 1 {name=p29 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -1400 2790 2 0 {name=p30 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -1550 2760 0 0 {name=p33 lab=EN_REF_Z_P_BBM[10:0]}
C {devices/lab_pin.sym} -1550 2740 0 0 {name=p34 lab=EN_VSS_P_BBM[10:0]}
C {latched_comparator/latched_comparator.sym} 1920 2240 0 0 {name=x1}
C {offset_calibration/offset_calibration-1.sym} 2540 1960 0 1 {name=x2}
C {preamplifier/preamplifier.sym} 1640 2300 0 0 {name=x3}
C {switches/switches.sym} -320 1190 2 1 {name=x4}
C {switches/switches.sym} -320 2910 0 0 {name=x5}
C {break_before_make/break_before_make.sym} -1740 2920 0 0 {name=x8}
C {bootstrap/bootstrap.sym} -2910 2810 0 0 {name=x9}
C {bootstrap/bootstrap.sym} -2910 3050 0 0 {name=x10}
C {capa.sym} -2330 1980 0 0 {name=C0_dummy
m=1
value=10f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -1990 1980 0 0 {name=C0
m=1
value=10f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -1650 1980 0 0 {name=C1
m=1
value=20f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -1310 1980 0 0 {name=C2
m=1
value=40f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -970 1980 0 0 {name=C3
m=1
value=80f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -630 1980 0 0 {name=C4
m=1
value=160f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -290 1980 0 0 {name=C5
m=1
value=320f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 50 1980 0 0 {name=C6
m=1
value=640f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 390 1980 0 0 {name=C7
m=1
value=1.28p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 730 1980 0 0 {name=C8
m=1
value=2.56p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1070 1980 0 0 {name=C9
m=1
value=5.12p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1410 1980 0 0 {name=C10
m=1
value=10.24p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1490 1980 0 0 {name=C11
m=1
value=20.48p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -2330 2120 0 0 {name=C12
m=1
value=10f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -1990 2120 0 0 {name=C13
m=1
value=10f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -1650 2120 0 0 {name=C14
m=1
value=20f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -1310 2120 0 0 {name=C15
m=1
value=40f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -970 2120 0 0 {name=C16
m=1
value=80f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -630 2120 0 0 {name=C17
m=1
value=160f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} -290 2120 0 0 {name=C18
m=1
value=320f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 50 2120 0 0 {name=C19
m=1
value=640f
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 390 2120 0 0 {name=C20
m=1
value=1.28p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 730 2120 0 0 {name=C21
m=1
value=2.56p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1070 2120 0 0 {name=C22
m=1
value=5.12p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1410 2120 0 0 {name=C23
m=1
value=10.24p
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 1490 2120 0 0 {name=C24
m=1
value=20.48p
footprint=1206
device="ceramic capacitor"}
C {devices/vsource.sym} 840 3120 0 0 {name=V1 value=\{VDD\} savecurrent=true}
C {devices/lab_wire.sym} 840 3150 2 1 {name=p11 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 840 3090 0 0 {name=p4 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} 920 3120 0 0 {name=V2 value=\{VCM\} savecurrent=true}
C {devices/lab_wire.sym} 920 3150 2 1 {name=p9 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 920 3010 0 0 {name=p10 sig_type=std_logic lab=VCM}
C {devices/vsource.sym} 1000 3120 0 0 {name=V3 value=\{VREF\} savecurrent=true}
C {devices/lab_wire.sym} 1000 3150 2 1 {name=p15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1000 3010 0 0 {name=p23 sig_type=std_logic lab=VREF}
C {devices/vsource.sym} 1160 3120 0 0 {name=V4 value=0 savecurrent=false}
C {devices/lab_wire.sym} 1160 3150 2 1 {name=p24 sig_type=std_logic lab=GND}
C {devices/lab_wire.sym} 1160 3090 0 0 {name=p25 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 840 3390 2 1 {name=p31 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 840 3250 0 0 {name=p32 sig_type=std_logic lab=VIN_P}
C {devices/lab_wire.sym} 1020 3390 2 1 {name=p35 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1020 3250 0 0 {name=p36 sig_type=std_logic lab=VIN_N}
C {devices/vsource.sym} 1240 3360 0 0 {name=V7 value="pulse(0 \{VDD\} 200n 1n 1n 120n 2u)" savecurrent=false}
C {devices/lab_wire.sym} 1240 3390 2 1 {name=p37 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1240 3330 0 0 {name=p38 sig_type=std_logic lab=START}
C {devices/vsource.sym} 1240 3120 0 0 {name=V8 value="pwl(
+ 0      0
+ 50n    0
+ 50.1n  \{VDD\}
)" savecurrent=false}
C {devices/lab_wire.sym} 1240 3150 2 1 {name=p39 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1240 3090 0 0 {name=p40 sig_type=std_logic lab=RST_Z}
C {devices/code_shown.sym} -610 2730 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval(@value )"
value="

* Models for standard digital cells
.include $PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice

* Spice netlist for state machine generated by openlane
.include $HOME/SAR_ADC_12bit_ihp/schematic/state_machine/spice/state_machine2/state_machine.spice
"
spice_ignore=false
place=header}
C {devices/launcher.sym} 680 2990 0 0 {name=h2 
descr="Simulate" 
tclcommand="xschem netlist; xschem simulate"}
C {devices/vsource.sym} 840 3360 0 0 {name=V5 value="pwl(
+ 0.000u 0.5
+ 1.000u 0.5
+ 1.001u 0.35
+ 2.000u 0.35
+ 2.001u 0.65
+ 3.000u 0.65
+ 3.001u 0.80
+ 4.000u 0.80
+ 4.001u 0.20
+ 5.000u 0.20
+ 5.001u 0.05
+ 6.000u 0.05
+ 6.001u 0.95
+ 7.000u 0.95
)" savecurrent=false}
C {devices/res.sym} 920 3040 2 0 {name=R1
value=500
footprint=1206
device=resistor
m=1}
C {devices/vsource.sym} 1240 3240 0 0 {name=V9 value="pulse(0 \{VDD\} 0 1n 1n 60n 120n)" savecurrent=false}
C {devices/lab_wire.sym} 1240 3270 2 1 {name=p41 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1240 3210 0 0 {name=p42 sig_type=std_logic lab=CLK}
C {devices/vsource.sym} 1020 3360 0 0 {name=V6 value="pwl(
+ 0.000u 0.5
+ 1.000u 0.5
+ 1.001u 0.65
+ 2.000u 0.65
+ 2.001u 0.35
+ 3.000u 0.35
+ 3.001u 0.20
+ 4.000u 0.20
+ 4.001u 0.80
+ 5.000u 0.80
+ 5.001u 0.95
+ 6.000u 0.95
+ 6.001u 0.05
+ 7.000u 0.05
)" savecurrent=false}
C {devices/vsource.sym} 1080 3120 0 0 {name=V10 value=\{VREF_GND\} savecurrent=true}
C {devices/lab_wire.sym} 1080 3150 2 1 {name=p43 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1080 3010 0 0 {name=p44 sig_type=std_logic lab=VREF_GND}
C {devices/res.sym} 1000 3040 2 0 {name=R6
value=500
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 1080 3040 2 0 {name=R7
value=500
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 840 3280 2 0 {name=R8
value=500
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 1020 3280 2 0 {name=R9
value=500
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 840 2930 2 1 {name=p45 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 840 2870 0 0 {name=p46 sig_type=std_logic lab=EN_OFFSET_CAL}
C {devices/vsource.sym} 840 2900 0 0 {name=V11 value="pwl(
+ 0      0
+ 5u     0
+ 5.001u \{VDD\}
)" savecurrent=false}
C {devices/lab_wire.sym} 1080 2930 2 1 {name=p48 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1080 2870 0 0 {name=p49 sig_type=std_logic lab=SINGLE_ENDED}
C {devices/vsource.sym} 1080 2900 0 0 {name=V12 value=0 savecurrent=false}
C {devices/code_shown.sym} -610 2950 0 0 {name=MODEL3 only_toplevel=true
format="tcleval( @value )"
value=".lib cornerMOSlv.lib mos_tt
.lib cornerMOShv.lib mos_tt
.lib $::SG13G2_MODELS/cornerRES.lib res_typ_stat
.include $PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice
"}
C {devices/code_shown.sym} -626.41357421875 3124.92919921875 0 0 {name=NGSPICE
only_toplevel=true
value="
* Supply, common mode and reference voltage
.param VDD = 1.2
.param VREF = 1
.param VREF_GND = 0
.param VCM = 0.5

.option temp = 27

*.save all

.save vdac_p vdac_n vdac_pi vdac_ni smpl en_comp comp_p comp_n cal_p cal_n
.save en_vin_bstr_p en_vin_bstr_n
.save c10_p_btm c9_p_btm c8_p_btm c7_p_btm c6_p_btm c5_p_btm c4_p_btm c3_p_btm c2_p_btm c1_p_btm c0_p_btm C0_dummy_p_btm
.save c10_n_btm c9_n_btm c8_n_btm c7_n_btm c6_n_btm c5_n_btm c4_n_btm c3_n_btm c2_n_btm c1_n_btm c0_n_btm C0_dummy_n_btm

.control
		
		tran 1n 50u
		write top_level_differential_sim1.raw
.endc
"}
C {devices/launcher.sym} -1450 3750 0 0 {name=h5
descr="Load Waveforms" 
tclcommand="xschem raw_read $netlist_dir/top_level_differential_sim.raw tran"
}
