// Seed: 1038275283
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wire id_3
);
  wire id_5;
endmodule
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output logic id_4,
    input wor id_5,
    output wor id_6,
    output supply1 id_7,
    output uwire id_8,
    output wor id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12
    , id_41,
    output tri1 id_13,
    input supply1 id_14,
    input wand id_15,
    output supply1 id_16,
    output logic id_17,
    input wire id_18,
    output tri1 id_19,
    input uwire id_20,
    output supply1 id_21,
    input wor module_1,
    input tri id_23,
    output tri0 id_24,
    output uwire id_25,
    input wor id_26,
    input uwire id_27,
    input wire id_28,
    input tri id_29,
    input wand id_30,
    input tri0 id_31,
    input wand id_32,
    input tri1 id_33,
    input wand id_34,
    input tri0 id_35,
    input tri0 id_36,
    output logic id_37,
    output supply0 id_38,
    output wor id_39
);
  assign id_13 = id_31 - &id_23;
  module_0(
      id_35, id_7, id_36, id_36
  );
  if (id_29 << id_41) begin
    always @(id_26 or posedge 1)
      if (id_0) begin
        id_37 = #id_42 1;
        $display(1'b0 <= id_37++, 1 == 1);
        id_13 = 1;
        id_4  <= #id_14 1'b0;
        id_17 <= 1'b0 == 1;
      end
  end
endmodule
