 
****************************************
Report : clock timing
        -type summary
Design : delay
Version: T-2022.03-SP3
Date   : Wed Nov 20 10:15:45 2024
****************************************

  Clock: core_clk
----------------------------------------------------------------------------
  Maximum setup launch latency:
      delay_reg_reg_0__r__31_/CLK                            0.10      wr-+

  Minimum setup capture latency:
      delay_reg_reg_0__r__31_/CLK                            0.10      wr-+

  Minimum hold launch latency:
      delay_reg_reg_0__r__31_/CLK                            0.10      br-+

  Maximum hold capture latency:
      delay_reg_reg_0__r__31_/CLK                            0.10      br-+

  Maximum active transition:
      delay_reg_reg_0__r__31_/CLK                            0.08      wr-+

  Minimum active transition:
      delay_reg_reg_0__r__31_/CLK                            0.08      wr-+

  Maximum setup skew:
      delay_counter_reg_0_/CLK                                         wr-+
      delay_counter_reg_0_/CLK                               0.00      wr-+

  Maximum hold skew:
      delay_counter_reg_0_/CLK                                         br-+
      delay_counter_reg_0_/CLK                               0.00      br-+
----------------------------------------------------------------------------

1
