# Simple rv32i pipelined RISC-V processor with hazard handling

## To Run:
Inside Linux environment with Icarus Verilog:
```
user@:~/rv32i_pipelined_cpu$ make
```
