

================================================================
== Vitis HLS Report for 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9'
================================================================
* Date:           Fri Nov 10 02:18:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  4.800 us|  4.800 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_400_9  |       94|       94|        16|          1|          1|    80|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      144|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|        0|      934|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|      529|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      5|      529|     1223|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U4290  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |fpext_32ns_64_1_no_dsp_1_U4287        |fpext_32ns_64_1_no_dsp_1        |        0|   0|  0|    0|    0|
    |fpext_32ns_64_1_no_dsp_1_U4288        |fpext_32ns_64_1_no_dsp_1        |        0|   0|  0|    0|    0|
    |fpext_32ns_64_1_no_dsp_1_U4289        |fpext_32ns_64_1_no_dsp_1        |        0|   0|  0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U4286      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|  0|    0|    0|
    |fsub_32ns_32ns_32_1_full_dsp_1_U4285  |fsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   5|  0|  934|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln400_fu_236_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln401_1_fu_289_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln401_4_fu_242_p2      |         +|   0|  0|  21|          14|           8|
    |add_ln401_fu_248_p2        |         +|   0|  0|  22|          15|          15|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln400_fu_230_p2       |      icmp|   0|  0|  10|           7|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 144|         110|          99|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_c               |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul66_load  |   9|          2|   14|         28|
    |c_4_fu_90                        |   9|          2|    7|         14|
    |gmem1_blk_n_AW                   |   9|          2|    1|          2|
    |gmem1_blk_n_B                    |   9|          2|    1|          2|
    |gmem1_blk_n_W                    |   9|          2|    1|          2|
    |phi_mul66_fu_86                  |   9|          2|   14|         28|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  81|         18|   47|         94|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln401_reg_356                  |  15|   0|   15|          0|
    |add_reg_411                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_4_fu_90                          |   7|   0|    7|          0|
    |c_9_cast6_reg_376                  |   7|   0|   64|         57|
    |c_reg_347                          |   7|   0|    7|          0|
    |conv1_reg_406                      |  64|   0|   64|          0|
    |conv2_reg_422                      |  32|   0|   32|          0|
    |gmem1_addr_reg_416                 |  64|   0|   64|          0|
    |mul102_reg_401                     |  64|   0|   64|          0|
    |phi_mul66_fu_86                    |  14|   0|   14|          0|
    |sub92_reg_366                      |  32|   0|   32|          0|
    |add_ln401_reg_356                  |  64|  32|   15|          0|
    |c_reg_347                          |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 529|  64|  480|         57|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_894_p_din0     |  out|   64|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_894_p_din1     |  out|   64|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_894_p_dout0    |   in|   64|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_894_p_ce       |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_898_p_din0     |  out|   64|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_898_p_din1     |  out|   64|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_898_p_dout0    |   in|   64|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|grp_fu_898_p_ce       |  out|    1|  ap_ctrl_hs|  LayerNorm.2_Pipeline_VITIS_LOOP_400_9|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|add_ln399_cast4       |   in|    9|     ap_none|                        add_ln399_cast4|        scalar|
|iRMB_out1_address0    |  out|   14|   ap_memory|                              iRMB_out1|         array|
|iRMB_out1_ce0         |  out|    1|   ap_memory|                              iRMB_out1|         array|
|iRMB_out1_q0          |   in|   32|   ap_memory|                              iRMB_out1|         array|
|empty                 |   in|   32|     ap_none|                                  empty|        scalar|
|tmp                   |   in|   64|     ap_none|                                    tmp|        scalar|
|weight_address0       |  out|    7|   ap_memory|                                 weight|         array|
|weight_ce0            |  out|    1|   ap_memory|                                 weight|         array|
|weight_q0             |   in|   32|   ap_memory|                                 weight|         array|
|bias_address0         |  out|    7|   ap_memory|                                   bias|         array|
|bias_ce0              |  out|    1|   ap_memory|                                   bias|         array|
|bias_q0               |   in|   32|   ap_memory|                                   bias|         array|
|Y_data                |   in|   64|     ap_none|                                 Y_data|        scalar|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

