<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-lmcx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-lmcx-defs.h</h1><a href="cvmx-lmcx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-lmcx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon lmcx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_LMCX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_LMCX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a18f2d926ee44a6cc4c7d3be7400e6cf3" title="cvmx-lmcx-defs.h">CVMX_LMCX_BANK_CONFLICT1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_BANK_CONFLICT1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000360ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a18f2d926ee44a6cc4c7d3be7400e6cf3">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_BANK_CONFLICT1(offset) (CVMX_ADD_IO_SEG(0x0001180088000360ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#afc7dc059b3b51a50ac4550c6aba971dd">CVMX_LMCX_BANK_CONFLICT2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00073"></a>00073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_BANK_CONFLICT2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00074"></a>00074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000368ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00075"></a>00075 }
<a name="l00076"></a>00076 <span class="preprocessor">#else</span>
<a name="l00077"></a><a class="code" href="cvmx-lmcx-defs_8h.html#afc7dc059b3b51a50ac4550c6aba971dd">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_BANK_CONFLICT2(offset) (CVMX_ADD_IO_SEG(0x0001180088000368ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab70af1d8c42412631f0330accaf0a52e">CVMX_LMCX_BIST_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00083"></a>00083         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00084"></a>00084             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00085"></a>00085                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000F0ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00086"></a>00086             <span class="keywordflow">break</span>;
<a name="l00087"></a>00087         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00088"></a>00088         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00089"></a>00089             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00090"></a>00090                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000F0ull);
<a name="l00091"></a>00091             <span class="keywordflow">break</span>;
<a name="l00092"></a>00092         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00093"></a>00093             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00094"></a>00094                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + ((offset) &amp; 0) * 0x60000000ull;
<a name="l00095"></a>00095             <span class="keywordflow">break</span>;
<a name="l00096"></a>00096         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00097"></a>00097         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00098"></a>00098             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00099"></a>00099                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00100"></a>00100             <span class="keywordflow">break</span>;
<a name="l00101"></a>00101         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00102"></a>00102             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00103"></a>00103                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00104"></a>00104                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00105"></a>00105             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00106"></a>00106                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00107"></a>00107                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00108"></a>00108 
<a name="l00109"></a>00109             <span class="keywordflow">break</span>;
<a name="l00110"></a>00110     }
<a name="l00111"></a>00111     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_BIST_CTL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00112"></a>00112     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00113"></a>00113 }
<a name="l00114"></a>00114 <span class="preprocessor">#else</span>
<a name="l00115"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab70af1d8c42412631f0330accaf0a52e">00115</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab70af1d8c42412631f0330accaf0a52e">CVMX_LMCX_BIST_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00118"></a>00118         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00119"></a>00119             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000F0ull) + (offset) * 0x60000000ull;
<a name="l00120"></a>00120         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00121"></a>00121         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00122"></a>00122             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000F0ull);
<a name="l00123"></a>00123         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00124"></a>00124             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + (offset) * 0x60000000ull;
<a name="l00125"></a>00125         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00126"></a>00126         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00127"></a>00127             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + (offset) * 0x1000000ull;
<a name="l00128"></a>00128         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00129"></a>00129             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00130"></a>00130                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + (offset) * 0x1000000ull;
<a name="l00131"></a>00131             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00132"></a>00132                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + (offset) * 0x1000000ull;
<a name="l00133"></a>00133 
<a name="l00134"></a>00134     }
<a name="l00135"></a>00135     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + (offset) * 0x1000000ull;
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 <span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a54849026964a2aaa23af2903faeeab03">CVMX_LMCX_BIST_RESULT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00140"></a>00140 {
<a name="l00141"></a>00141     <span class="keywordflow">if</span> (!(
<a name="l00142"></a>00142           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00145"></a>00145         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_BIST_RESULT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00146"></a>00146     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000F8ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00147"></a>00147 }
<a name="l00148"></a>00148 <span class="preprocessor">#else</span>
<a name="l00149"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a54849026964a2aaa23af2903faeeab03">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_BIST_RESULT(offset) (CVMX_ADD_IO_SEG(0x00011800880000F8ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a6b4863fa539078d5ee79e5dfb19e6bbd">CVMX_LMCX_CHAR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (!(
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00156"></a>00156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00157"></a>00157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00161"></a>00161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00162"></a>00162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00165"></a>00165         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CHAR_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00166"></a>00166     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000220ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00167"></a>00167 }
<a name="l00168"></a>00168 <span class="preprocessor">#else</span>
<a name="l00169"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a6b4863fa539078d5ee79e5dfb19e6bbd">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CHAR_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000220ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#af4fd46fd9fb3db6d180eb43b4dc657f5">CVMX_LMCX_CHAR_DQ_ERR_COUNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174     <span class="keywordflow">if</span> (!(
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00180"></a>00180         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CHAR_DQ_ERR_COUNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00181"></a>00181     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000040ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00182"></a>00182 }
<a name="l00183"></a>00183 <span class="preprocessor">#else</span>
<a name="l00184"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af4fd46fd9fb3db6d180eb43b4dc657f5">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CHAR_DQ_ERR_COUNT(offset) (CVMX_ADD_IO_SEG(0x0001180088000040ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aaead689bb0e5726a7754bcfdccd8c804">CVMX_LMCX_CHAR_MASK0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00188"></a>00188 {
<a name="l00189"></a>00189     <span class="keywordflow">if</span> (!(
<a name="l00190"></a>00190           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00192"></a>00192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00193"></a>00193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00194"></a>00194           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00195"></a>00195           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00196"></a>00196           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00197"></a>00197           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00198"></a>00198           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00199"></a>00199           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00200"></a>00200         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CHAR_MASK0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00201"></a>00201     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000228ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00202"></a>00202 }
<a name="l00203"></a>00203 <span class="preprocessor">#else</span>
<a name="l00204"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aaead689bb0e5726a7754bcfdccd8c804">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CHAR_MASK0(offset) (CVMX_ADD_IO_SEG(0x0001180088000228ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a9657bae1c03bb1b7c9334efdd792b35f">CVMX_LMCX_CHAR_MASK1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00208"></a>00208 {
<a name="l00209"></a>00209     <span class="keywordflow">if</span> (!(
<a name="l00210"></a>00210           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00211"></a>00211           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00212"></a>00212           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00214"></a>00214           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00218"></a>00218           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00219"></a>00219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00220"></a>00220         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CHAR_MASK1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00221"></a>00221     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000230ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00222"></a>00222 }
<a name="l00223"></a>00223 <span class="preprocessor">#else</span>
<a name="l00224"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a9657bae1c03bb1b7c9334efdd792b35f">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CHAR_MASK1(offset) (CVMX_ADD_IO_SEG(0x0001180088000230ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aeed8a8f0cd9c84a4d3a5dd2ffb1949b5">CVMX_LMCX_CHAR_MASK2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00228"></a>00228 {
<a name="l00229"></a>00229     <span class="keywordflow">if</span> (!(
<a name="l00230"></a>00230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00231"></a>00231           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00232"></a>00232           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00233"></a>00233           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00234"></a>00234           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00236"></a>00236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00237"></a>00237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00238"></a>00238           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00239"></a>00239           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00240"></a>00240         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CHAR_MASK2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00241"></a>00241     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000238ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00242"></a>00242 }
<a name="l00243"></a>00243 <span class="preprocessor">#else</span>
<a name="l00244"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aeed8a8f0cd9c84a4d3a5dd2ffb1949b5">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CHAR_MASK2(offset) (CVMX_ADD_IO_SEG(0x0001180088000238ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad4f88ddf6d1f8dfcda93a03ace72fc9d">CVMX_LMCX_CHAR_MASK3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00248"></a>00248 {
<a name="l00249"></a>00249     <span class="keywordflow">if</span> (!(
<a name="l00250"></a>00250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00251"></a>00251           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00252"></a>00252           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00253"></a>00253           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00254"></a>00254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00258"></a>00258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00259"></a>00259           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00260"></a>00260         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CHAR_MASK3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00261"></a>00261     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000240ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00262"></a>00262 }
<a name="l00263"></a>00263 <span class="preprocessor">#else</span>
<a name="l00264"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad4f88ddf6d1f8dfcda93a03ace72fc9d">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CHAR_MASK3(offset) (CVMX_ADD_IO_SEG(0x0001180088000240ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ac6261c4b8818969c722d615104265eb2">CVMX_LMCX_CHAR_MASK4</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00268"></a>00268 {
<a name="l00269"></a>00269     <span class="keywordflow">if</span> (!(
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00273"></a>00273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00274"></a>00274           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00275"></a>00275           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00276"></a>00276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00277"></a>00277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00278"></a>00278           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CHAR_MASK4(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000318ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ac6261c4b8818969c722d615104265eb2">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CHAR_MASK4(offset) (CVMX_ADD_IO_SEG(0x0001180088000318ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab190ecfca7769144e839cc590f6798b3">CVMX_LMCX_COMP_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00291"></a>00291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00292"></a>00292           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00293"></a>00293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00294"></a>00294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00295"></a>00295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00296"></a>00296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00297"></a>00297         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_COMP_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00298"></a>00298     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000028ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00299"></a>00299 }
<a name="l00300"></a>00300 <span class="preprocessor">#else</span>
<a name="l00301"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab190ecfca7769144e839cc590f6798b3">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_COMP_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000028ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a828eab5e94528160449222def0950cef">CVMX_LMCX_COMP_CTL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00305"></a>00305 {
<a name="l00306"></a>00306     <span class="keywordflow">if</span> (!(
<a name="l00307"></a>00307           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00308"></a>00308           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00309"></a>00309           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00310"></a>00310           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00311"></a>00311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00313"></a>00313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00314"></a>00314           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00315"></a>00315           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00316"></a>00316           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00317"></a>00317         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_COMP_CTL2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00318"></a>00318     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001B8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00319"></a>00319 }
<a name="l00320"></a>00320 <span class="preprocessor">#else</span>
<a name="l00321"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a828eab5e94528160449222def0950cef">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_COMP_CTL2(offset) (CVMX_ADD_IO_SEG(0x00011800880001B8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a7a5a84f81f9ae5b1a589c96c64826762">CVMX_LMCX_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00325"></a>00325 {
<a name="l00326"></a>00326     <span class="keywordflow">if</span> (!(
<a name="l00327"></a>00327           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00328"></a>00328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00329"></a>00329           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00330"></a>00330           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00331"></a>00331           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00332"></a>00332           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00333"></a>00333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00335"></a>00335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00336"></a>00336           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00337"></a>00337         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00338"></a>00338     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000188ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00339"></a>00339 }
<a name="l00340"></a>00340 <span class="preprocessor">#else</span>
<a name="l00341"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a7a5a84f81f9ae5b1a589c96c64826762">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CONFIG(offset) (CVMX_ADD_IO_SEG(0x0001180088000188ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab568590166f5b95f2e37bc7aefcec03b">CVMX_LMCX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00345"></a>00345 {
<a name="l00346"></a>00346     <span class="keywordflow">if</span> (!(
<a name="l00347"></a>00347           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00348"></a>00348           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00349"></a>00349           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00350"></a>00350           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00351"></a>00351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00352"></a>00352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00354"></a>00354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00355"></a>00355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000190ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab568590166f5b95f2e37bc7aefcec03b">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x0001180088000190ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a0aeadea9b98f8763e1308a5f3c8a72c2">CVMX_LMCX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00368"></a>00368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00369"></a>00369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00370"></a>00370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00371"></a>00371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00372"></a>00372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00373"></a>00373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00374"></a>00374         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00375"></a>00375     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000010ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00376"></a>00376 }
<a name="l00377"></a>00377 <span class="preprocessor">#else</span>
<a name="l00378"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a0aeadea9b98f8763e1308a5f3c8a72c2">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000010ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aefb47781d67b11bf4b7c1772e9a488e1">CVMX_LMCX_CTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00382"></a>00382 {
<a name="l00383"></a>00383     <span class="keywordflow">if</span> (!(
<a name="l00384"></a>00384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00385"></a>00385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00386"></a>00386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00387"></a>00387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00388"></a>00388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00389"></a>00389         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_CTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00390"></a>00390     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000090ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00391"></a>00391 }
<a name="l00392"></a>00392 <span class="preprocessor">#else</span>
<a name="l00393"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aefb47781d67b11bf4b7c1772e9a488e1">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180088000090ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a483b2912bf317cc572ca1a691a072782">CVMX_LMCX_DBTRAIN_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00397"></a>00397 {
<a name="l00398"></a>00398     <span class="keywordflow">if</span> (!(
<a name="l00399"></a>00399           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00401"></a>00401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00402"></a>00402         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DBTRAIN_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00403"></a>00403     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880003F8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00404"></a>00404 }
<a name="l00405"></a>00405 <span class="preprocessor">#else</span>
<a name="l00406"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a483b2912bf317cc572ca1a691a072782">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DBTRAIN_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880003F8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad65e5670bafffc07664cd32b7e524ffe">CVMX_LMCX_DCLK_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00410"></a>00410 {
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (!(
<a name="l00412"></a>00412           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00413"></a>00413           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00414"></a>00414           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00415"></a>00415           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00416"></a>00416           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00417"></a>00417           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00418"></a>00418           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00419"></a>00419           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00420"></a>00420           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00421"></a>00421           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00422"></a>00422         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DCLK_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00423"></a>00423     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001E0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00424"></a>00424 }
<a name="l00425"></a>00425 <span class="preprocessor">#else</span>
<a name="l00426"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad65e5670bafffc07664cd32b7e524ffe">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DCLK_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800880001E0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a22d6fcef1bad6109b1265786bbcf7f8b">CVMX_LMCX_DCLK_CNT_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00430"></a>00430 {
<a name="l00431"></a>00431     <span class="keywordflow">if</span> (!(
<a name="l00432"></a>00432           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00434"></a>00434           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00435"></a>00435           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00436"></a>00436           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00437"></a>00437           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00438"></a>00438           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00439"></a>00439         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DCLK_CNT_HI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00440"></a>00440     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000070ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00441"></a>00441 }
<a name="l00442"></a>00442 <span class="preprocessor">#else</span>
<a name="l00443"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a22d6fcef1bad6109b1265786bbcf7f8b">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DCLK_CNT_HI(offset) (CVMX_ADD_IO_SEG(0x0001180088000070ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a6afd4b1334cb89741a70d1ea8cd76094">CVMX_LMCX_DCLK_CNT_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00447"></a>00447 {
<a name="l00448"></a>00448     <span class="keywordflow">if</span> (!(
<a name="l00449"></a>00449           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00450"></a>00450           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00452"></a>00452           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00453"></a>00453           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00454"></a>00454           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DCLK_CNT_LO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000068ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a6afd4b1334cb89741a70d1ea8cd76094">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DCLK_CNT_LO(offset) (CVMX_ADD_IO_SEG(0x0001180088000068ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#abb34cd4deccb8f68c1d4fcd90478fdb7">CVMX_LMCX_DCLK_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DCLK_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000B8ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-lmcx-defs_8h.html#abb34cd4deccb8f68c1d4fcd90478fdb7">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DCLK_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880000B8ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aae55aa6ed5e9a142a5a1258061a96dd5">CVMX_LMCX_DDR2_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00478"></a>00478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00479"></a>00479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00480"></a>00480           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00481"></a>00481           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00482"></a>00482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00483"></a>00483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00484"></a>00484         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DDR2_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00485"></a>00485     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000018ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00486"></a>00486 }
<a name="l00487"></a>00487 <span class="preprocessor">#else</span>
<a name="l00488"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aae55aa6ed5e9a142a5a1258061a96dd5">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DDR2_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000018ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#af216b93a48c39b87dcaa042de001663d">CVMX_LMCX_DDR4_DIMM_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00492"></a>00492 {
<a name="l00493"></a>00493     <span class="keywordflow">if</span> (!(
<a name="l00494"></a>00494           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00495"></a>00495           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00496"></a>00496           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00497"></a>00497           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00498"></a>00498           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00499"></a>00499         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DDR4_DIMM_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00500"></a>00500     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880003F0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00501"></a>00501 }
<a name="l00502"></a>00502 <span class="preprocessor">#else</span>
<a name="l00503"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af216b93a48c39b87dcaa042de001663d">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DDR4_DIMM_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880003F0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab00501d41683ed626cd58028de64264b">CVMX_LMCX_DDR_PLL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00507"></a>00507 {
<a name="l00508"></a>00508     <span class="keywordflow">if</span> (!(
<a name="l00509"></a>00509           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00511"></a>00511           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00512"></a>00512           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00513"></a>00513           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00514"></a>00514           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00515"></a>00515           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00516"></a>00516           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00517"></a>00517           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00518"></a>00518           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00519"></a>00519         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DDR_PLL_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00520"></a>00520     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000258ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00521"></a>00521 }
<a name="l00522"></a>00522 <span class="preprocessor">#else</span>
<a name="l00523"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab00501d41683ed626cd58028de64264b">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DDR_PLL_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000258ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#af179ad42a72b7c27ee1aa772bcfc64ce">CVMX_LMCX_DELAY_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00527"></a>00527 {
<a name="l00528"></a>00528     <span class="keywordflow">if</span> (!(
<a name="l00529"></a>00529           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00530"></a>00530           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00531"></a>00531           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00533"></a>00533           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00534"></a>00534           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00535"></a>00535         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DELAY_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00536"></a>00536     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000088ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00537"></a>00537 }
<a name="l00538"></a>00538 <span class="preprocessor">#else</span>
<a name="l00539"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af179ad42a72b7c27ee1aa772bcfc64ce">00539</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DELAY_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180088000088ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a3de8e3387907a272692267f8cc27e7e3">CVMX_LMCX_DIMMX_DDR4_PARAMS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00543"></a>00543 {
<a name="l00544"></a>00544     <span class="keywordflow">if</span> (!(
<a name="l00545"></a>00545           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00546"></a>00546           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00547"></a>00547           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00548"></a>00548           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00549"></a>00549           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00550"></a>00550         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DIMMX_DDR4_PARAMS0(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00551"></a>00551     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000D0ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00552"></a>00552 }
<a name="l00553"></a>00553 <span class="preprocessor">#else</span>
<a name="l00554"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a3de8e3387907a272692267f8cc27e7e3">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DIMMX_DDR4_PARAMS0(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800880000D0ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a9fcaa5813fe99efee5065e6c490acec3">CVMX_LMCX_DIMMX_DDR4_PARAMS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00558"></a>00558 {
<a name="l00559"></a>00559     <span class="keywordflow">if</span> (!(
<a name="l00560"></a>00560           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00561"></a>00561           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00562"></a>00562           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00563"></a>00563           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00564"></a>00564           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00565"></a>00565         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DIMMX_DDR4_PARAMS1(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00566"></a>00566     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000140ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00567"></a>00567 }
<a name="l00568"></a>00568 <span class="preprocessor">#else</span>
<a name="l00569"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a9fcaa5813fe99efee5065e6c490acec3">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DIMMX_DDR4_PARAMS1(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000140ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#acac3fd44f7a6b9cf97415d1247b63e93">CVMX_LMCX_DIMMX_PARAMS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00573"></a>00573 {
<a name="l00574"></a>00574     <span class="keywordflow">if</span> (!(
<a name="l00575"></a>00575           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00577"></a>00577           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00578"></a>00578           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00579"></a>00579           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00580"></a>00580           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0)))) ||
<a name="l00584"></a>00584           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00585"></a>00585         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DIMMX_PARAMS(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00586"></a>00586     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000270ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00587"></a>00587 }
<a name="l00588"></a>00588 <span class="preprocessor">#else</span>
<a name="l00589"></a><a class="code" href="cvmx-lmcx-defs_8h.html#acac3fd44f7a6b9cf97415d1247b63e93">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DIMMX_PARAMS(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000270ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a89a96b6a6389cd54e2a33ff68c86b039">CVMX_LMCX_DIMM_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00593"></a>00593 {
<a name="l00594"></a>00594     <span class="keywordflow">if</span> (!(
<a name="l00595"></a>00595           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00596"></a>00596           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00597"></a>00597           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00599"></a>00599           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00600"></a>00600           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00601"></a>00601           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00602"></a>00602           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00603"></a>00603           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00604"></a>00604           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00605"></a>00605         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DIMM_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00606"></a>00606     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000310ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00607"></a>00607 }
<a name="l00608"></a>00608 <span class="preprocessor">#else</span>
<a name="l00609"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a89a96b6a6389cd54e2a33ff68c86b039">00609</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DIMM_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000310ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a8766617e81c4258b1dce88425276eb8b">CVMX_LMCX_DLL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00613"></a>00613 {
<a name="l00614"></a>00614     <span class="keywordflow">if</span> (!(
<a name="l00615"></a>00615           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00616"></a>00616           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00617"></a>00617         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DLL_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00618"></a>00618     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C0ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00619"></a>00619 }
<a name="l00620"></a>00620 <span class="preprocessor">#else</span>
<a name="l00621"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8766617e81c4258b1dce88425276eb8b">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DLL_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880000C0ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a4af3b4a1de8520d9e412b67ffbe7f7ed">CVMX_LMCX_DLL_CTL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00625"></a>00625 {
<a name="l00626"></a>00626     <span class="keywordflow">if</span> (!(
<a name="l00627"></a>00627           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00628"></a>00628           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00629"></a>00629           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00630"></a>00630           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00632"></a>00632           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00633"></a>00633           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00634"></a>00634           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00635"></a>00635           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00636"></a>00636           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00637"></a>00637         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DLL_CTL2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00638"></a>00638     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001C8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00639"></a>00639 }
<a name="l00640"></a>00640 <span class="preprocessor">#else</span>
<a name="l00641"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a4af3b4a1de8520d9e412b67ffbe7f7ed">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DLL_CTL2(offset) (CVMX_ADD_IO_SEG(0x00011800880001C8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a35566154231ac5b33633707f56215ec0">CVMX_LMCX_DLL_CTL3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00645"></a>00645 {
<a name="l00646"></a>00646     <span class="keywordflow">if</span> (!(
<a name="l00647"></a>00647           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00648"></a>00648           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00649"></a>00649           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00650"></a>00650           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00651"></a>00651           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00652"></a>00652           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00654"></a>00654           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00655"></a>00655           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00656"></a>00656           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00657"></a>00657         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DLL_CTL3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00658"></a>00658     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000218ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00659"></a>00659 }
<a name="l00660"></a>00660 <span class="preprocessor">#else</span>
<a name="l00661"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a35566154231ac5b33633707f56215ec0">00661</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_DLL_CTL3(offset) (CVMX_ADD_IO_SEG(0x0001180088000218ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a52c39baa63e22b313128e6979c440360">CVMX_LMCX_DUAL_MEMCFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00665"></a>00665 {
<a name="l00666"></a>00666     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00667"></a>00667         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00668"></a>00668         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00669"></a>00669         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00670"></a>00670         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00671"></a>00671         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00672"></a>00672         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00673"></a>00673         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00674"></a>00674         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00675"></a>00675             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00676"></a>00676                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + ((offset) &amp; 0) * 0x60000000ull;
<a name="l00677"></a>00677             <span class="keywordflow">break</span>;
<a name="l00678"></a>00678         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00679"></a>00679         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00680"></a>00680             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00681"></a>00681                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00682"></a>00682             <span class="keywordflow">break</span>;
<a name="l00683"></a>00683         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00684"></a>00684             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00685"></a>00685                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00686"></a>00686                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00687"></a>00687             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00688"></a>00688                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00689"></a>00689                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00690"></a>00690         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00691"></a>00691             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00692"></a>00692                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00693"></a>00693             <span class="keywordflow">break</span>;
<a name="l00694"></a>00694         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00695"></a>00695             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00696"></a>00696                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00697"></a>00697             <span class="keywordflow">break</span>;
<a name="l00698"></a>00698     }
<a name="l00699"></a>00699     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_DUAL_MEMCFG (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00700"></a>00700     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00701"></a>00701 }
<a name="l00702"></a>00702 <span class="preprocessor">#else</span>
<a name="l00703"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a52c39baa63e22b313128e6979c440360">00703</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a52c39baa63e22b313128e6979c440360">CVMX_LMCX_DUAL_MEMCFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00704"></a>00704 {
<a name="l00705"></a>00705     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00706"></a>00706         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00707"></a>00707         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00708"></a>00708         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00709"></a>00709         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00710"></a>00710         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00711"></a>00711         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00712"></a>00712         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00713"></a>00713         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00714"></a>00714             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + (offset) * 0x60000000ull;
<a name="l00715"></a>00715         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00716"></a>00716         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00717"></a>00717             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + (offset) * 0x1000000ull;
<a name="l00718"></a>00718         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00719"></a>00719             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00720"></a>00720                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + (offset) * 0x1000000ull;
<a name="l00721"></a>00721             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00722"></a>00722                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + (offset) * 0x1000000ull;
<a name="l00723"></a>00723         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00724"></a>00724             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + (offset) * 0x1000000ull;
<a name="l00725"></a>00725         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00726"></a>00726             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + (offset) * 0x60000000ull;
<a name="l00727"></a>00727     }
<a name="l00728"></a>00728     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000098ull) + (offset) * 0x1000000ull;
<a name="l00729"></a>00729 }
<a name="l00730"></a>00730 <span class="preprocessor">#endif</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aba52bfa056e14bb0ba2ad34682543b2d">CVMX_LMCX_ECC_PARITY_TEST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00733"></a>00733 {
<a name="l00734"></a>00734     <span class="keywordflow">if</span> (!(
<a name="l00735"></a>00735           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00736"></a>00736           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00737"></a>00737           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00738"></a>00738           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00739"></a>00739         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_ECC_PARITY_TEST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00740"></a>00740     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000108ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00741"></a>00741 }
<a name="l00742"></a>00742 <span class="preprocessor">#else</span>
<a name="l00743"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aba52bfa056e14bb0ba2ad34682543b2d">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_ECC_PARITY_TEST(offset) (CVMX_ADD_IO_SEG(0x0001180088000108ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a63a764e07d2099f8cd182c43d0002333">CVMX_LMCX_ECC_SYND</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00747"></a>00747 {
<a name="l00748"></a>00748     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00749"></a>00749         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00750"></a>00750         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00751"></a>00751         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00752"></a>00752         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00753"></a>00753         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00754"></a>00754         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00755"></a>00755         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00756"></a>00756         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00757"></a>00757         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00758"></a>00758         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00759"></a>00759         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00760"></a>00760             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00761"></a>00761                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + ((offset) &amp; 0) * 0x60000000ull;
<a name="l00762"></a>00762             <span class="keywordflow">break</span>;
<a name="l00763"></a>00763         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00764"></a>00764             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00765"></a>00765                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00766"></a>00766                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00767"></a>00767             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00768"></a>00768                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00769"></a>00769                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00770"></a>00770         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00771"></a>00771             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00772"></a>00772                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00773"></a>00773             <span class="keywordflow">break</span>;
<a name="l00774"></a>00774         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00775"></a>00775         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00776"></a>00776             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00777"></a>00777                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00778"></a>00778             <span class="keywordflow">break</span>;
<a name="l00779"></a>00779         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00780"></a>00780             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00781"></a>00781                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00782"></a>00782             <span class="keywordflow">break</span>;
<a name="l00783"></a>00783     }
<a name="l00784"></a>00784     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_ECC_SYND (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00785"></a>00785     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00786"></a>00786 }
<a name="l00787"></a>00787 <span class="preprocessor">#else</span>
<a name="l00788"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a63a764e07d2099f8cd182c43d0002333">00788</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a63a764e07d2099f8cd182c43d0002333">CVMX_LMCX_ECC_SYND</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00789"></a>00789 {
<a name="l00790"></a>00790     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00791"></a>00791         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00792"></a>00792         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00793"></a>00793         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00794"></a>00794         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00795"></a>00795         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00796"></a>00796         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00797"></a>00797         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00798"></a>00798         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00799"></a>00799         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00800"></a>00800         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00801"></a>00801         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00802"></a>00802             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + (offset) * 0x60000000ull;
<a name="l00803"></a>00803         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00804"></a>00804             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00805"></a>00805                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + (offset) * 0x1000000ull;
<a name="l00806"></a>00806             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00807"></a>00807                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + (offset) * 0x1000000ull;
<a name="l00808"></a>00808         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00809"></a>00809             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + (offset) * 0x1000000ull;
<a name="l00810"></a>00810         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00811"></a>00811         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00812"></a>00812             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + (offset) * 0x1000000ull;
<a name="l00813"></a>00813         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00814"></a>00814             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + (offset) * 0x60000000ull;
<a name="l00815"></a>00815     }
<a name="l00816"></a>00816     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000038ull) + (offset) * 0x1000000ull;
<a name="l00817"></a>00817 }
<a name="l00818"></a>00818 <span class="preprocessor">#endif</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a76ab427a9740c1ef225a3cdee3758365">CVMX_LMCX_EXT_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00821"></a>00821 {
<a name="l00822"></a>00822     <span class="keywordflow">if</span> (!(
<a name="l00823"></a>00823           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00824"></a>00824           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00825"></a>00825           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00826"></a>00826           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00827"></a>00827           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00828"></a>00828         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_EXT_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00829"></a>00829     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000030ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00830"></a>00830 }
<a name="l00831"></a>00831 <span class="preprocessor">#else</span>
<a name="l00832"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a76ab427a9740c1ef225a3cdee3758365">00832</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_EXT_CONFIG(offset) (CVMX_ADD_IO_SEG(0x0001180088000030ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a1d73ee9eceb28c981f16805cf4ce5117">CVMX_LMCX_EXT_CONFIG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00836"></a>00836 {
<a name="l00837"></a>00837     <span class="keywordflow">if</span> (!(
<a name="l00838"></a>00838           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00839"></a>00839           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00840"></a>00840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00841"></a>00841         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_EXT_CONFIG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00842"></a>00842     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000090ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a1d73ee9eceb28c981f16805cf4ce5117">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_EXT_CONFIG2(offset) (CVMX_ADD_IO_SEG(0x0001180088000090ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a6672d9ab42d6214c20ddb035743e1d87">CVMX_LMCX_FADR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00849"></a>00849 {
<a name="l00850"></a>00850     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00851"></a>00851         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00852"></a>00852         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00853"></a>00853         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00854"></a>00854         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00855"></a>00855         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00856"></a>00856         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00857"></a>00857         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00858"></a>00858         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00859"></a>00859         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00860"></a>00860         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00861"></a>00861         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00862"></a>00862             <span class="keywordflow">if</span> ((offset == 0))
<a name="l00863"></a>00863                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + ((offset) &amp; 0) * 0x60000000ull;
<a name="l00864"></a>00864             <span class="keywordflow">break</span>;
<a name="l00865"></a>00865         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00866"></a>00866             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00867"></a>00867                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00868"></a>00868                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00869"></a>00869             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00870"></a>00870                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00871"></a>00871                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00872"></a>00872         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00873"></a>00873             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l00874"></a>00874                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00875"></a>00875             <span class="keywordflow">break</span>;
<a name="l00876"></a>00876         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00877"></a>00877         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00878"></a>00878             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00879"></a>00879                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00880"></a>00880             <span class="keywordflow">break</span>;
<a name="l00881"></a>00881         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00882"></a>00882             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00883"></a>00883                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00884"></a>00884             <span class="keywordflow">break</span>;
<a name="l00885"></a>00885     }
<a name="l00886"></a>00886     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_FADR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00887"></a>00887     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00888"></a>00888 }
<a name="l00889"></a>00889 <span class="preprocessor">#else</span>
<a name="l00890"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a6672d9ab42d6214c20ddb035743e1d87">00890</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a6672d9ab42d6214c20ddb035743e1d87">CVMX_LMCX_FADR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00891"></a>00891 {
<a name="l00892"></a>00892     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00893"></a>00893         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00894"></a>00894         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00895"></a>00895         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00896"></a>00896         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00897"></a>00897         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00898"></a>00898         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00899"></a>00899         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00900"></a>00900         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00901"></a>00901         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00902"></a>00902         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00903"></a>00903         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00904"></a>00904             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + (offset) * 0x60000000ull;
<a name="l00905"></a>00905         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00906"></a>00906             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l00907"></a>00907                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + (offset) * 0x1000000ull;
<a name="l00908"></a>00908             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l00909"></a>00909                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + (offset) * 0x1000000ull;
<a name="l00910"></a>00910         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00911"></a>00911             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + (offset) * 0x1000000ull;
<a name="l00912"></a>00912         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00913"></a>00913         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00914"></a>00914             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + (offset) * 0x1000000ull;
<a name="l00915"></a>00915         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00916"></a>00916             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + (offset) * 0x60000000ull;
<a name="l00917"></a>00917     }
<a name="l00918"></a>00918     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000020ull) + (offset) * 0x1000000ull;
<a name="l00919"></a>00919 }
<a name="l00920"></a>00920 <span class="preprocessor">#endif</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#abbe87db0fd4fc5b3fcc4512ccd17fb2e">CVMX_LMCX_GENERAL_PURPOSE0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00923"></a>00923 {
<a name="l00924"></a>00924     <span class="keywordflow">if</span> (!(
<a name="l00925"></a>00925           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00926"></a>00926           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00927"></a>00927           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00928"></a>00928         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_GENERAL_PURPOSE0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00929"></a>00929     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000340ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00930"></a>00930 }
<a name="l00931"></a>00931 <span class="preprocessor">#else</span>
<a name="l00932"></a><a class="code" href="cvmx-lmcx-defs_8h.html#abbe87db0fd4fc5b3fcc4512ccd17fb2e">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_GENERAL_PURPOSE0(offset) (CVMX_ADD_IO_SEG(0x0001180088000340ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a9231d73c593b70c58e44426be597fc9b">CVMX_LMCX_GENERAL_PURPOSE1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00936"></a>00936 {
<a name="l00937"></a>00937     <span class="keywordflow">if</span> (!(
<a name="l00938"></a>00938           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00939"></a>00939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00940"></a>00940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00941"></a>00941         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_GENERAL_PURPOSE1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00942"></a>00942     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000348ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00943"></a>00943 }
<a name="l00944"></a>00944 <span class="preprocessor">#else</span>
<a name="l00945"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a9231d73c593b70c58e44426be597fc9b">00945</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_GENERAL_PURPOSE1(offset) (CVMX_ADD_IO_SEG(0x0001180088000348ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ac1303b3306d5ad15d7ffd805f4d189b5">CVMX_LMCX_GENERAL_PURPOSE2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00949"></a>00949 {
<a name="l00950"></a>00950     <span class="keywordflow">if</span> (!(
<a name="l00951"></a>00951           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00952"></a>00952           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00953"></a>00953           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00954"></a>00954         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_GENERAL_PURPOSE2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00955"></a>00955     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000350ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00956"></a>00956 }
<a name="l00957"></a>00957 <span class="preprocessor">#else</span>
<a name="l00958"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ac1303b3306d5ad15d7ffd805f4d189b5">00958</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_GENERAL_PURPOSE2(offset) (CVMX_ADD_IO_SEG(0x0001180088000350ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00960"></a>00960 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ac5aeeb81c5b360c4deaa9c6cb52db3c4">CVMX_LMCX_IFB_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00962"></a>00962 {
<a name="l00963"></a>00963     <span class="keywordflow">if</span> (!(
<a name="l00964"></a>00964           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00965"></a>00965           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00966"></a>00966           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00967"></a>00967           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00968"></a>00968           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00969"></a>00969           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00970"></a>00970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00971"></a>00971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00972"></a>00972           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00973"></a>00973           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00974"></a>00974         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_IFB_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00975"></a>00975     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001D0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00976"></a>00976 }
<a name="l00977"></a>00977 <span class="preprocessor">#else</span>
<a name="l00978"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ac5aeeb81c5b360c4deaa9c6cb52db3c4">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_IFB_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800880001D0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad8ecaff73ef37b6bace30cc4c4f3e128">CVMX_LMCX_IFB_CNT_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00982"></a>00982 {
<a name="l00983"></a>00983     <span class="keywordflow">if</span> (!(
<a name="l00984"></a>00984           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00985"></a>00985           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00986"></a>00986           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00987"></a>00987           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00988"></a>00988           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00989"></a>00989           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00990"></a>00990           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00991"></a>00991         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_IFB_CNT_HI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00992"></a>00992     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000050ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l00993"></a>00993 }
<a name="l00994"></a>00994 <span class="preprocessor">#else</span>
<a name="l00995"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad8ecaff73ef37b6bace30cc4c4f3e128">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_IFB_CNT_HI(offset) (CVMX_ADD_IO_SEG(0x0001180088000050ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#acbf6e35a21d99cb601fb7bcfb7db92f8">CVMX_LMCX_IFB_CNT_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00999"></a>00999 {
<a name="l01000"></a>01000     <span class="keywordflow">if</span> (!(
<a name="l01001"></a>01001           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01002"></a>01002           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01003"></a>01003           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01004"></a>01004           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01005"></a>01005           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01006"></a>01006           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01007"></a>01007           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01008"></a>01008         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_IFB_CNT_LO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01009"></a>01009     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000048ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01010"></a>01010 }
<a name="l01011"></a>01011 <span class="preprocessor">#else</span>
<a name="l01012"></a><a class="code" href="cvmx-lmcx-defs_8h.html#acbf6e35a21d99cb601fb7bcfb7db92f8">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_IFB_CNT_LO(offset) (CVMX_ADD_IO_SEG(0x0001180088000048ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab980a1d3a9997884752b2c332ad39857">CVMX_LMCX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01016"></a>01016 {
<a name="l01017"></a>01017     <span class="keywordflow">if</span> (!(
<a name="l01018"></a>01018           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01019"></a>01019           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01020"></a>01020           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01021"></a>01021           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01022"></a>01022           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01023"></a>01023           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01024"></a>01024           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01025"></a>01025           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01026"></a>01026           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01027"></a>01027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01028"></a>01028         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01029"></a>01029     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001F0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 <span class="preprocessor">#else</span>
<a name="l01032"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab980a1d3a9997884752b2c332ad39857">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_INT(offset) (CVMX_ADD_IO_SEG(0x00011800880001F0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a77f6f4c5090eeccf4b128e385e9d73bb">CVMX_LMCX_INT_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037     <span class="keywordflow">if</span> (!(
<a name="l01038"></a>01038           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01039"></a>01039           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01040"></a>01040           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01041"></a>01041           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01042"></a>01042           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01043"></a>01043           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01044"></a>01044           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01045"></a>01045           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01046"></a>01046           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01047"></a>01047           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01048"></a>01048         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_INT_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01049"></a>01049     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001E8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01050"></a>01050 }
<a name="l01051"></a>01051 <span class="preprocessor">#else</span>
<a name="l01052"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a77f6f4c5090eeccf4b128e385e9d73bb">01052</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x00011800880001E8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a0059a988a7699afb2def06b6d1ede692">CVMX_LMCX_LANEX_CRC_SWIZ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01056"></a>01056 {
<a name="l01057"></a>01057     <span class="keywordflow">if</span> (!(
<a name="l01058"></a>01058           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 8)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01059"></a>01059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 8)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01060"></a>01060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 8)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01061"></a>01061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 8)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l01062"></a>01062         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_LANEX_CRC_SWIZ(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01063"></a>01063     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000380ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l01064"></a>01064 }
<a name="l01065"></a>01065 <span class="preprocessor">#else</span>
<a name="l01066"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a0059a988a7699afb2def06b6d1ede692">01066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_LANEX_CRC_SWIZ(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000380ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a783e599c77600651846c5666f08076c1">CVMX_LMCX_MEM_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01070"></a>01070 {
<a name="l01071"></a>01071     <span class="keywordflow">if</span> (!(
<a name="l01072"></a>01072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01073"></a>01073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01074"></a>01074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01075"></a>01075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01076"></a>01076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01077"></a>01077           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01078"></a>01078           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01079"></a>01079         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MEM_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01080"></a>01080     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000000ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01081"></a>01081 }
<a name="l01082"></a>01082 <span class="preprocessor">#else</span>
<a name="l01083"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a783e599c77600651846c5666f08076c1">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MEM_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180088000000ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#acd26f73321f5b68b79603674369b4b02">CVMX_LMCX_MEM_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01087"></a>01087 {
<a name="l01088"></a>01088     <span class="keywordflow">if</span> (!(
<a name="l01089"></a>01089           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01090"></a>01090           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01091"></a>01091           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01092"></a>01092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01093"></a>01093           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01094"></a>01094           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01095"></a>01095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01096"></a>01096         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MEM_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01097"></a>01097     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000008ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01098"></a>01098 }
<a name="l01099"></a>01099 <span class="preprocessor">#else</span>
<a name="l01100"></a><a class="code" href="cvmx-lmcx-defs_8h.html#acd26f73321f5b68b79603674369b4b02">01100</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MEM_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180088000008ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aa931314397efb2e6ae7beb650dbc12cc">CVMX_LMCX_MODEREG_PARAMS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01104"></a>01104 {
<a name="l01105"></a>01105     <span class="keywordflow">if</span> (!(
<a name="l01106"></a>01106           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01107"></a>01107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01108"></a>01108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01109"></a>01109           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01110"></a>01110           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01111"></a>01111           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01112"></a>01112           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01113"></a>01113           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01114"></a>01114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01115"></a>01115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01116"></a>01116         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MODEREG_PARAMS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01117"></a>01117     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001A8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01118"></a>01118 }
<a name="l01119"></a>01119 <span class="preprocessor">#else</span>
<a name="l01120"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aa931314397efb2e6ae7beb650dbc12cc">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MODEREG_PARAMS0(offset) (CVMX_ADD_IO_SEG(0x00011800880001A8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a4d0c2d02e9c522453a612c67c600ca79">CVMX_LMCX_MODEREG_PARAMS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01124"></a>01124 {
<a name="l01125"></a>01125     <span class="keywordflow">if</span> (!(
<a name="l01126"></a>01126           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01127"></a>01127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01128"></a>01128           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01129"></a>01129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01130"></a>01130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01131"></a>01131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01132"></a>01132           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01133"></a>01133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01134"></a>01134           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01135"></a>01135           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01136"></a>01136         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MODEREG_PARAMS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01137"></a>01137     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000260ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01138"></a>01138 }
<a name="l01139"></a>01139 <span class="preprocessor">#else</span>
<a name="l01140"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a4d0c2d02e9c522453a612c67c600ca79">01140</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MODEREG_PARAMS1(offset) (CVMX_ADD_IO_SEG(0x0001180088000260ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#af0d8454b864828d90be5aedcc4ff69ee">CVMX_LMCX_MODEREG_PARAMS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01144"></a>01144 {
<a name="l01145"></a>01145     <span class="keywordflow">if</span> (!(
<a name="l01146"></a>01146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01147"></a>01147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01148"></a>01148           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01149"></a>01149           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01150"></a>01150           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01151"></a>01151         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MODEREG_PARAMS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01152"></a>01152     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000050ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01153"></a>01153 }
<a name="l01154"></a>01154 <span class="preprocessor">#else</span>
<a name="l01155"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af0d8454b864828d90be5aedcc4ff69ee">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MODEREG_PARAMS2(offset) (CVMX_ADD_IO_SEG(0x0001180088000050ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a2d6765434fa2dad455cf2c1559a69859">CVMX_LMCX_MODEREG_PARAMS3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01159"></a>01159 {
<a name="l01160"></a>01160     <span class="keywordflow">if</span> (!(
<a name="l01161"></a>01161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01162"></a>01162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01163"></a>01163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01164"></a>01164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01165"></a>01165           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01166"></a>01166         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MODEREG_PARAMS3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01167"></a>01167     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000058ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01168"></a>01168 }
<a name="l01169"></a>01169 <span class="preprocessor">#else</span>
<a name="l01170"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a2d6765434fa2dad455cf2c1559a69859">01170</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MODEREG_PARAMS3(offset) (CVMX_ADD_IO_SEG(0x0001180088000058ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#af06adff0b1b1b521ec1bcc74be65b1f2">CVMX_LMCX_MPR_DATA0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01174"></a>01174 {
<a name="l01175"></a>01175     <span class="keywordflow">if</span> (!(
<a name="l01176"></a>01176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01177"></a>01177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01178"></a>01178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01179"></a>01179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01180"></a>01180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01181"></a>01181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MPR_DATA0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01182"></a>01182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000070ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01183"></a>01183 }
<a name="l01184"></a>01184 <span class="preprocessor">#else</span>
<a name="l01185"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af06adff0b1b1b521ec1bcc74be65b1f2">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MPR_DATA0(offset) (CVMX_ADD_IO_SEG(0x0001180088000070ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aff27629519ac6bb3b399d0ba234a96b7">CVMX_LMCX_MPR_DATA1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01189"></a>01189 {
<a name="l01190"></a>01190     <span class="keywordflow">if</span> (!(
<a name="l01191"></a>01191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01192"></a>01192           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01193"></a>01193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01194"></a>01194           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01195"></a>01195           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01196"></a>01196         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MPR_DATA1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01197"></a>01197     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000078ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01198"></a>01198 }
<a name="l01199"></a>01199 <span class="preprocessor">#else</span>
<a name="l01200"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aff27629519ac6bb3b399d0ba234a96b7">01200</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MPR_DATA1(offset) (CVMX_ADD_IO_SEG(0x0001180088000078ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ae543eaf9c8353f0a59d37eb605f43fce">CVMX_LMCX_MPR_DATA2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01204"></a>01204 {
<a name="l01205"></a>01205     <span class="keywordflow">if</span> (!(
<a name="l01206"></a>01206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01207"></a>01207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01208"></a>01208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01209"></a>01209           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01210"></a>01210           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01211"></a>01211         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MPR_DATA2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01212"></a>01212     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000080ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01213"></a>01213 }
<a name="l01214"></a>01214 <span class="preprocessor">#else</span>
<a name="l01215"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae543eaf9c8353f0a59d37eb605f43fce">01215</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MPR_DATA2(offset) (CVMX_ADD_IO_SEG(0x0001180088000080ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01218"></a>01218 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#acdadf5ecfe4ccd4c3497ad211927e1df">CVMX_LMCX_MR_MPR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01219"></a>01219 {
<a name="l01220"></a>01220     <span class="keywordflow">if</span> (!(
<a name="l01221"></a>01221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01222"></a>01222           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01223"></a>01223           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01224"></a>01224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01225"></a>01225           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01226"></a>01226         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_MR_MPR_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01227"></a>01227     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000068ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01228"></a>01228 }
<a name="l01229"></a>01229 <span class="preprocessor">#else</span>
<a name="l01230"></a><a class="code" href="cvmx-lmcx-defs_8h.html#acdadf5ecfe4ccd4c3497ad211927e1df">01230</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_MR_MPR_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000068ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a3d55ed61622afc2fb7db88adc48bdec1">CVMX_LMCX_NS_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01234"></a>01234 {
<a name="l01235"></a>01235     <span class="keywordflow">if</span> (!(
<a name="l01236"></a>01236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01237"></a>01237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01238"></a>01238           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01239"></a>01239         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_NS_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01240"></a>01240     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000178ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01241"></a>01241 }
<a name="l01242"></a>01242 <span class="preprocessor">#else</span>
<a name="l01243"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a3d55ed61622afc2fb7db88adc48bdec1">01243</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_NS_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000178ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ac5aa4bfba30cdbbb9f4730a937ab81ad">CVMX_LMCX_NXM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01247"></a>01247 {
<a name="l01248"></a>01248     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01249"></a>01249         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01250"></a>01250         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01251"></a>01251         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01252"></a>01252         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01253"></a>01253         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01254"></a>01254         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01255"></a>01255         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01256"></a>01256             <span class="keywordflow">if</span> ((offset == 0))
<a name="l01257"></a>01257                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + ((offset) &amp; 0) * 0x60000000ull;
<a name="l01258"></a>01258             <span class="keywordflow">break</span>;
<a name="l01259"></a>01259         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01260"></a>01260         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01261"></a>01261             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01262"></a>01262                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01263"></a>01263             <span class="keywordflow">break</span>;
<a name="l01264"></a>01264         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01265"></a>01265             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01266"></a>01266                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01267"></a>01267                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01268"></a>01268             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01269"></a>01269                 <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01270"></a>01270                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01271"></a>01271         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01272"></a>01272             <span class="keywordflow">if</span> ((offset &lt;= 3))
<a name="l01273"></a>01273                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01274"></a>01274             <span class="keywordflow">break</span>;
<a name="l01275"></a>01275         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01276"></a>01276             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l01277"></a>01277                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01278"></a>01278             <span class="keywordflow">break</span>;
<a name="l01279"></a>01279     }
<a name="l01280"></a>01280     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_NXM (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l01281"></a>01281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l01282"></a>01282 }
<a name="l01283"></a>01283 <span class="preprocessor">#else</span>
<a name="l01284"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ac5aa4bfba30cdbbb9f4730a937ab81ad">01284</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ac5aa4bfba30cdbbb9f4730a937ab81ad">CVMX_LMCX_NXM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01285"></a>01285 {
<a name="l01286"></a>01286     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01287"></a>01287         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01288"></a>01288         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01289"></a>01289         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01290"></a>01290         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01291"></a>01291         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01292"></a>01292         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01293"></a>01293         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01294"></a>01294             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + (offset) * 0x60000000ull;
<a name="l01295"></a>01295         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01296"></a>01296         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01297"></a>01297             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + (offset) * 0x1000000ull;
<a name="l01298"></a>01298         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01299"></a>01299             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01300"></a>01300                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + (offset) * 0x1000000ull;
<a name="l01301"></a>01301             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01302"></a>01302                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + (offset) * 0x1000000ull;
<a name="l01303"></a>01303         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01304"></a>01304             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + (offset) * 0x1000000ull;
<a name="l01305"></a>01305         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01306"></a>01306             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + (offset) * 0x60000000ull;
<a name="l01307"></a>01307     }
<a name="l01308"></a>01308     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000C8ull) + (offset) * 0x1000000ull;
<a name="l01309"></a>01309 }
<a name="l01310"></a>01310 <span class="preprocessor">#endif</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a2917a0116ed4e1e205e920345dc36c2e">CVMX_LMCX_NXM_FADR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01313"></a>01313 {
<a name="l01314"></a>01314     <span class="keywordflow">if</span> (!(
<a name="l01315"></a>01315           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01316"></a>01316           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01317"></a>01317           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01318"></a>01318           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01319"></a>01319           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01320"></a>01320         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_NXM_FADR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01321"></a>01321     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000028ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01322"></a>01322 }
<a name="l01323"></a>01323 <span class="preprocessor">#else</span>
<a name="l01324"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a2917a0116ed4e1e205e920345dc36c2e">01324</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_NXM_FADR(offset) (CVMX_ADD_IO_SEG(0x0001180088000028ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a8bc29522e337945baf391919792cc935">CVMX_LMCX_OPS_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01328"></a>01328 {
<a name="l01329"></a>01329     <span class="keywordflow">if</span> (!(
<a name="l01330"></a>01330           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01331"></a>01331           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01332"></a>01332           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01333"></a>01333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01334"></a>01334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01335"></a>01335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01336"></a>01336           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01337"></a>01337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01338"></a>01338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01339"></a>01339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01340"></a>01340         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_OPS_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01341"></a>01341     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001D8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01342"></a>01342 }
<a name="l01343"></a>01343 <span class="preprocessor">#else</span>
<a name="l01344"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8bc29522e337945baf391919792cc935">01344</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_OPS_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800880001D8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a373b1ff1e4c22613f9e1ab2d86f14b6b">CVMX_LMCX_OPS_CNT_HI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01348"></a>01348 {
<a name="l01349"></a>01349     <span class="keywordflow">if</span> (!(
<a name="l01350"></a>01350           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01351"></a>01351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01352"></a>01352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01353"></a>01353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01354"></a>01354           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01355"></a>01355           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01356"></a>01356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01357"></a>01357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_OPS_CNT_HI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01358"></a>01358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000060ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01359"></a>01359 }
<a name="l01360"></a>01360 <span class="preprocessor">#else</span>
<a name="l01361"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a373b1ff1e4c22613f9e1ab2d86f14b6b">01361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_OPS_CNT_HI(offset) (CVMX_ADD_IO_SEG(0x0001180088000060ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01363"></a>01363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a7108a95153f4871f4b36add31965dac6">CVMX_LMCX_OPS_CNT_LO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01365"></a>01365 {
<a name="l01366"></a>01366     <span class="keywordflow">if</span> (!(
<a name="l01367"></a>01367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01368"></a>01368           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01369"></a>01369           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01370"></a>01370           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01371"></a>01371           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01372"></a>01372           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01373"></a>01373           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01374"></a>01374         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_OPS_CNT_LO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01375"></a>01375     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000058ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01376"></a>01376 }
<a name="l01377"></a>01377 <span class="preprocessor">#else</span>
<a name="l01378"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a7108a95153f4871f4b36add31965dac6">01378</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_OPS_CNT_LO(offset) (CVMX_ADD_IO_SEG(0x0001180088000058ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ae243733ce28125727dca3a234c5a9a84">CVMX_LMCX_PHY_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01382"></a>01382 {
<a name="l01383"></a>01383     <span class="keywordflow">if</span> (!(
<a name="l01384"></a>01384           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01385"></a>01385           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01386"></a>01386           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01387"></a>01387           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01388"></a>01388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01389"></a>01389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01390"></a>01390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01391"></a>01391           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01392"></a>01392           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01393"></a>01393           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01394"></a>01394         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_PHY_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01395"></a>01395     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000210ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01396"></a>01396 }
<a name="l01397"></a>01397 <span class="preprocessor">#else</span>
<a name="l01398"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae243733ce28125727dca3a234c5a9a84">01398</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_PHY_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000210ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a57c09352758f3682a9c1fee97c1a9134">CVMX_LMCX_PHY_CTL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01402"></a>01402 {
<a name="l01403"></a>01403     <span class="keywordflow">if</span> (!(
<a name="l01404"></a>01404           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01405"></a>01405           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01406"></a>01406         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_PHY_CTL2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01407"></a>01407     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000250ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01408"></a>01408 }
<a name="l01409"></a>01409 <span class="preprocessor">#else</span>
<a name="l01410"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a57c09352758f3682a9c1fee97c1a9134">01410</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_PHY_CTL2(offset) (CVMX_ADD_IO_SEG(0x0001180088000250ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aff93cb9019ae1ea359c2832e46318212">CVMX_LMCX_PLL_BWCTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01414"></a>01414 {
<a name="l01415"></a>01415     <span class="keywordflow">if</span> (!(
<a name="l01416"></a>01416           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01417"></a>01417           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01418"></a>01418           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01419"></a>01419         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_PLL_BWCTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01420"></a>01420     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000040ull);
<a name="l01421"></a>01421 }
<a name="l01422"></a>01422 <span class="preprocessor">#else</span>
<a name="l01423"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aff93cb9019ae1ea359c2832e46318212">01423</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_PLL_BWCTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000040ull))</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a1f28dffb7f4b1eb8460e435d7a0fcfb8">CVMX_LMCX_PLL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01427"></a>01427 {
<a name="l01428"></a>01428     <span class="keywordflow">if</span> (!(
<a name="l01429"></a>01429           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01430"></a>01430           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01431"></a>01431           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01432"></a>01432           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01433"></a>01433         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_PLL_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01434"></a>01434     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000A8ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01435"></a>01435 }
<a name="l01436"></a>01436 <span class="preprocessor">#else</span>
<a name="l01437"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a1f28dffb7f4b1eb8460e435d7a0fcfb8">01437</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_PLL_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880000A8ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ae4783c037eff5006c5c2e225cd8cd274">CVMX_LMCX_PLL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01441"></a>01441 {
<a name="l01442"></a>01442     <span class="keywordflow">if</span> (!(
<a name="l01443"></a>01443           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01444"></a>01444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01445"></a>01445           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01446"></a>01446           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01447"></a>01447         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_PLL_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01448"></a>01448     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000B0ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01449"></a>01449 }
<a name="l01450"></a>01450 <span class="preprocessor">#else</span>
<a name="l01451"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae4783c037eff5006c5c2e225cd8cd274">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_PLL_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800880000B0ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad90ff54cedec537ff7ba7ecf4521a9ba">CVMX_LMCX_PPR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01455"></a>01455 {
<a name="l01456"></a>01456     <span class="keywordflow">if</span> (!(
<a name="l01457"></a>01457           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01458"></a>01458           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01459"></a>01459           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01460"></a>01460         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_PPR_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01461"></a>01461     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880003E0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01462"></a>01462 }
<a name="l01463"></a>01463 <span class="preprocessor">#else</span>
<a name="l01464"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad90ff54cedec537ff7ba7ecf4521a9ba">01464</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_PPR_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880003E0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a187e99746050e22d208f0229dfc421e3">CVMX_LMCX_READ_LEVEL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01468"></a>01468 {
<a name="l01469"></a>01469     <span class="keywordflow">if</span> (!(
<a name="l01470"></a>01470           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01471"></a>01471           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01472"></a>01472         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_READ_LEVEL_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01473"></a>01473     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000140ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01474"></a>01474 }
<a name="l01475"></a>01475 <span class="preprocessor">#else</span>
<a name="l01476"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a187e99746050e22d208f0229dfc421e3">01476</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_READ_LEVEL_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000140ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a88ccdd6e5347f5f06c26df2bf7c11301">CVMX_LMCX_READ_LEVEL_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01480"></a>01480 {
<a name="l01481"></a>01481     <span class="keywordflow">if</span> (!(
<a name="l01482"></a>01482           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01483"></a>01483           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01484"></a>01484         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_READ_LEVEL_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01485"></a>01485     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000148ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01486"></a>01486 }
<a name="l01487"></a>01487 <span class="preprocessor">#else</span>
<a name="l01488"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a88ccdd6e5347f5f06c26df2bf7c11301">01488</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_READ_LEVEL_DBG(offset) (CVMX_ADD_IO_SEG(0x0001180088000148ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aac8c00938b47933c801a325d3be433db">CVMX_LMCX_READ_LEVEL_RANKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01492"></a>01492 {
<a name="l01493"></a>01493     <span class="keywordflow">if</span> (!(
<a name="l01494"></a>01494           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01495"></a>01495           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l01496"></a>01496         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_READ_LEVEL_RANKX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01497"></a>01497     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000100ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0xC000000ull) * 8;
<a name="l01498"></a>01498 }
<a name="l01499"></a>01499 <span class="preprocessor">#else</span>
<a name="l01500"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aac8c00938b47933c801a325d3be433db">01500</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_READ_LEVEL_RANKX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000100ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0xC000000ull) * 8)</span>
<a name="l01501"></a>01501 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01503"></a>01503 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad40d0bc095e98192230ab570477670a9">CVMX_LMCX_REF_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01504"></a>01504 {
<a name="l01505"></a>01505     <span class="keywordflow">if</span> (!(
<a name="l01506"></a>01506           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01507"></a>01507           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01508"></a>01508           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01509"></a>01509         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_REF_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01510"></a>01510     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000A0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01511"></a>01511 }
<a name="l01512"></a>01512 <span class="preprocessor">#else</span>
<a name="l01513"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad40d0bc095e98192230ab570477670a9">01513</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_REF_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800880000A0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01516"></a>01516 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#af9be126526b044dc92b893ba355b66a9">CVMX_LMCX_RESET_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01517"></a>01517 {
<a name="l01518"></a>01518     <span class="keywordflow">if</span> (!(
<a name="l01519"></a>01519           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01520"></a>01520           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01521"></a>01521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01522"></a>01522           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01523"></a>01523           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01524"></a>01524           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01525"></a>01525           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01526"></a>01526           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01527"></a>01527           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01528"></a>01528           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01529"></a>01529         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RESET_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01530"></a>01530     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000180ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01531"></a>01531 }
<a name="l01532"></a>01532 <span class="preprocessor">#else</span>
<a name="l01533"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af9be126526b044dc92b893ba355b66a9">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RESET_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000180ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a78b7d592b919788bd463e7d0788075b5">CVMX_LMCX_RETRY_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01537"></a>01537 {
<a name="l01538"></a>01538     <span class="keywordflow">if</span> (!(
<a name="l01539"></a>01539           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01540"></a>01540           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01541"></a>01541           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01542"></a>01542         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RETRY_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01543"></a>01543     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000110ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01544"></a>01544 }
<a name="l01545"></a>01545 <span class="preprocessor">#else</span>
<a name="l01546"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a78b7d592b919788bd463e7d0788075b5">01546</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RETRY_CONFIG(offset) (CVMX_ADD_IO_SEG(0x0001180088000110ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a4fc07c11c90bfcca2b2e5d9889ea3d3a">CVMX_LMCX_RETRY_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01550"></a>01550 {
<a name="l01551"></a>01551     <span class="keywordflow">if</span> (!(
<a name="l01552"></a>01552           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01553"></a>01553           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01554"></a>01554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01555"></a>01555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RETRY_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01556"></a>01556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000118ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01557"></a>01557 }
<a name="l01558"></a>01558 <span class="preprocessor">#else</span>
<a name="l01559"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a4fc07c11c90bfcca2b2e5d9889ea3d3a">01559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RETRY_STATUS(offset) (CVMX_ADD_IO_SEG(0x0001180088000118ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01560"></a>01560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a06973dfbccd2bcd5a2e302241fa9205b">CVMX_LMCX_RLEVEL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01563"></a>01563 {
<a name="l01564"></a>01564     <span class="keywordflow">if</span> (!(
<a name="l01565"></a>01565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01566"></a>01566           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01567"></a>01567           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01568"></a>01568           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01569"></a>01569           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01570"></a>01570           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01571"></a>01571           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01572"></a>01572           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01573"></a>01573           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01574"></a>01574           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01575"></a>01575         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RLEVEL_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01576"></a>01576     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002A0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01577"></a>01577 }
<a name="l01578"></a>01578 <span class="preprocessor">#else</span>
<a name="l01579"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a06973dfbccd2bcd5a2e302241fa9205b">01579</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RLEVEL_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880002A0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a635ea73602b5f9e26554dbcee9a62357">CVMX_LMCX_RLEVEL_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01583"></a>01583 {
<a name="l01584"></a>01584     <span class="keywordflow">if</span> (!(
<a name="l01585"></a>01585           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01586"></a>01586           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01587"></a>01587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01588"></a>01588           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01589"></a>01589           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01590"></a>01590           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01591"></a>01591           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01592"></a>01592           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01593"></a>01593           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01594"></a>01594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01595"></a>01595         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RLEVEL_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01596"></a>01596     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002A8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01597"></a>01597 }
<a name="l01598"></a>01598 <span class="preprocessor">#else</span>
<a name="l01599"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a635ea73602b5f9e26554dbcee9a62357">01599</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RLEVEL_DBG(offset) (CVMX_ADD_IO_SEG(0x00011800880002A8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad1c6639d1e50ff27e07e3da114fb88ff">CVMX_LMCX_RLEVEL_RANKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01603"></a>01603 {
<a name="l01604"></a>01604     <span class="keywordflow">if</span> (!(
<a name="l01605"></a>01605           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01606"></a>01606           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01607"></a>01607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01608"></a>01608           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01609"></a>01609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01610"></a>01610           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l01611"></a>01611           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01612"></a>01612           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))) ||
<a name="l01613"></a>01613           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))) ||
<a name="l01614"></a>01614           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l01615"></a>01615         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RLEVEL_RANKX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l01616"></a>01616     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000280ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l01617"></a>01617 }
<a name="l01618"></a>01618 <span class="preprocessor">#else</span>
<a name="l01619"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad1c6639d1e50ff27e07e3da114fb88ff">01619</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RLEVEL_RANKX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180088000280ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l01620"></a>01620 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad1f6f14f6daaa1641dcd59265c20f4b4">CVMX_LMCX_RODT_COMP_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01623"></a>01623 {
<a name="l01624"></a>01624     <span class="keywordflow">if</span> (!(
<a name="l01625"></a>01625           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01626"></a>01626           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01627"></a>01627           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01628"></a>01628           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01629"></a>01629         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RODT_COMP_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01630"></a>01630     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880000A0ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01631"></a>01631 }
<a name="l01632"></a>01632 <span class="preprocessor">#else</span>
<a name="l01633"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad1f6f14f6daaa1641dcd59265c20f4b4">01633</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RODT_COMP_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800880000A0ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a0f2b11d6902547f12daa420cb2a69c24">CVMX_LMCX_RODT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01637"></a>01637 {
<a name="l01638"></a>01638     <span class="keywordflow">if</span> (!(
<a name="l01639"></a>01639           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01640"></a>01640           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01641"></a>01641           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01642"></a>01642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01643"></a>01643           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01644"></a>01644           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01645"></a>01645           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01646"></a>01646         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RODT_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01647"></a>01647     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000078ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l01648"></a>01648 }
<a name="l01649"></a>01649 <span class="preprocessor">#else</span>
<a name="l01650"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a0f2b11d6902547f12daa420cb2a69c24">01650</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RODT_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000078ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01652"></a>01652 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01653"></a>01653 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a15130fc30d9d7ee265a330545a20a734">CVMX_LMCX_RODT_MASK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01654"></a>01654 {
<a name="l01655"></a>01655     <span class="keywordflow">if</span> (!(
<a name="l01656"></a>01656           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01657"></a>01657           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01658"></a>01658           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01659"></a>01659           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01660"></a>01660           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01661"></a>01661           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01662"></a>01662           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01663"></a>01663           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01664"></a>01664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01665"></a>01665           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01666"></a>01666         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_RODT_MASK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01667"></a>01667     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000268ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01668"></a>01668 }
<a name="l01669"></a>01669 <span class="preprocessor">#else</span>
<a name="l01670"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a15130fc30d9d7ee265a330545a20a734">01670</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_RODT_MASK(offset) (CVMX_ADD_IO_SEG(0x0001180088000268ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aeef32b496c2153e83ddeaf3832e370f7">CVMX_LMCX_SCRAMBLED_FADR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01674"></a>01674 {
<a name="l01675"></a>01675     <span class="keywordflow">if</span> (!(
<a name="l01676"></a>01676           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01677"></a>01677           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01678"></a>01678           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01679"></a>01679           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01680"></a>01680           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01681"></a>01681           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01682"></a>01682           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01683"></a>01683           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01684"></a>01684         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SCRAMBLED_FADR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01685"></a>01685     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000330ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01686"></a>01686 }
<a name="l01687"></a>01687 <span class="preprocessor">#else</span>
<a name="l01688"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aeef32b496c2153e83ddeaf3832e370f7">01688</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SCRAMBLED_FADR(offset) (CVMX_ADD_IO_SEG(0x0001180088000330ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01691"></a>01691 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a654f618604490165338b6c1031f38723">CVMX_LMCX_SCRAMBLE_CFG0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01692"></a>01692 {
<a name="l01693"></a>01693     <span class="keywordflow">if</span> (!(
<a name="l01694"></a>01694           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01695"></a>01695           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01696"></a>01696           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01697"></a>01697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01698"></a>01698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01699"></a>01699           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01700"></a>01700           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01701"></a>01701           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01702"></a>01702         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SCRAMBLE_CFG0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01703"></a>01703     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000320ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01704"></a>01704 }
<a name="l01705"></a>01705 <span class="preprocessor">#else</span>
<a name="l01706"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a654f618604490165338b6c1031f38723">01706</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SCRAMBLE_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180088000320ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01708"></a>01708 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a425035e92196182c44613f12312289d9">CVMX_LMCX_SCRAMBLE_CFG1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01710"></a>01710 {
<a name="l01711"></a>01711     <span class="keywordflow">if</span> (!(
<a name="l01712"></a>01712           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01713"></a>01713           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01714"></a>01714           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01715"></a>01715           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01716"></a>01716           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01717"></a>01717           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01718"></a>01718           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01719"></a>01719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01720"></a>01720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SCRAMBLE_CFG1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01721"></a>01721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000328ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01722"></a>01722 }
<a name="l01723"></a>01723 <span class="preprocessor">#else</span>
<a name="l01724"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a425035e92196182c44613f12312289d9">01724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SCRAMBLE_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180088000328ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a3326e105a88ebda06d035f46c9437b37">CVMX_LMCX_SCRAMBLE_CFG2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01728"></a>01728 {
<a name="l01729"></a>01729     <span class="keywordflow">if</span> (!(
<a name="l01730"></a>01730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01731"></a>01731           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01732"></a>01732           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01733"></a>01733         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SCRAMBLE_CFG2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01734"></a>01734     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000338ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01735"></a>01735 }
<a name="l01736"></a>01736 <span class="preprocessor">#else</span>
<a name="l01737"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a3326e105a88ebda06d035f46c9437b37">01737</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SCRAMBLE_CFG2(offset) (CVMX_ADD_IO_SEG(0x0001180088000338ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01740"></a>01740 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a4dea8e052af9752ecb94e93db49c91e3">CVMX_LMCX_SEQ_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01741"></a>01741 {
<a name="l01742"></a>01742     <span class="keywordflow">if</span> (!(
<a name="l01743"></a>01743           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01744"></a>01744           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01745"></a>01745           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01746"></a>01746           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01747"></a>01747           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01748"></a>01748         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SEQ_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01749"></a>01749     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000048ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01750"></a>01750 }
<a name="l01751"></a>01751 <span class="preprocessor">#else</span>
<a name="l01752"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a4dea8e052af9752ecb94e93db49c91e3">01752</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SEQ_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000048ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01753"></a>01753 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab5c7965360c19b3ac1f52e41e0473f0c">CVMX_LMCX_SLOT_CTL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01756"></a>01756 {
<a name="l01757"></a>01757     <span class="keywordflow">if</span> (!(
<a name="l01758"></a>01758           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01759"></a>01759           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01760"></a>01760           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01761"></a>01761           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01762"></a>01762           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01763"></a>01763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01764"></a>01764           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01765"></a>01765           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01766"></a>01766           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01767"></a>01767           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01768"></a>01768         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SLOT_CTL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01769"></a>01769     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001F8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01770"></a>01770 }
<a name="l01771"></a>01771 <span class="preprocessor">#else</span>
<a name="l01772"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab5c7965360c19b3ac1f52e41e0473f0c">01772</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SLOT_CTL0(offset) (CVMX_ADD_IO_SEG(0x00011800880001F8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aa0f7d0eab2e7c5b02df3690572d6da1f">CVMX_LMCX_SLOT_CTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01776"></a>01776 {
<a name="l01777"></a>01777     <span class="keywordflow">if</span> (!(
<a name="l01778"></a>01778           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01779"></a>01779           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01780"></a>01780           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01781"></a>01781           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01782"></a>01782           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01783"></a>01783           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01784"></a>01784           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01785"></a>01785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01786"></a>01786           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01787"></a>01787           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01788"></a>01788         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SLOT_CTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01789"></a>01789     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000200ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01790"></a>01790 }
<a name="l01791"></a>01791 <span class="preprocessor">#else</span>
<a name="l01792"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aa0f7d0eab2e7c5b02df3690572d6da1f">01792</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SLOT_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180088000200ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a6f49e812041532ebb3665d9b2ac026bf">CVMX_LMCX_SLOT_CTL2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01796"></a>01796 {
<a name="l01797"></a>01797     <span class="keywordflow">if</span> (!(
<a name="l01798"></a>01798           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01799"></a>01799           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01800"></a>01800           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01801"></a>01801           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01802"></a>01802           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01803"></a>01803           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01804"></a>01804           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01805"></a>01805           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01806"></a>01806           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01807"></a>01807           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01808"></a>01808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SLOT_CTL2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01809"></a>01809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000208ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01810"></a>01810 }
<a name="l01811"></a>01811 <span class="preprocessor">#else</span>
<a name="l01812"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a6f49e812041532ebb3665d9b2ac026bf">01812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SLOT_CTL2(offset) (CVMX_ADD_IO_SEG(0x0001180088000208ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01813"></a>01813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a300f76a7b28f41cf045a94e316644278">CVMX_LMCX_SLOT_CTL3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01816"></a>01816 {
<a name="l01817"></a>01817     <span class="keywordflow">if</span> (!(
<a name="l01818"></a>01818           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01819"></a>01819           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01820"></a>01820           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01821"></a>01821         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_SLOT_CTL3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01822"></a>01822     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000248ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01823"></a>01823 }
<a name="l01824"></a>01824 <span class="preprocessor">#else</span>
<a name="l01825"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a300f76a7b28f41cf045a94e316644278">01825</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_SLOT_CTL3(offset) (CVMX_ADD_IO_SEG(0x0001180088000248ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a3ed96f5d9abd2885437f8baf5f7bb830">CVMX_LMCX_TIMING_PARAMS0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01829"></a>01829 {
<a name="l01830"></a>01830     <span class="keywordflow">if</span> (!(
<a name="l01831"></a>01831           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01832"></a>01832           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01833"></a>01833           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01834"></a>01834           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01835"></a>01835           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01836"></a>01836           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01837"></a>01837           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01838"></a>01838           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01839"></a>01839           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01840"></a>01840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01841"></a>01841         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_TIMING_PARAMS0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01842"></a>01842     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000198ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01843"></a>01843 }
<a name="l01844"></a>01844 <span class="preprocessor">#else</span>
<a name="l01845"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a3ed96f5d9abd2885437f8baf5f7bb830">01845</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_TIMING_PARAMS0(offset) (CVMX_ADD_IO_SEG(0x0001180088000198ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01846"></a>01846 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a96ca9db69ff2051cc2a6da5c2c4d0273">CVMX_LMCX_TIMING_PARAMS1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01849"></a>01849 {
<a name="l01850"></a>01850     <span class="keywordflow">if</span> (!(
<a name="l01851"></a>01851           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01852"></a>01852           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01853"></a>01853           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01854"></a>01854           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01855"></a>01855           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01856"></a>01856           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01857"></a>01857           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01858"></a>01858           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01859"></a>01859           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01860"></a>01860           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01861"></a>01861         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_TIMING_PARAMS1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01862"></a>01862     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001A0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01863"></a>01863 }
<a name="l01864"></a>01864 <span class="preprocessor">#else</span>
<a name="l01865"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a96ca9db69ff2051cc2a6da5c2c4d0273">01865</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_TIMING_PARAMS1(offset) (CVMX_ADD_IO_SEG(0x00011800880001A0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01866"></a>01866 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01867"></a>01867 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01868"></a>01868 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a1c657119201672aba756ec476ccaa1e2">CVMX_LMCX_TIMING_PARAMS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01869"></a>01869 {
<a name="l01870"></a>01870     <span class="keywordflow">if</span> (!(
<a name="l01871"></a>01871           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01872"></a>01872           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01873"></a>01873           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01874"></a>01874           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01875"></a>01875           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01876"></a>01876         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_TIMING_PARAMS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01877"></a>01877     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000060ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01878"></a>01878 }
<a name="l01879"></a>01879 <span class="preprocessor">#else</span>
<a name="l01880"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a1c657119201672aba756ec476ccaa1e2">01880</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_TIMING_PARAMS2(offset) (CVMX_ADD_IO_SEG(0x0001180088000060ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01882"></a>01882 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a4d6e50f1d3babab3faeb5d478c8a799f">CVMX_LMCX_TRO_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01884"></a>01884 {
<a name="l01885"></a>01885     <span class="keywordflow">if</span> (!(
<a name="l01886"></a>01886           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01887"></a>01887           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01888"></a>01888           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01889"></a>01889           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01890"></a>01890           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01891"></a>01891         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_TRO_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01892"></a>01892     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000248ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01893"></a>01893 }
<a name="l01894"></a>01894 <span class="preprocessor">#else</span>
<a name="l01895"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a4d6e50f1d3babab3faeb5d478c8a799f">01895</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_TRO_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000248ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01896"></a>01896 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01898"></a>01898 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ad6adad82ecf0a9863ee4b807e2bea45b">CVMX_LMCX_TRO_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01899"></a>01899 {
<a name="l01900"></a>01900     <span class="keywordflow">if</span> (!(
<a name="l01901"></a>01901           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01902"></a>01902           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01903"></a>01903           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01904"></a>01904           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01905"></a>01905           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l01906"></a>01906         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_TRO_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01907"></a>01907     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000250ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01908"></a>01908 }
<a name="l01909"></a>01909 <span class="preprocessor">#else</span>
<a name="l01910"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad6adad82ecf0a9863ee4b807e2bea45b">01910</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_TRO_STAT(offset) (CVMX_ADD_IO_SEG(0x0001180088000250ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01911"></a>01911 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01912"></a>01912 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01913"></a>01913 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a7d049c1458cdf4841409b9f3504a1fce">CVMX_LMCX_WLEVEL_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01914"></a>01914 {
<a name="l01915"></a>01915     <span class="keywordflow">if</span> (!(
<a name="l01916"></a>01916           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01917"></a>01917           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01918"></a>01918           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01919"></a>01919           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01920"></a>01920           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01921"></a>01921           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01922"></a>01922           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01923"></a>01923           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01924"></a>01924           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01925"></a>01925           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01926"></a>01926         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_WLEVEL_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01927"></a>01927     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000300ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01928"></a>01928 }
<a name="l01929"></a>01929 <span class="preprocessor">#else</span>
<a name="l01930"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a7d049c1458cdf4841409b9f3504a1fce">01930</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_WLEVEL_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180088000300ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01931"></a>01931 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01932"></a>01932 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a1354f2da50bce4658f80773180ba8c91">CVMX_LMCX_WLEVEL_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l01934"></a>01934 {
<a name="l01935"></a>01935     <span class="keywordflow">if</span> (!(
<a name="l01936"></a>01936           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01937"></a>01937           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01938"></a>01938           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01939"></a>01939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01940"></a>01940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01941"></a>01941           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01942"></a>01942           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01943"></a>01943           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01944"></a>01944           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l01945"></a>01945           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l01946"></a>01946         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_WLEVEL_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01947"></a>01947     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000308ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l01948"></a>01948 }
<a name="l01949"></a>01949 <span class="preprocessor">#else</span>
<a name="l01950"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a1354f2da50bce4658f80773180ba8c91">01950</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_WLEVEL_DBG(offset) (CVMX_ADD_IO_SEG(0x0001180088000308ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l01951"></a>01951 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01952"></a>01952 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01953"></a>01953 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a1d60dd8715b9ddf0dc0f6a3d30420a6a">CVMX_LMCX_WLEVEL_RANKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01954"></a>01954 {
<a name="l01955"></a>01955     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01956"></a>01956         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01957"></a>01957             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))
<a name="l01958"></a>01958                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x200000ull) * 8;
<a name="l01959"></a>01959             <span class="keywordflow">break</span>;
<a name="l01960"></a>01960         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01961"></a>01961         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01962"></a>01962             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l01963"></a>01963                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l01964"></a>01964             <span class="keywordflow">break</span>;
<a name="l01965"></a>01965         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01966"></a>01966             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l01967"></a>01967                 <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))
<a name="l01968"></a>01968                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l01969"></a>01969             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l01970"></a>01970                 <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))
<a name="l01971"></a>01971                     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l01972"></a>01972 
<a name="l01973"></a>01973             <span class="keywordflow">break</span>;
<a name="l01974"></a>01974         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01975"></a>01975         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01976"></a>01976             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))
<a name="l01977"></a>01977                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l01978"></a>01978             <span class="keywordflow">break</span>;
<a name="l01979"></a>01979         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01980"></a>01980         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01981"></a>01981             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id == 0)))
<a name="l01982"></a>01982                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x200000ull) * 8;
<a name="l01983"></a>01983             <span class="keywordflow">break</span>;
<a name="l01984"></a>01984         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01985"></a>01985             <span class="keywordflow">if</span> (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 3)))
<a name="l01986"></a>01986                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002B0ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l01987"></a>01987             <span class="keywordflow">break</span>;
<a name="l01988"></a>01988     }
<a name="l01989"></a>01989     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_WLEVEL_RANKX (%lu, %lu) not supported on this chip\n&quot;</span>, offset, block_id);
<a name="l01990"></a>01990     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l01991"></a>01991 }
<a name="l01992"></a>01992 <span class="preprocessor">#else</span>
<a name="l01993"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a1d60dd8715b9ddf0dc0f6a3d30420a6a">01993</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a1d60dd8715b9ddf0dc0f6a3d30420a6a">CVMX_LMCX_WLEVEL_RANKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l01994"></a>01994 {
<a name="l01995"></a>01995     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l01996"></a>01996         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01997"></a>01997             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l01998"></a>01998         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l01999"></a>01999         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02000"></a>02000             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l02001"></a>02001         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02002"></a>02002             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>))
<a name="l02003"></a>02003                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l02004"></a>02004             <span class="keywordflow">if</span> (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>))
<a name="l02005"></a>02005                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l02006"></a>02006 
<a name="l02007"></a>02007         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02008"></a>02008         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02009"></a>02009             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002B0ull) + ((offset) + (block_id) * 0x0ull) * 8;
<a name="l02010"></a>02010         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02011"></a>02011         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02012"></a>02012             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002B0ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l02013"></a>02013         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l02014"></a>02014             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002B0ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l02015"></a>02015     }
<a name="l02016"></a>02016     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880002C0ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l02017"></a>02017 }
<a name="l02018"></a>02018 <span class="preprocessor">#endif</span>
<a name="l02019"></a>02019 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02020"></a>02020 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#aa4ad63f28f1171009531930840a7de79">CVMX_LMCX_WODT_CTL0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02021"></a>02021 {
<a name="l02022"></a>02022     <span class="keywordflow">if</span> (!(
<a name="l02023"></a>02023           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02024"></a>02024           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02025"></a>02025           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02026"></a>02026           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02027"></a>02027           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02028"></a>02028           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02029"></a>02029           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l02030"></a>02030         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_WODT_CTL0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02031"></a>02031     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000030ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l02032"></a>02032 }
<a name="l02033"></a>02033 <span class="preprocessor">#else</span>
<a name="l02034"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aa4ad63f28f1171009531930840a7de79">02034</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_WODT_CTL0(offset) (CVMX_ADD_IO_SEG(0x0001180088000030ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#a70ac72bcc648d2af8a83b19c162456ae">CVMX_LMCX_WODT_CTL1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02038"></a>02038 {
<a name="l02039"></a>02039     <span class="keywordflow">if</span> (!(
<a name="l02040"></a>02040           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02041"></a>02041           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02042"></a>02042           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02043"></a>02043           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02044"></a>02044         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_WODT_CTL1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02045"></a>02045     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180088000080ull) + ((offset) &amp; 1) * 0x60000000ull;
<a name="l02046"></a>02046 }
<a name="l02047"></a>02047 <span class="preprocessor">#else</span>
<a name="l02048"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a70ac72bcc648d2af8a83b19c162456ae">02048</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_WODT_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180088000080ull) + ((offset) &amp; 1) * 0x60000000ull)</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02050"></a>02050 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l02051"></a>02051 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-lmcx-defs_8h.html#ab5f3a168d5b42aa74917f1fc667a4f21">CVMX_LMCX_WODT_MASK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l02052"></a>02052 {
<a name="l02053"></a>02053     <span class="keywordflow">if</span> (!(
<a name="l02054"></a>02054           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02055"></a>02055           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02056"></a>02056           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02057"></a>02057           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l02058"></a>02058           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02059"></a>02059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l02060"></a>02060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l02061"></a>02061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l02062"></a>02062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l02063"></a>02063           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l02064"></a>02064         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_LMCX_WODT_MASK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l02065"></a>02065     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800880001B0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l02066"></a>02066 }
<a name="l02067"></a>02067 <span class="preprocessor">#else</span>
<a name="l02068"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab5f3a168d5b42aa74917f1fc667a4f21">02068</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_LMCX_WODT_MASK(offset) (CVMX_ADD_IO_SEG(0x00011800880001B0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span><span class="comment"></span>
<a name="l02071"></a>02071 <span class="comment">/**</span>
<a name="l02072"></a>02072 <span class="comment"> * cvmx_lmc#_bank_conflict1</span>
<a name="l02073"></a>02073 <span class="comment"> */</span>
<a name="l02074"></a><a class="code" href="unioncvmx__lmcx__bank__conflict1.html">02074</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bank__conflict1.html" title="cvmx_lmc::_bank_conflict1">cvmx_lmcx_bank_conflict1</a> {
<a name="l02075"></a><a class="code" href="unioncvmx__lmcx__bank__conflict1.html#adbb25e2cc32ec42468983d0e3561ed9c">02075</a>     uint64_t <a class="code" href="unioncvmx__lmcx__bank__conflict1.html#adbb25e2cc32ec42468983d0e3561ed9c">u64</a>;
<a name="l02076"></a><a class="code" href="structcvmx__lmcx__bank__conflict1_1_1cvmx__lmcx__bank__conflict1__s.html">02076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bank__conflict1_1_1cvmx__lmcx__bank__conflict1__s.html">cvmx_lmcx_bank_conflict1_s</a> {
<a name="l02077"></a>02077 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02078"></a>02078 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bank__conflict1_1_1cvmx__lmcx__bank__conflict1__s.html#aca54fc2aaf81fc31a5e8d72b225daa07">cnt</a>                          : 64; <span class="comment">/**&lt; Bank conflict counter. A 64-bit counter that increments at every dclk</span>
<a name="l02079"></a>02079 <span class="comment">                                                         cycles when LMC could not issue R/W operations to the DRAM due to</span>
<a name="l02080"></a>02080 <span class="comment">                                                         bank conflict. This increments when all 8 In-Flight buffers are not</span>
<a name="l02081"></a>02081 <span class="comment">                                                         utilized. */</span>
<a name="l02082"></a>02082 <span class="preprocessor">#else</span>
<a name="l02083"></a><a class="code" href="structcvmx__lmcx__bank__conflict1_1_1cvmx__lmcx__bank__conflict1__s.html#aca54fc2aaf81fc31a5e8d72b225daa07">02083</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bank__conflict1_1_1cvmx__lmcx__bank__conflict1__s.html#aca54fc2aaf81fc31a5e8d72b225daa07">cnt</a>                          : 64;
<a name="l02084"></a>02084 <span class="preprocessor">#endif</span>
<a name="l02085"></a>02085 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bank__conflict1.html#a523567bdc140b7b5a0903e510842cab1">s</a>;
<a name="l02086"></a><a class="code" href="unioncvmx__lmcx__bank__conflict1.html#ab99601d95b9a9d5d571f7dde45d18154">02086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bank__conflict1_1_1cvmx__lmcx__bank__conflict1__s.html">cvmx_lmcx_bank_conflict1_s</a>     <a class="code" href="unioncvmx__lmcx__bank__conflict1.html#ab99601d95b9a9d5d571f7dde45d18154">cn78xx</a>;
<a name="l02087"></a><a class="code" href="unioncvmx__lmcx__bank__conflict1.html#aabb41dcead2d6d0eac5c7590ba8cff60">02087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bank__conflict1_1_1cvmx__lmcx__bank__conflict1__s.html">cvmx_lmcx_bank_conflict1_s</a>     <a class="code" href="unioncvmx__lmcx__bank__conflict1.html#aabb41dcead2d6d0eac5c7590ba8cff60">cnf75xx</a>;
<a name="l02088"></a>02088 };
<a name="l02089"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a58aada9e53fd92dfa12f6159628dea1d">02089</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bank__conflict1.html" title="cvmx_lmc::_bank_conflict1">cvmx_lmcx_bank_conflict1</a> <a class="code" href="unioncvmx__lmcx__bank__conflict1.html" title="cvmx_lmc::_bank_conflict1">cvmx_lmcx_bank_conflict1_t</a>;
<a name="l02090"></a>02090 <span class="comment"></span>
<a name="l02091"></a>02091 <span class="comment">/**</span>
<a name="l02092"></a>02092 <span class="comment"> * cvmx_lmc#_bank_conflict2</span>
<a name="l02093"></a>02093 <span class="comment"> */</span>
<a name="l02094"></a><a class="code" href="unioncvmx__lmcx__bank__conflict2.html">02094</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bank__conflict2.html" title="cvmx_lmc::_bank_conflict2">cvmx_lmcx_bank_conflict2</a> {
<a name="l02095"></a><a class="code" href="unioncvmx__lmcx__bank__conflict2.html#a297c6a8a9287719142eafd02f51842ff">02095</a>     uint64_t <a class="code" href="unioncvmx__lmcx__bank__conflict2.html#a297c6a8a9287719142eafd02f51842ff">u64</a>;
<a name="l02096"></a><a class="code" href="structcvmx__lmcx__bank__conflict2_1_1cvmx__lmcx__bank__conflict2__s.html">02096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bank__conflict2_1_1cvmx__lmcx__bank__conflict2__s.html">cvmx_lmcx_bank_conflict2_s</a> {
<a name="l02097"></a>02097 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bank__conflict2_1_1cvmx__lmcx__bank__conflict2__s.html#a4ec619d7f8414da2ae4d1947f61eb9e1">cnt</a>                          : 64; <span class="comment">/**&lt; Bank conflict counter. A 64-bit counter that increments at every dclk</span>
<a name="l02099"></a>02099 <span class="comment">                                                         cycles when LMC could not issue R/W operations to the DRAM due to</span>
<a name="l02100"></a>02100 <span class="comment">                                                         bank conflict. This increments only when there are less than 4 In-Flight</span>
<a name="l02101"></a>02101 <span class="comment">                                                         buffers occupied. */</span>
<a name="l02102"></a>02102 <span class="preprocessor">#else</span>
<a name="l02103"></a><a class="code" href="structcvmx__lmcx__bank__conflict2_1_1cvmx__lmcx__bank__conflict2__s.html#a4ec619d7f8414da2ae4d1947f61eb9e1">02103</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bank__conflict2_1_1cvmx__lmcx__bank__conflict2__s.html#a4ec619d7f8414da2ae4d1947f61eb9e1">cnt</a>                          : 64;
<a name="l02104"></a>02104 <span class="preprocessor">#endif</span>
<a name="l02105"></a>02105 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bank__conflict2.html#ab955fdafb69a604f5afebd1d1e0a2fa2">s</a>;
<a name="l02106"></a><a class="code" href="unioncvmx__lmcx__bank__conflict2.html#afc57dc18609b76d339508c6ade5a6f98">02106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bank__conflict2_1_1cvmx__lmcx__bank__conflict2__s.html">cvmx_lmcx_bank_conflict2_s</a>     <a class="code" href="unioncvmx__lmcx__bank__conflict2.html#afc57dc18609b76d339508c6ade5a6f98">cn78xx</a>;
<a name="l02107"></a><a class="code" href="unioncvmx__lmcx__bank__conflict2.html#ae7ffdfe5f4435c39b2b447f9ae0b168a">02107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bank__conflict2_1_1cvmx__lmcx__bank__conflict2__s.html">cvmx_lmcx_bank_conflict2_s</a>     <a class="code" href="unioncvmx__lmcx__bank__conflict2.html#ae7ffdfe5f4435c39b2b447f9ae0b168a">cnf75xx</a>;
<a name="l02108"></a>02108 };
<a name="l02109"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a05a1ef6fd8fc723d1da2ae6e7147e49c">02109</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bank__conflict2.html" title="cvmx_lmc::_bank_conflict2">cvmx_lmcx_bank_conflict2</a> <a class="code" href="unioncvmx__lmcx__bank__conflict2.html" title="cvmx_lmc::_bank_conflict2">cvmx_lmcx_bank_conflict2_t</a>;
<a name="l02110"></a>02110 <span class="comment"></span>
<a name="l02111"></a>02111 <span class="comment">/**</span>
<a name="l02112"></a>02112 <span class="comment"> * cvmx_lmc#_bist_ctl</span>
<a name="l02113"></a>02113 <span class="comment"> *</span>
<a name="l02114"></a>02114 <span class="comment"> * This register has fields to control BIST operation.</span>
<a name="l02115"></a>02115 <span class="comment"> *</span>
<a name="l02116"></a>02116 <span class="comment"> */</span>
<a name="l02117"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html">02117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bist__ctl.html" title="cvmx_lmc::_bist_ctl">cvmx_lmcx_bist_ctl</a> {
<a name="l02118"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#a3d2d2fd432b5905ead94c3656a823211">02118</a>     uint64_t <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a3d2d2fd432b5905ead94c3656a823211">u64</a>;
<a name="l02119"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html">02119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html">cvmx_lmcx_bist_ctl_s</a> {
<a name="l02120"></a>02120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02121"></a>02121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a2c1cea7d66459f15c6b05c375eecd729">reserved_5_63</a>                : 59;
<a name="l02122"></a>02122     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a6fa840dfb2e898658de17f8df21d941a">macram_bist_status</a>           : 1;  <span class="comment">/**&lt; Maximum Activate Counts RAM BIST status.</span>
<a name="l02123"></a>02123 <span class="comment">                                                         1 means fail. */</span>
<a name="l02124"></a>02124     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#ab7dfef2ca05d5a86f96ebe3cede3a6e4">dlcram_bist_status</a>           : 1;  <span class="comment">/**&lt; DLC RAM BIST status; 1 means fail. */</span>
<a name="l02125"></a>02125     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#af41199faa8f2d4a19717b5379227fbcb">dlcram_bist_done</a>             : 1;  <span class="comment">/**&lt; DLC and MAC RAM BIST complete indication;</span>
<a name="l02126"></a>02126 <span class="comment">                                                         1 means both RAMs have completed. */</span>
<a name="l02127"></a>02127     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a0f90362c4fa93b473d008591f3df4331">start_bist</a>                   : 1;  <span class="comment">/**&lt; Start BIST on DLC and MAC memory. */</span>
<a name="l02128"></a>02128     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a9176a769f3593804e888d6147b21f3fb">reserved_0_0</a>                 : 1;
<a name="l02129"></a>02129 <span class="preprocessor">#else</span>
<a name="l02130"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a9176a769f3593804e888d6147b21f3fb">02130</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a9176a769f3593804e888d6147b21f3fb">reserved_0_0</a>                 : 1;
<a name="l02131"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a0f90362c4fa93b473d008591f3df4331">02131</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a0f90362c4fa93b473d008591f3df4331">start_bist</a>                   : 1;
<a name="l02132"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#af41199faa8f2d4a19717b5379227fbcb">02132</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#af41199faa8f2d4a19717b5379227fbcb">dlcram_bist_done</a>             : 1;
<a name="l02133"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#ab7dfef2ca05d5a86f96ebe3cede3a6e4">02133</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#ab7dfef2ca05d5a86f96ebe3cede3a6e4">dlcram_bist_status</a>           : 1;
<a name="l02134"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a6fa840dfb2e898658de17f8df21d941a">02134</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a6fa840dfb2e898658de17f8df21d941a">macram_bist_status</a>           : 1;
<a name="l02135"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a2c1cea7d66459f15c6b05c375eecd729">02135</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__s.html#a2c1cea7d66459f15c6b05c375eecd729">reserved_5_63</a>                : 59;
<a name="l02136"></a>02136 <span class="preprocessor">#endif</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a5aa209f818850f3dce3cb43f199248cc">s</a>;
<a name="l02138"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html">02138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html">cvmx_lmcx_bist_ctl_cn50xx</a> {
<a name="l02139"></a>02139 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html#ad7452a63a22403b16d71ca1b68549216">reserved_1_63</a>                : 63;
<a name="l02141"></a>02141     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html#af5ddf4270405332d47b60f935ef2d91d">start</a>                        : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition causes BiST to run. */</span>
<a name="l02142"></a>02142 <span class="preprocessor">#else</span>
<a name="l02143"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html#af5ddf4270405332d47b60f935ef2d91d">02143</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html#af5ddf4270405332d47b60f935ef2d91d">start</a>                        : 1;
<a name="l02144"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html#ad7452a63a22403b16d71ca1b68549216">02144</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html#ad7452a63a22403b16d71ca1b68549216">reserved_1_63</a>                : 63;
<a name="l02145"></a>02145 <span class="preprocessor">#endif</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bist__ctl.html#ab3311ea28423ac2dc9b226ee68b58deb">cn50xx</a>;
<a name="l02147"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#af54d5a02c91eb031a3c3333112d9907a">02147</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html">cvmx_lmcx_bist_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#af54d5a02c91eb031a3c3333112d9907a">cn52xx</a>;
<a name="l02148"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#a4b43e92c2f6e478c3653803cdc9bb05c">02148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html">cvmx_lmcx_bist_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a4b43e92c2f6e478c3653803cdc9bb05c">cn52xxp1</a>;
<a name="l02149"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#a1c4420de6b62d90ac95f3be487c323c5">02149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html">cvmx_lmcx_bist_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a1c4420de6b62d90ac95f3be487c323c5">cn56xx</a>;
<a name="l02150"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#a6437e2d18cf8d79fc94cb16213ffffd6">02150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn50xx.html">cvmx_lmcx_bist_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a6437e2d18cf8d79fc94cb16213ffffd6">cn56xxp1</a>;
<a name="l02151"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html">02151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html">cvmx_lmcx_bist_ctl_cn70xx</a> {
<a name="l02152"></a>02152 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#ab2b3acc48f212f447e34a08259ca21e7">reserved_4_63</a>                : 60;
<a name="l02154"></a>02154     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#a8b64b592f97ed22c931729e184618e45">dlcram_bist_status</a>           : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02155"></a>02155     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#a27dbed14cc2d832d592d4acb2662f9de">dlcram_bist_done</a>             : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02156"></a>02156     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#add5e2471bfd839d769ebae8cf947d603">start_bist</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02157"></a>02157     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#ae67181a7b256ed5e586bedb95e0a23d7">clear_bist</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02158"></a>02158 <span class="preprocessor">#else</span>
<a name="l02159"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#ae67181a7b256ed5e586bedb95e0a23d7">02159</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#ae67181a7b256ed5e586bedb95e0a23d7">clear_bist</a>                   : 1;
<a name="l02160"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#add5e2471bfd839d769ebae8cf947d603">02160</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#add5e2471bfd839d769ebae8cf947d603">start_bist</a>                   : 1;
<a name="l02161"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#a27dbed14cc2d832d592d4acb2662f9de">02161</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#a27dbed14cc2d832d592d4acb2662f9de">dlcram_bist_done</a>             : 1;
<a name="l02162"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#a8b64b592f97ed22c931729e184618e45">02162</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#a8b64b592f97ed22c931729e184618e45">dlcram_bist_status</a>           : 1;
<a name="l02163"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#ab2b3acc48f212f447e34a08259ca21e7">02163</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html#ab2b3acc48f212f447e34a08259ca21e7">reserved_4_63</a>                : 60;
<a name="l02164"></a>02164 <span class="preprocessor">#endif</span>
<a name="l02165"></a>02165 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a51940c663634f9b9f5c7c1278ba9d217">cn70xx</a>;
<a name="l02166"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#af8aee3870b8fba50740f11d9d85f2db1">02166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn70xx.html">cvmx_lmcx_bist_ctl_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#af8aee3870b8fba50740f11d9d85f2db1">cn70xxp1</a>;
<a name="l02167"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html">02167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html">cvmx_lmcx_bist_ctl_cn73xx</a> {
<a name="l02168"></a>02168 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a981b9d5038806b83313969d77881735a">reserved_5_63</a>                : 59;
<a name="l02170"></a>02170     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#aa0433080a88c9ad67cbc1df9ac13af37">macram_bist_status</a>           : 1;  <span class="comment">/**&lt; Maximum Activate Counts RAM BIST status.</span>
<a name="l02171"></a>02171 <span class="comment">                                                         1 means fail. */</span>
<a name="l02172"></a>02172     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a5221d003cbeaeff2c022022824281faf">dlcram_bist_status</a>           : 1;  <span class="comment">/**&lt; DLC RAM BIST status; one means fail. */</span>
<a name="l02173"></a>02173     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a9deeb86d6b01f1e224bffe07ac79b88e">dlcram_bist_done</a>             : 1;  <span class="comment">/**&lt; DLC and MAC RAM BIST complete indication;</span>
<a name="l02174"></a>02174 <span class="comment">                                                         One means both RAMs have completed. */</span>
<a name="l02175"></a>02175     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#ab616eb0bcaf6890efb8e38cc4349a1ab">start_bist</a>                   : 1;  <span class="comment">/**&lt; Start BIST on DLC and MAC memory. */</span>
<a name="l02176"></a>02176     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a03168febb9313e13e68b06f59a902c8c">clear_bist</a>                   : 1;  <span class="comment">/**&lt; Start clear BIST on DLC and MAC memory. */</span>
<a name="l02177"></a>02177 <span class="preprocessor">#else</span>
<a name="l02178"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a03168febb9313e13e68b06f59a902c8c">02178</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a03168febb9313e13e68b06f59a902c8c">clear_bist</a>                   : 1;
<a name="l02179"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#ab616eb0bcaf6890efb8e38cc4349a1ab">02179</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#ab616eb0bcaf6890efb8e38cc4349a1ab">start_bist</a>                   : 1;
<a name="l02180"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a9deeb86d6b01f1e224bffe07ac79b88e">02180</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a9deeb86d6b01f1e224bffe07ac79b88e">dlcram_bist_done</a>             : 1;
<a name="l02181"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a5221d003cbeaeff2c022022824281faf">02181</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a5221d003cbeaeff2c022022824281faf">dlcram_bist_status</a>           : 1;
<a name="l02182"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#aa0433080a88c9ad67cbc1df9ac13af37">02182</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#aa0433080a88c9ad67cbc1df9ac13af37">macram_bist_status</a>           : 1;
<a name="l02183"></a><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a981b9d5038806b83313969d77881735a">02183</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html#a981b9d5038806b83313969d77881735a">reserved_5_63</a>                : 59;
<a name="l02184"></a>02184 <span class="preprocessor">#endif</span>
<a name="l02185"></a>02185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a830c7825b384c9103e37b69944455342">cn73xx</a>;
<a name="l02186"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#a98095f32c6d7ac5642c8447f4069e04d">02186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html">cvmx_lmcx_bist_ctl_cn73xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a98095f32c6d7ac5642c8447f4069e04d">cn78xx</a>;
<a name="l02187"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#a0198b9750f682ccc029d6bb3f40916c0">02187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html">cvmx_lmcx_bist_ctl_cn73xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a0198b9750f682ccc029d6bb3f40916c0">cn78xxp1</a>;
<a name="l02188"></a><a class="code" href="unioncvmx__lmcx__bist__ctl.html#a58084edc596c091c5fdd6fc820157dc1">02188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__ctl_1_1cvmx__lmcx__bist__ctl__cn73xx.html">cvmx_lmcx_bist_ctl_cn73xx</a>      <a class="code" href="unioncvmx__lmcx__bist__ctl.html#a58084edc596c091c5fdd6fc820157dc1">cnf75xx</a>;
<a name="l02189"></a>02189 };
<a name="l02190"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a6d128d570cb6d2a2a4faeb9b903e8e81">02190</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bist__ctl.html" title="cvmx_lmc::_bist_ctl">cvmx_lmcx_bist_ctl</a> <a class="code" href="unioncvmx__lmcx__bist__ctl.html" title="cvmx_lmc::_bist_ctl">cvmx_lmcx_bist_ctl_t</a>;
<a name="l02191"></a>02191 <span class="comment"></span>
<a name="l02192"></a>02192 <span class="comment">/**</span>
<a name="l02193"></a>02193 <span class="comment"> * cvmx_lmc#_bist_result</span>
<a name="l02194"></a>02194 <span class="comment"> *</span>
<a name="l02195"></a>02195 <span class="comment"> * Notes:</span>
<a name="l02196"></a>02196 <span class="comment"> * Access to the internal BiST results</span>
<a name="l02197"></a>02197 <span class="comment"> * Each bit is the BiST result of an individual memory (per bit, 0=pass and 1=fail).</span>
<a name="l02198"></a>02198 <span class="comment"> */</span>
<a name="l02199"></a><a class="code" href="unioncvmx__lmcx__bist__result.html">02199</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bist__result.html" title="cvmx_lmc::_bist_result">cvmx_lmcx_bist_result</a> {
<a name="l02200"></a><a class="code" href="unioncvmx__lmcx__bist__result.html#a3cc32c5c9c5144b05e9acae0e91f7eb7">02200</a>     uint64_t <a class="code" href="unioncvmx__lmcx__bist__result.html#a3cc32c5c9c5144b05e9acae0e91f7eb7">u64</a>;
<a name="l02201"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html">02201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html">cvmx_lmcx_bist_result_s</a> {
<a name="l02202"></a>02202 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02203"></a>02203 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a34f41574ebb5e4570a038d4da9394d4d">reserved_11_63</a>               : 53;
<a name="l02204"></a>02204     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a8d64852f74ec39834605a62bb5973f3f">csrd2e</a>                       : 1;  <span class="comment">/**&lt; BiST result of CSRD2E memory (0=pass, !0=fail) */</span>
<a name="l02205"></a>02205     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#afb14fe86c76867ea841cacb8b3b424ce">csre2d</a>                       : 1;  <span class="comment">/**&lt; BiST result of CSRE2D memory (0=pass, !0=fail) */</span>
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a7f0402ef1a77a6f939e59fbf975e8b48">mwf</a>                          : 1;  <span class="comment">/**&lt; BiST result of MWF memories (0=pass, !0=fail) */</span>
<a name="l02207"></a>02207     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a1f38f49f99eebf49849a4cd45f8fa0fc">mwd</a>                          : 3;  <span class="comment">/**&lt; BiST result of MWD memories (0=pass, !0=fail) */</span>
<a name="l02208"></a>02208     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a6f801fb2e4a45b5b0398b8ac56835b04">mwc</a>                          : 1;  <span class="comment">/**&lt; BiST result of MWC memories (0=pass, !0=fail) */</span>
<a name="l02209"></a>02209     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#af3d630bde8828ccf72e4d66f8dfbc258">mrf</a>                          : 1;  <span class="comment">/**&lt; BiST result of MRF memories (0=pass, !0=fail) */</span>
<a name="l02210"></a>02210     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#aa11b2597ee41200db0cd49b232142774">mrd</a>                          : 3;  <span class="comment">/**&lt; BiST result of MRD memories (0=pass, !0=fail) */</span>
<a name="l02211"></a>02211 <span class="preprocessor">#else</span>
<a name="l02212"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#aa11b2597ee41200db0cd49b232142774">02212</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#aa11b2597ee41200db0cd49b232142774">mrd</a>                          : 3;
<a name="l02213"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#af3d630bde8828ccf72e4d66f8dfbc258">02213</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#af3d630bde8828ccf72e4d66f8dfbc258">mrf</a>                          : 1;
<a name="l02214"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a6f801fb2e4a45b5b0398b8ac56835b04">02214</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a6f801fb2e4a45b5b0398b8ac56835b04">mwc</a>                          : 1;
<a name="l02215"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a1f38f49f99eebf49849a4cd45f8fa0fc">02215</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a1f38f49f99eebf49849a4cd45f8fa0fc">mwd</a>                          : 3;
<a name="l02216"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a7f0402ef1a77a6f939e59fbf975e8b48">02216</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a7f0402ef1a77a6f939e59fbf975e8b48">mwf</a>                          : 1;
<a name="l02217"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#afb14fe86c76867ea841cacb8b3b424ce">02217</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#afb14fe86c76867ea841cacb8b3b424ce">csre2d</a>                       : 1;
<a name="l02218"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a8d64852f74ec39834605a62bb5973f3f">02218</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a8d64852f74ec39834605a62bb5973f3f">csrd2e</a>                       : 1;
<a name="l02219"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a34f41574ebb5e4570a038d4da9394d4d">02219</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html#a34f41574ebb5e4570a038d4da9394d4d">reserved_11_63</a>               : 53;
<a name="l02220"></a>02220 <span class="preprocessor">#endif</span>
<a name="l02221"></a>02221 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bist__result.html#a93e281c724631d6e2529672d85bec2be">s</a>;
<a name="l02222"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html">02222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html">cvmx_lmcx_bist_result_cn50xx</a> {
<a name="l02223"></a>02223 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02224"></a>02224 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a0b657c5987379fcf1955649f6336fdfa">reserved_9_63</a>                : 55;
<a name="l02225"></a>02225     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a9db2afc570f63925d951cf152ca51689">mwf</a>                          : 1;  <span class="comment">/**&lt; BiST result of MWF memories (0=pass, !0=fail) */</span>
<a name="l02226"></a>02226     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#aab3b3d22fff71ccecb4ed0ddabe49349">mwd</a>                          : 3;  <span class="comment">/**&lt; BiST result of MWD memories (0=pass, !0=fail) */</span>
<a name="l02227"></a>02227     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a5ce5b8e94c647ff138a6727c6640a5b1">mwc</a>                          : 1;  <span class="comment">/**&lt; BiST result of MWC memories (0=pass, !0=fail) */</span>
<a name="l02228"></a>02228     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a3e0bd97a2197cc4537c53e48e345d5b5">mrf</a>                          : 1;  <span class="comment">/**&lt; BiST result of MRF memories (0=pass, !0=fail) */</span>
<a name="l02229"></a>02229     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a16244349de4a67834e3f25165dc77551">mrd</a>                          : 3;  <span class="comment">/**&lt; BiST result of MRD memories (0=pass, !0=fail) */</span>
<a name="l02230"></a>02230 <span class="preprocessor">#else</span>
<a name="l02231"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a16244349de4a67834e3f25165dc77551">02231</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a16244349de4a67834e3f25165dc77551">mrd</a>                          : 3;
<a name="l02232"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a3e0bd97a2197cc4537c53e48e345d5b5">02232</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a3e0bd97a2197cc4537c53e48e345d5b5">mrf</a>                          : 1;
<a name="l02233"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a5ce5b8e94c647ff138a6727c6640a5b1">02233</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a5ce5b8e94c647ff138a6727c6640a5b1">mwc</a>                          : 1;
<a name="l02234"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#aab3b3d22fff71ccecb4ed0ddabe49349">02234</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#aab3b3d22fff71ccecb4ed0ddabe49349">mwd</a>                          : 3;
<a name="l02235"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a9db2afc570f63925d951cf152ca51689">02235</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a9db2afc570f63925d951cf152ca51689">mwf</a>                          : 1;
<a name="l02236"></a><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a0b657c5987379fcf1955649f6336fdfa">02236</a>     uint64_t <a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__cn50xx.html#a0b657c5987379fcf1955649f6336fdfa">reserved_9_63</a>                : 55;
<a name="l02237"></a>02237 <span class="preprocessor">#endif</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__bist__result.html#a988c2664fc302aa595f037ee93a2f98d">cn50xx</a>;
<a name="l02239"></a><a class="code" href="unioncvmx__lmcx__bist__result.html#ab75c58e62be735615f2937f09c61f704">02239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html">cvmx_lmcx_bist_result_s</a>        <a class="code" href="unioncvmx__lmcx__bist__result.html#ab75c58e62be735615f2937f09c61f704">cn52xx</a>;
<a name="l02240"></a><a class="code" href="unioncvmx__lmcx__bist__result.html#a15c516af3a27f445834a130f04b2a9d1">02240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html">cvmx_lmcx_bist_result_s</a>        <a class="code" href="unioncvmx__lmcx__bist__result.html#a15c516af3a27f445834a130f04b2a9d1">cn52xxp1</a>;
<a name="l02241"></a><a class="code" href="unioncvmx__lmcx__bist__result.html#a2b49aaeab70a3fd6f13cfd18ec4577db">02241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html">cvmx_lmcx_bist_result_s</a>        <a class="code" href="unioncvmx__lmcx__bist__result.html#a2b49aaeab70a3fd6f13cfd18ec4577db">cn56xx</a>;
<a name="l02242"></a><a class="code" href="unioncvmx__lmcx__bist__result.html#afa487ee24f62969f3f46bd2e032ee594">02242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__bist__result_1_1cvmx__lmcx__bist__result__s.html">cvmx_lmcx_bist_result_s</a>        <a class="code" href="unioncvmx__lmcx__bist__result.html#afa487ee24f62969f3f46bd2e032ee594">cn56xxp1</a>;
<a name="l02243"></a>02243 };
<a name="l02244"></a><a class="code" href="cvmx-lmcx-defs_8h.html#addc6bb22c0ccd1f82e14de3d8f2fb660">02244</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__bist__result.html" title="cvmx_lmc::_bist_result">cvmx_lmcx_bist_result</a> <a class="code" href="unioncvmx__lmcx__bist__result.html" title="cvmx_lmc::_bist_result">cvmx_lmcx_bist_result_t</a>;
<a name="l02245"></a>02245 <span class="comment"></span>
<a name="l02246"></a>02246 <span class="comment">/**</span>
<a name="l02247"></a>02247 <span class="comment"> * cvmx_lmc#_char_ctl</span>
<a name="l02248"></a>02248 <span class="comment"> *</span>
<a name="l02249"></a>02249 <span class="comment"> * This register provides an assortment of various control fields needed to characterize the DDR3</span>
<a name="l02250"></a>02250 <span class="comment"> * interface.</span>
<a name="l02251"></a>02251 <span class="comment"> */</span>
<a name="l02252"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html">02252</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__ctl.html" title="cvmx_lmc::_char_ctl">cvmx_lmcx_char_ctl</a> {
<a name="l02253"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#af11ca2dad570812c4fe64daadc23076e">02253</a>     uint64_t <a class="code" href="unioncvmx__lmcx__char__ctl.html#af11ca2dad570812c4fe64daadc23076e">u64</a>;
<a name="l02254"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html">02254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html">cvmx_lmcx_char_ctl_s</a> {
<a name="l02255"></a>02255 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02256"></a>02256 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a9cb9f012f742a679b858d66cd9a8aa10">reserved_54_63</a>               : 10;
<a name="l02257"></a>02257     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a26bf10de5d9bf38d15099427f176f82a">dq_char_byte_check</a>           : 1;  <span class="comment">/**&lt; When set, LMC performs loopback pattern check on a byte. The selection of the byte is</span>
<a name="l02258"></a>02258 <span class="comment">                                                         controlled by the LMC()_CHAR_CTL[CSR DQ_CHAR_BYTE_SEL]. */</span>
<a name="l02259"></a>02259     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ade03fe117e56569ffd3d109debc9a2e8">dq_char_check_lock</a>           : 1;  <span class="comment">/**&lt; Indicates if a lock has been achieved. Is set to 1 only if a lock is achieved during the</span>
<a name="l02260"></a>02260 <span class="comment">                                                         LFSR priming period after DQ_CHAR_CHECK_ENABLE is set to 1, and is forced back to 0 when</span>
<a name="l02261"></a>02261 <span class="comment">                                                         DQ_CHAR_CHECK_ENABLE is set to 0. */</span>
<a name="l02262"></a>02262     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a00229d099643a23c8c9b2b2561e84fb4">dq_char_check_enable</a>         : 1;  <span class="comment">/**&lt; Enable DQ pattern check. The transition from disabled to enabled clears</span>
<a name="l02263"></a>02263 <span class="comment">                                                         LMC()_CHAR_DQ_ERR_COUNT. */</span>
<a name="l02264"></a>02264     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ad5909072716d30950e81a6da35cfc619">dq_char_bit_sel</a>              : 3;  <span class="comment">/**&lt; Select a bit within the byte for DQ characterization pattern check. */</span>
<a name="l02265"></a>02265     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a1141535d59da32776c6b2a00df016ccb">dq_char_byte_sel</a>             : 4;  <span class="comment">/**&lt; Select a byte of data for DQ characterization pattern check. */</span>
<a name="l02266"></a>02266     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#aebc95432f903b90fc3d4bc13166fe842">dr</a>                           : 1;  <span class="comment">/**&lt; Pattern at data rate (not clock rate). */</span>
<a name="l02267"></a>02267     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ac9f64dcbe742ba23255f539f3f78da00">skew_on</a>                      : 1;  <span class="comment">/**&lt; Skew adjacent bits. */</span>
<a name="l02268"></a>02268     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a8a844078c5a751d51274af5cdcfa66d4">en</a>                           : 1;  <span class="comment">/**&lt; Enable characterization. */</span>
<a name="l02269"></a>02269     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a1fb19ba820255e40a1e909f50999244a">sel</a>                          : 1;  <span class="comment">/**&lt; Pattern select: 0 = PRBS, 1 = programmable pattern. */</span>
<a name="l02270"></a>02270     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a006ecbd92fb46499f4504b605a97cbd6">prog</a>                         : 8;  <span class="comment">/**&lt; Programmable pattern. */</span>
<a name="l02271"></a>02271     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ad0605399c2e00fdb09adc9e2f6dc944f">prbs</a>                         : 32; <span class="comment">/**&lt; PRBS polynomial. */</span>
<a name="l02272"></a>02272 <span class="preprocessor">#else</span>
<a name="l02273"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ad0605399c2e00fdb09adc9e2f6dc944f">02273</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ad0605399c2e00fdb09adc9e2f6dc944f">prbs</a>                         : 32;
<a name="l02274"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a006ecbd92fb46499f4504b605a97cbd6">02274</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a006ecbd92fb46499f4504b605a97cbd6">prog</a>                         : 8;
<a name="l02275"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a1fb19ba820255e40a1e909f50999244a">02275</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a1fb19ba820255e40a1e909f50999244a">sel</a>                          : 1;
<a name="l02276"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a8a844078c5a751d51274af5cdcfa66d4">02276</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a8a844078c5a751d51274af5cdcfa66d4">en</a>                           : 1;
<a name="l02277"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ac9f64dcbe742ba23255f539f3f78da00">02277</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ac9f64dcbe742ba23255f539f3f78da00">skew_on</a>                      : 1;
<a name="l02278"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#aebc95432f903b90fc3d4bc13166fe842">02278</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#aebc95432f903b90fc3d4bc13166fe842">dr</a>                           : 1;
<a name="l02279"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a1141535d59da32776c6b2a00df016ccb">02279</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a1141535d59da32776c6b2a00df016ccb">dq_char_byte_sel</a>             : 4;
<a name="l02280"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ad5909072716d30950e81a6da35cfc619">02280</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ad5909072716d30950e81a6da35cfc619">dq_char_bit_sel</a>              : 3;
<a name="l02281"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a00229d099643a23c8c9b2b2561e84fb4">02281</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a00229d099643a23c8c9b2b2561e84fb4">dq_char_check_enable</a>         : 1;
<a name="l02282"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ade03fe117e56569ffd3d109debc9a2e8">02282</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#ade03fe117e56569ffd3d109debc9a2e8">dq_char_check_lock</a>           : 1;
<a name="l02283"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a26bf10de5d9bf38d15099427f176f82a">02283</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a26bf10de5d9bf38d15099427f176f82a">dq_char_byte_check</a>           : 1;
<a name="l02284"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a9cb9f012f742a679b858d66cd9a8aa10">02284</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html#a9cb9f012f742a679b858d66cd9a8aa10">reserved_54_63</a>               : 10;
<a name="l02285"></a>02285 <span class="preprocessor">#endif</span>
<a name="l02286"></a>02286 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__ctl.html#a7162675c38cb902b9cfe400b369af394">s</a>;
<a name="l02287"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html">02287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html">cvmx_lmcx_char_ctl_cn61xx</a> {
<a name="l02288"></a>02288 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02289"></a>02289 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a2c364046d44a5b0daf5808594a4250d4">reserved_44_63</a>               : 20;
<a name="l02290"></a>02290     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a8b71cb1af9ba1d3fab4fc4bec5a221f2">dr</a>                           : 1;  <span class="comment">/**&lt; Pattern at Data Rate (not Clock Rate) */</span>
<a name="l02291"></a>02291     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a45cf952f7a7e83aac192c44c8c4be475">skew_on</a>                      : 1;  <span class="comment">/**&lt; Skew adjacent bits */</span>
<a name="l02292"></a>02292     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a6239350d1f875fad33937175d0821221">en</a>                           : 1;  <span class="comment">/**&lt; Enable characterization */</span>
<a name="l02293"></a>02293     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#af590cfafe0ba601d55a8cccd036a68cb">sel</a>                          : 1;  <span class="comment">/**&lt; Pattern select</span>
<a name="l02294"></a>02294 <span class="comment">                                                         0 = PRBS</span>
<a name="l02295"></a>02295 <span class="comment">                                                         1 = Programmable pattern */</span>
<a name="l02296"></a>02296     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a8d4bad2c0a01015475515341f3231f7e">prog</a>                         : 8;  <span class="comment">/**&lt; Programmable pattern */</span>
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a95f6410faecfc2cd7c65a6094372831a">prbs</a>                         : 32; <span class="comment">/**&lt; PRBS Polynomial */</span>
<a name="l02298"></a>02298 <span class="preprocessor">#else</span>
<a name="l02299"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a95f6410faecfc2cd7c65a6094372831a">02299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a95f6410faecfc2cd7c65a6094372831a">prbs</a>                         : 32;
<a name="l02300"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a8d4bad2c0a01015475515341f3231f7e">02300</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a8d4bad2c0a01015475515341f3231f7e">prog</a>                         : 8;
<a name="l02301"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#af590cfafe0ba601d55a8cccd036a68cb">02301</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#af590cfafe0ba601d55a8cccd036a68cb">sel</a>                          : 1;
<a name="l02302"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a6239350d1f875fad33937175d0821221">02302</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a6239350d1f875fad33937175d0821221">en</a>                           : 1;
<a name="l02303"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a45cf952f7a7e83aac192c44c8c4be475">02303</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a45cf952f7a7e83aac192c44c8c4be475">skew_on</a>                      : 1;
<a name="l02304"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a8b71cb1af9ba1d3fab4fc4bec5a221f2">02304</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a8b71cb1af9ba1d3fab4fc4bec5a221f2">dr</a>                           : 1;
<a name="l02305"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a2c364046d44a5b0daf5808594a4250d4">02305</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html#a2c364046d44a5b0daf5808594a4250d4">reserved_44_63</a>               : 20;
<a name="l02306"></a>02306 <span class="preprocessor">#endif</span>
<a name="l02307"></a>02307 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__ctl.html#aea82ea6cc9695a0b42bbd1c569152866">cn61xx</a>;
<a name="l02308"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html">02308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html">cvmx_lmcx_char_ctl_cn63xx</a> {
<a name="l02309"></a>02309 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02310"></a>02310 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ae9034c164fef0c7004841e1a2bf8a283">reserved_42_63</a>               : 22;
<a name="l02311"></a>02311     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ab6407155f8113b264a1885606bb90314">en</a>                           : 1;  <span class="comment">/**&lt; Enable characterization */</span>
<a name="l02312"></a>02312     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ab6b1a7c0da2fbe40acc8adf38c41100b">sel</a>                          : 1;  <span class="comment">/**&lt; Pattern select</span>
<a name="l02313"></a>02313 <span class="comment">                                                         0 = PRBS</span>
<a name="l02314"></a>02314 <span class="comment">                                                         1 = Programmable pattern */</span>
<a name="l02315"></a>02315     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#a46db13682673c8d609341cd31c55adcd">prog</a>                         : 8;  <span class="comment">/**&lt; Programmable pattern */</span>
<a name="l02316"></a>02316     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#a268cd1a2a06dfe94175bfada79cdbfd1">prbs</a>                         : 32; <span class="comment">/**&lt; PRBS Polynomial */</span>
<a name="l02317"></a>02317 <span class="preprocessor">#else</span>
<a name="l02318"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#a268cd1a2a06dfe94175bfada79cdbfd1">02318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#a268cd1a2a06dfe94175bfada79cdbfd1">prbs</a>                         : 32;
<a name="l02319"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#a46db13682673c8d609341cd31c55adcd">02319</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#a46db13682673c8d609341cd31c55adcd">prog</a>                         : 8;
<a name="l02320"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ab6b1a7c0da2fbe40acc8adf38c41100b">02320</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ab6b1a7c0da2fbe40acc8adf38c41100b">sel</a>                          : 1;
<a name="l02321"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ab6407155f8113b264a1885606bb90314">02321</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ab6407155f8113b264a1885606bb90314">en</a>                           : 1;
<a name="l02322"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ae9034c164fef0c7004841e1a2bf8a283">02322</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html#ae9034c164fef0c7004841e1a2bf8a283">reserved_42_63</a>               : 22;
<a name="l02323"></a>02323 <span class="preprocessor">#endif</span>
<a name="l02324"></a>02324 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__ctl.html#a2b0d91d6a4976ea99d76e2322a08e53a">cn63xx</a>;
<a name="l02325"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#aab7d0fd51f95543813833ac74ec3adaa">02325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html">cvmx_lmcx_char_ctl_cn63xx</a>      <a class="code" href="unioncvmx__lmcx__char__ctl.html#aab7d0fd51f95543813833ac74ec3adaa">cn63xxp1</a>;
<a name="l02326"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#ad00fa505a54387334c98425c01387a70">02326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html">cvmx_lmcx_char_ctl_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__char__ctl.html#ad00fa505a54387334c98425c01387a70">cn66xx</a>;
<a name="l02327"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#afa0cd171fb4d31a24956ec4d3edcf40a">02327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html">cvmx_lmcx_char_ctl_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__char__ctl.html#afa0cd171fb4d31a24956ec4d3edcf40a">cn68xx</a>;
<a name="l02328"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#a8439de877bce75f28228fced4ac453ba">02328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn63xx.html">cvmx_lmcx_char_ctl_cn63xx</a>      <a class="code" href="unioncvmx__lmcx__char__ctl.html#a8439de877bce75f28228fced4ac453ba">cn68xxp1</a>;
<a name="l02329"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html">02329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html">cvmx_lmcx_char_ctl_cn70xx</a> {
<a name="l02330"></a>02330 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02331"></a>02331 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ac84cbefdc732c1ac2e40290942beb893">reserved_53_63</a>               : 11;
<a name="l02332"></a>02332     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a5010fc4edb266b45458490c9ab16c42e">dq_char_check_lock</a>           : 1;  <span class="comment">/**&lt; Indicates if a lock has been achieved. Is set to 1 only if a lock is achieved during the</span>
<a name="l02333"></a>02333 <span class="comment">                                                         LFSR priming period after DQ_CHAR_CHECK_ENABLE is set to 1, and is forced back to 0 when</span>
<a name="l02334"></a>02334 <span class="comment">                                                         DQ_CHAR_CHECK_ENABLE is set to 0. */</span>
<a name="l02335"></a>02335     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a364a72008eb32c657041a401e60207eb">dq_char_check_enable</a>         : 1;  <span class="comment">/**&lt; Enable DQ pattern check. The transition from disabled to enabled clears</span>
<a name="l02336"></a>02336 <span class="comment">                                                         LMC(0..0)_CHAR_DQ_ERR_COUNT. */</span>
<a name="l02337"></a>02337     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a32df285915cdf317bcdc47b16f9cf970">dq_char_bit_sel</a>              : 3;  <span class="comment">/**&lt; Select a bit within the byte for DQ characterization pattern check. */</span>
<a name="l02338"></a>02338     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ade652912c243beeb0502f98b747907d0">dq_char_byte_sel</a>             : 4;  <span class="comment">/**&lt; Select a byte of data for DQ characterization pattern check. */</span>
<a name="l02339"></a>02339     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ad899a133471bd4be22844a415db4d8eb">dr</a>                           : 1;  <span class="comment">/**&lt; Pattern at data rate (not clock rate). */</span>
<a name="l02340"></a>02340     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#acccbb384cd0f909aae0eb6064cea5e19">skew_on</a>                      : 1;  <span class="comment">/**&lt; Skew adjacent bits. */</span>
<a name="l02341"></a>02341     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ad3b38ad33ae77bc1eff2e36d6a901ac8">en</a>                           : 1;  <span class="comment">/**&lt; Enable characterization. */</span>
<a name="l02342"></a>02342     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#acf53b2fdd4b4c26204c0f3fdd5fd6254">sel</a>                          : 1;  <span class="comment">/**&lt; Pattern select: 0 = PRBS, 1 = programmable pattern. */</span>
<a name="l02343"></a>02343     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a2c46c5a124b012a29fa443d6eae3d5a8">prog</a>                         : 8;  <span class="comment">/**&lt; Programmable pattern. */</span>
<a name="l02344"></a>02344     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a2052f2b96eb5193389ba479d5b6dcf78">prbs</a>                         : 32; <span class="comment">/**&lt; PRBS polynomial. */</span>
<a name="l02345"></a>02345 <span class="preprocessor">#else</span>
<a name="l02346"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a2052f2b96eb5193389ba479d5b6dcf78">02346</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a2052f2b96eb5193389ba479d5b6dcf78">prbs</a>                         : 32;
<a name="l02347"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a2c46c5a124b012a29fa443d6eae3d5a8">02347</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a2c46c5a124b012a29fa443d6eae3d5a8">prog</a>                         : 8;
<a name="l02348"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#acf53b2fdd4b4c26204c0f3fdd5fd6254">02348</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#acf53b2fdd4b4c26204c0f3fdd5fd6254">sel</a>                          : 1;
<a name="l02349"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ad3b38ad33ae77bc1eff2e36d6a901ac8">02349</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ad3b38ad33ae77bc1eff2e36d6a901ac8">en</a>                           : 1;
<a name="l02350"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#acccbb384cd0f909aae0eb6064cea5e19">02350</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#acccbb384cd0f909aae0eb6064cea5e19">skew_on</a>                      : 1;
<a name="l02351"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ad899a133471bd4be22844a415db4d8eb">02351</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ad899a133471bd4be22844a415db4d8eb">dr</a>                           : 1;
<a name="l02352"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ade652912c243beeb0502f98b747907d0">02352</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ade652912c243beeb0502f98b747907d0">dq_char_byte_sel</a>             : 4;
<a name="l02353"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a32df285915cdf317bcdc47b16f9cf970">02353</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a32df285915cdf317bcdc47b16f9cf970">dq_char_bit_sel</a>              : 3;
<a name="l02354"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a364a72008eb32c657041a401e60207eb">02354</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a364a72008eb32c657041a401e60207eb">dq_char_check_enable</a>         : 1;
<a name="l02355"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a5010fc4edb266b45458490c9ab16c42e">02355</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#a5010fc4edb266b45458490c9ab16c42e">dq_char_check_lock</a>           : 1;
<a name="l02356"></a><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ac84cbefdc732c1ac2e40290942beb893">02356</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html#ac84cbefdc732c1ac2e40290942beb893">reserved_53_63</a>               : 11;
<a name="l02357"></a>02357 <span class="preprocessor">#endif</span>
<a name="l02358"></a>02358 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__ctl.html#a3fc8362ce81226cf4608134f5611a353">cn70xx</a>;
<a name="l02359"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#a35e261bbf82cdeb2972f7d43bf84f9b7">02359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn70xx.html">cvmx_lmcx_char_ctl_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__char__ctl.html#a35e261bbf82cdeb2972f7d43bf84f9b7">cn70xxp1</a>;
<a name="l02360"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#a60e2de303d75f7306fcb2c7ba427126a">02360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html">cvmx_lmcx_char_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__char__ctl.html#a60e2de303d75f7306fcb2c7ba427126a">cn73xx</a>;
<a name="l02361"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#aba209150516ddfed02cac64f4a34f1ae">02361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html">cvmx_lmcx_char_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__char__ctl.html#aba209150516ddfed02cac64f4a34f1ae">cn78xx</a>;
<a name="l02362"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#a1673959e3b048e3bdf00360f5ca3cd0e">02362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html">cvmx_lmcx_char_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__char__ctl.html#a1673959e3b048e3bdf00360f5ca3cd0e">cn78xxp1</a>;
<a name="l02363"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#a800b6dc09165064e8f51c134bd436f65">02363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__cn61xx.html">cvmx_lmcx_char_ctl_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__char__ctl.html#a800b6dc09165064e8f51c134bd436f65">cnf71xx</a>;
<a name="l02364"></a><a class="code" href="unioncvmx__lmcx__char__ctl.html#a350b58f4586298c6ec2ab60e4d000cdc">02364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__ctl_1_1cvmx__lmcx__char__ctl__s.html">cvmx_lmcx_char_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__char__ctl.html#a350b58f4586298c6ec2ab60e4d000cdc">cnf75xx</a>;
<a name="l02365"></a>02365 };
<a name="l02366"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a95d506a47b08f9c36b351e30acacb6a2">02366</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__ctl.html" title="cvmx_lmc::_char_ctl">cvmx_lmcx_char_ctl</a> <a class="code" href="unioncvmx__lmcx__char__ctl.html" title="cvmx_lmc::_char_ctl">cvmx_lmcx_char_ctl_t</a>;
<a name="l02367"></a>02367 <span class="comment"></span>
<a name="l02368"></a>02368 <span class="comment">/**</span>
<a name="l02369"></a>02369 <span class="comment"> * cvmx_lmc#_char_dq_err_count</span>
<a name="l02370"></a>02370 <span class="comment"> *</span>
<a name="l02371"></a>02371 <span class="comment"> * This register is used to initiate the various control sequences in the LMC.</span>
<a name="l02372"></a>02372 <span class="comment"> *</span>
<a name="l02373"></a>02373 <span class="comment"> */</span>
<a name="l02374"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html">02374</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html" title="cvmx_lmc::_char_dq_err_count">cvmx_lmcx_char_dq_err_count</a> {
<a name="l02375"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#aa6b52ceb480d246272227e5116f1fb60">02375</a>     uint64_t <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#aa6b52ceb480d246272227e5116f1fb60">u64</a>;
<a name="l02376"></a><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">02376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">cvmx_lmcx_char_dq_err_count_s</a> {
<a name="l02377"></a>02377 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02378"></a>02378 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html#a89b7f3066378929fe91dd5e758d24dbb">reserved_40_63</a>               : 24;
<a name="l02379"></a>02379     uint64_t <a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html#a7b855959f06dae200c9ad9440c06659f">dq_err_count</a>                 : 40; <span class="comment">/**&lt; DQ error count. */</span>
<a name="l02380"></a>02380 <span class="preprocessor">#else</span>
<a name="l02381"></a><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html#a7b855959f06dae200c9ad9440c06659f">02381</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html#a7b855959f06dae200c9ad9440c06659f">dq_err_count</a>                 : 40;
<a name="l02382"></a><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html#a89b7f3066378929fe91dd5e758d24dbb">02382</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html#a89b7f3066378929fe91dd5e758d24dbb">reserved_40_63</a>               : 24;
<a name="l02383"></a>02383 <span class="preprocessor">#endif</span>
<a name="l02384"></a>02384 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#aa301a821a7b032170dad29d2e97e3bad">s</a>;
<a name="l02385"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a80c247d4312149baf010a960e37275a7">02385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">cvmx_lmcx_char_dq_err_count_s</a>  <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a80c247d4312149baf010a960e37275a7">cn70xx</a>;
<a name="l02386"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a99ce7cb2d04ab924d753fdf280ca4491">02386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">cvmx_lmcx_char_dq_err_count_s</a>  <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a99ce7cb2d04ab924d753fdf280ca4491">cn70xxp1</a>;
<a name="l02387"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a6b77039d1361027eddd320e530f8c011">02387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">cvmx_lmcx_char_dq_err_count_s</a>  <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a6b77039d1361027eddd320e530f8c011">cn73xx</a>;
<a name="l02388"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a77a78b51164a7a154453746c60170b30">02388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">cvmx_lmcx_char_dq_err_count_s</a>  <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#a77a78b51164a7a154453746c60170b30">cn78xx</a>;
<a name="l02389"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#ae037758ca48d4cbe7a5c6e5cd9ca6397">02389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">cvmx_lmcx_char_dq_err_count_s</a>  <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#ae037758ca48d4cbe7a5c6e5cd9ca6397">cn78xxp1</a>;
<a name="l02390"></a><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#ab37e39c28ae6d02bac557011b1f5f664">02390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__dq__err__count_1_1cvmx__lmcx__char__dq__err__count__s.html">cvmx_lmcx_char_dq_err_count_s</a>  <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html#ab37e39c28ae6d02bac557011b1f5f664">cnf75xx</a>;
<a name="l02391"></a>02391 };
<a name="l02392"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a9c06cec81cc7c371ac5d7e68aa96be68">02392</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__dq__err__count.html" title="cvmx_lmc::_char_dq_err_count">cvmx_lmcx_char_dq_err_count</a> <a class="code" href="unioncvmx__lmcx__char__dq__err__count.html" title="cvmx_lmc::_char_dq_err_count">cvmx_lmcx_char_dq_err_count_t</a>;
<a name="l02393"></a>02393 <span class="comment"></span>
<a name="l02394"></a>02394 <span class="comment">/**</span>
<a name="l02395"></a>02395 <span class="comment"> * cvmx_lmc#_char_mask0</span>
<a name="l02396"></a>02396 <span class="comment"> *</span>
<a name="l02397"></a>02397 <span class="comment"> * This register provides an assortment of various control fields needed to characterize the</span>
<a name="l02398"></a>02398 <span class="comment"> * DDR3/DDR4 interface.</span>
<a name="l02399"></a>02399 <span class="comment"> * It is also used to corrupt the write data bits when ECC Corrupt logic generator is enabled.</span>
<a name="l02400"></a>02400 <span class="comment"> */</span>
<a name="l02401"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html">02401</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask0.html" title="cvmx_lmc::_char_mask0">cvmx_lmcx_char_mask0</a> {
<a name="l02402"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a2ae53b73302774b98f107d56e4028560">02402</a>     uint64_t <a class="code" href="unioncvmx__lmcx__char__mask0.html#a2ae53b73302774b98f107d56e4028560">u64</a>;
<a name="l02403"></a><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">02403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a> {
<a name="l02404"></a>02404 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02405"></a>02405 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html#a880921380510c536139e31d349350f48">mask</a>                         : 64; <span class="comment">/**&lt; Mask for DQ0&lt;63:0&gt;.</span>
<a name="l02406"></a>02406 <span class="comment">                                                         Before enabling ECC Corrupt generation logic by setting</span>
<a name="l02407"></a>02407 <span class="comment">                                                         LMC()_ECC_PARITY_TEST[ECC_CORRUPT_ENA], set any the MASK bits to 1 to flip the</span>
<a name="l02408"></a>02408 <span class="comment">                                                         corresponding bits of the lower 64-bit dataword during a write data transfer. */</span>
<a name="l02409"></a>02409 <span class="preprocessor">#else</span>
<a name="l02410"></a><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html#a880921380510c536139e31d349350f48">02410</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html#a880921380510c536139e31d349350f48">mask</a>                         : 64;
<a name="l02411"></a>02411 <span class="preprocessor">#endif</span>
<a name="l02412"></a>02412 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__mask0.html#a6b3816d66199f70d8223f045ab2729b0">s</a>;
<a name="l02413"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a0e089f4d6ce3171282be2a33edab50aa">02413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a0e089f4d6ce3171282be2a33edab50aa">cn61xx</a>;
<a name="l02414"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a882379d7a5c34a996373cda4a4c99dc9">02414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a882379d7a5c34a996373cda4a4c99dc9">cn63xx</a>;
<a name="l02415"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a48446610eb8ba0034bd830ff96f4e0e4">02415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a48446610eb8ba0034bd830ff96f4e0e4">cn63xxp1</a>;
<a name="l02416"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a32dc34043a188e2355da395a24bd2faf">02416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a32dc34043a188e2355da395a24bd2faf">cn66xx</a>;
<a name="l02417"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a1e596ce9a400665dc37a53fbbaf148cd">02417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a1e596ce9a400665dc37a53fbbaf148cd">cn68xx</a>;
<a name="l02418"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#ae0c5772388153ccb8f37cf267dec33ac">02418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#ae0c5772388153ccb8f37cf267dec33ac">cn68xxp1</a>;
<a name="l02419"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a1c09e720d030a1c36961aaf82a4571d2">02419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a1c09e720d030a1c36961aaf82a4571d2">cn70xx</a>;
<a name="l02420"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a19890bcbe4fe78e3e10769c3c82852f4">02420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a19890bcbe4fe78e3e10769c3c82852f4">cn70xxp1</a>;
<a name="l02421"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a0a03f5ed7c4b648adeded54cb3c0ec68">02421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a0a03f5ed7c4b648adeded54cb3c0ec68">cn73xx</a>;
<a name="l02422"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#ae63029fd04035f89539f82096febe7ec">02422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#ae63029fd04035f89539f82096febe7ec">cn78xx</a>;
<a name="l02423"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#a53c76fb1537a684a412ff977572c03d0">02423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#a53c76fb1537a684a412ff977572c03d0">cn78xxp1</a>;
<a name="l02424"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#ab50d579d50acbdde46015f089a6acabe">02424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#ab50d579d50acbdde46015f089a6acabe">cnf71xx</a>;
<a name="l02425"></a><a class="code" href="unioncvmx__lmcx__char__mask0.html#ae28596e32d43ccbcd13b9de97fac7940">02425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask0_1_1cvmx__lmcx__char__mask0__s.html">cvmx_lmcx_char_mask0_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask0.html#ae28596e32d43ccbcd13b9de97fac7940">cnf75xx</a>;
<a name="l02426"></a>02426 };
<a name="l02427"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a1a9703d80acef23a47c29feb060491b6">02427</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask0.html" title="cvmx_lmc::_char_mask0">cvmx_lmcx_char_mask0</a> <a class="code" href="unioncvmx__lmcx__char__mask0.html" title="cvmx_lmc::_char_mask0">cvmx_lmcx_char_mask0_t</a>;
<a name="l02428"></a>02428 <span class="comment"></span>
<a name="l02429"></a>02429 <span class="comment">/**</span>
<a name="l02430"></a>02430 <span class="comment"> * cvmx_lmc#_char_mask1</span>
<a name="l02431"></a>02431 <span class="comment"> *</span>
<a name="l02432"></a>02432 <span class="comment"> * This register provides an assortment of various control fields needed to characterize the DDR3</span>
<a name="l02433"></a>02433 <span class="comment"> * interface.</span>
<a name="l02434"></a>02434 <span class="comment"> */</span>
<a name="l02435"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html">02435</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask1.html" title="cvmx_lmc::_char_mask1">cvmx_lmcx_char_mask1</a> {
<a name="l02436"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#aa2f8337aeab06833d37a58c127d004e7">02436</a>     uint64_t <a class="code" href="unioncvmx__lmcx__char__mask1.html#aa2f8337aeab06833d37a58c127d004e7">u64</a>;
<a name="l02437"></a><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">02437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a> {
<a name="l02438"></a>02438 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02439"></a>02439 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html#aa24efd2429f5a966da7acf53fa08bdb7">reserved_8_63</a>                : 56;
<a name="l02440"></a>02440     uint64_t <a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html#aac76a163eb77b54df9c7411547bf694d">mask</a>                         : 8;  <span class="comment">/**&lt; Mask for DQ0&lt;71:64&gt;. */</span>
<a name="l02441"></a>02441 <span class="preprocessor">#else</span>
<a name="l02442"></a><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html#aac76a163eb77b54df9c7411547bf694d">02442</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html#aac76a163eb77b54df9c7411547bf694d">mask</a>                         : 8;
<a name="l02443"></a><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html#aa24efd2429f5a966da7acf53fa08bdb7">02443</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html#aa24efd2429f5a966da7acf53fa08bdb7">reserved_8_63</a>                : 56;
<a name="l02444"></a>02444 <span class="preprocessor">#endif</span>
<a name="l02445"></a>02445 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__mask1.html#a791fb4015c3a2a88a1ab3f934c50900a">s</a>;
<a name="l02446"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a03695140b7108fe0e6ba5b5979e8169c">02446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a03695140b7108fe0e6ba5b5979e8169c">cn61xx</a>;
<a name="l02447"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a3f69956d9e8a7474cac8562e259367d2">02447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a3f69956d9e8a7474cac8562e259367d2">cn63xx</a>;
<a name="l02448"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a8370ff858be65b556f576c84a45ee2ca">02448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a8370ff858be65b556f576c84a45ee2ca">cn63xxp1</a>;
<a name="l02449"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a71e10a54d273c8e40c36d5aeb11cecca">02449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a71e10a54d273c8e40c36d5aeb11cecca">cn66xx</a>;
<a name="l02450"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a2f5f25029565cd063805899820d5bac4">02450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a2f5f25029565cd063805899820d5bac4">cn68xx</a>;
<a name="l02451"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a9094264db9037056ec5bdda0173fdc15">02451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a9094264db9037056ec5bdda0173fdc15">cn68xxp1</a>;
<a name="l02452"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#ae0ce2c6933fe31e0983596d3ac20b2d9">02452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#ae0ce2c6933fe31e0983596d3ac20b2d9">cn70xx</a>;
<a name="l02453"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#acdccc16f091abd43578f549745b7a57f">02453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#acdccc16f091abd43578f549745b7a57f">cn70xxp1</a>;
<a name="l02454"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#aa160e6da21664bdcee13dbf64e1d3ef7">02454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#aa160e6da21664bdcee13dbf64e1d3ef7">cn73xx</a>;
<a name="l02455"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a4d6c0aa9c66864e7132bb44ebdc58de4">02455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a4d6c0aa9c66864e7132bb44ebdc58de4">cn78xx</a>;
<a name="l02456"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a1170a60cb5125a9ca33cdba6340ac098">02456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a1170a60cb5125a9ca33cdba6340ac098">cn78xxp1</a>;
<a name="l02457"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#a8d9a09d63d4e79f65f05834f3f700994">02457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#a8d9a09d63d4e79f65f05834f3f700994">cnf71xx</a>;
<a name="l02458"></a><a class="code" href="unioncvmx__lmcx__char__mask1.html#ad669428d56a2771720f7fc7bf889f47b">02458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask1_1_1cvmx__lmcx__char__mask1__s.html">cvmx_lmcx_char_mask1_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask1.html#ad669428d56a2771720f7fc7bf889f47b">cnf75xx</a>;
<a name="l02459"></a>02459 };
<a name="l02460"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad7965581f263dbcc19057c10a98cc736">02460</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask1.html" title="cvmx_lmc::_char_mask1">cvmx_lmcx_char_mask1</a> <a class="code" href="unioncvmx__lmcx__char__mask1.html" title="cvmx_lmc::_char_mask1">cvmx_lmcx_char_mask1_t</a>;
<a name="l02461"></a>02461 <span class="comment"></span>
<a name="l02462"></a>02462 <span class="comment">/**</span>
<a name="l02463"></a>02463 <span class="comment"> * cvmx_lmc#_char_mask2</span>
<a name="l02464"></a>02464 <span class="comment"> *</span>
<a name="l02465"></a>02465 <span class="comment"> * This register provides an assortment of various control fields needed to characterize the</span>
<a name="l02466"></a>02466 <span class="comment"> * DDR3/DDR4 interface.</span>
<a name="l02467"></a>02467 <span class="comment"> * It is also used to corrupt the write data bits when ECC Corrupt logic generator is enabled.</span>
<a name="l02468"></a>02468 <span class="comment"> */</span>
<a name="l02469"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html">02469</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask2.html" title="cvmx_lmc::_char_mask2">cvmx_lmcx_char_mask2</a> {
<a name="l02470"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#acff517b12f0d3dc93be443e1668142ae">02470</a>     uint64_t <a class="code" href="unioncvmx__lmcx__char__mask2.html#acff517b12f0d3dc93be443e1668142ae">u64</a>;
<a name="l02471"></a><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">02471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a> {
<a name="l02472"></a>02472 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02473"></a>02473 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html#aca5fd1ab96aa2bc64230dbe42b26b304">mask</a>                         : 64; <span class="comment">/**&lt; Mask for DQ1&lt;63:0&gt;.</span>
<a name="l02474"></a>02474 <span class="comment">                                                         Before enabling ECC Corrupt generation logic by setting</span>
<a name="l02475"></a>02475 <span class="comment">                                                         LMC()_ECC_PARITY_TEST[ECC_CORRUPT_ENA], set any the MASK bits to 1 to flip the</span>
<a name="l02476"></a>02476 <span class="comment">                                                         corresponding bits of the upper 64-bit dataword during a write data transfer. */</span>
<a name="l02477"></a>02477 <span class="preprocessor">#else</span>
<a name="l02478"></a><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html#aca5fd1ab96aa2bc64230dbe42b26b304">02478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html#aca5fd1ab96aa2bc64230dbe42b26b304">mask</a>                         : 64;
<a name="l02479"></a>02479 <span class="preprocessor">#endif</span>
<a name="l02480"></a>02480 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__mask2.html#a1de85a836772ae7c671e7386b6826ed0">s</a>;
<a name="l02481"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#aed1b8cbfcff428ac69260831f2afb6f2">02481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#aed1b8cbfcff428ac69260831f2afb6f2">cn61xx</a>;
<a name="l02482"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#accf8d30e464fc2cddd07d5a0456f87d7">02482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#accf8d30e464fc2cddd07d5a0456f87d7">cn63xx</a>;
<a name="l02483"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#a58b4c16a3e4105417979524845f96673">02483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#a58b4c16a3e4105417979524845f96673">cn63xxp1</a>;
<a name="l02484"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#ad8b4f19e4183ea779dc434e2794128eb">02484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#ad8b4f19e4183ea779dc434e2794128eb">cn66xx</a>;
<a name="l02485"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#aea5fcd7710297f79f5a58dfb0338f08a">02485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#aea5fcd7710297f79f5a58dfb0338f08a">cn68xx</a>;
<a name="l02486"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#a914d2f6ba9d4a6ca04a77f4a432312b5">02486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#a914d2f6ba9d4a6ca04a77f4a432312b5">cn68xxp1</a>;
<a name="l02487"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#a578feeb5d2ff2a15f53d912a839f797f">02487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#a578feeb5d2ff2a15f53d912a839f797f">cn70xx</a>;
<a name="l02488"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#a36d0111cc31649c1210320a497f2165e">02488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#a36d0111cc31649c1210320a497f2165e">cn70xxp1</a>;
<a name="l02489"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#af6ff98e5ebd86bb081ca8f228a87de34">02489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#af6ff98e5ebd86bb081ca8f228a87de34">cn73xx</a>;
<a name="l02490"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#a02fd792a520c7d381487168c222b7549">02490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#a02fd792a520c7d381487168c222b7549">cn78xx</a>;
<a name="l02491"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#a5207eac82d7f9b7bdd33801f2d06e556">02491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#a5207eac82d7f9b7bdd33801f2d06e556">cn78xxp1</a>;
<a name="l02492"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#aed0abaac92a09307465458b9be6ce0ab">02492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#aed0abaac92a09307465458b9be6ce0ab">cnf71xx</a>;
<a name="l02493"></a><a class="code" href="unioncvmx__lmcx__char__mask2.html#a29e5371a06263803f8ac46a21165163c">02493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask2_1_1cvmx__lmcx__char__mask2__s.html">cvmx_lmcx_char_mask2_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask2.html#a29e5371a06263803f8ac46a21165163c">cnf75xx</a>;
<a name="l02494"></a>02494 };
<a name="l02495"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a72f416fe37380b1ec5a7b7a7bcc8e83d">02495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask2.html" title="cvmx_lmc::_char_mask2">cvmx_lmcx_char_mask2</a> <a class="code" href="unioncvmx__lmcx__char__mask2.html" title="cvmx_lmc::_char_mask2">cvmx_lmcx_char_mask2_t</a>;
<a name="l02496"></a>02496 <span class="comment"></span>
<a name="l02497"></a>02497 <span class="comment">/**</span>
<a name="l02498"></a>02498 <span class="comment"> * cvmx_lmc#_char_mask3</span>
<a name="l02499"></a>02499 <span class="comment"> *</span>
<a name="l02500"></a>02500 <span class="comment"> * This register provides an assortment of various control fields needed to characterize the DDR3</span>
<a name="l02501"></a>02501 <span class="comment"> * interface.</span>
<a name="l02502"></a>02502 <span class="comment"> */</span>
<a name="l02503"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html">02503</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask3.html" title="cvmx_lmc::_char_mask3">cvmx_lmcx_char_mask3</a> {
<a name="l02504"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a348cd7f8c01e0eedb1e0b3b3c2404f76">02504</a>     uint64_t <a class="code" href="unioncvmx__lmcx__char__mask3.html#a348cd7f8c01e0eedb1e0b3b3c2404f76">u64</a>;
<a name="l02505"></a><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">02505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a> {
<a name="l02506"></a>02506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02507"></a>02507 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html#a057e7fcdda26d09b9bf31d8aef0139bb">reserved_8_63</a>                : 56;
<a name="l02508"></a>02508     uint64_t <a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html#a0d2efddf45dee69e22a12a853e21fe45">mask</a>                         : 8;  <span class="comment">/**&lt; Mask for DQ1&lt;71:64&gt;. */</span>
<a name="l02509"></a>02509 <span class="preprocessor">#else</span>
<a name="l02510"></a><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html#a0d2efddf45dee69e22a12a853e21fe45">02510</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html#a0d2efddf45dee69e22a12a853e21fe45">mask</a>                         : 8;
<a name="l02511"></a><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html#a057e7fcdda26d09b9bf31d8aef0139bb">02511</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html#a057e7fcdda26d09b9bf31d8aef0139bb">reserved_8_63</a>                : 56;
<a name="l02512"></a>02512 <span class="preprocessor">#endif</span>
<a name="l02513"></a>02513 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__mask3.html#a80a2500d842e28cb9ea71ebbdc013784">s</a>;
<a name="l02514"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a6091eea04f1b4d7a8c05020222f8e7ad">02514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a6091eea04f1b4d7a8c05020222f8e7ad">cn61xx</a>;
<a name="l02515"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#ae8aeb6a0f87ad65ee9523828a7f28080">02515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#ae8aeb6a0f87ad65ee9523828a7f28080">cn63xx</a>;
<a name="l02516"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a3c94d465c6d21d1a9acf6db9c658ef3f">02516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a3c94d465c6d21d1a9acf6db9c658ef3f">cn63xxp1</a>;
<a name="l02517"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#ad9388082a84f7e33c70c5cf766d1ba11">02517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#ad9388082a84f7e33c70c5cf766d1ba11">cn66xx</a>;
<a name="l02518"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a38dc8a838bbeba0ca428d8cb5d31cd48">02518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a38dc8a838bbeba0ca428d8cb5d31cd48">cn68xx</a>;
<a name="l02519"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a2510abc9a4ab67a21b8b4a27887fdc96">02519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a2510abc9a4ab67a21b8b4a27887fdc96">cn68xxp1</a>;
<a name="l02520"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a421380ef7cfa30c41e80087c5585a4af">02520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a421380ef7cfa30c41e80087c5585a4af">cn70xx</a>;
<a name="l02521"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a39aa07a7cb43b0e898b753a4c70f8169">02521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a39aa07a7cb43b0e898b753a4c70f8169">cn70xxp1</a>;
<a name="l02522"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#ab980efaf4b026ab9f5f4d8bf13ceb7c7">02522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#ab980efaf4b026ab9f5f4d8bf13ceb7c7">cn73xx</a>;
<a name="l02523"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a581636401f0e65cf1da0dafa4718c414">02523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a581636401f0e65cf1da0dafa4718c414">cn78xx</a>;
<a name="l02524"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#af62deec179c1779d899541d503f48ca8">02524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#af62deec179c1779d899541d503f48ca8">cn78xxp1</a>;
<a name="l02525"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#a6c06107d341bcca2ebc881b3c3e31059">02525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#a6c06107d341bcca2ebc881b3c3e31059">cnf71xx</a>;
<a name="l02526"></a><a class="code" href="unioncvmx__lmcx__char__mask3.html#acfc76a97401cd2786782d243612f037a">02526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask3_1_1cvmx__lmcx__char__mask3__s.html">cvmx_lmcx_char_mask3_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask3.html#acfc76a97401cd2786782d243612f037a">cnf75xx</a>;
<a name="l02527"></a>02527 };
<a name="l02528"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a0b48409869a7befb60f20805c7f71829">02528</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask3.html" title="cvmx_lmc::_char_mask3">cvmx_lmcx_char_mask3</a> <a class="code" href="unioncvmx__lmcx__char__mask3.html" title="cvmx_lmc::_char_mask3">cvmx_lmcx_char_mask3_t</a>;
<a name="l02529"></a>02529 <span class="comment"></span>
<a name="l02530"></a>02530 <span class="comment">/**</span>
<a name="l02531"></a>02531 <span class="comment"> * cvmx_lmc#_char_mask4</span>
<a name="l02532"></a>02532 <span class="comment"> *</span>
<a name="l02533"></a>02533 <span class="comment"> * This register is an assortment of various control fields needed to characterize the DDR3 interface.</span>
<a name="l02534"></a>02534 <span class="comment"> *</span>
<a name="l02535"></a>02535 <span class="comment"> */</span>
<a name="l02536"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html">02536</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask4.html" title="cvmx_lmc::_char_mask4">cvmx_lmcx_char_mask4</a> {
<a name="l02537"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a2fa589ee2601836a4d295b9e47afbede">02537</a>     uint64_t <a class="code" href="unioncvmx__lmcx__char__mask4.html#a2fa589ee2601836a4d295b9e47afbede">u64</a>;
<a name="l02538"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html">02538</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html">cvmx_lmcx_char_mask4_s</a> {
<a name="l02539"></a>02539 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02540"></a>02540 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a0a5fcccfc6344321937f6cc3efb6714e">ref_pin_on_mask</a>              : 9;  <span class="comment">/**&lt; This mask is applied to the REF_PIN_ON signals that go to the PHY, so that each byte lane</span>
<a name="l02541"></a>02541 <span class="comment">                                                         can selectively turn off or on the signals once the master signals are enabled. Using the</span>
<a name="l02542"></a>02542 <span class="comment">                                                         symbol R, the mask looks like this:</span>
<a name="l02543"></a>02543 <span class="comment">                                                         RRRRRRRRR</span>
<a name="l02544"></a>02544 <span class="comment">                                                         876543210 */</span>
<a name="l02545"></a>02545     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a45b7043b748e6e86265ff3d9e59c5782">dac_on_mask</a>                  : 9;  <span class="comment">/**&lt; This mask is applied to the DAC_ON signals that go to the PHY, so that each byte lane can</span>
<a name="l02546"></a>02546 <span class="comment">                                                         selectively turn off or on the signals once the master signals are enabled. Using the</span>
<a name="l02547"></a>02547 <span class="comment">                                                         symbol D for DAC_ON, the mask looks like this:</span>
<a name="l02548"></a>02548 <span class="comment">                                                         DDDDDDDDD</span>
<a name="l02549"></a>02549 <span class="comment">                                                         876543210 */</span>
<a name="l02550"></a>02550     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a7d8fffda28408cf5be67949b03ea857b">reserved_45_45</a>               : 1;
<a name="l02551"></a>02551     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a32290bc0b1380137b10452c5d2745083">dbi_mask</a>                     : 9;  <span class="comment">/**&lt; Mask for DBI/DQS&lt;1&gt;. */</span>
<a name="l02552"></a>02552     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a3eb327beab12492be155cd9d0a9b3d84">par_mask</a>                     : 1;  <span class="comment">/**&lt; Mask for PAR. */</span>
<a name="l02553"></a>02553     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a02c199b94017979a3bbafffa1b73b3eb">act_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for ACT_N. */</span>
<a name="l02554"></a>02554     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#aefdfa56beac67289e1ade15211d7eaf0">a17_mask</a>                     : 1;  <span class="comment">/**&lt; Mask for A17. */</span>
<a name="l02555"></a>02555     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#ac8d772ac6f24ea0cda19b6c0db1a3957">reset_n_mask</a>                 : 1;  <span class="comment">/**&lt; Mask for RESET_L. */</span>
<a name="l02556"></a>02556     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a66801202813e0f7a92ea02365a8c41c9">a_mask</a>                       : 16; <span class="comment">/**&lt; Mask for A&lt;15:0&gt;. */</span>
<a name="l02557"></a>02557     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a8e777857f29ff9a5e507c334b96cd0ef">ba_mask</a>                      : 3;  <span class="comment">/**&lt; Mask for BA&lt;2:0&gt;. */</span>
<a name="l02558"></a>02558     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a584e465398b40fe662be35249b56e945">we_n_mask</a>                    : 1;  <span class="comment">/**&lt; Mask for WE_N. */</span>
<a name="l02559"></a>02559     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#ab599a171a4199b135b6063972d9fcd92">cas_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for CAS_N. */</span>
<a name="l02560"></a>02560     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a2507d64442697117969f1a30dd22b173">ras_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for RAS_N. */</span>
<a name="l02561"></a>02561     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a86fafd5e442915eda2ec2a8a47265552">odt1_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT1. */</span>
<a name="l02562"></a>02562     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a0cb9da6f498b4d0a206be62de8722bc8">odt0_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT0. */</span>
<a name="l02563"></a>02563     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#aeb8ef62cc42a8eba1f4a97f7a5262cba">cs1_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS1_N. */</span>
<a name="l02564"></a>02564     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a16193798adbf789dc7f90ae87067f57d">cs0_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS0_N. */</span>
<a name="l02565"></a>02565     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a3079ea70fcf4e43fbd546b966ad77ae9">cke_mask</a>                     : 2;  <span class="comment">/**&lt; Mask for CKE*. */</span>
<a name="l02566"></a>02566 <span class="preprocessor">#else</span>
<a name="l02567"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a3079ea70fcf4e43fbd546b966ad77ae9">02567</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a3079ea70fcf4e43fbd546b966ad77ae9">cke_mask</a>                     : 2;
<a name="l02568"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a16193798adbf789dc7f90ae87067f57d">02568</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a16193798adbf789dc7f90ae87067f57d">cs0_n_mask</a>                   : 2;
<a name="l02569"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#aeb8ef62cc42a8eba1f4a97f7a5262cba">02569</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#aeb8ef62cc42a8eba1f4a97f7a5262cba">cs1_n_mask</a>                   : 2;
<a name="l02570"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a0cb9da6f498b4d0a206be62de8722bc8">02570</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a0cb9da6f498b4d0a206be62de8722bc8">odt0_mask</a>                    : 2;
<a name="l02571"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a86fafd5e442915eda2ec2a8a47265552">02571</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a86fafd5e442915eda2ec2a8a47265552">odt1_mask</a>                    : 2;
<a name="l02572"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a2507d64442697117969f1a30dd22b173">02572</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a2507d64442697117969f1a30dd22b173">ras_n_mask</a>                   : 1;
<a name="l02573"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#ab599a171a4199b135b6063972d9fcd92">02573</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#ab599a171a4199b135b6063972d9fcd92">cas_n_mask</a>                   : 1;
<a name="l02574"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a584e465398b40fe662be35249b56e945">02574</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a584e465398b40fe662be35249b56e945">we_n_mask</a>                    : 1;
<a name="l02575"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a8e777857f29ff9a5e507c334b96cd0ef">02575</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a8e777857f29ff9a5e507c334b96cd0ef">ba_mask</a>                      : 3;
<a name="l02576"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a66801202813e0f7a92ea02365a8c41c9">02576</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a66801202813e0f7a92ea02365a8c41c9">a_mask</a>                       : 16;
<a name="l02577"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#ac8d772ac6f24ea0cda19b6c0db1a3957">02577</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#ac8d772ac6f24ea0cda19b6c0db1a3957">reset_n_mask</a>                 : 1;
<a name="l02578"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#aefdfa56beac67289e1ade15211d7eaf0">02578</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#aefdfa56beac67289e1ade15211d7eaf0">a17_mask</a>                     : 1;
<a name="l02579"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a02c199b94017979a3bbafffa1b73b3eb">02579</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a02c199b94017979a3bbafffa1b73b3eb">act_n_mask</a>                   : 1;
<a name="l02580"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a3eb327beab12492be155cd9d0a9b3d84">02580</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a3eb327beab12492be155cd9d0a9b3d84">par_mask</a>                     : 1;
<a name="l02581"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a32290bc0b1380137b10452c5d2745083">02581</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a32290bc0b1380137b10452c5d2745083">dbi_mask</a>                     : 9;
<a name="l02582"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a7d8fffda28408cf5be67949b03ea857b">02582</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a7d8fffda28408cf5be67949b03ea857b">reserved_45_45</a>               : 1;
<a name="l02583"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a45b7043b748e6e86265ff3d9e59c5782">02583</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a45b7043b748e6e86265ff3d9e59c5782">dac_on_mask</a>                  : 9;
<a name="l02584"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a0a5fcccfc6344321937f6cc3efb6714e">02584</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html#a0a5fcccfc6344321937f6cc3efb6714e">ref_pin_on_mask</a>              : 9;
<a name="l02585"></a>02585 <span class="preprocessor">#endif</span>
<a name="l02586"></a>02586 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__mask4.html#a92b17e30fb8a622893e58eba26eca6cf">s</a>;
<a name="l02587"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">02587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">cvmx_lmcx_char_mask4_cn61xx</a> {
<a name="l02588"></a>02588 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02589"></a>02589 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#acc7a0306ca52bf3f78696fa8164db7e8">reserved_33_63</a>               : 31;
<a name="l02590"></a>02590     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#aacfd8860209d74515f0441eff2782d65">reset_n_mask</a>                 : 1;  <span class="comment">/**&lt; Mask for RESET_L */</span>
<a name="l02591"></a>02591     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a3c86c202226c8efac8eca844b4e85f5a">a_mask</a>                       : 16; <span class="comment">/**&lt; Mask for A[15:0] */</span>
<a name="l02592"></a>02592     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a58078b6dd15aaa36ec227bf6da9de76f">ba_mask</a>                      : 3;  <span class="comment">/**&lt; Mask for BA[2:0] */</span>
<a name="l02593"></a>02593     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a446f42fa02c0146828142d33bd4db271">we_n_mask</a>                    : 1;  <span class="comment">/**&lt; Mask for WE_N */</span>
<a name="l02594"></a>02594     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#abf4bf67e4f1ad44cf2f85e5a5bfa3b6d">cas_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for CAS_N */</span>
<a name="l02595"></a>02595     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a8a3520e9032f6da75db139fe86e4852d">ras_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for RAS_N */</span>
<a name="l02596"></a>02596     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#af5f4d94c371f12c5b45bacecbea5947e">odt1_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT1 */</span>
<a name="l02597"></a>02597     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a294e80696dcdd1f0743448d5e341455e">odt0_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT0 */</span>
<a name="l02598"></a>02598     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#af7fd09a469c75e0c316e9ace7fbe09c5">cs1_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS1_N */</span>
<a name="l02599"></a>02599     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#ac9df747cab11dedab985e0e02691505e">cs0_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS0_N */</span>
<a name="l02600"></a>02600     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#aaf0f3cb2f42b1eca656c965b00de9cf5">cke_mask</a>                     : 2;  <span class="comment">/**&lt; Mask for CKE* */</span>
<a name="l02601"></a>02601 <span class="preprocessor">#else</span>
<a name="l02602"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#aaf0f3cb2f42b1eca656c965b00de9cf5">02602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#aaf0f3cb2f42b1eca656c965b00de9cf5">cke_mask</a>                     : 2;
<a name="l02603"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#ac9df747cab11dedab985e0e02691505e">02603</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#ac9df747cab11dedab985e0e02691505e">cs0_n_mask</a>                   : 2;
<a name="l02604"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#af7fd09a469c75e0c316e9ace7fbe09c5">02604</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#af7fd09a469c75e0c316e9ace7fbe09c5">cs1_n_mask</a>                   : 2;
<a name="l02605"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a294e80696dcdd1f0743448d5e341455e">02605</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a294e80696dcdd1f0743448d5e341455e">odt0_mask</a>                    : 2;
<a name="l02606"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#af5f4d94c371f12c5b45bacecbea5947e">02606</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#af5f4d94c371f12c5b45bacecbea5947e">odt1_mask</a>                    : 2;
<a name="l02607"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a8a3520e9032f6da75db139fe86e4852d">02607</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a8a3520e9032f6da75db139fe86e4852d">ras_n_mask</a>                   : 1;
<a name="l02608"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#abf4bf67e4f1ad44cf2f85e5a5bfa3b6d">02608</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#abf4bf67e4f1ad44cf2f85e5a5bfa3b6d">cas_n_mask</a>                   : 1;
<a name="l02609"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a446f42fa02c0146828142d33bd4db271">02609</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a446f42fa02c0146828142d33bd4db271">we_n_mask</a>                    : 1;
<a name="l02610"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a58078b6dd15aaa36ec227bf6da9de76f">02610</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a58078b6dd15aaa36ec227bf6da9de76f">ba_mask</a>                      : 3;
<a name="l02611"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a3c86c202226c8efac8eca844b4e85f5a">02611</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#a3c86c202226c8efac8eca844b4e85f5a">a_mask</a>                       : 16;
<a name="l02612"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#aacfd8860209d74515f0441eff2782d65">02612</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#aacfd8860209d74515f0441eff2782d65">reset_n_mask</a>                 : 1;
<a name="l02613"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#acc7a0306ca52bf3f78696fa8164db7e8">02613</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html#acc7a0306ca52bf3f78696fa8164db7e8">reserved_33_63</a>               : 31;
<a name="l02614"></a>02614 <span class="preprocessor">#endif</span>
<a name="l02615"></a>02615 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__mask4.html#a2e9f7864f3dae6cb87a455309c75a2dc">cn61xx</a>;
<a name="l02616"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a8386ba05b0403db776d1eee6fe039289">02616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">cvmx_lmcx_char_mask4_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__char__mask4.html#a8386ba05b0403db776d1eee6fe039289">cn63xx</a>;
<a name="l02617"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#aaa0ed6a70128359f08e52775682a1fa3">02617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">cvmx_lmcx_char_mask4_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__char__mask4.html#aaa0ed6a70128359f08e52775682a1fa3">cn63xxp1</a>;
<a name="l02618"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#afd7d97afab0a086d36b1382fc5495b58">02618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">cvmx_lmcx_char_mask4_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__char__mask4.html#afd7d97afab0a086d36b1382fc5495b58">cn66xx</a>;
<a name="l02619"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a10f1d83902ce962292370513f1b0e0b5">02619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">cvmx_lmcx_char_mask4_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__char__mask4.html#a10f1d83902ce962292370513f1b0e0b5">cn68xx</a>;
<a name="l02620"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a29a4bd7e99568a25a380b7992eebbc08">02620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">cvmx_lmcx_char_mask4_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__char__mask4.html#a29a4bd7e99568a25a380b7992eebbc08">cn68xxp1</a>;
<a name="l02621"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html">02621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html">cvmx_lmcx_char_mask4_cn70xx</a> {
<a name="l02622"></a>02622 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02623"></a>02623 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a1894c6197ba64eaec7c0c7bf31bb743c">reserved_45_63</a>               : 19;
<a name="l02624"></a>02624     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a6e8013a34ad355bc8b63444ec1642a4d">dbi_mask</a>                     : 9;  <span class="comment">/**&lt; Mask for DBI/DQS&lt;1&gt;. */</span>
<a name="l02625"></a>02625     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a8a6c2b230ec260db5b4089af8916e7f1">par_mask</a>                     : 1;  <span class="comment">/**&lt; Mask for PAR. */</span>
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ac47876169980cb560ecd69194fa85714">act_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for ACT_N. */</span>
<a name="l02627"></a>02627     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#af3f7a8b4f9f5200101194817dedb5bc2">a17_mask</a>                     : 1;  <span class="comment">/**&lt; Mask for A17. */</span>
<a name="l02628"></a>02628     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a430f8b9c95cd2353d2293afab4e9ca2f">reset_n_mask</a>                 : 1;  <span class="comment">/**&lt; Mask for RESET_L. */</span>
<a name="l02629"></a>02629     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a943848ca131b638b1937b32a8b3c3ddb">a_mask</a>                       : 16; <span class="comment">/**&lt; Mask for A&lt;15:0&gt;. */</span>
<a name="l02630"></a>02630     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad276b40c2e726d54b647fada3a3f916f">ba_mask</a>                      : 3;  <span class="comment">/**&lt; Mask for BA&lt;2:0&gt;. */</span>
<a name="l02631"></a>02631     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad9a67fe11ea29474ea0480177db5465e">we_n_mask</a>                    : 1;  <span class="comment">/**&lt; Mask for WE_N. */</span>
<a name="l02632"></a>02632     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#aa670bf8d0ede0626b5a9a9d95c51e3e5">cas_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for CAS_N. */</span>
<a name="l02633"></a>02633     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ae202687f23747395555990ac6cc0e792">ras_n_mask</a>                   : 1;  <span class="comment">/**&lt; Mask for RAS_N. */</span>
<a name="l02634"></a>02634     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a57ac3d9574c2740ce6c8b394930e4ac5">odt1_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT1. */</span>
<a name="l02635"></a>02635     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad91f6852a371042092c40424e7d9ec10">odt0_mask</a>                    : 2;  <span class="comment">/**&lt; Mask for ODT0. */</span>
<a name="l02636"></a>02636     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#af9fb2e4d9dcf87d199777c8b02a0a0a4">cs1_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS1_N. */</span>
<a name="l02637"></a>02637     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad1949ed42db8b897a74d5e19ae2c3c6f">cs0_n_mask</a>                   : 2;  <span class="comment">/**&lt; Mask for CS0_N. */</span>
<a name="l02638"></a>02638     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ab1afc889ec3f11a28aaad78468622d25">cke_mask</a>                     : 2;  <span class="comment">/**&lt; Mask for CKE*. */</span>
<a name="l02639"></a>02639 <span class="preprocessor">#else</span>
<a name="l02640"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ab1afc889ec3f11a28aaad78468622d25">02640</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ab1afc889ec3f11a28aaad78468622d25">cke_mask</a>                     : 2;
<a name="l02641"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad1949ed42db8b897a74d5e19ae2c3c6f">02641</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad1949ed42db8b897a74d5e19ae2c3c6f">cs0_n_mask</a>                   : 2;
<a name="l02642"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#af9fb2e4d9dcf87d199777c8b02a0a0a4">02642</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#af9fb2e4d9dcf87d199777c8b02a0a0a4">cs1_n_mask</a>                   : 2;
<a name="l02643"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad91f6852a371042092c40424e7d9ec10">02643</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad91f6852a371042092c40424e7d9ec10">odt0_mask</a>                    : 2;
<a name="l02644"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a57ac3d9574c2740ce6c8b394930e4ac5">02644</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a57ac3d9574c2740ce6c8b394930e4ac5">odt1_mask</a>                    : 2;
<a name="l02645"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ae202687f23747395555990ac6cc0e792">02645</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ae202687f23747395555990ac6cc0e792">ras_n_mask</a>                   : 1;
<a name="l02646"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#aa670bf8d0ede0626b5a9a9d95c51e3e5">02646</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#aa670bf8d0ede0626b5a9a9d95c51e3e5">cas_n_mask</a>                   : 1;
<a name="l02647"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad9a67fe11ea29474ea0480177db5465e">02647</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad9a67fe11ea29474ea0480177db5465e">we_n_mask</a>                    : 1;
<a name="l02648"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad276b40c2e726d54b647fada3a3f916f">02648</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ad276b40c2e726d54b647fada3a3f916f">ba_mask</a>                      : 3;
<a name="l02649"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a943848ca131b638b1937b32a8b3c3ddb">02649</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a943848ca131b638b1937b32a8b3c3ddb">a_mask</a>                       : 16;
<a name="l02650"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a430f8b9c95cd2353d2293afab4e9ca2f">02650</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a430f8b9c95cd2353d2293afab4e9ca2f">reset_n_mask</a>                 : 1;
<a name="l02651"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#af3f7a8b4f9f5200101194817dedb5bc2">02651</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#af3f7a8b4f9f5200101194817dedb5bc2">a17_mask</a>                     : 1;
<a name="l02652"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ac47876169980cb560ecd69194fa85714">02652</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#ac47876169980cb560ecd69194fa85714">act_n_mask</a>                   : 1;
<a name="l02653"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a8a6c2b230ec260db5b4089af8916e7f1">02653</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a8a6c2b230ec260db5b4089af8916e7f1">par_mask</a>                     : 1;
<a name="l02654"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a6e8013a34ad355bc8b63444ec1642a4d">02654</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a6e8013a34ad355bc8b63444ec1642a4d">dbi_mask</a>                     : 9;
<a name="l02655"></a><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a1894c6197ba64eaec7c0c7bf31bb743c">02655</a>     uint64_t <a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html#a1894c6197ba64eaec7c0c7bf31bb743c">reserved_45_63</a>               : 19;
<a name="l02656"></a>02656 <span class="preprocessor">#endif</span>
<a name="l02657"></a>02657 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__char__mask4.html#ae49a9daaef8a8a16ce69f66330c27215">cn70xx</a>;
<a name="l02658"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#af458e4afc7be014fa580273a08f0d07e">02658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn70xx.html">cvmx_lmcx_char_mask4_cn70xx</a>    <a class="code" href="unioncvmx__lmcx__char__mask4.html#af458e4afc7be014fa580273a08f0d07e">cn70xxp1</a>;
<a name="l02659"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#ad2d7a9d8a07c09aee26d8a7ee74475a3">02659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html">cvmx_lmcx_char_mask4_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask4.html#ad2d7a9d8a07c09aee26d8a7ee74475a3">cn73xx</a>;
<a name="l02660"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a28666e46b09a399ef9e7dae23e8fc474">02660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html">cvmx_lmcx_char_mask4_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask4.html#a28666e46b09a399ef9e7dae23e8fc474">cn78xx</a>;
<a name="l02661"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a46a23632bf9304afcb3793856825eddf">02661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html">cvmx_lmcx_char_mask4_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask4.html#a46a23632bf9304afcb3793856825eddf">cn78xxp1</a>;
<a name="l02662"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a5671303fec86f8efde17663bcf5782a1">02662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__cn61xx.html">cvmx_lmcx_char_mask4_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__char__mask4.html#a5671303fec86f8efde17663bcf5782a1">cnf71xx</a>;
<a name="l02663"></a><a class="code" href="unioncvmx__lmcx__char__mask4.html#a500cf81f7ee0f66dc328d0ee8679a937">02663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__char__mask4_1_1cvmx__lmcx__char__mask4__s.html">cvmx_lmcx_char_mask4_s</a>         <a class="code" href="unioncvmx__lmcx__char__mask4.html#a500cf81f7ee0f66dc328d0ee8679a937">cnf75xx</a>;
<a name="l02664"></a>02664 };
<a name="l02665"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8c10771341c764a44e67fb9218d0cd83">02665</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__char__mask4.html" title="cvmx_lmc::_char_mask4">cvmx_lmcx_char_mask4</a> <a class="code" href="unioncvmx__lmcx__char__mask4.html" title="cvmx_lmc::_char_mask4">cvmx_lmcx_char_mask4_t</a>;
<a name="l02666"></a>02666 <span class="comment"></span>
<a name="l02667"></a>02667 <span class="comment">/**</span>
<a name="l02668"></a>02668 <span class="comment"> * cvmx_lmc#_comp_ctl</span>
<a name="l02669"></a>02669 <span class="comment"> *</span>
<a name="l02670"></a>02670 <span class="comment"> * LMC_COMP_CTL = LMC Compensation control</span>
<a name="l02671"></a>02671 <span class="comment"> *</span>
<a name="l02672"></a>02672 <span class="comment"> */</span>
<a name="l02673"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html">02673</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__comp__ctl.html" title="cvmx_lmc::_comp_ctl">cvmx_lmcx_comp_ctl</a> {
<a name="l02674"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#a0b9a5e48b9e49a5118c7c2f3c3baa15b">02674</a>     uint64_t <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a0b9a5e48b9e49a5118c7c2f3c3baa15b">u64</a>;
<a name="l02675"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html">02675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html">cvmx_lmcx_comp_ctl_s</a> {
<a name="l02676"></a>02676 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02677"></a>02677 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a2fee0fb089b9225fa64b5b9c733ad4dd">reserved_32_63</a>               : 32;
<a name="l02678"></a>02678     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#aadf2621309551dc4c9babb7f4dfd0552">nctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02679"></a>02679     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a53e33bec70099ecb9c1c159020b5fc55">nctl_clk</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02680"></a>02680     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a6f7028de6b0609c78203db654218291c">nctl_cmd</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02681"></a>02681     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#af6fe6b8eee6ca36afd8f45bb783b8a03">nctl_dat</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02682"></a>02682     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#aac8684b274b83916d1fc02ea3a03e7d7">pctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02683"></a>02683     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#adc531bce72ae7f6c571d00cd155d9c32">pctl_clk</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02684"></a>02684     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a5aafba85260f663e7659a06db7f6b371">reserved_0_7</a>                 : 8;
<a name="l02685"></a>02685 <span class="preprocessor">#else</span>
<a name="l02686"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a5aafba85260f663e7659a06db7f6b371">02686</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a5aafba85260f663e7659a06db7f6b371">reserved_0_7</a>                 : 8;
<a name="l02687"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#adc531bce72ae7f6c571d00cd155d9c32">02687</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#adc531bce72ae7f6c571d00cd155d9c32">pctl_clk</a>                     : 4;
<a name="l02688"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#aac8684b274b83916d1fc02ea3a03e7d7">02688</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#aac8684b274b83916d1fc02ea3a03e7d7">pctl_csr</a>                     : 4;
<a name="l02689"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#af6fe6b8eee6ca36afd8f45bb783b8a03">02689</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#af6fe6b8eee6ca36afd8f45bb783b8a03">nctl_dat</a>                     : 4;
<a name="l02690"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a6f7028de6b0609c78203db654218291c">02690</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a6f7028de6b0609c78203db654218291c">nctl_cmd</a>                     : 4;
<a name="l02691"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a53e33bec70099ecb9c1c159020b5fc55">02691</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a53e33bec70099ecb9c1c159020b5fc55">nctl_clk</a>                     : 4;
<a name="l02692"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#aadf2621309551dc4c9babb7f4dfd0552">02692</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#aadf2621309551dc4c9babb7f4dfd0552">nctl_csr</a>                     : 4;
<a name="l02693"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a2fee0fb089b9225fa64b5b9c733ad4dd">02693</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__s.html#a2fee0fb089b9225fa64b5b9c733ad4dd">reserved_32_63</a>               : 32;
<a name="l02694"></a>02694 <span class="preprocessor">#endif</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a77fa59cf596dcfe94f8859fff497b3e1">s</a>;
<a name="l02696"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html">02696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html">cvmx_lmcx_comp_ctl_cn30xx</a> {
<a name="l02697"></a>02697 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#afc580cf124caa4c75c2650f3b379f612">reserved_32_63</a>               : 32;
<a name="l02699"></a>02699     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a160c7411e89f95e96c7132e9238f571e">nctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02700"></a>02700     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a441c7f599ab656443a639a7aa443cc47">nctl_clk</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02701"></a>02701     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#aff75ea6fa306443b496b835140b7d9e1">nctl_cmd</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02702"></a>02702     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a0582ad184e8f6eba702bb87ec11e14e6">nctl_dat</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02703"></a>02703     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a529da83c2425ee2fac3197111f5e1438">pctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02704"></a>02704     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a0e16c5b1bb77048ebe6b01cd174be02f">pctl_clk</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02705"></a>02705     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a08bd90baa1c8d77e82f1601d190b7561">pctl_cmd</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02706"></a>02706     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a85fdd1acf3b10d485e364771ded0495e">pctl_dat</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02707"></a>02707 <span class="preprocessor">#else</span>
<a name="l02708"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a85fdd1acf3b10d485e364771ded0495e">02708</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a85fdd1acf3b10d485e364771ded0495e">pctl_dat</a>                     : 4;
<a name="l02709"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a08bd90baa1c8d77e82f1601d190b7561">02709</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a08bd90baa1c8d77e82f1601d190b7561">pctl_cmd</a>                     : 4;
<a name="l02710"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a0e16c5b1bb77048ebe6b01cd174be02f">02710</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a0e16c5b1bb77048ebe6b01cd174be02f">pctl_clk</a>                     : 4;
<a name="l02711"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a529da83c2425ee2fac3197111f5e1438">02711</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a529da83c2425ee2fac3197111f5e1438">pctl_csr</a>                     : 4;
<a name="l02712"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a0582ad184e8f6eba702bb87ec11e14e6">02712</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a0582ad184e8f6eba702bb87ec11e14e6">nctl_dat</a>                     : 4;
<a name="l02713"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#aff75ea6fa306443b496b835140b7d9e1">02713</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#aff75ea6fa306443b496b835140b7d9e1">nctl_cmd</a>                     : 4;
<a name="l02714"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a441c7f599ab656443a639a7aa443cc47">02714</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a441c7f599ab656443a639a7aa443cc47">nctl_clk</a>                     : 4;
<a name="l02715"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a160c7411e89f95e96c7132e9238f571e">02715</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#a160c7411e89f95e96c7132e9238f571e">nctl_csr</a>                     : 4;
<a name="l02716"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#afc580cf124caa4c75c2650f3b379f612">02716</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html#afc580cf124caa4c75c2650f3b379f612">reserved_32_63</a>               : 32;
<a name="l02717"></a>02717 <span class="preprocessor">#endif</span>
<a name="l02718"></a>02718 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a696da9a10871d91bdeb806d7ada0fc17">cn30xx</a>;
<a name="l02719"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#a9ce8994fe762aa98934b05da0d19cfb0">02719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html">cvmx_lmcx_comp_ctl_cn30xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a9ce8994fe762aa98934b05da0d19cfb0">cn31xx</a>;
<a name="l02720"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#ac153b2313dacf45b9ea3ad791de35321">02720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html">cvmx_lmcx_comp_ctl_cn30xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#ac153b2313dacf45b9ea3ad791de35321">cn38xx</a>;
<a name="l02721"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#afc1159a6b4e823ba913bb29fcf5c06b4">02721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn30xx.html">cvmx_lmcx_comp_ctl_cn30xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#afc1159a6b4e823ba913bb29fcf5c06b4">cn38xxp2</a>;
<a name="l02722"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html">02722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html">cvmx_lmcx_comp_ctl_cn50xx</a> {
<a name="l02723"></a>02723 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02724"></a>02724 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a921a3f9c49cde7c8c1ac460143c400ac">reserved_32_63</a>               : 32;
<a name="l02725"></a>02725     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a58ba9ad5e50e63bd31663b86f4de883e">nctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02726"></a>02726     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#aa1c8c86b8178dfa18b950cb242a188b4">reserved_20_27</a>               : 8;
<a name="l02727"></a>02727     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a47aad3dbf13c4333abbb041fe37d2a2a">nctl_dat</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02728"></a>02728     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#adc1760d26ff0f1212ab97a7d3bda18db">pctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02729"></a>02729     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a312f642eeca18d7c5b22f56e11696209">reserved_5_11</a>                : 7;
<a name="l02730"></a>02730     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#ac67a9a8afcd87058649fd247e76b60fc">pctl_dat</a>                     : 5;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02731"></a>02731 <span class="preprocessor">#else</span>
<a name="l02732"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#ac67a9a8afcd87058649fd247e76b60fc">02732</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#ac67a9a8afcd87058649fd247e76b60fc">pctl_dat</a>                     : 5;
<a name="l02733"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a312f642eeca18d7c5b22f56e11696209">02733</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a312f642eeca18d7c5b22f56e11696209">reserved_5_11</a>                : 7;
<a name="l02734"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#adc1760d26ff0f1212ab97a7d3bda18db">02734</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#adc1760d26ff0f1212ab97a7d3bda18db">pctl_csr</a>                     : 4;
<a name="l02735"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a47aad3dbf13c4333abbb041fe37d2a2a">02735</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a47aad3dbf13c4333abbb041fe37d2a2a">nctl_dat</a>                     : 4;
<a name="l02736"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#aa1c8c86b8178dfa18b950cb242a188b4">02736</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#aa1c8c86b8178dfa18b950cb242a188b4">reserved_20_27</a>               : 8;
<a name="l02737"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a58ba9ad5e50e63bd31663b86f4de883e">02737</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a58ba9ad5e50e63bd31663b86f4de883e">nctl_csr</a>                     : 4;
<a name="l02738"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a921a3f9c49cde7c8c1ac460143c400ac">02738</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html#a921a3f9c49cde7c8c1ac460143c400ac">reserved_32_63</a>               : 32;
<a name="l02739"></a>02739 <span class="preprocessor">#endif</span>
<a name="l02740"></a>02740 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a361d378315bbba5556b4013c7c80068d">cn50xx</a>;
<a name="l02741"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#a3b9a412d29f02df9a6395e79ff202361">02741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html">cvmx_lmcx_comp_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a3b9a412d29f02df9a6395e79ff202361">cn52xx</a>;
<a name="l02742"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#ab89d85d7259f614c899e92860c2686f2">02742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html">cvmx_lmcx_comp_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#ab89d85d7259f614c899e92860c2686f2">cn52xxp1</a>;
<a name="l02743"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#ad999194e025b93e004453194c00f57be">02743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html">cvmx_lmcx_comp_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#ad999194e025b93e004453194c00f57be">cn56xx</a>;
<a name="l02744"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#a52e74b3f999e90374416e64a516eaa7e">02744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html">cvmx_lmcx_comp_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a52e74b3f999e90374416e64a516eaa7e">cn56xxp1</a>;
<a name="l02745"></a><a class="code" href="unioncvmx__lmcx__comp__ctl.html#a1772d808e7d92e9406b54103e957cabe">02745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn50xx.html">cvmx_lmcx_comp_ctl_cn50xx</a>      <a class="code" href="unioncvmx__lmcx__comp__ctl.html#a1772d808e7d92e9406b54103e957cabe">cn58xx</a>;
<a name="l02746"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html">02746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html">cvmx_lmcx_comp_ctl_cn58xxp1</a> {
<a name="l02747"></a>02747 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02748"></a>02748 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a1776cfb0ebc5b1b7bde359a10549909d">reserved_32_63</a>               : 32;
<a name="l02749"></a>02749     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#aad3140cd8da3a1b6b6a8f1c3c1d79ee4">nctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02750"></a>02750     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a4c422b129850d0209916a07902cc3a20">reserved_20_27</a>               : 8;
<a name="l02751"></a>02751     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#ad5435a2df91f73a206cbf8d62ac0640d">nctl_dat</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02752"></a>02752     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a9c9f86c72dc6e12718dea6bff810cb82">pctl_csr</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02753"></a>02753     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#ab336572d4f90417a11f834d0508a2e9b">reserved_4_11</a>                : 8;
<a name="l02754"></a>02754     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a7cf30549efe0ffcf9b902116a46f3744">pctl_dat</a>                     : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l02755"></a>02755 <span class="preprocessor">#else</span>
<a name="l02756"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a7cf30549efe0ffcf9b902116a46f3744">02756</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a7cf30549efe0ffcf9b902116a46f3744">pctl_dat</a>                     : 4;
<a name="l02757"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#ab336572d4f90417a11f834d0508a2e9b">02757</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#ab336572d4f90417a11f834d0508a2e9b">reserved_4_11</a>                : 8;
<a name="l02758"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a9c9f86c72dc6e12718dea6bff810cb82">02758</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a9c9f86c72dc6e12718dea6bff810cb82">pctl_csr</a>                     : 4;
<a name="l02759"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#ad5435a2df91f73a206cbf8d62ac0640d">02759</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#ad5435a2df91f73a206cbf8d62ac0640d">nctl_dat</a>                     : 4;
<a name="l02760"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a4c422b129850d0209916a07902cc3a20">02760</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a4c422b129850d0209916a07902cc3a20">reserved_20_27</a>               : 8;
<a name="l02761"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#aad3140cd8da3a1b6b6a8f1c3c1d79ee4">02761</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#aad3140cd8da3a1b6b6a8f1c3c1d79ee4">nctl_csr</a>                     : 4;
<a name="l02762"></a><a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a1776cfb0ebc5b1b7bde359a10549909d">02762</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl_1_1cvmx__lmcx__comp__ctl__cn58xxp1.html#a1776cfb0ebc5b1b7bde359a10549909d">reserved_32_63</a>               : 32;
<a name="l02763"></a>02763 <span class="preprocessor">#endif</span>
<a name="l02764"></a>02764 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__comp__ctl.html#af7bbc2ab2614d3671c8a86a77e6af9e7">cn58xxp1</a>;
<a name="l02765"></a>02765 };
<a name="l02766"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae14b7c2073d24274c45d77c8d6518d0e">02766</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__comp__ctl.html" title="cvmx_lmc::_comp_ctl">cvmx_lmcx_comp_ctl</a> <a class="code" href="unioncvmx__lmcx__comp__ctl.html" title="cvmx_lmc::_comp_ctl">cvmx_lmcx_comp_ctl_t</a>;
<a name="l02767"></a>02767 <span class="comment"></span>
<a name="l02768"></a>02768 <span class="comment">/**</span>
<a name="l02769"></a>02769 <span class="comment"> * cvmx_lmc#_comp_ctl2</span>
<a name="l02770"></a>02770 <span class="comment"> *</span>
<a name="l02771"></a>02771 <span class="comment"> * LMC_COMP_CTL2 = LMC Compensation control</span>
<a name="l02772"></a>02772 <span class="comment"> *</span>
<a name="l02773"></a>02773 <span class="comment"> */</span>
<a name="l02774"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html">02774</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__comp__ctl2.html" title="cvmx_lmc::_comp_ctl2">cvmx_lmcx_comp_ctl2</a> {
<a name="l02775"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a73ad948a1f95864059e474e88232879c">02775</a>     uint64_t <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a73ad948a1f95864059e474e88232879c">u64</a>;
<a name="l02776"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html">02776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html">cvmx_lmcx_comp_ctl2_s</a> {
<a name="l02777"></a>02777 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02778"></a>02778 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a9d382c28dceadb6a299965926a679d42">reserved_51_63</a>               : 13;
<a name="l02779"></a>02779     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a420f3675ed397f5604002fa454c97085">rclk_char_mode</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02780"></a>02780     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ab70e960a894e86066a89d11f85cce39d">reserved_40_49</a>               : 10;
<a name="l02781"></a>02781     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ac928d30c71f608978e198c517beaa58d">ptune_offset</a>                 : 4;  <span class="comment">/**&lt; Ptune offset value. This is a signed value where the MSB is a sign bit, with zero</span>
<a name="l02782"></a>02782 <span class="comment">                                                         indicating addition and one indicating subtraction. */</span>
<a name="l02783"></a>02783     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a2ce723517a31acc9840c6996b3ac1ce6">reserved_12_35</a>               : 24;
<a name="l02784"></a>02784     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ab064a31524570fde05f33a91796808ba">cmd_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for DDR_RAS_L_A&lt;16&gt;/DDR_CAS_L_A&lt;15&gt;/DDR_WE_L_A&lt;14&gt;/DDR_A&lt;13:0&gt;/</span>
<a name="l02785"></a>02785 <span class="comment">                                                         DDR_A&lt;15&gt;_BG1/DDR_A&lt;14&gt;_BG0/DDR_BA* /DDR_BA2_TEN/DDR_PAR/DDR_RESET_L drivers.</span>
<a name="l02786"></a>02786 <span class="comment">                                                         In DDR3 mode:</span>
<a name="l02787"></a>02787 <span class="comment">                                                           0x1 = 24 ohm.</span>
<a name="l02788"></a>02788 <span class="comment">                                                           0x2 = 26.67 ohm.</span>
<a name="l02789"></a>02789 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02790"></a>02790 <span class="comment">                                                           0x4 = 34.3 ohm.</span>
<a name="l02791"></a>02791 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02792"></a>02792 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02793"></a>02793 <span class="comment">                                                           0x7 = 60 ohm.</span>
<a name="l02794"></a>02794 <span class="comment">                                                           _ else = Reserved.</span>
<a name="l02795"></a>02795 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l02796"></a>02796 <span class="comment">                                                           0x0 = Reserved.</span>
<a name="l02797"></a>02797 <span class="comment">                                                           0x1 = Reserved.</span>
<a name="l02798"></a>02798 <span class="comment">                                                           0x2 = 26 ohm.</span>
<a name="l02799"></a>02799 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02800"></a>02800 <span class="comment">                                                           0x4 = 34 ohm.</span>
<a name="l02801"></a>02801 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02802"></a>02802 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02803"></a>02803 <span class="comment">                                                           _ else = Reserved. */</span>
<a name="l02804"></a>02804     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a18d5013a086fdbff45af9611104fab83">ck_ctl</a>                       : 4;  <span class="comment">/**&lt; Drive strength control for DDR_CK_*_P/N drivers.</span>
<a name="l02805"></a>02805 <span class="comment">                                                         In DDR3 mode:</span>
<a name="l02806"></a>02806 <span class="comment">                                                           0x1 = 24 ohm.</span>
<a name="l02807"></a>02807 <span class="comment">                                                           0x2 = 26.67 ohm.</span>
<a name="l02808"></a>02808 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02809"></a>02809 <span class="comment">                                                           0x4 = 34.3 ohm.</span>
<a name="l02810"></a>02810 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02811"></a>02811 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02812"></a>02812 <span class="comment">                                                           0x7 = 60 ohm.</span>
<a name="l02813"></a>02813 <span class="comment">                                                           _ else = Reserved.</span>
<a name="l02814"></a>02814 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l02815"></a>02815 <span class="comment">                                                           0x0 = Reserved.</span>
<a name="l02816"></a>02816 <span class="comment">                                                           0x1 = Reserved.</span>
<a name="l02817"></a>02817 <span class="comment">                                                           0x2 = 26 ohm.</span>
<a name="l02818"></a>02818 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02819"></a>02819 <span class="comment">                                                           0x4 = 34 ohm.</span>
<a name="l02820"></a>02820 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02821"></a>02821 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02822"></a>02822 <span class="comment">                                                           _ else = Reserved.&quot; */</span>
<a name="l02823"></a>02823     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a40cad489e5b762be16ad9647d5e92a26">dqx_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for DDR_DQ* /DDR_CB* /DDR_DQS_*_P/N drivers.</span>
<a name="l02824"></a>02824 <span class="comment">                                                         0x1 = 24 ohm.</span>
<a name="l02825"></a>02825 <span class="comment">                                                         0x2 = 26.67 ohm.</span>
<a name="l02826"></a>02826 <span class="comment">                                                         0x3 = 30 ohm.</span>
<a name="l02827"></a>02827 <span class="comment">                                                         0x4 = 34.3 ohm.</span>
<a name="l02828"></a>02828 <span class="comment">                                                         0x5 = 40 ohm.</span>
<a name="l02829"></a>02829 <span class="comment">                                                         0x6 = 48 ohm.</span>
<a name="l02830"></a>02830 <span class="comment">                                                         0x7 = 60 ohm.</span>
<a name="l02831"></a>02831 <span class="comment">                                                         _ else = Reserved. */</span>
<a name="l02832"></a>02832 <span class="preprocessor">#else</span>
<a name="l02833"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a40cad489e5b762be16ad9647d5e92a26">02833</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a40cad489e5b762be16ad9647d5e92a26">dqx_ctl</a>                      : 4;
<a name="l02834"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a18d5013a086fdbff45af9611104fab83">02834</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a18d5013a086fdbff45af9611104fab83">ck_ctl</a>                       : 4;
<a name="l02835"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ab064a31524570fde05f33a91796808ba">02835</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ab064a31524570fde05f33a91796808ba">cmd_ctl</a>                      : 4;
<a name="l02836"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a2ce723517a31acc9840c6996b3ac1ce6">02836</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a2ce723517a31acc9840c6996b3ac1ce6">reserved_12_35</a>               : 24;
<a name="l02837"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ac928d30c71f608978e198c517beaa58d">02837</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ac928d30c71f608978e198c517beaa58d">ptune_offset</a>                 : 4;
<a name="l02838"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ab70e960a894e86066a89d11f85cce39d">02838</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#ab70e960a894e86066a89d11f85cce39d">reserved_40_49</a>               : 10;
<a name="l02839"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a420f3675ed397f5604002fa454c97085">02839</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a420f3675ed397f5604002fa454c97085">rclk_char_mode</a>               : 1;
<a name="l02840"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a9d382c28dceadb6a299965926a679d42">02840</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__s.html#a9d382c28dceadb6a299965926a679d42">reserved_51_63</a>               : 13;
<a name="l02841"></a>02841 <span class="preprocessor">#endif</span>
<a name="l02842"></a>02842 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ac42dbf4f7bf5ff0431caf8ed55f1cd0b">s</a>;
<a name="l02843"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">02843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">cvmx_lmcx_comp_ctl2_cn61xx</a> {
<a name="l02844"></a>02844 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02845"></a>02845 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a8d63ddb0b0816acff25ead9e9de32df5">reserved_34_63</a>               : 30;
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a9d5913d6b4b4c9b2dbefa2fe63cf56ac">ddr__ptune</a>                   : 4;  <span class="comment">/**&lt; DDR PCTL from compensation circuit</span>
<a name="l02847"></a>02847 <span class="comment">                                                         The encoded value provides debug information for the</span>
<a name="l02848"></a>02848 <span class="comment">                                                         compensation impedance on P-pullup */</span>
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a016735d98bc8856970b6b68d090c718d">ddr__ntune</a>                   : 4;  <span class="comment">/**&lt; DDR NCTL from compensation circuit</span>
<a name="l02850"></a>02850 <span class="comment">                                                         The encoded value provides debug information for the</span>
<a name="l02851"></a>02851 <span class="comment">                                                         compensation impedance on N-pulldown */</span>
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a51d43995275b04e0bb74938194583bb1">m180</a>                         : 1;  <span class="comment">/**&lt; Cap impedance at 180 Ohm (instead of 240 Ohm) */</span>
<a name="l02853"></a>02853     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a16a953222ef8bb1c40af23e83797f2be">byp</a>                          : 1;  <span class="comment">/**&lt; Bypass mode</span>
<a name="l02854"></a>02854 <span class="comment">                                                         When set, PTUNE,NTUNE are the compensation setting.</span>
<a name="l02855"></a>02855 <span class="comment">                                                         When clear, DDR_PTUNE,DDR_NTUNE are the compensation setting. */</span>
<a name="l02856"></a>02856     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a80846913aff33c17b0f62484fde8cf42">ptune</a>                        : 4;  <span class="comment">/**&lt; PCTL impedance control in bypass mode */</span>
<a name="l02857"></a>02857     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1ff71b3ca9b02afdadf04b550744b4c4">ntune</a>                        : 4;  <span class="comment">/**&lt; NCTL impedance control in bypass mode */</span>
<a name="l02858"></a>02858     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a7884ac1859ae2e08e02187994fdab7c8">rodt_ctl</a>                     : 4;  <span class="comment">/**&lt; NCTL RODT impedance control bits</span>
<a name="l02859"></a>02859 <span class="comment">                                                         This field controls ODT values during a memory read</span>
<a name="l02860"></a>02860 <span class="comment">                                                         on the Octeon side</span>
<a name="l02861"></a>02861 <span class="comment">                                                         0000 = No ODT</span>
<a name="l02862"></a>02862 <span class="comment">                                                         0001 = 20 ohm</span>
<a name="l02863"></a>02863 <span class="comment">                                                         0010 = 30 ohm</span>
<a name="l02864"></a>02864 <span class="comment">                                                         0011 = 40 ohm</span>
<a name="l02865"></a>02865 <span class="comment">                                                         0100 = 60 ohm</span>
<a name="l02866"></a>02866 <span class="comment">                                                         0101 = 120 ohm</span>
<a name="l02867"></a>02867 <span class="comment">                                                         0110-1111 = Reserved */</span>
<a name="l02868"></a>02868     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a4bcecbf786971bfcd6baf59fecf94324">cmd_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for CMD/A/RESET_L drivers</span>
<a name="l02869"></a>02869 <span class="comment">                                                         0001 = 24 ohm</span>
<a name="l02870"></a>02870 <span class="comment">                                                         0010 = 26.67 ohm</span>
<a name="l02871"></a>02871 <span class="comment">                                                         0011 = 30 ohm</span>
<a name="l02872"></a>02872 <span class="comment">                                                         0100 = 34.3 ohm</span>
<a name="l02873"></a>02873 <span class="comment">                                                         0101 = 40 ohm</span>
<a name="l02874"></a>02874 <span class="comment">                                                         0110 = 48 ohm</span>
<a name="l02875"></a>02875 <span class="comment">                                                         0111 = 60 ohm</span>
<a name="l02876"></a>02876 <span class="comment">                                                         0000,1000-1111 = Reserved */</span>
<a name="l02877"></a>02877     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1c3b7471f92480ccf87a49e41de8912f">ck_ctl</a>                       : 4;  <span class="comment">/**&lt; Drive strength control for CK/CS*_L/ODT/CKE* drivers</span>
<a name="l02878"></a>02878 <span class="comment">                                                         0001 = 24 ohm</span>
<a name="l02879"></a>02879 <span class="comment">                                                         0010 = 26.67 ohm</span>
<a name="l02880"></a>02880 <span class="comment">                                                         0011 = 30 ohm</span>
<a name="l02881"></a>02881 <span class="comment">                                                         0100 = 34.3 ohm</span>
<a name="l02882"></a>02882 <span class="comment">                                                         0101 = 40 ohm</span>
<a name="l02883"></a>02883 <span class="comment">                                                         0110 = 48 ohm</span>
<a name="l02884"></a>02884 <span class="comment">                                                         0111 = 60 ohm</span>
<a name="l02885"></a>02885 <span class="comment">                                                         0000,1000-1111 = Reserved */</span>
<a name="l02886"></a>02886     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1295ad4f0ac3b5a95f742d9dcc1fd9af">dqx_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for DQ/DQS drivers</span>
<a name="l02887"></a>02887 <span class="comment">                                                         0001 = 24 ohm</span>
<a name="l02888"></a>02888 <span class="comment">                                                         0010 = 26.67 ohm</span>
<a name="l02889"></a>02889 <span class="comment">                                                         0011 = 30 ohm</span>
<a name="l02890"></a>02890 <span class="comment">                                                         0100 = 34.3 ohm</span>
<a name="l02891"></a>02891 <span class="comment">                                                         0101 = 40 ohm</span>
<a name="l02892"></a>02892 <span class="comment">                                                         0110 = 48 ohm</span>
<a name="l02893"></a>02893 <span class="comment">                                                         0111 = 60 ohm</span>
<a name="l02894"></a>02894 <span class="comment">                                                         0000,1000-1111 = Reserved */</span>
<a name="l02895"></a>02895 <span class="preprocessor">#else</span>
<a name="l02896"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1295ad4f0ac3b5a95f742d9dcc1fd9af">02896</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1295ad4f0ac3b5a95f742d9dcc1fd9af">dqx_ctl</a>                      : 4;
<a name="l02897"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1c3b7471f92480ccf87a49e41de8912f">02897</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1c3b7471f92480ccf87a49e41de8912f">ck_ctl</a>                       : 4;
<a name="l02898"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a4bcecbf786971bfcd6baf59fecf94324">02898</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a4bcecbf786971bfcd6baf59fecf94324">cmd_ctl</a>                      : 4;
<a name="l02899"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a7884ac1859ae2e08e02187994fdab7c8">02899</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a7884ac1859ae2e08e02187994fdab7c8">rodt_ctl</a>                     : 4;
<a name="l02900"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1ff71b3ca9b02afdadf04b550744b4c4">02900</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a1ff71b3ca9b02afdadf04b550744b4c4">ntune</a>                        : 4;
<a name="l02901"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a80846913aff33c17b0f62484fde8cf42">02901</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a80846913aff33c17b0f62484fde8cf42">ptune</a>                        : 4;
<a name="l02902"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a16a953222ef8bb1c40af23e83797f2be">02902</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a16a953222ef8bb1c40af23e83797f2be">byp</a>                          : 1;
<a name="l02903"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a51d43995275b04e0bb74938194583bb1">02903</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a51d43995275b04e0bb74938194583bb1">m180</a>                         : 1;
<a name="l02904"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a016735d98bc8856970b6b68d090c718d">02904</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a016735d98bc8856970b6b68d090c718d">ddr__ntune</a>                   : 4;
<a name="l02905"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a9d5913d6b4b4c9b2dbefa2fe63cf56ac">02905</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a9d5913d6b4b4c9b2dbefa2fe63cf56ac">ddr__ptune</a>                   : 4;
<a name="l02906"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a8d63ddb0b0816acff25ead9e9de32df5">02906</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html#a8d63ddb0b0816acff25ead9e9de32df5">reserved_34_63</a>               : 30;
<a name="l02907"></a>02907 <span class="preprocessor">#endif</span>
<a name="l02908"></a>02908 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a1766f0e1dbcb24c6ade3a979c5bf6a6f">cn61xx</a>;
<a name="l02909"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a8a7cd86e0694add29711fb63d23f3011">02909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">cvmx_lmcx_comp_ctl2_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a8a7cd86e0694add29711fb63d23f3011">cn63xx</a>;
<a name="l02910"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a5922465185c2b0576ec079083b053cf9">02910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">cvmx_lmcx_comp_ctl2_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a5922465185c2b0576ec079083b053cf9">cn63xxp1</a>;
<a name="l02911"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a4360fd5aa44d16aaf3d571313d317ca2">02911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">cvmx_lmcx_comp_ctl2_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a4360fd5aa44d16aaf3d571313d317ca2">cn66xx</a>;
<a name="l02912"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ac93f94b39e86e147d8b43a978fca9c9a">02912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">cvmx_lmcx_comp_ctl2_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ac93f94b39e86e147d8b43a978fca9c9a">cn68xx</a>;
<a name="l02913"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a2d1c6480f8c2f189fc3c6babd07d8e13">02913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">cvmx_lmcx_comp_ctl2_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a2d1c6480f8c2f189fc3c6babd07d8e13">cn68xxp1</a>;
<a name="l02914"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html">02914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html">cvmx_lmcx_comp_ctl2_cn70xx</a> {
<a name="l02915"></a>02915 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02916"></a>02916 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a50f32c0fec683ae24ab3736ad0a7db5d">reserved_51_63</a>               : 13;
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#af7f0cb65fa1f6a807387e86f8df693dc">rclk_char_mode</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l02918"></a>02918     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#aa49443f2cfc4be7f802fc8eec442af08">ddr__ptune</a>                   : 5;  <span class="comment">/**&lt; DDR PCTL from compensation circuit. The encoded value provides debug information for the</span>
<a name="l02919"></a>02919 <span class="comment">                                                         compensation impedance on P-pullup. */</span>
<a name="l02920"></a>02920     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a113e48bf58c424e7943c78df3db39c70">ddr__ntune</a>                   : 5;  <span class="comment">/**&lt; DDR NCTL from compensation circuit. The encoded value provides debug information for the</span>
<a name="l02921"></a>02921 <span class="comment">                                                         compensation impedance on N-pulldown. */</span>
<a name="l02922"></a>02922     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#ac3b616823a9615be3dcd49ea807fa96e">ptune_offset</a>                 : 4;  <span class="comment">/**&lt; Ptune offset value. This is a signed value where the MSB is a sign bit, with zero</span>
<a name="l02923"></a>02923 <span class="comment">                                                         indicating addition and one indicating subtraction. */</span>
<a name="l02924"></a>02924     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a41b084e9c1ad4629c3f7f406c50dbf0d">ntune_offset</a>                 : 4;  <span class="comment">/**&lt; Ntune offset value. This is a signed value where the MSB is a sign bit, with zero</span>
<a name="l02925"></a>02925 <span class="comment">                                                         indicating addition and one indicating subtraction. */</span>
<a name="l02926"></a>02926     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a46341a089020e6b665beb59f8357f1c5">m180</a>                         : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l02927"></a>02927     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#af9dd6e1e6e18ba2c009f1effcb1913fb">byp</a>                          : 1;  <span class="comment">/**&lt; Bypass mode. When set, [PTUNE],[NTUNE] are the compensation setting. When clear,</span>
<a name="l02928"></a>02928 <span class="comment">                                                         [DDR__PTUNE],[DDR__NTUNE] are the compensation setting. */</span>
<a name="l02929"></a>02929     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a27bbb0b56a3f8f27cc8ed080ef14b0be">ptune</a>                        : 5;  <span class="comment">/**&lt; PCTL impedance control in bypass mode. */</span>
<a name="l02930"></a>02930     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#afd0a1edb5ba9fa773ee66e262738f885">ntune</a>                        : 5;  <span class="comment">/**&lt; NCTL impedance control in bypass mode. */</span>
<a name="l02931"></a>02931     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a472f50216c432c6f6060fa0c78e69e27">rodt_ctl</a>                     : 4;  <span class="comment">/**&lt; RODT NCTL impedance control bits. This field controls ODT values during a memory read.</span>
<a name="l02932"></a>02932 <span class="comment">                                                           0x0 = No ODT.</span>
<a name="l02933"></a>02933 <span class="comment">                                                           0x1 = 20 ohm.</span>
<a name="l02934"></a>02934 <span class="comment">                                                           0x2 = 30 ohm.</span>
<a name="l02935"></a>02935 <span class="comment">                                                           0x3 = 40 ohm.</span>
<a name="l02936"></a>02936 <span class="comment">                                                           0x4 = 60 ohm.</span>
<a name="l02937"></a>02937 <span class="comment">                                                           0x5 = 120 ohm.</span>
<a name="l02938"></a>02938 <span class="comment">                                                           _ else = Reserved.</span>
<a name="l02939"></a>02939 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l02940"></a>02940 <span class="comment">                                                           0x0 = No ODT.</span>
<a name="l02941"></a>02941 <span class="comment">                                                           0x1 = 40 ohm.</span>
<a name="l02942"></a>02942 <span class="comment">                                                           0x2 = 60 ohm.</span>
<a name="l02943"></a>02943 <span class="comment">                                                           0x3 = 80 ohm.</span>
<a name="l02944"></a>02944 <span class="comment">                                                           0x4 = 120 ohm.</span>
<a name="l02945"></a>02945 <span class="comment">                                                           0x5 = 240 ohm.</span>
<a name="l02946"></a>02946 <span class="comment">                                                           0x6 = 34 ohm.</span>
<a name="l02947"></a>02947 <span class="comment">                                                           0x7 = 48 ohm.</span>
<a name="l02948"></a>02948 <span class="comment">                                                           _ else = Reserved. */</span>
<a name="l02949"></a>02949     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a21f3962d50d404942076dd7eac00adb8">control_ctl</a>                  : 4;  <span class="comment">/**&lt; Drive strength control for DDR_DIMMx_CS*_L/DDR_DIMMx_ODT_* /DDR_DIMMx_CKE* drivers.</span>
<a name="l02950"></a>02950 <span class="comment">                                                         In DDR3 mode:</span>
<a name="l02951"></a>02951 <span class="comment">                                                           0x1 = 24 ohm.</span>
<a name="l02952"></a>02952 <span class="comment">                                                           0x2 = 26.67 ohm.</span>
<a name="l02953"></a>02953 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02954"></a>02954 <span class="comment">                                                           0x4 = 34.3 ohm.</span>
<a name="l02955"></a>02955 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02956"></a>02956 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02957"></a>02957 <span class="comment">                                                           0x7 = 60 ohm.</span>
<a name="l02958"></a>02958 <span class="comment">                                                           _ else = Reserved.</span>
<a name="l02959"></a>02959 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l02960"></a>02960 <span class="comment">                                                           0x0 = Reserved.</span>
<a name="l02961"></a>02961 <span class="comment">                                                           0x1 = Reserved.</span>
<a name="l02962"></a>02962 <span class="comment">                                                           0x2 = 26 ohm.</span>
<a name="l02963"></a>02963 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02964"></a>02964 <span class="comment">                                                           0x4 = 34 ohm.</span>
<a name="l02965"></a>02965 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02966"></a>02966 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02967"></a>02967 <span class="comment">                                                           _ else = Reserved. */</span>
<a name="l02968"></a>02968     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a9624744ed629ab5a554a2987a6f848d6">cmd_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for DDR_RAS_L_A&lt;16&gt;/DDR_CAS_L_A&lt;15&gt;/DDR_WE_L_A&lt;14&gt;/DDR_A&lt;13:0&gt;/DDR_</span>
<a name="l02969"></a>02969 <span class="comment">                                                         A&lt;15&gt;_BG1/DDR_A&lt;14&gt;_BG0/DDR_BA* /DDR_BA2_TEN/DDR_PAR/DDR_RESET_L drivers.</span>
<a name="l02970"></a>02970 <span class="comment">                                                         In DDR3 mode:</span>
<a name="l02971"></a>02971 <span class="comment">                                                           0x1 = 24 ohm.</span>
<a name="l02972"></a>02972 <span class="comment">                                                           0x2 = 26.67 ohm.</span>
<a name="l02973"></a>02973 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02974"></a>02974 <span class="comment">                                                           0x4 = 34.3 ohm.</span>
<a name="l02975"></a>02975 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02976"></a>02976 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02977"></a>02977 <span class="comment">                                                           0x7 = 60 ohm.</span>
<a name="l02978"></a>02978 <span class="comment">                                                           _ else = Reserved.</span>
<a name="l02979"></a>02979 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l02980"></a>02980 <span class="comment">                                                           0x0 = Reserved.</span>
<a name="l02981"></a>02981 <span class="comment">                                                           0x1 = Reserved.</span>
<a name="l02982"></a>02982 <span class="comment">                                                           0x2 = 26 ohm.</span>
<a name="l02983"></a>02983 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02984"></a>02984 <span class="comment">                                                           0x4 = 34 ohm.</span>
<a name="l02985"></a>02985 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02986"></a>02986 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02987"></a>02987 <span class="comment">                                                           _ else = Reserved. */</span>
<a name="l02988"></a>02988     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a8b14d77c4255eba88b679e9d81e99aeb">ck_ctl</a>                       : 4;  <span class="comment">/**&lt; &quot;Drive strength control for DDR_CK_*_P/N drivers.</span>
<a name="l02989"></a>02989 <span class="comment">                                                         In DDR3 mode:</span>
<a name="l02990"></a>02990 <span class="comment">                                                           0x1 = 24 ohm.</span>
<a name="l02991"></a>02991 <span class="comment">                                                           0x2 = 26.67 ohm.</span>
<a name="l02992"></a>02992 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l02993"></a>02993 <span class="comment">                                                           0x4 = 34.3 ohm.</span>
<a name="l02994"></a>02994 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l02995"></a>02995 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l02996"></a>02996 <span class="comment">                                                           0x7 = 60 ohm.</span>
<a name="l02997"></a>02997 <span class="comment">                                                           _ else = Reserved.</span>
<a name="l02998"></a>02998 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l02999"></a>02999 <span class="comment">                                                           0x0 = Reserved.</span>
<a name="l03000"></a>03000 <span class="comment">                                                           0x1 = Reserved.</span>
<a name="l03001"></a>03001 <span class="comment">                                                           0x2 = 26 ohm.</span>
<a name="l03002"></a>03002 <span class="comment">                                                           0x3 = 30 ohm.</span>
<a name="l03003"></a>03003 <span class="comment">                                                           0x4 = 34 ohm.</span>
<a name="l03004"></a>03004 <span class="comment">                                                           0x5 = 40 ohm.</span>
<a name="l03005"></a>03005 <span class="comment">                                                           0x6 = 48 ohm.</span>
<a name="l03006"></a>03006 <span class="comment">                                                           _ else = Reserved.&quot; */</span>
<a name="l03007"></a>03007     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a71e9f64e4d10b725c244585194326d27">dqx_ctl</a>                      : 4;  <span class="comment">/**&lt; Drive strength control for DDR_DQ* /DDR_CB* /DDR_DQS_*_P/N drivers.</span>
<a name="l03008"></a>03008 <span class="comment">                                                         0x1 = 24 ohm.</span>
<a name="l03009"></a>03009 <span class="comment">                                                         0x2 = 26.67 ohm.</span>
<a name="l03010"></a>03010 <span class="comment">                                                         0x3 = 30 ohm.</span>
<a name="l03011"></a>03011 <span class="comment">                                                         0x4 = 34.3 ohm.</span>
<a name="l03012"></a>03012 <span class="comment">                                                         0x5 = 40 ohm.</span>
<a name="l03013"></a>03013 <span class="comment">                                                         0x6 = 48 ohm.</span>
<a name="l03014"></a>03014 <span class="comment">                                                         0x7 = 60 ohm.</span>
<a name="l03015"></a>03015 <span class="comment">                                                         _ else = Reserved. */</span>
<a name="l03016"></a>03016 <span class="preprocessor">#else</span>
<a name="l03017"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a71e9f64e4d10b725c244585194326d27">03017</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a71e9f64e4d10b725c244585194326d27">dqx_ctl</a>                      : 4;
<a name="l03018"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a8b14d77c4255eba88b679e9d81e99aeb">03018</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a8b14d77c4255eba88b679e9d81e99aeb">ck_ctl</a>                       : 4;
<a name="l03019"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a9624744ed629ab5a554a2987a6f848d6">03019</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a9624744ed629ab5a554a2987a6f848d6">cmd_ctl</a>                      : 4;
<a name="l03020"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a21f3962d50d404942076dd7eac00adb8">03020</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a21f3962d50d404942076dd7eac00adb8">control_ctl</a>                  : 4;
<a name="l03021"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a472f50216c432c6f6060fa0c78e69e27">03021</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a472f50216c432c6f6060fa0c78e69e27">rodt_ctl</a>                     : 4;
<a name="l03022"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#afd0a1edb5ba9fa773ee66e262738f885">03022</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#afd0a1edb5ba9fa773ee66e262738f885">ntune</a>                        : 5;
<a name="l03023"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a27bbb0b56a3f8f27cc8ed080ef14b0be">03023</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a27bbb0b56a3f8f27cc8ed080ef14b0be">ptune</a>                        : 5;
<a name="l03024"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#af9dd6e1e6e18ba2c009f1effcb1913fb">03024</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#af9dd6e1e6e18ba2c009f1effcb1913fb">byp</a>                          : 1;
<a name="l03025"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a46341a089020e6b665beb59f8357f1c5">03025</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a46341a089020e6b665beb59f8357f1c5">m180</a>                         : 1;
<a name="l03026"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a41b084e9c1ad4629c3f7f406c50dbf0d">03026</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a41b084e9c1ad4629c3f7f406c50dbf0d">ntune_offset</a>                 : 4;
<a name="l03027"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#ac3b616823a9615be3dcd49ea807fa96e">03027</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#ac3b616823a9615be3dcd49ea807fa96e">ptune_offset</a>                 : 4;
<a name="l03028"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a113e48bf58c424e7943c78df3db39c70">03028</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a113e48bf58c424e7943c78df3db39c70">ddr__ntune</a>                   : 5;
<a name="l03029"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#aa49443f2cfc4be7f802fc8eec442af08">03029</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#aa49443f2cfc4be7f802fc8eec442af08">ddr__ptune</a>                   : 5;
<a name="l03030"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#af7f0cb65fa1f6a807387e86f8df693dc">03030</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#af7f0cb65fa1f6a807387e86f8df693dc">rclk_char_mode</a>               : 1;
<a name="l03031"></a><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a50f32c0fec683ae24ab3736ad0a7db5d">03031</a>     uint64_t <a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html#a50f32c0fec683ae24ab3736ad0a7db5d">reserved_51_63</a>               : 13;
<a name="l03032"></a>03032 <span class="preprocessor">#endif</span>
<a name="l03033"></a>03033 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a5e4a732fcca744a9b4eb48f9e4961b7d">cn70xx</a>;
<a name="l03034"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#acdf79f8fcf9acd6f741c73e5a8da7fab">03034</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html">cvmx_lmcx_comp_ctl2_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#acdf79f8fcf9acd6f741c73e5a8da7fab">cn70xxp1</a>;
<a name="l03035"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a6a222c05bb139d305d8db18e23024427">03035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html">cvmx_lmcx_comp_ctl2_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a6a222c05bb139d305d8db18e23024427">cn73xx</a>;
<a name="l03036"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ad062c10afad915cfdd5d815cad01201e">03036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html">cvmx_lmcx_comp_ctl2_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ad062c10afad915cfdd5d815cad01201e">cn78xx</a>;
<a name="l03037"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ad6642756618fec696af43dae0dc8ed58">03037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html">cvmx_lmcx_comp_ctl2_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ad6642756618fec696af43dae0dc8ed58">cn78xxp1</a>;
<a name="l03038"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a561364a96ca078de9f4d589fe49be772">03038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn61xx.html">cvmx_lmcx_comp_ctl2_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#a561364a96ca078de9f4d589fe49be772">cnf71xx</a>;
<a name="l03039"></a><a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ada2d90fa0ca574b0ae71dcaf98f11854">03039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__comp__ctl2_1_1cvmx__lmcx__comp__ctl2__cn70xx.html">cvmx_lmcx_comp_ctl2_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__comp__ctl2.html#ada2d90fa0ca574b0ae71dcaf98f11854">cnf75xx</a>;
<a name="l03040"></a>03040 };
<a name="l03041"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a381deaedeb600ae6e065f5bc818b9735">03041</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__comp__ctl2.html" title="cvmx_lmc::_comp_ctl2">cvmx_lmcx_comp_ctl2</a> <a class="code" href="unioncvmx__lmcx__comp__ctl2.html" title="cvmx_lmc::_comp_ctl2">cvmx_lmcx_comp_ctl2_t</a>;
<a name="l03042"></a>03042 <span class="comment"></span>
<a name="l03043"></a>03043 <span class="comment">/**</span>
<a name="l03044"></a>03044 <span class="comment"> * cvmx_lmc#_config</span>
<a name="l03045"></a>03045 <span class="comment"> *</span>
<a name="l03046"></a>03046 <span class="comment"> * This register controls certain parameters required for memory configuration. Note the</span>
<a name="l03047"></a>03047 <span class="comment"> * following:</span>
<a name="l03048"></a>03048 <span class="comment"> * * Priority order for hardware write operations to</span>
<a name="l03049"></a>03049 <span class="comment"> * LMC()_CONFIG/LMC()_FADR/LMC()_ECC_SYND: DED error &gt; SEC error.</span>
<a name="l03050"></a>03050 <span class="comment"> * * The self-refresh entry sequence(s) power the DLL up/down (depending on</span>
<a name="l03051"></a>03051 <span class="comment"> * LMC()_MODEREG_PARAMS0[DLL]) when LMC()_CONFIG[SREF_WITH_DLL] is set.</span>
<a name="l03052"></a>03052 <span class="comment"> * * Prior to the self-refresh exit sequence, LMC()_MODEREG_PARAMS0 should be reprogrammed</span>
<a name="l03053"></a>03053 <span class="comment"> * (if needed) to the appropriate values.</span>
<a name="l03054"></a>03054 <span class="comment"> *</span>
<a name="l03055"></a>03055 <span class="comment"> * See LMC Initialization Sequence for the LMC bring-up sequence.</span>
<a name="l03056"></a>03056 <span class="comment"> */</span>
<a name="l03057"></a><a class="code" href="unioncvmx__lmcx__config.html">03057</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__config.html" title="cvmx_lmc::_config">cvmx_lmcx_config</a> {
<a name="l03058"></a><a class="code" href="unioncvmx__lmcx__config.html#a6d5b0d3faa223166c6eddfd20ab82e63">03058</a>     uint64_t <a class="code" href="unioncvmx__lmcx__config.html#a6d5b0d3faa223166c6eddfd20ab82e63">u64</a>;
<a name="l03059"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html">03059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html">cvmx_lmcx_config_s</a> {
<a name="l03060"></a>03060 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03061"></a>03061 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a5e7c16a7e9e26b74cc0c9e696d6a33a5">lrdimm_ena</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03062"></a>03062     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a4cd3cf56824332be7ad686dbe3ef2b4b">bg2_enable</a>                   : 1;  <span class="comment">/**&lt; BG1 enable bit. Only has an effect when LMC()_CONFIG[MODEDDR4] = 1.</span>
<a name="l03063"></a>03063 <span class="comment">                                                         Set to 1 when using DDR4 x4 or x8 parts.</span>
<a name="l03064"></a>03064 <span class="comment">                                                         Clear to 0 when using DDR4 x16 parts. */</span>
<a name="l03065"></a>03065     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a49d6ad714521aeb319b16210d68df3bc">mode_x4dev</a>                   : 1;  <span class="comment">/**&lt; DDR *4 device mode. */</span>
<a name="l03066"></a>03066     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a96eecefe5a2fbd5bcc7a6e51997281f0">mode32b</a>                      : 1;  <span class="comment">/**&lt; 32-bit datapath mode. When set, only 32 DQ pins are used. */</span>
<a name="l03067"></a>03067     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ae7446b5bfd2d352bdf3743b35ff1a820">scrz</a>                         : 1;  <span class="comment">/**&lt; Hide LMC()_SCRAMBLE_CFG0 and LMC()_SCRAMBLE_CFG1 when set. */</span>
<a name="l03068"></a>03068     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#afd15e30a1dffaebeb2c077a194464f3d">early_unload_d1_r1</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l03069"></a>03069     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a26b64ccfa211fdf046d6f4c2d6fff886">early_unload_d1_r0</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l03070"></a>03070     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a12adb4c96302bd744c1d5ccceb1856b8">early_unload_d0_r1</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l03071"></a>03071     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ac6515b0072934dcc77609eb4de858752">early_unload_d0_r0</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l03072"></a>03072     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a62eb0566794d6ced7999ceaa9090773f">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization. [INIT_STATUS][n] = 1 implies rank n has been</span>
<a name="l03073"></a>03073 <span class="comment">                                                         initialized.</span>
<a name="l03074"></a>03074 <span class="comment">                                                         Software must set necessary [RANKMASK] bits before executing the initialization sequence</span>
<a name="l03075"></a>03075 <span class="comment">                                                         using LMC()_SEQ_CTL. If the rank has been selected for init with the [RANKMASK] bits,</span>
<a name="l03076"></a>03076 <span class="comment">                                                         the [INIT_STATUS] bits will be set after successful initialization and after self-refresh</span>
<a name="l03077"></a>03077 <span class="comment">                                                         exit. [INIT_STATUS] determines the chip-selects that assert during refresh, ZQCS,</span>
<a name="l03078"></a>03078 <span class="comment">                                                         precharge</span>
<a name="l03079"></a>03079 <span class="comment">                                                         power-down entry/exit, and self-refresh entry SEQ_SELs. */</span>
<a name="l03080"></a>03080     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a62e90cfe52109fdf52b2083151a59e6a">mirrmask</a>                     : 4;  <span class="comment">/**&lt; &quot;Mask determining which ranks are address-mirrored.</span>
<a name="l03081"></a>03081 <span class="comment">                                                         [MIRRMASK]&lt;n&gt; = 1 means rank n addresses are mirrored for</span>
<a name="l03082"></a>03082 <span class="comment">                                                         0 &lt;= n &lt;= 3.</span>
<a name="l03083"></a>03083 <span class="comment">                                                         In DDR3, a mirrored read/write operation has the following differences:</span>
<a name="l03084"></a>03084 <span class="comment">                                                         * DDR#_BA&lt;1&gt; is swapped with DDR#_BA&lt;0&gt;.</span>
<a name="l03085"></a>03085 <span class="comment">                                                         * DDR#_A&lt;8&gt; is swapped with DDR#_A&lt;7&gt;.</span>
<a name="l03086"></a>03086 <span class="comment">                                                         * DDR#_A&lt;6&gt; is swapped with DDR#_A&lt;5&gt;.</span>
<a name="l03087"></a>03087 <span class="comment">                                                         * DDR#_A&lt;4&gt; is swapped with DDR#_A&lt;3&gt;.</span>
<a name="l03088"></a>03088 <span class="comment">                                                         When RANK_ENA = 0, MIRRMASK&lt;1&gt; MBZ.</span>
<a name="l03089"></a>03089 <span class="comment">                                                         In DDR4, a mirrored read/write operation has the following differences:</span>
<a name="l03090"></a>03090 <span class="comment">                                                         * DDR#_BG&lt;1&gt; is swapped with DDR#_BG&lt;0&gt;.</span>
<a name="l03091"></a>03091 <span class="comment">                                                         * DDR#_BA&lt;1&gt; is swapped with DDR#_BA&lt;0&gt;.</span>
<a name="l03092"></a>03092 <span class="comment">                                                         * DDR#_A&lt;13&gt; is swapped with DDR#_A&lt;11&gt;.</span>
<a name="l03093"></a>03093 <span class="comment">                                                         * DDR#_A&lt;8&gt; is swapped with DDR#_A&lt;7&gt;.</span>
<a name="l03094"></a>03094 <span class="comment">                                                         * DDR#_A&lt;6&gt; is swapped with DDR#_A&lt;5&gt;.</span>
<a name="l03095"></a>03095 <span class="comment">                                                         * DDR#_A&lt;4&gt; is swapped with DDR#_A&lt;3&gt;.</span>
<a name="l03096"></a>03096 <span class="comment">                                                         For CN70XX, MIRRMASK&lt;3:2&gt; MBZ.</span>
<a name="l03097"></a>03097 <span class="comment">                                                         * When RANK_ENA = 0, MIRRMASK&lt;1&gt; MBZ.&quot; */</span>
<a name="l03098"></a>03098     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aba58634b86cf8fd44d9e5c1b88483839">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized. To write-level/read-level/initialize rank</span>
<a name="l03099"></a>03099 <span class="comment">                                                         i, set [RANKMASK]&lt;i&gt;:</span>
<a name="l03100"></a>03100 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l03101"></a>03101 <span class="comment">                                                                       RANK_ENA = 1   RANK_ENA = 0</span>
<a name="l03102"></a>03102 <span class="comment">                                                         RANKMASK&lt;0&gt; = DIMM0_CS0      DIMM0_CS0</span>
<a name="l03103"></a>03103 <span class="comment">                                                         RANKMASK&lt;1&gt; = DIMM0_CS1      MBZ</span>
<a name="l03104"></a>03104 <span class="comment">                                                         RANKMASK&lt;2&gt; = DIMM1_CS0      DIMM1_CS0</span>
<a name="l03105"></a>03105 <span class="comment">                                                         RANKMASK&lt;3&gt; = DIMM1_CS1      MBZ</span>
<a name="l03106"></a>03106 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l03107"></a>03107 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately, so [RANKMASK] should only</span>
<a name="l03108"></a>03108 <span class="comment">                                                         have one bit set. [RANKMASK] is not used during self-refresh entry/exit and precharge</span>
<a name="l03109"></a>03109 <span class="comment">                                                         power-</span>
<a name="l03110"></a>03110 <span class="comment">                                                         down entry/exit instruction sequences. When [RANK_ENA] = 0, [RANKMASK]&lt;1&gt; and</span>
<a name="l03111"></a>03111 <span class="comment">                                                         [RANKMASK]&lt;3&gt; MBZ. */</span>
<a name="l03112"></a>03112     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aaf5cf46eab82a558c1a6bd878f8e338f">rank_ena</a>                     : 1;  <span class="comment">/**&lt; &quot;RANK enable (for use with dual-rank DIMMs).</span>
<a name="l03113"></a>03113 <span class="comment">                                                         * For dual-rank DIMMs, the [RANK_ENA] bit will enable the drive of the DDR#_DIMM*_CS*_L</span>
<a name="l03114"></a>03114 <span class="comment">                                                         and</span>
<a name="l03115"></a>03115 <span class="comment">                                                         ODT_&lt;1:0&gt; pins differently based on the ([PBANK_LSB] - 1) address bit.</span>
<a name="l03116"></a>03116 <span class="comment">                                                         * Write 0 for SINGLE ranked DIMMs.&quot; */</span>
<a name="l03117"></a>03117     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ab3e069aee34fa057a5c64218e3135876">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write mode registers. When set, self-refresh entry sequence writes</span>
<a name="l03118"></a>03118 <span class="comment">                                                         MR2 and MR1 (in this order, in all ranks), and self-refresh exit sequence writes MR1, MR0,</span>
<a name="l03119"></a>03119 <span class="comment">                                                         MR2, and MR3 (in this order, for all ranks). The write operations occur before self-</span>
<a name="l03120"></a>03120 <span class="comment">                                                         refresh entry, and after self-refresh exit. When clear, self-refresh entry and exit</span>
<a name="l03121"></a>03121 <span class="comment">                                                         instruction sequences do not write any mode registers in the DDR3/4 parts. */</span>
<a name="l03122"></a>03122     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ab144b3add1c3a6bafe6317e097521709">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Set this bit to send DQx signals one CK cycle earlier for the case when the shortest DQx</span>
<a name="l03123"></a>03123 <span class="comment">                                                         lines have a larger delay than the CK line. */</span>
<a name="l03124"></a>03124     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1a8ec3dcf35e35a1add13dd89dc7050e">reserved_18_39</a>               : 22;
<a name="l03125"></a>03125     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#afae9a81630df49914d8c6bff8272ec37">reset</a>                        : 1;  <span class="comment">/**&lt; Reset one-shot pulse for LMC()_OPS_CNT, LMC()_IFB_CNT, and LMC()_DCLK_CNT.</span>
<a name="l03126"></a>03126 <span class="comment">                                                         To cause the reset, software writes this to a 1, then rewrites it to a 0. */</span>
<a name="l03127"></a>03127     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1ddbc15237b916450d15bd1e782f42fe">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation.</span>
<a name="l03128"></a>03128 <span class="comment">                                                         0 = disabled, 1 = enabled. */</span>
<a name="l03129"></a>03129     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1053ab6fd50eabf7659c439c791c7aa1">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after having waited for 2^[FORCEWRITE] CK</span>
<a name="l03130"></a>03130 <span class="comment">                                                         cycles. 0 = disabled. */</span>
<a name="l03131"></a>03131     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a8440d30d38d7a81b22fa2609b2912d9d">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory controller has been idle for</span>
<a name="l03132"></a>03132 <span class="comment">                                                         2^(2+[IDLEPOWER]) CK cycles. 0 = disabled.</span>
<a name="l03133"></a>03133 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l03134"></a>03134 <span class="comment">                                                         LMC()_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL is disabled during the</span>
<a name="l03135"></a>03135 <span class="comment">                                                         precharge power-down. */</span>
<a name="l03136"></a>03136     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a814e6b1d599dbf142939b28edbde0c09">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; DIMM address bit select. Reverting to the explanation for [ROW_LSB], [PBANK_LSB] would be:</span>
<a name="l03137"></a>03137 <span class="comment">                                                         [ROW_LSB] bit + num_rowbits + num_rankbits</span>
<a name="l03138"></a>03138 <span class="comment">                                                         Decoding for PBANK_LSB:</span>
<a name="l03139"></a>03139 <span class="comment">                                                         0x0: DIMM = mem_adr&lt;28&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;27&gt;.</span>
<a name="l03140"></a>03140 <span class="comment">                                                         0x1: DIMM = mem_adr&lt;29&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;28&gt;.</span>
<a name="l03141"></a>03141 <span class="comment">                                                         0x2: DIMM = mem_adr&lt;30&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;29&gt;.</span>
<a name="l03142"></a>03142 <span class="comment">                                                         0x3: DIMM = mem_adr&lt;31&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;30&gt;.</span>
<a name="l03143"></a>03143 <span class="comment">                                                         0x4: DIMM = mem_adr&lt;32&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;31&gt;.</span>
<a name="l03144"></a>03144 <span class="comment">                                                         0x5: DIMM = mem_adr&lt;33&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;32&gt;.</span>
<a name="l03145"></a>03145 <span class="comment">                                                         0x6: DIMM = mem_adr&lt;34&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;33&gt;.</span>
<a name="l03146"></a>03146 <span class="comment">                                                         0x7: DIMM = mem_adr&lt;35&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;34&gt;.</span>
<a name="l03147"></a>03147 <span class="comment">                                                         0x8: DIMM = mem_adr&lt;36&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;35&gt;.</span>
<a name="l03148"></a>03148 <span class="comment">                                                         0x9: DIMM = mem_adr&lt;37&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;36&gt;.</span>
<a name="l03149"></a>03149 <span class="comment">                                                         0xA: DIMM = 0;           if [RANK_ENA]=1, rank = mem_adr&lt;37&gt;.</span>
<a name="l03150"></a>03150 <span class="comment">                                                         0xB-0xF: Reserved.</span>
<a name="l03151"></a>03151 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s K4B1G0846C-F7 1Gb (16M * 8 bit * 8 bank)</span>
<a name="l03152"></a>03152 <span class="comment">                                                         parts, the column address width = 10, so with 10b of col, 3b of bus, 3b of bank, ROW_LSB =</span>
<a name="l03153"></a>03153 <span class="comment">                                                         16. So, row = mem_adr&lt;29:16&gt;.</span>
<a name="l03154"></a>03154 <span class="comment">                                                         With [RANK_ENA] = 0, [PBANK_LSB] = 2.</span>
<a name="l03155"></a>03155 <span class="comment">                                                         With [RANK_ENA] = 1, [PBANK_LSB] = 3. */</span>
<a name="l03156"></a>03156     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aedacba9b969fea181e564ec93600127b">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row address bit select.</span>
<a name="l03157"></a>03157 <span class="comment">                                                         0x0 = Address bit 14 is LSB.</span>
<a name="l03158"></a>03158 <span class="comment">                                                         0x1 = Address bit 15 is LSB.</span>
<a name="l03159"></a>03159 <span class="comment">                                                         0x2 = Address bit 16 is LSB.</span>
<a name="l03160"></a>03160 <span class="comment">                                                         0x3 = Address bit 17 is LSB.</span>
<a name="l03161"></a>03161 <span class="comment">                                                         0x4 = Address bit 18 is LSB.</span>
<a name="l03162"></a>03162 <span class="comment">                                                         0x5 = Address bit 19 is LSB.</span>
<a name="l03163"></a>03163 <span class="comment">                                                         0x6 = Address bit 20 is LSB.</span>
<a name="l03164"></a>03164 <span class="comment">                                                         0x6 = Reserved.</span>
<a name="l03165"></a>03165 <span class="comment">                                                         Encoding used to determine which memory address bit position represents the low order DDR</span>
<a name="l03166"></a>03166 <span class="comment">                                                         ROW address. The processor&apos;s memory address&lt;34:7&gt; needs to be translated to DRAM addresses</span>
<a name="l03167"></a>03167 <span class="comment">                                                         (bnk,row,col,rank and DIMM) and that is a function of the following:</span>
<a name="l03168"></a>03168 <span class="comment">                                                         * Datapath width (64).</span>
<a name="l03169"></a>03169 <span class="comment">                                                         * Number of banks (8).</span>
<a name="l03170"></a>03170 <span class="comment">                                                         * Number of column bits of the memory part--specified indirectly by this register.</span>
<a name="l03171"></a>03171 <span class="comment">                                                         * Number of row bits of the memory part--specified indirectly by [PBANK_LSB].</span>
<a name="l03172"></a>03172 <span class="comment">                                                         * Number of ranks in a DIMM--specified by [RANK_ENA].</span>
<a name="l03173"></a>03173 <span class="comment">                                                         * Number of DIMMs in the system by the register below ([PBANK_LSB]).</span>
<a name="l03174"></a>03174 <span class="comment">                                                         Column address starts from mem_addr[3] for 64b (8Bytes) DQ width. [ROW_LSB] is</span>
<a name="l03175"></a>03175 <span class="comment">                                                         mem_adr[15] for 64b mode. Therefore, the [ROW_LSB] parameter should be set to</span>
<a name="l03176"></a>03176 <span class="comment">                                                         0x1 (64b).</span>
<a name="l03177"></a>03177 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s K4B1G0846C-F7 1GB (16M * 8 bit * 8 bank)</span>
<a name="l03178"></a>03178 <span class="comment">                                                         parts, the column address width = 10, so with 10b of col, 3b of bus, 3b of bank, ROW_LSB =</span>
<a name="l03179"></a>03179 <span class="comment">                                                         16. So, row = mem_adr&lt;29:16&gt;.</span>
<a name="l03180"></a>03180 <span class="comment">                                                         Refer to Cache-block Read Transaction Example, Cache-block Read Transaction Example. */</span>
<a name="l03181"></a>03181     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a818eae78a0643768f87ab06debad1b4c">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable. When set, enables the 8b ECC check/correct logic. Should be 1 when used with</span>
<a name="l03182"></a>03182 <span class="comment">                                                         DIMMs with ECC; 0, otherwise.</span>
<a name="l03183"></a>03183 <span class="comment">                                                         * When this mode is turned on, DQ&lt;71:64&gt; on write operations contains the ECC code</span>
<a name="l03184"></a>03184 <span class="comment">                                                         generated for the 64 bits of data which will be written in the memory. Later on read</span>
<a name="l03185"></a>03185 <span class="comment">                                                         operations, will be used to check for single-bit error (which will be auto-corrected) and</span>
<a name="l03186"></a>03186 <span class="comment">                                                         double-bit error (which will be reported).</span>
<a name="l03187"></a>03187 <span class="comment">                                                         * When not turned on, DQ&lt;71:64&gt; are driven to 0. Please refer to SEC_ERR, DED_ERR,</span>
<a name="l03188"></a>03188 <span class="comment">                                                         LMC()_FADR, and LMC()_ECC_SYND registers for diagnostics information when there is</span>
<a name="l03189"></a>03189 <span class="comment">                                                         an error. */</span>
<a name="l03190"></a>03190     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a5a806057d8d2fbf8905df6a6237121dc">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is</span>
<a name="l03191"></a>03191 <span class="comment">                                                         selected by LMC*_CONFIG[SEQUENCE].  This register is a</span>
<a name="l03192"></a>03192 <span class="comment">                                                         oneshot and clears itself each time it is set. */</span>
<a name="l03193"></a>03193 <span class="preprocessor">#else</span>
<a name="l03194"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a5a806057d8d2fbf8905df6a6237121dc">03194</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a5a806057d8d2fbf8905df6a6237121dc">init_start</a>                   : 1;
<a name="l03195"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a818eae78a0643768f87ab06debad1b4c">03195</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a818eae78a0643768f87ab06debad1b4c">ecc_ena</a>                      : 1;
<a name="l03196"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aedacba9b969fea181e564ec93600127b">03196</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aedacba9b969fea181e564ec93600127b">row_lsb</a>                      : 3;
<a name="l03197"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a814e6b1d599dbf142939b28edbde0c09">03197</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a814e6b1d599dbf142939b28edbde0c09">pbank_lsb</a>                    : 4;
<a name="l03198"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a8440d30d38d7a81b22fa2609b2912d9d">03198</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a8440d30d38d7a81b22fa2609b2912d9d">idlepower</a>                    : 3;
<a name="l03199"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1053ab6fd50eabf7659c439c791c7aa1">03199</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1053ab6fd50eabf7659c439c791c7aa1">forcewrite</a>                   : 4;
<a name="l03200"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1ddbc15237b916450d15bd1e782f42fe">03200</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1ddbc15237b916450d15bd1e782f42fe">ecc_adr</a>                      : 1;
<a name="l03201"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#afae9a81630df49914d8c6bff8272ec37">03201</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#afae9a81630df49914d8c6bff8272ec37">reset</a>                        : 1;
<a name="l03202"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1a8ec3dcf35e35a1add13dd89dc7050e">03202</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a1a8ec3dcf35e35a1add13dd89dc7050e">reserved_18_39</a>               : 22;
<a name="l03203"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ab144b3add1c3a6bafe6317e097521709">03203</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ab144b3add1c3a6bafe6317e097521709">early_dqx</a>                    : 1;
<a name="l03204"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ab3e069aee34fa057a5c64218e3135876">03204</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ab3e069aee34fa057a5c64218e3135876">sref_with_dll</a>                : 1;
<a name="l03205"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aaf5cf46eab82a558c1a6bd878f8e338f">03205</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aaf5cf46eab82a558c1a6bd878f8e338f">rank_ena</a>                     : 1;
<a name="l03206"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aba58634b86cf8fd44d9e5c1b88483839">03206</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#aba58634b86cf8fd44d9e5c1b88483839">rankmask</a>                     : 4;
<a name="l03207"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a62e90cfe52109fdf52b2083151a59e6a">03207</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a62e90cfe52109fdf52b2083151a59e6a">mirrmask</a>                     : 4;
<a name="l03208"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a62eb0566794d6ced7999ceaa9090773f">03208</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a62eb0566794d6ced7999ceaa9090773f">init_status</a>                  : 4;
<a name="l03209"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ac6515b0072934dcc77609eb4de858752">03209</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ac6515b0072934dcc77609eb4de858752">early_unload_d0_r0</a>           : 1;
<a name="l03210"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a12adb4c96302bd744c1d5ccceb1856b8">03210</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a12adb4c96302bd744c1d5ccceb1856b8">early_unload_d0_r1</a>           : 1;
<a name="l03211"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a26b64ccfa211fdf046d6f4c2d6fff886">03211</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a26b64ccfa211fdf046d6f4c2d6fff886">early_unload_d1_r0</a>           : 1;
<a name="l03212"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#afd15e30a1dffaebeb2c077a194464f3d">03212</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#afd15e30a1dffaebeb2c077a194464f3d">early_unload_d1_r1</a>           : 1;
<a name="l03213"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ae7446b5bfd2d352bdf3743b35ff1a820">03213</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#ae7446b5bfd2d352bdf3743b35ff1a820">scrz</a>                         : 1;
<a name="l03214"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a96eecefe5a2fbd5bcc7a6e51997281f0">03214</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a96eecefe5a2fbd5bcc7a6e51997281f0">mode32b</a>                      : 1;
<a name="l03215"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a49d6ad714521aeb319b16210d68df3bc">03215</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a49d6ad714521aeb319b16210d68df3bc">mode_x4dev</a>                   : 1;
<a name="l03216"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a4cd3cf56824332be7ad686dbe3ef2b4b">03216</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a4cd3cf56824332be7ad686dbe3ef2b4b">bg2_enable</a>                   : 1;
<a name="l03217"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a5e7c16a7e9e26b74cc0c9e696d6a33a5">03217</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__s.html#a5e7c16a7e9e26b74cc0c9e696d6a33a5">lrdimm_ena</a>                   : 1;
<a name="l03218"></a>03218 <span class="preprocessor">#endif</span>
<a name="l03219"></a>03219 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__config.html#ac1e342663b36c99ad29fa2fbdb52461c">s</a>;
<a name="l03220"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html">03220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html">cvmx_lmcx_config_cn61xx</a> {
<a name="l03221"></a>03221 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03222"></a>03222 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a8856ed82be8e6f4692088c15188a3928">reserved_61_63</a>               : 3;
<a name="l03223"></a>03223     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#abf77c530a5207729403f1d8fd74b88ed">mode32b</a>                      : 1;  <span class="comment">/**&lt; 32b Datapath Mode                                          NS</span>
<a name="l03224"></a>03224 <span class="comment">                                                         Set to 1 if we use only 32 DQ pins</span>
<a name="l03225"></a>03225 <span class="comment">                                                         0 for 64b DQ mode. */</span>
<a name="l03226"></a>03226     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a06f45fd9e677f296df3cda167e7b7ce0">scrz</a>                         : 1;  <span class="comment">/**&lt; Hide LMC*_SCRAMBLE_CFG0 and LMC*_SCRAMBLE_CFG1 when set */</span>
<a name="l03227"></a>03227     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a3308309384c05564abd9919cded63350">early_unload_d1_r1</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 3</span>
<a name="l03228"></a>03228 <span class="comment">                                                         reads</span>
<a name="l03229"></a>03229 <span class="comment">                                                         The recommended EARLY_UNLOAD_D1_R1 value can be calculated</span>
<a name="l03230"></a>03230 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK3[BYTE*] values are</span>
<a name="l03231"></a>03231 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03232"></a>03232 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03233"></a>03233 <span class="comment">                                                         for rank 3 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK3[BYTEi])</span>
<a name="l03234"></a>03234 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D1_R1</span>
<a name="l03235"></a>03235 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03236"></a>03236 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D1_R1 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03237"></a>03237     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#af9cb94818f4d99518ce0a2f5036f3ae3">early_unload_d1_r0</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 2</span>
<a name="l03238"></a>03238 <span class="comment">                                                         reads</span>
<a name="l03239"></a>03239 <span class="comment">                                                         The recommended EARLY_UNLOAD_D1_RO value can be calculated</span>
<a name="l03240"></a>03240 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK2[BYTE*] values are</span>
<a name="l03241"></a>03241 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03242"></a>03242 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03243"></a>03243 <span class="comment">                                                         for rank 2 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK2[BYTEi])</span>
<a name="l03244"></a>03244 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D1_RO</span>
<a name="l03245"></a>03245 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03246"></a>03246 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D1_RO = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03247"></a>03247     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aaf9efe211b4e3cfe2898b80a898c57db">early_unload_d0_r1</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 1</span>
<a name="l03248"></a>03248 <span class="comment">                                                         reads</span>
<a name="l03249"></a>03249 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R1 value can be calculated</span>
<a name="l03250"></a>03250 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK1[BYTE*] values are</span>
<a name="l03251"></a>03251 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03252"></a>03252 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03253"></a>03253 <span class="comment">                                                         for rank 1 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK1[BYTEi])</span>
<a name="l03254"></a>03254 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R1</span>
<a name="l03255"></a>03255 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03256"></a>03256 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R1 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03257"></a>03257     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a6cdb7b86a030dea280da3c46209b9461">early_unload_d0_r0</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 0</span>
<a name="l03258"></a>03258 <span class="comment">                                                         reads.</span>
<a name="l03259"></a>03259 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R0 value can be calculated</span>
<a name="l03260"></a>03260 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK0[BYTE*] values are</span>
<a name="l03261"></a>03261 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03262"></a>03262 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03263"></a>03263 <span class="comment">                                                         for rank 0 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK0[BYTEi])</span>
<a name="l03264"></a>03264 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R0</span>
<a name="l03265"></a>03265 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03266"></a>03266 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R0 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03267"></a>03267     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a05945aeb9de6db4f1e073d9f0111027f">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization</span>
<a name="l03268"></a>03268 <span class="comment">                                                         INIT_STATUS[n] = 1 implies rank n has been initialized</span>
<a name="l03269"></a>03269 <span class="comment">                                                         SW must set necessary INIT_STATUS bits with the</span>
<a name="l03270"></a>03270 <span class="comment">                                                         same LMC*_CONFIG write that initiates</span>
<a name="l03271"></a>03271 <span class="comment">                                                         power-up/init and self-refresh exit sequences</span>
<a name="l03272"></a>03272 <span class="comment">                                                         (if the required INIT_STATUS bits are not already</span>
<a name="l03273"></a>03273 <span class="comment">                                                         set before LMC initiates the sequence).</span>
<a name="l03274"></a>03274 <span class="comment">                                                         INIT_STATUS determines the chip-selects that assert</span>
<a name="l03275"></a>03275 <span class="comment">                                                         during refresh, ZQCS, and precharge power-down and</span>
<a name="l03276"></a>03276 <span class="comment">                                                         self-refresh entry/exit SEQUENCE&apos;s. */</span>
<a name="l03277"></a>03277     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a5d304e699a805c9eab7e8319f9535a03">mirrmask</a>                     : 4;  <span class="comment">/**&lt; Mask determining which ranks are address-mirrored.</span>
<a name="l03278"></a>03278 <span class="comment">                                                         MIRRMASK&lt;n&gt; = 1 means Rank n addresses are mirrored</span>
<a name="l03279"></a>03279 <span class="comment">                                                         for 0 &lt;= n &lt;= 3</span>
<a name="l03280"></a>03280 <span class="comment">                                                         A mirrored read/write has these differences:</span>
<a name="l03281"></a>03281 <span class="comment">                                                          - DDR_BA&lt;1&gt; is swapped with DDR_BA&lt;0&gt;</span>
<a name="l03282"></a>03282 <span class="comment">                                                          - DDR_A&lt;8&gt; is swapped with DDR_A&lt;7&gt;</span>
<a name="l03283"></a>03283 <span class="comment">                                                          - DDR_A&lt;6&gt; is swapped with DDR_A&lt;5&gt;</span>
<a name="l03284"></a>03284 <span class="comment">                                                          - DDR_A&lt;4&gt; is swapped with DDR_A&lt;3&gt;</span>
<a name="l03285"></a>03285 <span class="comment">                                                         When RANK_ENA=0, MIRRMASK&lt;1&gt; and MIRRMASK&lt;3&gt; MBZ */</span>
<a name="l03286"></a>03286     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a810d68fbfaa816e8d4e15adb6f6dc463">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized.</span>
<a name="l03287"></a>03287 <span class="comment">                                                         To write-level/read-level/initialize rank i, set RANKMASK&lt;i&gt;</span>
<a name="l03288"></a>03288 <span class="comment">                                                                         RANK_ENA=1               RANK_ENA=0</span>
<a name="l03289"></a>03289 <span class="comment">                                                           RANKMASK&lt;0&gt; = DIMM0_CS0                DIMM0_CS0</span>
<a name="l03290"></a>03290 <span class="comment">                                                           RANKMASK&lt;1&gt; = DIMM0_CS1                  MBZ</span>
<a name="l03291"></a>03291 <span class="comment">                                                           RANKMASK&lt;2&gt; = DIMM1_CS0                DIMM1_CS0</span>
<a name="l03292"></a>03292 <span class="comment">                                                           RANKMASK&lt;3&gt; = DIMM1_CS1                  MBZ</span>
<a name="l03293"></a>03293 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately,</span>
<a name="l03294"></a>03294 <span class="comment">                                                         so RANKMASK should only have one bit set.</span>
<a name="l03295"></a>03295 <span class="comment">                                                         RANKMASK is not used during self-refresh entry/exit and</span>
<a name="l03296"></a>03296 <span class="comment">                                                         precharge power-down entry/exit instruction sequences.</span>
<a name="l03297"></a>03297 <span class="comment">                                                         When RANK_ENA=0, RANKMASK&lt;1&gt; and RANKMASK&lt;3&gt; MBZ */</span>
<a name="l03298"></a>03298     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a27f73789c1c8ee26fe72f994d70eca0f">rank_ena</a>                     : 1;  <span class="comment">/**&lt; RANK ena (for use with dual-rank DIMMs)</span>
<a name="l03299"></a>03299 <span class="comment">                                                         For dual-rank DIMMs, the rank_ena bit will enable</span>
<a name="l03300"></a>03300 <span class="comment">                                                         the drive of the CS*_L[1:0] and ODT_&lt;1:0&gt; pins differently based on the</span>
<a name="l03301"></a>03301 <span class="comment">                                                         (pbank_lsb-1) address bit.</span>
<a name="l03302"></a>03302 <span class="comment">                                                         Write 0 for SINGLE ranked DIMM&apos;s. */</span>
<a name="l03303"></a>03303     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aef6cc14458c27929fad93b5842d93a88">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write MR1 and MR2</span>
<a name="l03304"></a>03304 <span class="comment">                                                         When set, self-refresh entry and exit instruction sequences</span>
<a name="l03305"></a>03305 <span class="comment">                                                         write MR1 and MR2 (in all ranks). (The writes occur before</span>
<a name="l03306"></a>03306 <span class="comment">                                                         self-refresh entry, and after self-refresh exit.)</span>
<a name="l03307"></a>03307 <span class="comment">                                                         When clear, self-refresh entry and exit instruction sequences</span>
<a name="l03308"></a>03308 <span class="comment">                                                         do not write any registers in the DDR3 parts. */</span>
<a name="l03309"></a>03309     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a12a6e33490d43b3f339b4ea53cc1abbf">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Send DQx signals one CK cycle earlier for the case when</span>
<a name="l03310"></a>03310 <span class="comment">                                                         the shortest DQx lines have a larger delay than the CK line */</span>
<a name="l03311"></a>03311     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a1bba6a94f1e82725ff50e5cc702dc925">sequence</a>                     : 3;  <span class="comment">/**&lt; Selects the sequence that LMC runs after a 0-&gt;1</span>
<a name="l03312"></a>03312 <span class="comment">                                                         transition on LMC*_CONFIG[INIT_START].</span>
<a name="l03313"></a>03313 <span class="comment">                                                         SEQUENCE=0=power-up/init:</span>
<a name="l03314"></a>03314 <span class="comment">                                                           - RANKMASK selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03315"></a>03315 <span class="comment">                                                           - INIT_STATUS must equal RANKMASK</span>
<a name="l03316"></a>03316 <span class="comment">                                                           - DDR_DIMM*_CKE signals activated (if they weren&apos;t already active)</span>
<a name="l03317"></a>03317 <span class="comment">                                                           - RDIMM register control words 0-15 will be written to RANKMASK-selected</span>
<a name="l03318"></a>03318 <span class="comment">                                                               RDIMM&apos;s when LMC(0)_CONTROL[RDIMM_ENA]=1 and corresponding</span>
<a name="l03319"></a>03319 <span class="comment">                                                               LMC*_DIMM_CTL[DIMM*_WMASK] bits are set. (Refer to LMC*_DIMM*_PARAMS and</span>
<a name="l03320"></a>03320 <span class="comment">                                                               LMC*_DIMM_CTL descriptions below for more details.)</span>
<a name="l03321"></a>03321 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to selected ranks</span>
<a name="l03322"></a>03322 <span class="comment">                                                         SEQUENCE=1=read-leveling:</span>
<a name="l03323"></a>03323 <span class="comment">                                                           - RANKMASK selects the rank to be read-leveled</span>
<a name="l03324"></a>03324 <span class="comment">                                                           - MR3 written to selected rank</span>
<a name="l03325"></a>03325 <span class="comment">                                                         SEQUENCE=2=self-refresh entry:</span>
<a name="l03326"></a>03326 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03327"></a>03327 <span class="comment">                                                           - MR1 and MR2 will be written to selected ranks if SREF_WITH_DLL=1</span>
<a name="l03328"></a>03328 <span class="comment">                                                           - DDR_DIMM*_CKE signals de-activated</span>
<a name="l03329"></a>03329 <span class="comment">                                                         SEQUENCE=3=self-refresh exit:</span>
<a name="l03330"></a>03330 <span class="comment">                                                           - INIT_STATUS must be set to indicate participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03331"></a>03331 <span class="comment">                                                           - DDR_DIMM*_CKE signals activated</span>
<a name="l03332"></a>03332 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to participating ranks if SREF_WITH_DLL=1</span>
<a name="l03333"></a>03333 <span class="comment">                                                         SEQUENCE=4=precharge power-down entry:</span>
<a name="l03334"></a>03334 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03335"></a>03335 <span class="comment">                                                           - DDR_DIMM*_CKE signals de-activated</span>
<a name="l03336"></a>03336 <span class="comment">                                                         SEQUENCE=5=precharge power-down exit:</span>
<a name="l03337"></a>03337 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03338"></a>03338 <span class="comment">                                                           - DDR_DIMM*_CKE signals activated</span>
<a name="l03339"></a>03339 <span class="comment">                                                         SEQUENCE=6=write-leveling:</span>
<a name="l03340"></a>03340 <span class="comment">                                                           - RANKMASK selects the rank to be write-leveled</span>
<a name="l03341"></a>03341 <span class="comment">                                                           - INIT_STATUS must indicate all ranks with attached DRAM</span>
<a name="l03342"></a>03342 <span class="comment">                                                           - MR1 and MR2 written to INIT_STATUS-selected ranks</span>
<a name="l03343"></a>03343 <span class="comment">                                                         SEQUENCE=7=illegal</span>
<a name="l03344"></a>03344 <span class="comment">                                                         Precharge power-down entry and exit SEQUENCE&apos;s may also</span>
<a name="l03345"></a>03345 <span class="comment">                                                         be automatically generated by the HW when IDLEPOWER!=0.</span>
<a name="l03346"></a>03346 <span class="comment">                                                         Self-refresh entry SEQUENCE&apos;s may also be automatically</span>
<a name="l03347"></a>03347 <span class="comment">                                                         generated by hardware upon a chip warm or soft reset</span>
<a name="l03348"></a>03348 <span class="comment">                                                         sequence when LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT] are set.</span>
<a name="l03349"></a>03349 <span class="comment">                                                         LMC writes the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 CSR field values</span>
<a name="l03350"></a>03350 <span class="comment">                                                         to the Mode registers in the DRAM parts (i.e. MR0, MR1, MR2, and MR3) as part of some of these sequences.</span>
<a name="l03351"></a>03351 <span class="comment">                                                         Refer to the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 descriptions for more details.</span>
<a name="l03352"></a>03352 <span class="comment">                                                         If there are two consecutive power-up/init&apos;s without</span>
<a name="l03353"></a>03353 <span class="comment">                                                         a DRESET assertion between them, LMC asserts DDR_DIMM*_CKE as part of</span>
<a name="l03354"></a>03354 <span class="comment">                                                         the first power-up/init, and continues to assert DDR_DIMM*_CKE</span>
<a name="l03355"></a>03355 <span class="comment">                                                         through the remainder of the first and the second power-up/init.</span>
<a name="l03356"></a>03356 <span class="comment">                                                         If DDR_DIMM*_CKE deactivation and reactivation is needed for</span>
<a name="l03357"></a>03357 <span class="comment">                                                         a second power-up/init, a DRESET assertion is required</span>
<a name="l03358"></a>03358 <span class="comment">                                                         between the first and the second. */</span>
<a name="l03359"></a>03359     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a65800517893e350a17dabc4e4b34b8c3">ref_zqcs_int</a>                 : 19; <span class="comment">/**&lt; Refresh &amp; ZQCS interval represented in \#of 512 CK cycle</span>
<a name="l03360"></a>03360 <span class="comment">                                                         increments. A Refresh sequence is triggered when bits</span>
<a name="l03361"></a>03361 <span class="comment">                                                         [24:18] are equal to 0, and a ZQCS sequence is triggered</span>
<a name="l03362"></a>03362 <span class="comment">                                                         when [36:18] are equal to 0.</span>
<a name="l03363"></a>03363 <span class="comment">                                                         Program [24:18] to RND-DN(tREFI/clkPeriod/512)</span>
<a name="l03364"></a>03364 <span class="comment">                                                         Program [36:25] to RND-DN(ZQCS_Interval/clkPeriod/(512*128)). Note</span>
<a name="l03365"></a>03365 <span class="comment">                                                         that this value should always be greater than 32, to account for</span>
<a name="l03366"></a>03366 <span class="comment">                                                         resistor calibration delays.</span>
<a name="l03367"></a>03367 <span class="comment">                                                         000_00000000_00000000: RESERVED</span>
<a name="l03368"></a>03368 <span class="comment">                                                         Max Refresh interval = 127 * 512           = 65024 CKs</span>
<a name="l03369"></a>03369 <span class="comment">                                                         Max ZQCS interval    = (8*256*256-1) * 512 = 268434944 CKs ~ 335ms for a 800 MHz CK</span>
<a name="l03370"></a>03370 <span class="comment">                                                         LMC*_CONFIG[INIT_STATUS] determines which ranks receive</span>
<a name="l03371"></a>03371 <span class="comment">                                                         the REF / ZQCS. LMC does not send any refreshes / ZQCS&apos;s</span>
<a name="l03372"></a>03372 <span class="comment">                                                         when LMC*_CONFIG[INIT_STATUS]=0. */</span>
<a name="l03373"></a>03373     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a22900138d5a15e990483886958b302f4">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter,</span>
<a name="l03374"></a>03374 <span class="comment">                                                         and LMC*_OPS_CNT, LMC*_IFB_CNT, and LMC*_DCLK_CNT</span>
<a name="l03375"></a>03375 <span class="comment">                                                         CSR&apos;s. SW should write this to a one, then re-write</span>
<a name="l03376"></a>03376 <span class="comment">                                                         it to a zero to cause the reset. */</span>
<a name="l03377"></a>03377     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a911414d19ea5367cdddabbb039cb92c3">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation</span>
<a name="l03378"></a>03378 <span class="comment">                                                         0=disabled, 1=enabled */</span>
<a name="l03379"></a>03379     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a614c122d32a5c3e9bebd9c2f2b3ea745">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l03380"></a>03380 <span class="comment">                                                         having waited for 2^FORCEWRITE CK cycles.  0=disabled. */</span>
<a name="l03381"></a>03381     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a4489f11fbd113431d1b933fa3863269e">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory</span>
<a name="l03382"></a>03382 <span class="comment">                                                         controller has been idle for 2^(2+IDLEPOWER) CK cycles.</span>
<a name="l03383"></a>03383 <span class="comment">                                                         0=disabled.</span>
<a name="l03384"></a>03384 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l03385"></a>03385 <span class="comment">                                                         LMC*_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL</span>
<a name="l03386"></a>03386 <span class="comment">                                                         is disabled during the precharge power-down. */</span>
<a name="l03387"></a>03387     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a8cacb8473585f40198b50bbf2cb2b2a4">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; DIMM address bit select</span>
<a name="l03388"></a>03388 <span class="comment">                                                         Reverting to the explanation for ROW_LSB,</span>
<a name="l03389"></a>03389 <span class="comment">                                                         PBank_LSB would be Row_LSB bit + \#rowbits + \#rankbits</span>
<a name="l03390"></a>03390 <span class="comment">                                                         In the 512MB DIMM Example, assuming no rank bits:</span>
<a name="l03391"></a>03391 <span class="comment">                                                         pbank_lsb=mem_addr[15+13] for 64b mode</span>
<a name="l03392"></a>03392 <span class="comment">                                                                  =mem_addr[14+13] for 32b mode</span>
<a name="l03393"></a>03393 <span class="comment">                                                         Decoding for pbank_lsb</span>
<a name="l03394"></a>03394 <span class="comment">                                                              - 0000:DIMM = mem_adr[28]    / rank = mem_adr[27] (if RANK_ENA)</span>
<a name="l03395"></a>03395 <span class="comment">                                                              - 0001:DIMM = mem_adr[29]    / rank = mem_adr[28]      &quot;</span>
<a name="l03396"></a>03396 <span class="comment">                                                              - 0010:DIMM = mem_adr[30]    / rank = mem_adr[29]      &quot;</span>
<a name="l03397"></a>03397 <span class="comment">                                                              - 0011:DIMM = mem_adr[31]    / rank = mem_adr[30]      &quot;</span>
<a name="l03398"></a>03398 <span class="comment">                                                              - 0100:DIMM = mem_adr[32]    / rank = mem_adr[31]      &quot;</span>
<a name="l03399"></a>03399 <span class="comment">                                                              - 0101:DIMM = mem_adr[33]    / rank = mem_adr[32]      &quot;</span>
<a name="l03400"></a>03400 <span class="comment">                                                              - 0110:DIMM = mem_adr[34]    / rank = mem_adr[33]      &quot;</span>
<a name="l03401"></a>03401 <span class="comment">                                                              - 0111:DIMM = 0              / rank = mem_adr[34]      &quot;</span>
<a name="l03402"></a>03402 <span class="comment">                                                              - 1000-1111: RESERVED</span>
<a name="l03403"></a>03403 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l03404"></a>03404 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l03405"></a>03405 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16]</span>
<a name="l03406"></a>03406 <span class="comment">                                                         With rank_ena = 0, pbank_lsb = 2</span>
<a name="l03407"></a>03407 <span class="comment">                                                         With rank_ena = 1, pbank_lsb = 3 */</span>
<a name="l03408"></a>03408     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aa979c97de6cc51f91490cb5e1a34a724">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row Address bit select</span>
<a name="l03409"></a>03409 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l03410"></a>03410 <span class="comment">                                                         bit position represents the low order DDR ROW address.</span>
<a name="l03411"></a>03411 <span class="comment">                                                         The processor&apos;s memory address[34:7] needs to be</span>
<a name="l03412"></a>03412 <span class="comment">                                                         translated to DRAM addresses (bnk,row,col,rank and DIMM)</span>
<a name="l03413"></a>03413 <span class="comment">                                                         and that is a function of the following:</span>
<a name="l03414"></a>03414 <span class="comment">                                                         1. Datapath Width (64 or 32)</span>
<a name="l03415"></a>03415 <span class="comment">                                                         2. \# Banks (8)</span>
<a name="l03416"></a>03416 <span class="comment">                                                         3. \# Column Bits of the memory part - spec&apos;d indirectly</span>
<a name="l03417"></a>03417 <span class="comment">                                                         by this register.</span>
<a name="l03418"></a>03418 <span class="comment">                                                         4. \# Row Bits of the memory part - spec&apos;d indirectly</span>
<a name="l03419"></a>03419 <span class="comment">                                                         5. \# Ranks in a DIMM - spec&apos;d by RANK_ENA</span>
<a name="l03420"></a>03420 <span class="comment">                                                         6. \# DIMM&apos;s in the system by the register below (PBANK_LSB).</span>
<a name="l03421"></a>03421 <span class="comment">                                                         Col Address starts from mem_addr[2] for 32b (4Bytes)</span>
<a name="l03422"></a>03422 <span class="comment">                                                         dq width or from mem_addr[3] for 64b (8Bytes) dq width</span>
<a name="l03423"></a>03423 <span class="comment">                                                         \# col + \# bank = 12. Hence row_lsb is mem_adr[15] for</span>
<a name="l03424"></a>03424 <span class="comment">                                                         64bmode or mem_adr[14] for 32b mode. Hence row_lsb</span>
<a name="l03425"></a>03425 <span class="comment">                                                         parameter should be set to 001 (64b) or 000 (32b).</span>
<a name="l03426"></a>03426 <span class="comment">                                                         Decoding for row_lsb</span>
<a name="l03427"></a>03427 <span class="comment">                                                              - 000: row_lsb = mem_adr[14]</span>
<a name="l03428"></a>03428 <span class="comment">                                                              - 001: row_lsb = mem_adr[15]</span>
<a name="l03429"></a>03429 <span class="comment">                                                              - 010: row_lsb = mem_adr[16]</span>
<a name="l03430"></a>03430 <span class="comment">                                                              - 011: row_lsb = mem_adr[17]</span>
<a name="l03431"></a>03431 <span class="comment">                                                              - 100: row_lsb = mem_adr[18]</span>
<a name="l03432"></a>03432 <span class="comment">                                                              - 101: row_lsb = mem_adr[19]</span>
<a name="l03433"></a>03433 <span class="comment">                                                              - 110: row_lsb = mem_adr[20]</span>
<a name="l03434"></a>03434 <span class="comment">                                                              - 111: RESERVED</span>
<a name="l03435"></a>03435 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l03436"></a>03436 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l03437"></a>03437 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16] */</span>
<a name="l03438"></a>03438     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#ac38e7a997266f2cca415a83453839da6">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC Enable: When set will enable the 8b ECC</span>
<a name="l03439"></a>03439 <span class="comment">                                                         check/correct logic. Should be 1 when used with DIMMs</span>
<a name="l03440"></a>03440 <span class="comment">                                                         with ECC. 0, otherwise.</span>
<a name="l03441"></a>03441 <span class="comment">                                                         When this mode is turned on, DQ[71:64]</span>
<a name="l03442"></a>03442 <span class="comment">                                                         on writes, will contain the ECC code generated for</span>
<a name="l03443"></a>03443 <span class="comment">                                                         the 64 bits of data which will</span>
<a name="l03444"></a>03444 <span class="comment">                                                         written in the memory and then later on reads, used</span>
<a name="l03445"></a>03445 <span class="comment">                                                         to check for Single bit error (which will be auto-</span>
<a name="l03446"></a>03446 <span class="comment">                                                         corrected) and Double Bit error (which will be</span>
<a name="l03447"></a>03447 <span class="comment">                                                         reported). When not turned on, DQ[71:64]</span>
<a name="l03448"></a>03448 <span class="comment">                                                         are driven to 0.  Please refer to SEC_ERR, DED_ERR,</span>
<a name="l03449"></a>03449 <span class="comment">                                                         LMC*_FADR, LMC*_SCRAMBLED_FADR and LMC*_ECC_SYND registers</span>
<a name="l03450"></a>03450 <span class="comment">                                                         for diagnostics information when there is an error. */</span>
<a name="l03451"></a>03451     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#ae9a89d996129c59b3a7d4d29fad53e27">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is</span>
<a name="l03452"></a>03452 <span class="comment">                                                         selected by LMC*_CONFIG[SEQUENCE].  This register is a</span>
<a name="l03453"></a>03453 <span class="comment">                                                         oneshot and clears itself each time it is set. */</span>
<a name="l03454"></a>03454 <span class="preprocessor">#else</span>
<a name="l03455"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#ae9a89d996129c59b3a7d4d29fad53e27">03455</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#ae9a89d996129c59b3a7d4d29fad53e27">init_start</a>                   : 1;
<a name="l03456"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#ac38e7a997266f2cca415a83453839da6">03456</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#ac38e7a997266f2cca415a83453839da6">ecc_ena</a>                      : 1;
<a name="l03457"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aa979c97de6cc51f91490cb5e1a34a724">03457</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aa979c97de6cc51f91490cb5e1a34a724">row_lsb</a>                      : 3;
<a name="l03458"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a8cacb8473585f40198b50bbf2cb2b2a4">03458</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a8cacb8473585f40198b50bbf2cb2b2a4">pbank_lsb</a>                    : 4;
<a name="l03459"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a4489f11fbd113431d1b933fa3863269e">03459</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a4489f11fbd113431d1b933fa3863269e">idlepower</a>                    : 3;
<a name="l03460"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a614c122d32a5c3e9bebd9c2f2b3ea745">03460</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a614c122d32a5c3e9bebd9c2f2b3ea745">forcewrite</a>                   : 4;
<a name="l03461"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a911414d19ea5367cdddabbb039cb92c3">03461</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a911414d19ea5367cdddabbb039cb92c3">ecc_adr</a>                      : 1;
<a name="l03462"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a22900138d5a15e990483886958b302f4">03462</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a22900138d5a15e990483886958b302f4">reset</a>                        : 1;
<a name="l03463"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a65800517893e350a17dabc4e4b34b8c3">03463</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a65800517893e350a17dabc4e4b34b8c3">ref_zqcs_int</a>                 : 19;
<a name="l03464"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a1bba6a94f1e82725ff50e5cc702dc925">03464</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a1bba6a94f1e82725ff50e5cc702dc925">sequence</a>                     : 3;
<a name="l03465"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a12a6e33490d43b3f339b4ea53cc1abbf">03465</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a12a6e33490d43b3f339b4ea53cc1abbf">early_dqx</a>                    : 1;
<a name="l03466"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aef6cc14458c27929fad93b5842d93a88">03466</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aef6cc14458c27929fad93b5842d93a88">sref_with_dll</a>                : 1;
<a name="l03467"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a27f73789c1c8ee26fe72f994d70eca0f">03467</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a27f73789c1c8ee26fe72f994d70eca0f">rank_ena</a>                     : 1;
<a name="l03468"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a810d68fbfaa816e8d4e15adb6f6dc463">03468</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a810d68fbfaa816e8d4e15adb6f6dc463">rankmask</a>                     : 4;
<a name="l03469"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a5d304e699a805c9eab7e8319f9535a03">03469</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a5d304e699a805c9eab7e8319f9535a03">mirrmask</a>                     : 4;
<a name="l03470"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a05945aeb9de6db4f1e073d9f0111027f">03470</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a05945aeb9de6db4f1e073d9f0111027f">init_status</a>                  : 4;
<a name="l03471"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a6cdb7b86a030dea280da3c46209b9461">03471</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a6cdb7b86a030dea280da3c46209b9461">early_unload_d0_r0</a>           : 1;
<a name="l03472"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aaf9efe211b4e3cfe2898b80a898c57db">03472</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#aaf9efe211b4e3cfe2898b80a898c57db">early_unload_d0_r1</a>           : 1;
<a name="l03473"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#af9cb94818f4d99518ce0a2f5036f3ae3">03473</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#af9cb94818f4d99518ce0a2f5036f3ae3">early_unload_d1_r0</a>           : 1;
<a name="l03474"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a3308309384c05564abd9919cded63350">03474</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a3308309384c05564abd9919cded63350">early_unload_d1_r1</a>           : 1;
<a name="l03475"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a06f45fd9e677f296df3cda167e7b7ce0">03475</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a06f45fd9e677f296df3cda167e7b7ce0">scrz</a>                         : 1;
<a name="l03476"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#abf77c530a5207729403f1d8fd74b88ed">03476</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#abf77c530a5207729403f1d8fd74b88ed">mode32b</a>                      : 1;
<a name="l03477"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a8856ed82be8e6f4692088c15188a3928">03477</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html#a8856ed82be8e6f4692088c15188a3928">reserved_61_63</a>               : 3;
<a name="l03478"></a>03478 <span class="preprocessor">#endif</span>
<a name="l03479"></a>03479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__config.html#a0bc73895cfb6fdb43e22efc8fc7a71f8">cn61xx</a>;
<a name="l03480"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html">03480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html">cvmx_lmcx_config_cn63xx</a> {
<a name="l03481"></a>03481 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03482"></a>03482 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a1985f4214046aef679a6fcf3eae078b6">reserved_59_63</a>               : 5;
<a name="l03483"></a>03483     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#add8f85d51913d17bff58bef546cb3ebb">early_unload_d1_r1</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 3</span>
<a name="l03484"></a>03484 <span class="comment">                                                         reads</span>
<a name="l03485"></a>03485 <span class="comment">                                                         The recommended EARLY_UNLOAD_D1_R1 value can be calculated</span>
<a name="l03486"></a>03486 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK3[BYTE*] values are</span>
<a name="l03487"></a>03487 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03488"></a>03488 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03489"></a>03489 <span class="comment">                                                         for rank 3 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK3[BYTEi])</span>
<a name="l03490"></a>03490 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D1_R1</span>
<a name="l03491"></a>03491 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03492"></a>03492 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D1_R1 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03493"></a>03493     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#abfbb188dea5b02fa6c1c1f3eb9c7d73c">early_unload_d1_r0</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 2</span>
<a name="l03494"></a>03494 <span class="comment">                                                         reads</span>
<a name="l03495"></a>03495 <span class="comment">                                                         The recommended EARLY_UNLOAD_D1_RO value can be calculated</span>
<a name="l03496"></a>03496 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK2[BYTE*] values are</span>
<a name="l03497"></a>03497 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03498"></a>03498 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03499"></a>03499 <span class="comment">                                                         for rank 2 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK2[BYTEi])</span>
<a name="l03500"></a>03500 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D1_RO</span>
<a name="l03501"></a>03501 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03502"></a>03502 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D1_RO = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03503"></a>03503     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a3729a8e5dfb26b6688bdb64f6fbfc1a9">early_unload_d0_r1</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 1</span>
<a name="l03504"></a>03504 <span class="comment">                                                         reads</span>
<a name="l03505"></a>03505 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R1 value can be calculated</span>
<a name="l03506"></a>03506 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK1[BYTE*] values are</span>
<a name="l03507"></a>03507 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03508"></a>03508 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03509"></a>03509 <span class="comment">                                                         for rank 1 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK1[BYTEi])</span>
<a name="l03510"></a>03510 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R1</span>
<a name="l03511"></a>03511 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03512"></a>03512 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R1 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03513"></a>03513     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a47ed492e7f14d6357be32f026d6ade6a">early_unload_d0_r0</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 0</span>
<a name="l03514"></a>03514 <span class="comment">                                                         reads.</span>
<a name="l03515"></a>03515 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R0 value can be calculated</span>
<a name="l03516"></a>03516 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK0[BYTE*] values are</span>
<a name="l03517"></a>03517 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03518"></a>03518 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03519"></a>03519 <span class="comment">                                                         for rank 0 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK0[BYTEi])</span>
<a name="l03520"></a>03520 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R0</span>
<a name="l03521"></a>03521 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03522"></a>03522 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R0 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03523"></a>03523     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a699950efefdd50f7bad5c3907621c282">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization</span>
<a name="l03524"></a>03524 <span class="comment">                                                         INIT_STATUS[n] = 1 implies rank n has been initialized</span>
<a name="l03525"></a>03525 <span class="comment">                                                         SW must set necessary INIT_STATUS bits with the</span>
<a name="l03526"></a>03526 <span class="comment">                                                         same LMC*_CONFIG write that initiates</span>
<a name="l03527"></a>03527 <span class="comment">                                                         power-up/init and self-refresh exit sequences</span>
<a name="l03528"></a>03528 <span class="comment">                                                         (if the required INIT_STATUS bits are not already</span>
<a name="l03529"></a>03529 <span class="comment">                                                         set before LMC initiates the sequence).</span>
<a name="l03530"></a>03530 <span class="comment">                                                         INIT_STATUS determines the chip-selects that assert</span>
<a name="l03531"></a>03531 <span class="comment">                                                         during refresh, ZQCS, and precharge power-down and</span>
<a name="l03532"></a>03532 <span class="comment">                                                         self-refresh entry/exit SEQUENCE&apos;s. */</span>
<a name="l03533"></a>03533     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9a513b7c4a3a72d7eaa3d933af44ef59">mirrmask</a>                     : 4;  <span class="comment">/**&lt; Mask determining which ranks are address-mirrored.</span>
<a name="l03534"></a>03534 <span class="comment">                                                         MIRRMASK&lt;n&gt; = 1 means Rank n addresses are mirrored</span>
<a name="l03535"></a>03535 <span class="comment">                                                         for 0 &lt;= n &lt;= 3</span>
<a name="l03536"></a>03536 <span class="comment">                                                         A mirrored read/write has these differences:</span>
<a name="l03537"></a>03537 <span class="comment">                                                          - DDR_BA&lt;1&gt; is swapped with DDR_BA&lt;0&gt;</span>
<a name="l03538"></a>03538 <span class="comment">                                                          - DDR_A&lt;8&gt; is swapped with DDR_A&lt;7&gt;</span>
<a name="l03539"></a>03539 <span class="comment">                                                          - DDR_A&lt;6&gt; is swapped with DDR_A&lt;5&gt;</span>
<a name="l03540"></a>03540 <span class="comment">                                                          - DDR_A&lt;4&gt; is swapped with DDR_A&lt;3&gt;</span>
<a name="l03541"></a>03541 <span class="comment">                                                         When RANK_ENA=0, MIRRMASK&lt;1&gt; and MIRRMASK&lt;3&gt; MBZ */</span>
<a name="l03542"></a>03542     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a6dafdfe85060376c24100220ca3ec9be">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized.</span>
<a name="l03543"></a>03543 <span class="comment">                                                         To write-level/read-level/initialize rank i, set RANKMASK&lt;i&gt;</span>
<a name="l03544"></a>03544 <span class="comment">                                                                         RANK_ENA=1               RANK_ENA=0</span>
<a name="l03545"></a>03545 <span class="comment">                                                           RANKMASK&lt;0&gt; = DIMM0_CS0                DIMM0_CS0</span>
<a name="l03546"></a>03546 <span class="comment">                                                           RANKMASK&lt;1&gt; = DIMM0_CS1                  MBZ</span>
<a name="l03547"></a>03547 <span class="comment">                                                           RANKMASK&lt;2&gt; = DIMM1_CS0                DIMM1_CS0</span>
<a name="l03548"></a>03548 <span class="comment">                                                           RANKMASK&lt;3&gt; = DIMM1_CS1                  MBZ</span>
<a name="l03549"></a>03549 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately,</span>
<a name="l03550"></a>03550 <span class="comment">                                                         so RANKMASK should only have one bit set.</span>
<a name="l03551"></a>03551 <span class="comment">                                                         RANKMASK is not used during self-refresh entry/exit and</span>
<a name="l03552"></a>03552 <span class="comment">                                                         precharge power-down entry/exit instruction sequences.</span>
<a name="l03553"></a>03553 <span class="comment">                                                         When RANK_ENA=0, RANKMASK&lt;1&gt; and RANKMASK&lt;3&gt; MBZ */</span>
<a name="l03554"></a>03554     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#adf004970a4a2c8517a84b72fc60d7a25">rank_ena</a>                     : 1;  <span class="comment">/**&lt; RANK ena (for use with dual-rank DIMMs)</span>
<a name="l03555"></a>03555 <span class="comment">                                                         For dual-rank DIMMs, the rank_ena bit will enable</span>
<a name="l03556"></a>03556 <span class="comment">                                                         the drive of the CS*_L[1:0] and ODT_&lt;1:0&gt; pins differently based on the</span>
<a name="l03557"></a>03557 <span class="comment">                                                         (pbank_lsb-1) address bit.</span>
<a name="l03558"></a>03558 <span class="comment">                                                         Write 0 for SINGLE ranked DIMM&apos;s. */</span>
<a name="l03559"></a>03559     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a63d28829dc0f1288a26d978b6342ee3e">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write MR1 and MR2</span>
<a name="l03560"></a>03560 <span class="comment">                                                         When set, self-refresh entry and exit instruction sequences</span>
<a name="l03561"></a>03561 <span class="comment">                                                         write MR1 and MR2 (in all ranks). (The writes occur before</span>
<a name="l03562"></a>03562 <span class="comment">                                                         self-refresh entry, and after self-refresh exit.)</span>
<a name="l03563"></a>03563 <span class="comment">                                                         When clear, self-refresh entry and exit instruction sequences</span>
<a name="l03564"></a>03564 <span class="comment">                                                         do not write any registers in the DDR3 parts. */</span>
<a name="l03565"></a>03565     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9b6d13a1e3d45b51a8be905619d9e596">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Send DQx signals one CK cycle earlier for the case when</span>
<a name="l03566"></a>03566 <span class="comment">                                                         the shortest DQx lines have a larger delay than the CK line */</span>
<a name="l03567"></a>03567     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ab11ebda269cd438e8fa1dba441075a9f">sequence</a>                     : 3;  <span class="comment">/**&lt; Selects the sequence that LMC runs after a 0-&gt;1</span>
<a name="l03568"></a>03568 <span class="comment">                                                         transition on LMC*_CONFIG[INIT_START].</span>
<a name="l03569"></a>03569 <span class="comment">                                                         SEQUENCE=0=power-up/init:</span>
<a name="l03570"></a>03570 <span class="comment">                                                           - RANKMASK selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03571"></a>03571 <span class="comment">                                                           - INIT_STATUS must equal RANKMASK</span>
<a name="l03572"></a>03572 <span class="comment">                                                           - DDR_CKE* signals activated (if they weren&apos;t already active)</span>
<a name="l03573"></a>03573 <span class="comment">                                                           - RDIMM register control words 0-15 will be written to RANKMASK-selected</span>
<a name="l03574"></a>03574 <span class="comment">                                                               RDIMM&apos;s when LMC(0)_CONTROL[RDIMM_ENA]=1 and corresponding</span>
<a name="l03575"></a>03575 <span class="comment">                                                               LMC*_DIMM_CTL[DIMM*_WMASK] bits are set. (Refer to LMC*_DIMM*_PARAMS and</span>
<a name="l03576"></a>03576 <span class="comment">                                                               LMC*_DIMM_CTL descriptions below for more details.)</span>
<a name="l03577"></a>03577 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to selected ranks</span>
<a name="l03578"></a>03578 <span class="comment">                                                         SEQUENCE=1=read-leveling:</span>
<a name="l03579"></a>03579 <span class="comment">                                                           - RANKMASK selects the rank to be read-leveled</span>
<a name="l03580"></a>03580 <span class="comment">                                                           - MR3 written to selected rank</span>
<a name="l03581"></a>03581 <span class="comment">                                                         SEQUENCE=2=self-refresh entry:</span>
<a name="l03582"></a>03582 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03583"></a>03583 <span class="comment">                                                           - MR1 and MR2 will be written to selected ranks if SREF_WITH_DLL=1</span>
<a name="l03584"></a>03584 <span class="comment">                                                           - DDR_CKE* signals de-activated</span>
<a name="l03585"></a>03585 <span class="comment">                                                         SEQUENCE=3=self-refresh exit:</span>
<a name="l03586"></a>03586 <span class="comment">                                                           - INIT_STATUS must be set to indicate participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03587"></a>03587 <span class="comment">                                                           - DDR_CKE* signals activated</span>
<a name="l03588"></a>03588 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to participating ranks if SREF_WITH_DLL=1</span>
<a name="l03589"></a>03589 <span class="comment">                                                         SEQUENCE=4=precharge power-down entry:</span>
<a name="l03590"></a>03590 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03591"></a>03591 <span class="comment">                                                           - DDR_CKE* signals de-activated</span>
<a name="l03592"></a>03592 <span class="comment">                                                         SEQUENCE=5=precharge power-down exit:</span>
<a name="l03593"></a>03593 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03594"></a>03594 <span class="comment">                                                           - DDR_CKE* signals activated</span>
<a name="l03595"></a>03595 <span class="comment">                                                         SEQUENCE=6=write-leveling:</span>
<a name="l03596"></a>03596 <span class="comment">                                                           - RANKMASK selects the rank to be write-leveled</span>
<a name="l03597"></a>03597 <span class="comment">                                                           - INIT_STATUS must indicate all ranks with attached DRAM</span>
<a name="l03598"></a>03598 <span class="comment">                                                           - MR1 and MR2 written to INIT_STATUS-selected ranks</span>
<a name="l03599"></a>03599 <span class="comment">                                                         SEQUENCE=7=illegal</span>
<a name="l03600"></a>03600 <span class="comment">                                                         Precharge power-down entry and exit SEQUENCE&apos;s may also</span>
<a name="l03601"></a>03601 <span class="comment">                                                         be automatically generated by the HW when IDLEPOWER!=0.</span>
<a name="l03602"></a>03602 <span class="comment">                                                         Self-refresh entry SEQUENCE&apos;s may also be automatically</span>
<a name="l03603"></a>03603 <span class="comment">                                                         generated by hardware upon a chip warm or soft reset</span>
<a name="l03604"></a>03604 <span class="comment">                                                         sequence when LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT] are set.</span>
<a name="l03605"></a>03605 <span class="comment">                                                         LMC writes the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 CSR field values</span>
<a name="l03606"></a>03606 <span class="comment">                                                         to the Mode registers in the DRAM parts (i.e. MR0, MR1, MR2, and MR3) as part of some of these sequences.</span>
<a name="l03607"></a>03607 <span class="comment">                                                         Refer to the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 descriptions for more details.</span>
<a name="l03608"></a>03608 <span class="comment">                                                         If there are two consecutive power-up/init&apos;s without</span>
<a name="l03609"></a>03609 <span class="comment">                                                         a DRESET assertion between them, LMC asserts DDR_CKE* as part of</span>
<a name="l03610"></a>03610 <span class="comment">                                                         the first power-up/init, and continues to assert DDR_CKE*</span>
<a name="l03611"></a>03611 <span class="comment">                                                         through the remainder of the first and the second power-up/init.</span>
<a name="l03612"></a>03612 <span class="comment">                                                         If DDR_CKE* deactivation and reactivation is needed for</span>
<a name="l03613"></a>03613 <span class="comment">                                                         a second power-up/init, a DRESET assertion is required</span>
<a name="l03614"></a>03614 <span class="comment">                                                         between the first and the second. */</span>
<a name="l03615"></a>03615     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a1c06afba4092a76332d6bf51f655292e">ref_zqcs_int</a>                 : 19; <span class="comment">/**&lt; Refresh &amp; ZQCS interval represented in \#of 512 CK cycle</span>
<a name="l03616"></a>03616 <span class="comment">                                                         increments. A Refresh sequence is triggered when bits</span>
<a name="l03617"></a>03617 <span class="comment">                                                         [24:18] are equal to 0, and a ZQCS sequence is triggered</span>
<a name="l03618"></a>03618 <span class="comment">                                                         when [36:18] are equal to 0.</span>
<a name="l03619"></a>03619 <span class="comment">                                                         Program [24:18] to RND-DN(tREFI/clkPeriod/512)</span>
<a name="l03620"></a>03620 <span class="comment">                                                         Program [36:25] to RND-DN(ZQCS_Interval/clkPeriod/(512*128)). Note</span>
<a name="l03621"></a>03621 <span class="comment">                                                         that this value should always be greater than 32, to account for</span>
<a name="l03622"></a>03622 <span class="comment">                                                         resistor calibration delays.</span>
<a name="l03623"></a>03623 <span class="comment">                                                         000_00000000_00000000: RESERVED</span>
<a name="l03624"></a>03624 <span class="comment">                                                         Max Refresh interval = 127 * 512           = 65024 CKs</span>
<a name="l03625"></a>03625 <span class="comment">                                                         Max ZQCS interval    = (8*256*256-1) * 512 = 268434944 CKs ~ 335ms for a 800 MHz CK</span>
<a name="l03626"></a>03626 <span class="comment">                                                         LMC*_CONFIG[INIT_STATUS] determines which ranks receive</span>
<a name="l03627"></a>03627 <span class="comment">                                                         the REF / ZQCS. LMC does not send any refreshes / ZQCS&apos;s</span>
<a name="l03628"></a>03628 <span class="comment">                                                         when LMC*_CONFIG[INIT_STATUS]=0. */</span>
<a name="l03629"></a>03629     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9312d7e40b5a5e4e580228ee89bbbd69">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter,</span>
<a name="l03630"></a>03630 <span class="comment">                                                         and LMC*_OPS_CNT, LMC*_IFB_CNT, and LMC*_DCLK_CNT</span>
<a name="l03631"></a>03631 <span class="comment">                                                         CSR&apos;s. SW should write this to a one, then re-write</span>
<a name="l03632"></a>03632 <span class="comment">                                                         it to a zero to cause the reset. */</span>
<a name="l03633"></a>03633     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a5690ad769decd20d2382a7cb6c46f011">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation</span>
<a name="l03634"></a>03634 <span class="comment">                                                         0=disabled, 1=enabled */</span>
<a name="l03635"></a>03635     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a174ba7b762bcd2c31774bacf17f5a9f6">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l03636"></a>03636 <span class="comment">                                                         having waited for 2^FORCEWRITE CK cycles.  0=disabled. */</span>
<a name="l03637"></a>03637     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a84a822e435ef00fcd5a646a901be3eb8">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory</span>
<a name="l03638"></a>03638 <span class="comment">                                                         controller has been idle for 2^(2+IDLEPOWER) CK cycles.</span>
<a name="l03639"></a>03639 <span class="comment">                                                         0=disabled.</span>
<a name="l03640"></a>03640 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l03641"></a>03641 <span class="comment">                                                         LMC*_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL</span>
<a name="l03642"></a>03642 <span class="comment">                                                         is disabled during the precharge power-down. */</span>
<a name="l03643"></a>03643     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ae3c5a819a5e44d74f74554785628d067">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; DIMM address bit select</span>
<a name="l03644"></a>03644 <span class="comment">                                                         Reverting to the explanation for ROW_LSB,</span>
<a name="l03645"></a>03645 <span class="comment">                                                         PBank_LSB would be Row_LSB bit + \#rowbits + \#rankbits</span>
<a name="l03646"></a>03646 <span class="comment">                                                         Decoding for pbank_lsb</span>
<a name="l03647"></a>03647 <span class="comment">                                                              - 0000:DIMM = mem_adr[28]    / rank = mem_adr[27] (if RANK_ENA)</span>
<a name="l03648"></a>03648 <span class="comment">                                                              - 0001:DIMM = mem_adr[29]    / rank = mem_adr[28]      &quot;</span>
<a name="l03649"></a>03649 <span class="comment">                                                              - 0010:DIMM = mem_adr[30]    / rank = mem_adr[29]      &quot;</span>
<a name="l03650"></a>03650 <span class="comment">                                                              - 0011:DIMM = mem_adr[31]    / rank = mem_adr[30]      &quot;</span>
<a name="l03651"></a>03651 <span class="comment">                                                              - 0100:DIMM = mem_adr[32]    / rank = mem_adr[31]      &quot;</span>
<a name="l03652"></a>03652 <span class="comment">                                                              - 0101:DIMM = mem_adr[33]    / rank = mem_adr[32]      &quot;</span>
<a name="l03653"></a>03653 <span class="comment">                                                              - 0110:DIMM = mem_adr[34]    / rank = mem_adr[33]      &quot;</span>
<a name="l03654"></a>03654 <span class="comment">                                                              - 0111:DIMM = 0              / rank = mem_adr[34]      &quot;</span>
<a name="l03655"></a>03655 <span class="comment">                                                              - 1000-1111: RESERVED</span>
<a name="l03656"></a>03656 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l03657"></a>03657 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l03658"></a>03658 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16]</span>
<a name="l03659"></a>03659 <span class="comment">                                                         With rank_ena = 0, pbank_lsb = 2</span>
<a name="l03660"></a>03660 <span class="comment">                                                         With rank_ena = 1, pbank_lsb = 3 */</span>
<a name="l03661"></a>03661     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#aa2221129402e456d97bd8fbfbb5a3edf">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row Address bit select</span>
<a name="l03662"></a>03662 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l03663"></a>03663 <span class="comment">                                                         bit position represents the low order DDR ROW address.</span>
<a name="l03664"></a>03664 <span class="comment">                                                         The processor&apos;s memory address[34:7] needs to be</span>
<a name="l03665"></a>03665 <span class="comment">                                                         translated to DRAM addresses (bnk,row,col,rank and DIMM)</span>
<a name="l03666"></a>03666 <span class="comment">                                                         and that is a function of the following:</span>
<a name="l03667"></a>03667 <span class="comment">                                                         1. Datapath Width (64)</span>
<a name="l03668"></a>03668 <span class="comment">                                                         2. \# Banks (8)</span>
<a name="l03669"></a>03669 <span class="comment">                                                         3. \# Column Bits of the memory part - spec&apos;d indirectly</span>
<a name="l03670"></a>03670 <span class="comment">                                                         by this register.</span>
<a name="l03671"></a>03671 <span class="comment">                                                         4. \# Row Bits of the memory part - spec&apos;d indirectly</span>
<a name="l03672"></a>03672 <span class="comment">                                                         5. \# Ranks in a DIMM - spec&apos;d by RANK_ENA</span>
<a name="l03673"></a>03673 <span class="comment">                                                         6. \# DIMM&apos;s in the system by the register below (PBANK_LSB).</span>
<a name="l03674"></a>03674 <span class="comment">                                                         Decoding for row_lsb</span>
<a name="l03675"></a>03675 <span class="comment">                                                              - 000: row_lsb = mem_adr[14]</span>
<a name="l03676"></a>03676 <span class="comment">                                                              - 001: row_lsb = mem_adr[15]</span>
<a name="l03677"></a>03677 <span class="comment">                                                              - 010: row_lsb = mem_adr[16]</span>
<a name="l03678"></a>03678 <span class="comment">                                                              - 011: row_lsb = mem_adr[17]</span>
<a name="l03679"></a>03679 <span class="comment">                                                              - 100: row_lsb = mem_adr[18]</span>
<a name="l03680"></a>03680 <span class="comment">                                                              - 101: row_lsb = mem_adr[19]</span>
<a name="l03681"></a>03681 <span class="comment">                                                              - 110: row_lsb = mem_adr[20]</span>
<a name="l03682"></a>03682 <span class="comment">                                                              - 111: RESERVED</span>
<a name="l03683"></a>03683 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l03684"></a>03684 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l03685"></a>03685 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16] */</span>
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a059c3e1382da15b0d17c869220f2d8fc">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC Enable: When set will enable the 8b ECC</span>
<a name="l03687"></a>03687 <span class="comment">                                                         check/correct logic. Should be 1 when used with DIMMs</span>
<a name="l03688"></a>03688 <span class="comment">                                                         with ECC. 0, otherwise.</span>
<a name="l03689"></a>03689 <span class="comment">                                                         When this mode is turned on, DQ[71:64]</span>
<a name="l03690"></a>03690 <span class="comment">                                                         on writes, will contain the ECC code generated for</span>
<a name="l03691"></a>03691 <span class="comment">                                                         the 64 bits of data which will</span>
<a name="l03692"></a>03692 <span class="comment">                                                         written in the memory and then later on reads, used</span>
<a name="l03693"></a>03693 <span class="comment">                                                         to check for Single bit error (which will be auto-</span>
<a name="l03694"></a>03694 <span class="comment">                                                         corrected) and Double Bit error (which will be</span>
<a name="l03695"></a>03695 <span class="comment">                                                         reported). When not turned on, DQ[71:64]</span>
<a name="l03696"></a>03696 <span class="comment">                                                         are driven to 0.  Please refer to SEC_ERR, DED_ERR,</span>
<a name="l03697"></a>03697 <span class="comment">                                                         LMC*_FADR, and LMC*_ECC_SYND registers</span>
<a name="l03698"></a>03698 <span class="comment">                                                         for diagnostics information when there is an error. */</span>
<a name="l03699"></a>03699     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ab2bc807b71df26e4bf7a27d87b0735b8">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is</span>
<a name="l03700"></a>03700 <span class="comment">                                                         selected by LMC*_CONFIG[SEQUENCE].  This register is a</span>
<a name="l03701"></a>03701 <span class="comment">                                                         oneshot and clears itself each time it is set. */</span>
<a name="l03702"></a>03702 <span class="preprocessor">#else</span>
<a name="l03703"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ab2bc807b71df26e4bf7a27d87b0735b8">03703</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ab2bc807b71df26e4bf7a27d87b0735b8">init_start</a>                   : 1;
<a name="l03704"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a059c3e1382da15b0d17c869220f2d8fc">03704</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a059c3e1382da15b0d17c869220f2d8fc">ecc_ena</a>                      : 1;
<a name="l03705"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#aa2221129402e456d97bd8fbfbb5a3edf">03705</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#aa2221129402e456d97bd8fbfbb5a3edf">row_lsb</a>                      : 3;
<a name="l03706"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ae3c5a819a5e44d74f74554785628d067">03706</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ae3c5a819a5e44d74f74554785628d067">pbank_lsb</a>                    : 4;
<a name="l03707"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a84a822e435ef00fcd5a646a901be3eb8">03707</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a84a822e435ef00fcd5a646a901be3eb8">idlepower</a>                    : 3;
<a name="l03708"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a174ba7b762bcd2c31774bacf17f5a9f6">03708</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a174ba7b762bcd2c31774bacf17f5a9f6">forcewrite</a>                   : 4;
<a name="l03709"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a5690ad769decd20d2382a7cb6c46f011">03709</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a5690ad769decd20d2382a7cb6c46f011">ecc_adr</a>                      : 1;
<a name="l03710"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9312d7e40b5a5e4e580228ee89bbbd69">03710</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9312d7e40b5a5e4e580228ee89bbbd69">reset</a>                        : 1;
<a name="l03711"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a1c06afba4092a76332d6bf51f655292e">03711</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a1c06afba4092a76332d6bf51f655292e">ref_zqcs_int</a>                 : 19;
<a name="l03712"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ab11ebda269cd438e8fa1dba441075a9f">03712</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#ab11ebda269cd438e8fa1dba441075a9f">sequence</a>                     : 3;
<a name="l03713"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9b6d13a1e3d45b51a8be905619d9e596">03713</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9b6d13a1e3d45b51a8be905619d9e596">early_dqx</a>                    : 1;
<a name="l03714"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a63d28829dc0f1288a26d978b6342ee3e">03714</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a63d28829dc0f1288a26d978b6342ee3e">sref_with_dll</a>                : 1;
<a name="l03715"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#adf004970a4a2c8517a84b72fc60d7a25">03715</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#adf004970a4a2c8517a84b72fc60d7a25">rank_ena</a>                     : 1;
<a name="l03716"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a6dafdfe85060376c24100220ca3ec9be">03716</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a6dafdfe85060376c24100220ca3ec9be">rankmask</a>                     : 4;
<a name="l03717"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9a513b7c4a3a72d7eaa3d933af44ef59">03717</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a9a513b7c4a3a72d7eaa3d933af44ef59">mirrmask</a>                     : 4;
<a name="l03718"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a699950efefdd50f7bad5c3907621c282">03718</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a699950efefdd50f7bad5c3907621c282">init_status</a>                  : 4;
<a name="l03719"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a47ed492e7f14d6357be32f026d6ade6a">03719</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a47ed492e7f14d6357be32f026d6ade6a">early_unload_d0_r0</a>           : 1;
<a name="l03720"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a3729a8e5dfb26b6688bdb64f6fbfc1a9">03720</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a3729a8e5dfb26b6688bdb64f6fbfc1a9">early_unload_d0_r1</a>           : 1;
<a name="l03721"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#abfbb188dea5b02fa6c1c1f3eb9c7d73c">03721</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#abfbb188dea5b02fa6c1c1f3eb9c7d73c">early_unload_d1_r0</a>           : 1;
<a name="l03722"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#add8f85d51913d17bff58bef546cb3ebb">03722</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#add8f85d51913d17bff58bef546cb3ebb">early_unload_d1_r1</a>           : 1;
<a name="l03723"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a1985f4214046aef679a6fcf3eae078b6">03723</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html#a1985f4214046aef679a6fcf3eae078b6">reserved_59_63</a>               : 5;
<a name="l03724"></a>03724 <span class="preprocessor">#endif</span>
<a name="l03725"></a>03725 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__config.html#ac27f2cfc521f428334628b003a50b92b">cn63xx</a>;
<a name="l03726"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html">03726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html">cvmx_lmcx_config_cn63xxp1</a> {
<a name="l03727"></a>03727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03728"></a>03728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a9aaf627b831ca2c5a379699d2795f18c">reserved_55_63</a>               : 9;
<a name="l03729"></a>03729     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a786713ff81a4add14ae0047850b90ae2">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization</span>
<a name="l03730"></a>03730 <span class="comment">                                                         INIT_STATUS[n] = 1 implies rank n has been initialized</span>
<a name="l03731"></a>03731 <span class="comment">                                                         SW must set necessary INIT_STATUS bits with the</span>
<a name="l03732"></a>03732 <span class="comment">                                                         same LMC*_CONFIG write that initiates</span>
<a name="l03733"></a>03733 <span class="comment">                                                         power-up/init and self-refresh exit sequences</span>
<a name="l03734"></a>03734 <span class="comment">                                                         (if the required INIT_STATUS bits are not already</span>
<a name="l03735"></a>03735 <span class="comment">                                                         set before LMC initiates the sequence).</span>
<a name="l03736"></a>03736 <span class="comment">                                                         INIT_STATUS determines the chip-selects that assert</span>
<a name="l03737"></a>03737 <span class="comment">                                                         during refresh, ZQCS, and precharge power-down and</span>
<a name="l03738"></a>03738 <span class="comment">                                                         self-refresh entry/exit SEQUENCE&apos;s. */</span>
<a name="l03739"></a>03739     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ad7c5ddc8b677d2b333e9fd39238c2f8b">mirrmask</a>                     : 4;  <span class="comment">/**&lt; Mask determining which ranks are address-mirrored.</span>
<a name="l03740"></a>03740 <span class="comment">                                                         MIRRMASK&lt;n&gt; = 1 means Rank n addresses are mirrored</span>
<a name="l03741"></a>03741 <span class="comment">                                                         for 0 &lt;= n &lt;= 3</span>
<a name="l03742"></a>03742 <span class="comment">                                                         A mirrored read/write has these differences:</span>
<a name="l03743"></a>03743 <span class="comment">                                                          - DDR_BA&lt;1&gt; is swapped with DDR_BA&lt;0&gt;</span>
<a name="l03744"></a>03744 <span class="comment">                                                          - DDR_A&lt;8&gt; is swapped with DDR_A&lt;7&gt;</span>
<a name="l03745"></a>03745 <span class="comment">                                                          - DDR_A&lt;6&gt; is swapped with DDR_A&lt;5&gt;</span>
<a name="l03746"></a>03746 <span class="comment">                                                          - DDR_A&lt;4&gt; is swapped with DDR_A&lt;3&gt;</span>
<a name="l03747"></a>03747 <span class="comment">                                                         When RANK_ENA=0, MIRRMASK&lt;1&gt; and MIRRMASK&lt;3&gt; MBZ */</span>
<a name="l03748"></a>03748     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a85c5f96f4281e33aed2596231e0d8b7c">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized.</span>
<a name="l03749"></a>03749 <span class="comment">                                                         To write-level/read-level/initialize rank i, set RANKMASK&lt;i&gt;</span>
<a name="l03750"></a>03750 <span class="comment">                                                                         RANK_ENA=1               RANK_ENA=0</span>
<a name="l03751"></a>03751 <span class="comment">                                                           RANKMASK&lt;0&gt; = DIMM0_CS0                DIMM0_CS0</span>
<a name="l03752"></a>03752 <span class="comment">                                                           RANKMASK&lt;1&gt; = DIMM0_CS1                  MBZ</span>
<a name="l03753"></a>03753 <span class="comment">                                                           RANKMASK&lt;2&gt; = DIMM1_CS0                DIMM1_CS0</span>
<a name="l03754"></a>03754 <span class="comment">                                                           RANKMASK&lt;3&gt; = DIMM1_CS1                  MBZ</span>
<a name="l03755"></a>03755 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately,</span>
<a name="l03756"></a>03756 <span class="comment">                                                         so RANKMASK should only have one bit set.</span>
<a name="l03757"></a>03757 <span class="comment">                                                         RANKMASK is not used during self-refresh entry/exit and</span>
<a name="l03758"></a>03758 <span class="comment">                                                         precharge power-down entry/exit instruction sequences.</span>
<a name="l03759"></a>03759 <span class="comment">                                                         When RANK_ENA=0, RANKMASK&lt;1&gt; and RANKMASK&lt;3&gt; MBZ */</span>
<a name="l03760"></a>03760     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ac29da4b9fb9b858b50d32cf399b98ed3">rank_ena</a>                     : 1;  <span class="comment">/**&lt; RANK ena (for use with dual-rank DIMMs)</span>
<a name="l03761"></a>03761 <span class="comment">                                                         For dual-rank DIMMs, the rank_ena bit will enable</span>
<a name="l03762"></a>03762 <span class="comment">                                                         the drive of the CS*_L[1:0] and ODT_&lt;1:0&gt; pins differently based on the</span>
<a name="l03763"></a>03763 <span class="comment">                                                         (pbank_lsb-1) address bit.</span>
<a name="l03764"></a>03764 <span class="comment">                                                         Write 0 for SINGLE ranked DIMM&apos;s. */</span>
<a name="l03765"></a>03765     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#afe4ab69849a31ec3a1bd1235aa058656">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write MR1 and MR2</span>
<a name="l03766"></a>03766 <span class="comment">                                                         When set, self-refresh entry and exit instruction sequences</span>
<a name="l03767"></a>03767 <span class="comment">                                                         write MR1 and MR2 (in all ranks). (The writes occur before</span>
<a name="l03768"></a>03768 <span class="comment">                                                         self-refresh entry, and after self-refresh exit.)</span>
<a name="l03769"></a>03769 <span class="comment">                                                         When clear, self-refresh entry and exit instruction sequences</span>
<a name="l03770"></a>03770 <span class="comment">                                                         do not write any registers in the DDR3 parts. */</span>
<a name="l03771"></a>03771     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a505e1ce0ae3c07ac6de5602ce21facb0">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Send DQx signals one CK cycle earlier for the case when</span>
<a name="l03772"></a>03772 <span class="comment">                                                         the shortest DQx lines have a larger delay than the CK line */</span>
<a name="l03773"></a>03773     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a76e6c58c3ae81ff8beacde720be3ef03">sequence</a>                     : 3;  <span class="comment">/**&lt; Selects the sequence that LMC runs after a 0-&gt;1</span>
<a name="l03774"></a>03774 <span class="comment">                                                         transition on LMC*_CONFIG[INIT_START].</span>
<a name="l03775"></a>03775 <span class="comment">                                                         SEQUENCE=0=power-up/init:</span>
<a name="l03776"></a>03776 <span class="comment">                                                           - RANKMASK selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03777"></a>03777 <span class="comment">                                                           - INIT_STATUS must equal RANKMASK</span>
<a name="l03778"></a>03778 <span class="comment">                                                           - DDR_CKE* signals activated (if they weren&apos;t already active)</span>
<a name="l03779"></a>03779 <span class="comment">                                                           - RDIMM register control words 0-15 will be written to RANKMASK-selected</span>
<a name="l03780"></a>03780 <span class="comment">                                                               RDIMM&apos;s when LMC(0)_CONTROL[RDIMM_ENA]=1 and corresponding</span>
<a name="l03781"></a>03781 <span class="comment">                                                               LMC*_DIMM_CTL[DIMM*_WMASK] bits are set. (Refer to LMC*_DIMM*_PARAMS and</span>
<a name="l03782"></a>03782 <span class="comment">                                                               LMC*_DIMM_CTL descriptions below for more details.)</span>
<a name="l03783"></a>03783 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to selected ranks</span>
<a name="l03784"></a>03784 <span class="comment">                                                         SEQUENCE=1=read-leveling:</span>
<a name="l03785"></a>03785 <span class="comment">                                                           - RANKMASK selects the rank to be read-leveled</span>
<a name="l03786"></a>03786 <span class="comment">                                                           - MR3 written to selected rank</span>
<a name="l03787"></a>03787 <span class="comment">                                                         SEQUENCE=2=self-refresh entry:</span>
<a name="l03788"></a>03788 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03789"></a>03789 <span class="comment">                                                           - MR1 and MR2 will be written to selected ranks if SREF_WITH_DLL=1</span>
<a name="l03790"></a>03790 <span class="comment">                                                           - DDR_CKE* signals de-activated</span>
<a name="l03791"></a>03791 <span class="comment">                                                         SEQUENCE=3=self-refresh exit:</span>
<a name="l03792"></a>03792 <span class="comment">                                                           - INIT_STATUS must be set to indicate participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03793"></a>03793 <span class="comment">                                                           - DDR_CKE* signals activated</span>
<a name="l03794"></a>03794 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to participating ranks if SREF_WITH_DLL=1</span>
<a name="l03795"></a>03795 <span class="comment">                                                         SEQUENCE=4=precharge power-down entry:</span>
<a name="l03796"></a>03796 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03797"></a>03797 <span class="comment">                                                           - DDR_CKE* signals de-activated</span>
<a name="l03798"></a>03798 <span class="comment">                                                         SEQUENCE=5=precharge power-down exit:</span>
<a name="l03799"></a>03799 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l03800"></a>03800 <span class="comment">                                                           - DDR_CKE* signals activated</span>
<a name="l03801"></a>03801 <span class="comment">                                                         SEQUENCE=6=write-leveling:</span>
<a name="l03802"></a>03802 <span class="comment">                                                           - RANKMASK selects the rank to be write-leveled</span>
<a name="l03803"></a>03803 <span class="comment">                                                           - INIT_STATUS must indicate all ranks with attached DRAM</span>
<a name="l03804"></a>03804 <span class="comment">                                                           - MR1 and MR2 written to INIT_STATUS-selected ranks</span>
<a name="l03805"></a>03805 <span class="comment">                                                         SEQUENCE=7=illegal</span>
<a name="l03806"></a>03806 <span class="comment">                                                         Precharge power-down entry and exit SEQUENCE&apos;s may also</span>
<a name="l03807"></a>03807 <span class="comment">                                                         be automatically generated by the HW when IDLEPOWER!=0.</span>
<a name="l03808"></a>03808 <span class="comment">                                                         Self-refresh entry SEQUENCE&apos;s may also be automatically</span>
<a name="l03809"></a>03809 <span class="comment">                                                         generated by hardware upon a chip warm or soft reset</span>
<a name="l03810"></a>03810 <span class="comment">                                                         sequence when LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT] are set.</span>
<a name="l03811"></a>03811 <span class="comment">                                                         LMC writes the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 CSR field values</span>
<a name="l03812"></a>03812 <span class="comment">                                                         to the Mode registers in the DRAM parts (i.e. MR0, MR1, MR2, and MR3) as part of some of these sequences.</span>
<a name="l03813"></a>03813 <span class="comment">                                                         Refer to the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 descriptions for more details.</span>
<a name="l03814"></a>03814 <span class="comment">                                                         If there are two consecutive power-up/init&apos;s without</span>
<a name="l03815"></a>03815 <span class="comment">                                                         a DRESET assertion between them, LMC asserts DDR_CKE* as part of</span>
<a name="l03816"></a>03816 <span class="comment">                                                         the first power-up/init, and continues to assert DDR_CKE*</span>
<a name="l03817"></a>03817 <span class="comment">                                                         through the remainder of the first and the second power-up/init.</span>
<a name="l03818"></a>03818 <span class="comment">                                                         If DDR_CKE* deactivation and reactivation is needed for</span>
<a name="l03819"></a>03819 <span class="comment">                                                         a second power-up/init, a DRESET assertion is required</span>
<a name="l03820"></a>03820 <span class="comment">                                                         between the first and the second. */</span>
<a name="l03821"></a>03821     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a8ad9c69f915533366b297813ad0eb6ab">ref_zqcs_int</a>                 : 19; <span class="comment">/**&lt; Refresh &amp; ZQCS interval represented in \#of 512 CK cycle</span>
<a name="l03822"></a>03822 <span class="comment">                                                         increments. A Refresh sequence is triggered when bits</span>
<a name="l03823"></a>03823 <span class="comment">                                                         [24:18] are equal to 0, and a ZQCS sequence is triggered</span>
<a name="l03824"></a>03824 <span class="comment">                                                         when [36:18] are equal to 0.</span>
<a name="l03825"></a>03825 <span class="comment">                                                         Program [24:18] to RND-DN(tREFI/clkPeriod/512)</span>
<a name="l03826"></a>03826 <span class="comment">                                                         Program [36:25] to RND-DN(ZQCS_Interval/clkPeriod/(512*128)). Note</span>
<a name="l03827"></a>03827 <span class="comment">                                                         that this value should always be greater than 32, to account for</span>
<a name="l03828"></a>03828 <span class="comment">                                                         resistor calibration delays.</span>
<a name="l03829"></a>03829 <span class="comment">                                                         000_00000000_00000000: RESERVED</span>
<a name="l03830"></a>03830 <span class="comment">                                                         Max Refresh interval = 127 * 512           = 65024 CKs</span>
<a name="l03831"></a>03831 <span class="comment">                                                         Max ZQCS interval    = (8*256*256-1) * 512 = 268434944 CKs ~ 335ms for a 800 MHz CK</span>
<a name="l03832"></a>03832 <span class="comment">                                                         LMC*_CONFIG[INIT_STATUS] determines which ranks receive</span>
<a name="l03833"></a>03833 <span class="comment">                                                         the REF / ZQCS. LMC does not send any refreshes / ZQCS&apos;s</span>
<a name="l03834"></a>03834 <span class="comment">                                                         when LMC*_CONFIG[INIT_STATUS]=0. */</span>
<a name="l03835"></a>03835     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a993201dd7def92fa985b0d7224c830c0">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter,</span>
<a name="l03836"></a>03836 <span class="comment">                                                         and LMC*_OPS_CNT, LMC*_IFB_CNT, and LMC*_DCLK_CNT</span>
<a name="l03837"></a>03837 <span class="comment">                                                         CSR&apos;s. SW should write this to a one, then re-write</span>
<a name="l03838"></a>03838 <span class="comment">                                                         it to a zero to cause the reset. */</span>
<a name="l03839"></a>03839     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#af17e6214e65bba6bb5a87a2b20d705fc">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation</span>
<a name="l03840"></a>03840 <span class="comment">                                                         0=disabled, 1=enabled */</span>
<a name="l03841"></a>03841     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a376a103b52e0d803dcb4db029fe65ffd">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l03842"></a>03842 <span class="comment">                                                         having waited for 2^FORCEWRITE CK cycles.  0=disabled. */</span>
<a name="l03843"></a>03843     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a7b888f01642545e8edaed4a0a0406ea6">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory</span>
<a name="l03844"></a>03844 <span class="comment">                                                         controller has been idle for 2^(2+IDLEPOWER) CK cycles.</span>
<a name="l03845"></a>03845 <span class="comment">                                                         0=disabled.</span>
<a name="l03846"></a>03846 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l03847"></a>03847 <span class="comment">                                                         LMC*_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL</span>
<a name="l03848"></a>03848 <span class="comment">                                                         is disabled during the precharge power-down. */</span>
<a name="l03849"></a>03849     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a9fbb0983788c7d50ddc252cb83cf7877">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; DIMM address bit select</span>
<a name="l03850"></a>03850 <span class="comment">                                                         Reverting to the explanation for ROW_LSB,</span>
<a name="l03851"></a>03851 <span class="comment">                                                         PBank_LSB would be Row_LSB bit + \#rowbits + \#rankbits</span>
<a name="l03852"></a>03852 <span class="comment">                                                         Decoding for pbank_lsb</span>
<a name="l03853"></a>03853 <span class="comment">                                                              - 0000:DIMM = mem_adr[28]    / rank = mem_adr[27] (if RANK_ENA)</span>
<a name="l03854"></a>03854 <span class="comment">                                                              - 0001:DIMM = mem_adr[29]    / rank = mem_adr[28]      &quot;</span>
<a name="l03855"></a>03855 <span class="comment">                                                              - 0010:DIMM = mem_adr[30]    / rank = mem_adr[29]      &quot;</span>
<a name="l03856"></a>03856 <span class="comment">                                                              - 0011:DIMM = mem_adr[31]    / rank = mem_adr[30]      &quot;</span>
<a name="l03857"></a>03857 <span class="comment">                                                              - 0100:DIMM = mem_adr[32]    / rank = mem_adr[31]      &quot;</span>
<a name="l03858"></a>03858 <span class="comment">                                                              - 0101:DIMM = mem_adr[33]    / rank = mem_adr[32]      &quot;</span>
<a name="l03859"></a>03859 <span class="comment">                                                              - 0110:DIMM = mem_adr[34]    / rank = mem_adr[33]      &quot;</span>
<a name="l03860"></a>03860 <span class="comment">                                                              - 0111:DIMM = 0              / rank = mem_adr[34]      &quot;</span>
<a name="l03861"></a>03861 <span class="comment">                                                              - 1000-1111: RESERVED</span>
<a name="l03862"></a>03862 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l03863"></a>03863 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l03864"></a>03864 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16]</span>
<a name="l03865"></a>03865 <span class="comment">                                                         With rank_ena = 0, pbank_lsb = 2</span>
<a name="l03866"></a>03866 <span class="comment">                                                         With rank_ena = 1, pbank_lsb = 3 */</span>
<a name="l03867"></a>03867     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ac61a4275572f870d2cf7c0187915ed91">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row Address bit select</span>
<a name="l03868"></a>03868 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l03869"></a>03869 <span class="comment">                                                         bit position represents the low order DDR ROW address.</span>
<a name="l03870"></a>03870 <span class="comment">                                                         The processor&apos;s memory address[34:7] needs to be</span>
<a name="l03871"></a>03871 <span class="comment">                                                         translated to DRAM addresses (bnk,row,col,rank and DIMM)</span>
<a name="l03872"></a>03872 <span class="comment">                                                         and that is a function of the following:</span>
<a name="l03873"></a>03873 <span class="comment">                                                         1. Datapath Width (64)</span>
<a name="l03874"></a>03874 <span class="comment">                                                         2. \# Banks (8)</span>
<a name="l03875"></a>03875 <span class="comment">                                                         3. \# Column Bits of the memory part - spec&apos;d indirectly</span>
<a name="l03876"></a>03876 <span class="comment">                                                         by this register.</span>
<a name="l03877"></a>03877 <span class="comment">                                                         4. \# Row Bits of the memory part - spec&apos;d indirectly</span>
<a name="l03878"></a>03878 <span class="comment">                                                         5. \# Ranks in a DIMM - spec&apos;d by RANK_ENA</span>
<a name="l03879"></a>03879 <span class="comment">                                                         6. \# DIMM&apos;s in the system by the register below (PBANK_LSB).</span>
<a name="l03880"></a>03880 <span class="comment">                                                         Decoding for row_lsb</span>
<a name="l03881"></a>03881 <span class="comment">                                                              - 000: row_lsb = mem_adr[14]</span>
<a name="l03882"></a>03882 <span class="comment">                                                              - 001: row_lsb = mem_adr[15]</span>
<a name="l03883"></a>03883 <span class="comment">                                                              - 010: row_lsb = mem_adr[16]</span>
<a name="l03884"></a>03884 <span class="comment">                                                              - 011: row_lsb = mem_adr[17]</span>
<a name="l03885"></a>03885 <span class="comment">                                                              - 100: row_lsb = mem_adr[18]</span>
<a name="l03886"></a>03886 <span class="comment">                                                              - 101: row_lsb = mem_adr[19]</span>
<a name="l03887"></a>03887 <span class="comment">                                                              - 110: row_lsb = mem_adr[20]</span>
<a name="l03888"></a>03888 <span class="comment">                                                              - 111: RESERVED</span>
<a name="l03889"></a>03889 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l03890"></a>03890 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l03891"></a>03891 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16] */</span>
<a name="l03892"></a>03892     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a59d7b194e835a9eaf4e100d419941bf7">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC Enable: When set will enable the 8b ECC</span>
<a name="l03893"></a>03893 <span class="comment">                                                         check/correct logic. Should be 1 when used with DIMMs</span>
<a name="l03894"></a>03894 <span class="comment">                                                         with ECC. 0, otherwise.</span>
<a name="l03895"></a>03895 <span class="comment">                                                         When this mode is turned on, DQ[71:64]</span>
<a name="l03896"></a>03896 <span class="comment">                                                         on writes, will contain the ECC code generated for</span>
<a name="l03897"></a>03897 <span class="comment">                                                         the 64 bits of data which will</span>
<a name="l03898"></a>03898 <span class="comment">                                                         written in the memory and then later on reads, used</span>
<a name="l03899"></a>03899 <span class="comment">                                                         to check for Single bit error (which will be auto-</span>
<a name="l03900"></a>03900 <span class="comment">                                                         corrected) and Double Bit error (which will be</span>
<a name="l03901"></a>03901 <span class="comment">                                                         reported). When not turned on, DQ[71:64]</span>
<a name="l03902"></a>03902 <span class="comment">                                                         are driven to 0.  Please refer to SEC_ERR, DED_ERR,</span>
<a name="l03903"></a>03903 <span class="comment">                                                         LMC*_FADR, and LMC*_ECC_SYND registers</span>
<a name="l03904"></a>03904 <span class="comment">                                                         for diagnostics information when there is an error. */</span>
<a name="l03905"></a>03905     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#af69c6528ea064a255e7fc014b1122dbc">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is</span>
<a name="l03906"></a>03906 <span class="comment">                                                         selected by LMC*_CONFIG[SEQUENCE].  This register is a</span>
<a name="l03907"></a>03907 <span class="comment">                                                         oneshot and clears itself each time it is set. */</span>
<a name="l03908"></a>03908 <span class="preprocessor">#else</span>
<a name="l03909"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#af69c6528ea064a255e7fc014b1122dbc">03909</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#af69c6528ea064a255e7fc014b1122dbc">init_start</a>                   : 1;
<a name="l03910"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a59d7b194e835a9eaf4e100d419941bf7">03910</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a59d7b194e835a9eaf4e100d419941bf7">ecc_ena</a>                      : 1;
<a name="l03911"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ac61a4275572f870d2cf7c0187915ed91">03911</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ac61a4275572f870d2cf7c0187915ed91">row_lsb</a>                      : 3;
<a name="l03912"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a9fbb0983788c7d50ddc252cb83cf7877">03912</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a9fbb0983788c7d50ddc252cb83cf7877">pbank_lsb</a>                    : 4;
<a name="l03913"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a7b888f01642545e8edaed4a0a0406ea6">03913</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a7b888f01642545e8edaed4a0a0406ea6">idlepower</a>                    : 3;
<a name="l03914"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a376a103b52e0d803dcb4db029fe65ffd">03914</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a376a103b52e0d803dcb4db029fe65ffd">forcewrite</a>                   : 4;
<a name="l03915"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#af17e6214e65bba6bb5a87a2b20d705fc">03915</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#af17e6214e65bba6bb5a87a2b20d705fc">ecc_adr</a>                      : 1;
<a name="l03916"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a993201dd7def92fa985b0d7224c830c0">03916</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a993201dd7def92fa985b0d7224c830c0">reset</a>                        : 1;
<a name="l03917"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a8ad9c69f915533366b297813ad0eb6ab">03917</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a8ad9c69f915533366b297813ad0eb6ab">ref_zqcs_int</a>                 : 19;
<a name="l03918"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a76e6c58c3ae81ff8beacde720be3ef03">03918</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a76e6c58c3ae81ff8beacde720be3ef03">sequence</a>                     : 3;
<a name="l03919"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a505e1ce0ae3c07ac6de5602ce21facb0">03919</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a505e1ce0ae3c07ac6de5602ce21facb0">early_dqx</a>                    : 1;
<a name="l03920"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#afe4ab69849a31ec3a1bd1235aa058656">03920</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#afe4ab69849a31ec3a1bd1235aa058656">sref_with_dll</a>                : 1;
<a name="l03921"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ac29da4b9fb9b858b50d32cf399b98ed3">03921</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ac29da4b9fb9b858b50d32cf399b98ed3">rank_ena</a>                     : 1;
<a name="l03922"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a85c5f96f4281e33aed2596231e0d8b7c">03922</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a85c5f96f4281e33aed2596231e0d8b7c">rankmask</a>                     : 4;
<a name="l03923"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ad7c5ddc8b677d2b333e9fd39238c2f8b">03923</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#ad7c5ddc8b677d2b333e9fd39238c2f8b">mirrmask</a>                     : 4;
<a name="l03924"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a786713ff81a4add14ae0047850b90ae2">03924</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a786713ff81a4add14ae0047850b90ae2">init_status</a>                  : 4;
<a name="l03925"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a9aaf627b831ca2c5a379699d2795f18c">03925</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xxp1.html#a9aaf627b831ca2c5a379699d2795f18c">reserved_55_63</a>               : 9;
<a name="l03926"></a>03926 <span class="preprocessor">#endif</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__config.html#a4e220f23b39428f80bced354bea91bdb">cn63xxp1</a>;
<a name="l03928"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html">03928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html">cvmx_lmcx_config_cn66xx</a> {
<a name="l03929"></a>03929 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03930"></a>03930 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a9e132b889a79f70693d5da46b0b3c1cd">reserved_60_63</a>               : 4;
<a name="l03931"></a>03931     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a2a3fbbb57af3a9749a7b1e0ca9077398">scrz</a>                         : 1;  <span class="comment">/**&lt; Hide LMC*_SCRAMBLE_CFG0 and LMC*_SCRAMBLE_CFG1 when set */</span>
<a name="l03932"></a>03932     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a776321cc4e10de689967a8dfaad7ae50">early_unload_d1_r1</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 3</span>
<a name="l03933"></a>03933 <span class="comment">                                                         reads</span>
<a name="l03934"></a>03934 <span class="comment">                                                         The recommended EARLY_UNLOAD_D1_R1 value can be calculated</span>
<a name="l03935"></a>03935 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK3[BYTE*] values are</span>
<a name="l03936"></a>03936 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03937"></a>03937 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03938"></a>03938 <span class="comment">                                                         for rank 3 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK3[BYTEi])</span>
<a name="l03939"></a>03939 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D1_R1</span>
<a name="l03940"></a>03940 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03941"></a>03941 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D1_R1 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03942"></a>03942     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a69617e6e84a2e67bda7d87ba42846cdd">early_unload_d1_r0</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 2</span>
<a name="l03943"></a>03943 <span class="comment">                                                         reads</span>
<a name="l03944"></a>03944 <span class="comment">                                                         The recommended EARLY_UNLOAD_D1_RO value can be calculated</span>
<a name="l03945"></a>03945 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK2[BYTE*] values are</span>
<a name="l03946"></a>03946 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03947"></a>03947 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03948"></a>03948 <span class="comment">                                                         for rank 2 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK2[BYTEi])</span>
<a name="l03949"></a>03949 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D1_RO</span>
<a name="l03950"></a>03950 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03951"></a>03951 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D1_RO = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03952"></a>03952     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a896a1f4b14b718f8779d06f3b762a570">early_unload_d0_r1</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 1</span>
<a name="l03953"></a>03953 <span class="comment">                                                         reads</span>
<a name="l03954"></a>03954 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R1 value can be calculated</span>
<a name="l03955"></a>03955 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK1[BYTE*] values are</span>
<a name="l03956"></a>03956 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03957"></a>03957 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03958"></a>03958 <span class="comment">                                                         for rank 1 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK1[BYTEi])</span>
<a name="l03959"></a>03959 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R1</span>
<a name="l03960"></a>03960 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03961"></a>03961 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R1 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03962"></a>03962     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#abc30af7208e49a57d62fa4f9409df12b">early_unload_d0_r0</a>           : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle early for Rank 0</span>
<a name="l03963"></a>03963 <span class="comment">                                                         reads.</span>
<a name="l03964"></a>03964 <span class="comment">                                                         The recommended EARLY_UNLOAD_D0_R0 value can be calculated</span>
<a name="l03965"></a>03965 <span class="comment">                                                         after the final LMC*_RLEVEL_RANK0[BYTE*] values are</span>
<a name="l03966"></a>03966 <span class="comment">                                                         selected (as part of read-leveling initialization).</span>
<a name="l03967"></a>03967 <span class="comment">                                                         Then, determine the largest read-leveling setting</span>
<a name="l03968"></a>03968 <span class="comment">                                                         for rank 0 (i.e. calculate maxset=MAX(LMC*_RLEVEL_RANK0[BYTEi])</span>
<a name="l03969"></a>03969 <span class="comment">                                                         across all i), then set EARLY_UNLOAD_D0_R0</span>
<a name="l03970"></a>03970 <span class="comment">                                                         when the low two bits of this largest setting is not</span>
<a name="l03971"></a>03971 <span class="comment">                                                         3 (i.e. EARLY_UNLOAD_D0_R0 = (maxset&lt;1:0&gt;!=3)). */</span>
<a name="l03972"></a>03972     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a21c55a3b19611dcf57c93816a865dfed">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization</span>
<a name="l03973"></a>03973 <span class="comment">                                                         INIT_STATUS[n] = 1 implies rank n has been initialized</span>
<a name="l03974"></a>03974 <span class="comment">                                                         SW must set necessary INIT_STATUS bits with the</span>
<a name="l03975"></a>03975 <span class="comment">                                                         same LMC*_CONFIG write that initiates</span>
<a name="l03976"></a>03976 <span class="comment">                                                         power-up/init and self-refresh exit sequences</span>
<a name="l03977"></a>03977 <span class="comment">                                                         (if the required INIT_STATUS bits are not already</span>
<a name="l03978"></a>03978 <span class="comment">                                                         set before LMC initiates the sequence).</span>
<a name="l03979"></a>03979 <span class="comment">                                                         INIT_STATUS determines the chip-selects that assert</span>
<a name="l03980"></a>03980 <span class="comment">                                                         during refresh, ZQCS, and precharge power-down and</span>
<a name="l03981"></a>03981 <span class="comment">                                                         self-refresh entry/exit SEQUENCE&apos;s. */</span>
<a name="l03982"></a>03982     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a6adc06851c5d3b6e951aa80b0879c608">mirrmask</a>                     : 4;  <span class="comment">/**&lt; Mask determining which ranks are address-mirrored.</span>
<a name="l03983"></a>03983 <span class="comment">                                                         MIRRMASK&lt;n&gt; = 1 means Rank n addresses are mirrored</span>
<a name="l03984"></a>03984 <span class="comment">                                                         for 0 &lt;= n &lt;= 3</span>
<a name="l03985"></a>03985 <span class="comment">                                                         A mirrored read/write has these differences:</span>
<a name="l03986"></a>03986 <span class="comment">                                                          - DDR_BA&lt;1&gt; is swapped with DDR_BA&lt;0&gt;</span>
<a name="l03987"></a>03987 <span class="comment">                                                          - DDR_A&lt;8&gt; is swapped with DDR_A&lt;7&gt;</span>
<a name="l03988"></a>03988 <span class="comment">                                                          - DDR_A&lt;6&gt; is swapped with DDR_A&lt;5&gt;</span>
<a name="l03989"></a>03989 <span class="comment">                                                          - DDR_A&lt;4&gt; is swapped with DDR_A&lt;3&gt;</span>
<a name="l03990"></a>03990 <span class="comment">                                                         When RANK_ENA=0, MIRRMASK&lt;1&gt; and MIRRMASK&lt;3&gt; MBZ */</span>
<a name="l03991"></a>03991     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#acd05d1fd4f7ed6600912a106dc31869b">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized.</span>
<a name="l03992"></a>03992 <span class="comment">                                                         To write-level/read-level/initialize rank i, set RANKMASK&lt;i&gt;</span>
<a name="l03993"></a>03993 <span class="comment">                                                                         RANK_ENA=1               RANK_ENA=0</span>
<a name="l03994"></a>03994 <span class="comment">                                                           RANKMASK&lt;0&gt; = DIMM0_CS0                DIMM0_CS0</span>
<a name="l03995"></a>03995 <span class="comment">                                                           RANKMASK&lt;1&gt; = DIMM0_CS1                  MBZ</span>
<a name="l03996"></a>03996 <span class="comment">                                                           RANKMASK&lt;2&gt; = DIMM1_CS0                DIMM1_CS0</span>
<a name="l03997"></a>03997 <span class="comment">                                                           RANKMASK&lt;3&gt; = DIMM1_CS1                  MBZ</span>
<a name="l03998"></a>03998 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately,</span>
<a name="l03999"></a>03999 <span class="comment">                                                         so RANKMASK should only have one bit set.</span>
<a name="l04000"></a>04000 <span class="comment">                                                         RANKMASK is not used during self-refresh entry/exit and</span>
<a name="l04001"></a>04001 <span class="comment">                                                         precharge power-down entry/exit instruction sequences.</span>
<a name="l04002"></a>04002 <span class="comment">                                                         When RANK_ENA=0, RANKMASK&lt;1&gt; and RANKMASK&lt;3&gt; MBZ */</span>
<a name="l04003"></a>04003     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5fb970ceb6fe10718124655418b69018">rank_ena</a>                     : 1;  <span class="comment">/**&lt; RANK ena (for use with dual-rank DIMMs)</span>
<a name="l04004"></a>04004 <span class="comment">                                                         For dual-rank DIMMs, the rank_ena bit will enable</span>
<a name="l04005"></a>04005 <span class="comment">                                                         the drive of the CS*_L[1:0] and ODT_&lt;1:0&gt; pins differently based on the</span>
<a name="l04006"></a>04006 <span class="comment">                                                         (pbank_lsb-1) address bit.</span>
<a name="l04007"></a>04007 <span class="comment">                                                         Write 0 for SINGLE ranked DIMM&apos;s. */</span>
<a name="l04008"></a>04008     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#ab2e46a0e338afa4c1eae27c40329ef92">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write MR1 and MR2</span>
<a name="l04009"></a>04009 <span class="comment">                                                         When set, self-refresh entry and exit instruction sequences</span>
<a name="l04010"></a>04010 <span class="comment">                                                         write MR1 and MR2 (in all ranks). (The writes occur before</span>
<a name="l04011"></a>04011 <span class="comment">                                                         self-refresh entry, and after self-refresh exit.)</span>
<a name="l04012"></a>04012 <span class="comment">                                                         When clear, self-refresh entry and exit instruction sequences</span>
<a name="l04013"></a>04013 <span class="comment">                                                         do not write any registers in the DDR3 parts. */</span>
<a name="l04014"></a>04014     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5b9751e4644b4fd4c73e2ad5a3c4689f">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Send DQx signals one CK cycle earlier for the case when</span>
<a name="l04015"></a>04015 <span class="comment">                                                         the shortest DQx lines have a larger delay than the CK line */</span>
<a name="l04016"></a>04016     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#afce9f4c1e039df5f01d4d9922b658fd3">sequence</a>                     : 3;  <span class="comment">/**&lt; Selects the sequence that LMC runs after a 0-&gt;1</span>
<a name="l04017"></a>04017 <span class="comment">                                                         transition on LMC*_CONFIG[INIT_START].</span>
<a name="l04018"></a>04018 <span class="comment">                                                         SEQUENCE=0=power-up/init:</span>
<a name="l04019"></a>04019 <span class="comment">                                                           - RANKMASK selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l04020"></a>04020 <span class="comment">                                                           - INIT_STATUS must equal RANKMASK</span>
<a name="l04021"></a>04021 <span class="comment">                                                           - DDR_CKE* signals activated (if they weren&apos;t already active)</span>
<a name="l04022"></a>04022 <span class="comment">                                                           - RDIMM register control words 0-15 will be written to RANKMASK-selected</span>
<a name="l04023"></a>04023 <span class="comment">                                                               RDIMM&apos;s when LMC(0)_CONTROL[RDIMM_ENA]=1 and corresponding</span>
<a name="l04024"></a>04024 <span class="comment">                                                               LMC*_DIMM_CTL[DIMM*_WMASK] bits are set. (Refer to LMC*_DIMM*_PARAMS and</span>
<a name="l04025"></a>04025 <span class="comment">                                                               LMC*_DIMM_CTL descriptions below for more details.)</span>
<a name="l04026"></a>04026 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to selected ranks</span>
<a name="l04027"></a>04027 <span class="comment">                                                         SEQUENCE=1=read-leveling:</span>
<a name="l04028"></a>04028 <span class="comment">                                                           - RANKMASK selects the rank to be read-leveled</span>
<a name="l04029"></a>04029 <span class="comment">                                                           - MR3 written to selected rank</span>
<a name="l04030"></a>04030 <span class="comment">                                                         SEQUENCE=2=self-refresh entry:</span>
<a name="l04031"></a>04031 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l04032"></a>04032 <span class="comment">                                                           - MR1 and MR2 will be written to selected ranks if SREF_WITH_DLL=1</span>
<a name="l04033"></a>04033 <span class="comment">                                                           - DDR_CKE* signals de-activated</span>
<a name="l04034"></a>04034 <span class="comment">                                                         SEQUENCE=3=self-refresh exit:</span>
<a name="l04035"></a>04035 <span class="comment">                                                           - INIT_STATUS must be set to indicate participating ranks (should be all ranks with attached DRAM)</span>
<a name="l04036"></a>04036 <span class="comment">                                                           - DDR_CKE* signals activated</span>
<a name="l04037"></a>04037 <span class="comment">                                                           - MR0, MR1, MR2, and MR3 will be written to participating ranks if SREF_WITH_DLL=1</span>
<a name="l04038"></a>04038 <span class="comment">                                                         SEQUENCE=4=precharge power-down entry:</span>
<a name="l04039"></a>04039 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l04040"></a>04040 <span class="comment">                                                           - DDR_CKE* signals de-activated</span>
<a name="l04041"></a>04041 <span class="comment">                                                         SEQUENCE=5=precharge power-down exit:</span>
<a name="l04042"></a>04042 <span class="comment">                                                           - INIT_STATUS selects participating ranks (should be all ranks with attached DRAM)</span>
<a name="l04043"></a>04043 <span class="comment">                                                           - DDR_CKE* signals activated</span>
<a name="l04044"></a>04044 <span class="comment">                                                         SEQUENCE=6=write-leveling:</span>
<a name="l04045"></a>04045 <span class="comment">                                                           - RANKMASK selects the rank to be write-leveled</span>
<a name="l04046"></a>04046 <span class="comment">                                                           - INIT_STATUS must indicate all ranks with attached DRAM</span>
<a name="l04047"></a>04047 <span class="comment">                                                           - MR1 and MR2 written to INIT_STATUS-selected ranks</span>
<a name="l04048"></a>04048 <span class="comment">                                                         SEQUENCE=7=illegal</span>
<a name="l04049"></a>04049 <span class="comment">                                                         Precharge power-down entry and exit SEQUENCE&apos;s may also</span>
<a name="l04050"></a>04050 <span class="comment">                                                         be automatically generated by the HW when IDLEPOWER!=0.</span>
<a name="l04051"></a>04051 <span class="comment">                                                         Self-refresh entry SEQUENCE&apos;s may also be automatically</span>
<a name="l04052"></a>04052 <span class="comment">                                                         generated by hardware upon a chip warm or soft reset</span>
<a name="l04053"></a>04053 <span class="comment">                                                         sequence when LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT] are set.</span>
<a name="l04054"></a>04054 <span class="comment">                                                         LMC writes the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 CSR field values</span>
<a name="l04055"></a>04055 <span class="comment">                                                         to the Mode registers in the DRAM parts (i.e. MR0, MR1, MR2, and MR3) as part of some of these sequences.</span>
<a name="l04056"></a>04056 <span class="comment">                                                         Refer to the LMC*_MODEREG_PARAMS0 and LMC*_MODEREG_PARAMS1 descriptions for more details.</span>
<a name="l04057"></a>04057 <span class="comment">                                                         If there are two consecutive power-up/init&apos;s without</span>
<a name="l04058"></a>04058 <span class="comment">                                                         a DRESET assertion between them, LMC asserts DDR_CKE* as part of</span>
<a name="l04059"></a>04059 <span class="comment">                                                         the first power-up/init, and continues to assert DDR_CKE*</span>
<a name="l04060"></a>04060 <span class="comment">                                                         through the remainder of the first and the second power-up/init.</span>
<a name="l04061"></a>04061 <span class="comment">                                                         If DDR_CKE* deactivation and reactivation is needed for</span>
<a name="l04062"></a>04062 <span class="comment">                                                         a second power-up/init, a DRESET assertion is required</span>
<a name="l04063"></a>04063 <span class="comment">                                                         between the first and the second. */</span>
<a name="l04064"></a>04064     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a7f968849415d113544e0f6851ed59f58">ref_zqcs_int</a>                 : 19; <span class="comment">/**&lt; Refresh &amp; ZQCS interval represented in \#of 512 CK cycle</span>
<a name="l04065"></a>04065 <span class="comment">                                                         increments. A Refresh sequence is triggered when bits</span>
<a name="l04066"></a>04066 <span class="comment">                                                         [24:18] are equal to 0, and a ZQCS sequence is triggered</span>
<a name="l04067"></a>04067 <span class="comment">                                                         when [36:18] are equal to 0.</span>
<a name="l04068"></a>04068 <span class="comment">                                                         Program [24:18] to RND-DN(tREFI/clkPeriod/512)</span>
<a name="l04069"></a>04069 <span class="comment">                                                         Program [36:25] to RND-DN(ZQCS_Interval/clkPeriod/(512*128)). Note</span>
<a name="l04070"></a>04070 <span class="comment">                                                         that this value should always be greater than 32, to account for</span>
<a name="l04071"></a>04071 <span class="comment">                                                         resistor calibration delays.</span>
<a name="l04072"></a>04072 <span class="comment">                                                         000_00000000_00000000: RESERVED</span>
<a name="l04073"></a>04073 <span class="comment">                                                         Max Refresh interval = 127 * 512           = 65024 CKs</span>
<a name="l04074"></a>04074 <span class="comment">                                                         Max ZQCS interval    = (8*256*256-1) * 512 = 268434944 CKs ~ 335ms for a 800 MHz CK</span>
<a name="l04075"></a>04075 <span class="comment">                                                         LMC*_CONFIG[INIT_STATUS] determines which ranks receive</span>
<a name="l04076"></a>04076 <span class="comment">                                                         the REF / ZQCS. LMC does not send any refreshes / ZQCS&apos;s</span>
<a name="l04077"></a>04077 <span class="comment">                                                         when LMC*_CONFIG[INIT_STATUS]=0. */</span>
<a name="l04078"></a>04078     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a668767568e637025fcccaf7ff69d9611">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter,</span>
<a name="l04079"></a>04079 <span class="comment">                                                         and LMC*_OPS_CNT, LMC*_IFB_CNT, and LMC*_DCLK_CNT</span>
<a name="l04080"></a>04080 <span class="comment">                                                         CSR&apos;s. SW should write this to a one, then re-write</span>
<a name="l04081"></a>04081 <span class="comment">                                                         it to a zero to cause the reset. */</span>
<a name="l04082"></a>04082     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#abfc1914e3ed2678d45cc412235d9766a">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation</span>
<a name="l04083"></a>04083 <span class="comment">                                                         0=disabled, 1=enabled */</span>
<a name="l04084"></a>04084     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a43de00dcfb5589155de74b7437b3bd80">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l04085"></a>04085 <span class="comment">                                                         having waited for 2^FORCEWRITE CK cycles.  0=disabled. */</span>
<a name="l04086"></a>04086     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a9263bc1db0f2bf74a45595d2c81762d1">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory</span>
<a name="l04087"></a>04087 <span class="comment">                                                         controller has been idle for 2^(2+IDLEPOWER) CK cycles.</span>
<a name="l04088"></a>04088 <span class="comment">                                                         0=disabled.</span>
<a name="l04089"></a>04089 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l04090"></a>04090 <span class="comment">                                                         LMC*_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL</span>
<a name="l04091"></a>04091 <span class="comment">                                                         is disabled during the precharge power-down. */</span>
<a name="l04092"></a>04092     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5659ebf733d7f941db921292fb6195d2">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; DIMM address bit select</span>
<a name="l04093"></a>04093 <span class="comment">                                                         Reverting to the explanation for ROW_LSB,</span>
<a name="l04094"></a>04094 <span class="comment">                                                         PBank_LSB would be Row_LSB bit + \#rowbits + \#rankbits</span>
<a name="l04095"></a>04095 <span class="comment">                                                         Decoding for pbank_lsb</span>
<a name="l04096"></a>04096 <span class="comment">                                                              - 0000:DIMM = mem_adr[28]    / rank = mem_adr[27] (if RANK_ENA)</span>
<a name="l04097"></a>04097 <span class="comment">                                                              - 0001:DIMM = mem_adr[29]    / rank = mem_adr[28]      &quot;</span>
<a name="l04098"></a>04098 <span class="comment">                                                              - 0010:DIMM = mem_adr[30]    / rank = mem_adr[29]      &quot;</span>
<a name="l04099"></a>04099 <span class="comment">                                                              - 0011:DIMM = mem_adr[31]    / rank = mem_adr[30]      &quot;</span>
<a name="l04100"></a>04100 <span class="comment">                                                              - 0100:DIMM = mem_adr[32]    / rank = mem_adr[31]      &quot;</span>
<a name="l04101"></a>04101 <span class="comment">                                                              - 0101:DIMM = mem_adr[33]    / rank = mem_adr[32]      &quot;</span>
<a name="l04102"></a>04102 <span class="comment">                                                              - 0110:DIMM = mem_adr[34]    / rank = mem_adr[33]      &quot;</span>
<a name="l04103"></a>04103 <span class="comment">                                                              - 0111:DIMM = 0              / rank = mem_adr[34]      &quot;</span>
<a name="l04104"></a>04104 <span class="comment">                                                              - 1000-1111: RESERVED</span>
<a name="l04105"></a>04105 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l04106"></a>04106 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l04107"></a>04107 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16]</span>
<a name="l04108"></a>04108 <span class="comment">                                                         With rank_ena = 0, pbank_lsb = 2</span>
<a name="l04109"></a>04109 <span class="comment">                                                         With rank_ena = 1, pbank_lsb = 3 */</span>
<a name="l04110"></a>04110     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#af4c0e0477873afe00c32a98aad312fb3">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row Address bit select</span>
<a name="l04111"></a>04111 <span class="comment">                                                         Encoding used to determine which memory address</span>
<a name="l04112"></a>04112 <span class="comment">                                                         bit position represents the low order DDR ROW address.</span>
<a name="l04113"></a>04113 <span class="comment">                                                         The processor&apos;s memory address[34:7] needs to be</span>
<a name="l04114"></a>04114 <span class="comment">                                                         translated to DRAM addresses (bnk,row,col,rank and DIMM)</span>
<a name="l04115"></a>04115 <span class="comment">                                                         and that is a function of the following:</span>
<a name="l04116"></a>04116 <span class="comment">                                                         1. Datapath Width (64)</span>
<a name="l04117"></a>04117 <span class="comment">                                                         2. \# Banks (8)</span>
<a name="l04118"></a>04118 <span class="comment">                                                         3. \# Column Bits of the memory part - spec&apos;d indirectly</span>
<a name="l04119"></a>04119 <span class="comment">                                                         by this register.</span>
<a name="l04120"></a>04120 <span class="comment">                                                         4. \# Row Bits of the memory part - spec&apos;d indirectly</span>
<a name="l04121"></a>04121 <span class="comment">                                                         5. \# Ranks in a DIMM - spec&apos;d by RANK_ENA</span>
<a name="l04122"></a>04122 <span class="comment">                                                         6. \# DIMM&apos;s in the system by the register below (PBANK_LSB).</span>
<a name="l04123"></a>04123 <span class="comment">                                                         Decoding for row_lsb</span>
<a name="l04124"></a>04124 <span class="comment">                                                              - 000: row_lsb = mem_adr[14]</span>
<a name="l04125"></a>04125 <span class="comment">                                                              - 001: row_lsb = mem_adr[15]</span>
<a name="l04126"></a>04126 <span class="comment">                                                              - 010: row_lsb = mem_adr[16]</span>
<a name="l04127"></a>04127 <span class="comment">                                                              - 011: row_lsb = mem_adr[17]</span>
<a name="l04128"></a>04128 <span class="comment">                                                              - 100: row_lsb = mem_adr[18]</span>
<a name="l04129"></a>04129 <span class="comment">                                                              - 101: row_lsb = mem_adr[19]</span>
<a name="l04130"></a>04130 <span class="comment">                                                              - 110: row_lsb = mem_adr[20]</span>
<a name="l04131"></a>04131 <span class="comment">                                                              - 111: RESERVED</span>
<a name="l04132"></a>04132 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s k4b1g0846c-f7 1Gb (16M x 8 bit x 8 bank)</span>
<a name="l04133"></a>04133 <span class="comment">                                                         DDR3 parts, the column address width = 10, so with</span>
<a name="l04134"></a>04134 <span class="comment">                                                         10b of col, 3b of bus, 3b of bank, row_lsb = 16. So, row = mem_adr[29:16] */</span>
<a name="l04135"></a>04135     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#ab409f950da444313341f4d9602da61a1">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC Enable: When set will enable the 8b ECC</span>
<a name="l04136"></a>04136 <span class="comment">                                                         check/correct logic. Should be 1 when used with DIMMs</span>
<a name="l04137"></a>04137 <span class="comment">                                                         with ECC. 0, otherwise.</span>
<a name="l04138"></a>04138 <span class="comment">                                                         When this mode is turned on, DQ[71:64]</span>
<a name="l04139"></a>04139 <span class="comment">                                                         on writes, will contain the ECC code generated for</span>
<a name="l04140"></a>04140 <span class="comment">                                                         the 64 bits of data which will</span>
<a name="l04141"></a>04141 <span class="comment">                                                         written in the memory and then later on reads, used</span>
<a name="l04142"></a>04142 <span class="comment">                                                         to check for Single bit error (which will be auto-</span>
<a name="l04143"></a>04143 <span class="comment">                                                         corrected) and Double Bit error (which will be</span>
<a name="l04144"></a>04144 <span class="comment">                                                         reported). When not turned on, DQ[71:64]</span>
<a name="l04145"></a>04145 <span class="comment">                                                         are driven to 0.  Please refer to SEC_ERR, DED_ERR,</span>
<a name="l04146"></a>04146 <span class="comment">                                                         LMC*_FADR, LMC*_SCRAMBLED_FADR and LMC*_ECC_SYND registers</span>
<a name="l04147"></a>04147 <span class="comment">                                                         for diagnostics information when there is an error. */</span>
<a name="l04148"></a>04148     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#aa9ab051bb715105bdb4c334b4497a341">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is</span>
<a name="l04149"></a>04149 <span class="comment">                                                         selected by LMC*_CONFIG[SEQUENCE].  This register is a</span>
<a name="l04150"></a>04150 <span class="comment">                                                         oneshot and clears itself each time it is set. */</span>
<a name="l04151"></a>04151 <span class="preprocessor">#else</span>
<a name="l04152"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#aa9ab051bb715105bdb4c334b4497a341">04152</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#aa9ab051bb715105bdb4c334b4497a341">init_start</a>                   : 1;
<a name="l04153"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#ab409f950da444313341f4d9602da61a1">04153</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#ab409f950da444313341f4d9602da61a1">ecc_ena</a>                      : 1;
<a name="l04154"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#af4c0e0477873afe00c32a98aad312fb3">04154</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#af4c0e0477873afe00c32a98aad312fb3">row_lsb</a>                      : 3;
<a name="l04155"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5659ebf733d7f941db921292fb6195d2">04155</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5659ebf733d7f941db921292fb6195d2">pbank_lsb</a>                    : 4;
<a name="l04156"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a9263bc1db0f2bf74a45595d2c81762d1">04156</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a9263bc1db0f2bf74a45595d2c81762d1">idlepower</a>                    : 3;
<a name="l04157"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a43de00dcfb5589155de74b7437b3bd80">04157</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a43de00dcfb5589155de74b7437b3bd80">forcewrite</a>                   : 4;
<a name="l04158"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#abfc1914e3ed2678d45cc412235d9766a">04158</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#abfc1914e3ed2678d45cc412235d9766a">ecc_adr</a>                      : 1;
<a name="l04159"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a668767568e637025fcccaf7ff69d9611">04159</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a668767568e637025fcccaf7ff69d9611">reset</a>                        : 1;
<a name="l04160"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a7f968849415d113544e0f6851ed59f58">04160</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a7f968849415d113544e0f6851ed59f58">ref_zqcs_int</a>                 : 19;
<a name="l04161"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#afce9f4c1e039df5f01d4d9922b658fd3">04161</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#afce9f4c1e039df5f01d4d9922b658fd3">sequence</a>                     : 3;
<a name="l04162"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5b9751e4644b4fd4c73e2ad5a3c4689f">04162</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5b9751e4644b4fd4c73e2ad5a3c4689f">early_dqx</a>                    : 1;
<a name="l04163"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#ab2e46a0e338afa4c1eae27c40329ef92">04163</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#ab2e46a0e338afa4c1eae27c40329ef92">sref_with_dll</a>                : 1;
<a name="l04164"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5fb970ceb6fe10718124655418b69018">04164</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a5fb970ceb6fe10718124655418b69018">rank_ena</a>                     : 1;
<a name="l04165"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#acd05d1fd4f7ed6600912a106dc31869b">04165</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#acd05d1fd4f7ed6600912a106dc31869b">rankmask</a>                     : 4;
<a name="l04166"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a6adc06851c5d3b6e951aa80b0879c608">04166</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a6adc06851c5d3b6e951aa80b0879c608">mirrmask</a>                     : 4;
<a name="l04167"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a21c55a3b19611dcf57c93816a865dfed">04167</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a21c55a3b19611dcf57c93816a865dfed">init_status</a>                  : 4;
<a name="l04168"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#abc30af7208e49a57d62fa4f9409df12b">04168</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#abc30af7208e49a57d62fa4f9409df12b">early_unload_d0_r0</a>           : 1;
<a name="l04169"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a896a1f4b14b718f8779d06f3b762a570">04169</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a896a1f4b14b718f8779d06f3b762a570">early_unload_d0_r1</a>           : 1;
<a name="l04170"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a69617e6e84a2e67bda7d87ba42846cdd">04170</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a69617e6e84a2e67bda7d87ba42846cdd">early_unload_d1_r0</a>           : 1;
<a name="l04171"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a776321cc4e10de689967a8dfaad7ae50">04171</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a776321cc4e10de689967a8dfaad7ae50">early_unload_d1_r1</a>           : 1;
<a name="l04172"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a2a3fbbb57af3a9749a7b1e0ca9077398">04172</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a2a3fbbb57af3a9749a7b1e0ca9077398">scrz</a>                         : 1;
<a name="l04173"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a9e132b889a79f70693d5da46b0b3c1cd">04173</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn66xx.html#a9e132b889a79f70693d5da46b0b3c1cd">reserved_60_63</a>               : 4;
<a name="l04174"></a>04174 <span class="preprocessor">#endif</span>
<a name="l04175"></a>04175 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__config.html#a8c009c8acad7ec505130c1bea8d82a0e">cn66xx</a>;
<a name="l04176"></a><a class="code" href="unioncvmx__lmcx__config.html#ac444d200ef01bd0d91e8a03b2cdfcfbf">04176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html">cvmx_lmcx_config_cn63xx</a>        <a class="code" href="unioncvmx__lmcx__config.html#ac444d200ef01bd0d91e8a03b2cdfcfbf">cn68xx</a>;
<a name="l04177"></a><a class="code" href="unioncvmx__lmcx__config.html#ae80e3e3a79f57350bc61911f7f03e506">04177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn63xx.html">cvmx_lmcx_config_cn63xx</a>        <a class="code" href="unioncvmx__lmcx__config.html#ae80e3e3a79f57350bc61911f7f03e506">cn68xxp1</a>;
<a name="l04178"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html">04178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html">cvmx_lmcx_config_cn70xx</a> {
<a name="l04179"></a>04179 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04180"></a>04180 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a4e70f7620ce80a90e0fd01d3817eece3">reserved_63_63</a>               : 1;
<a name="l04181"></a>04181     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#af53c4dfeb9184f2ce600200e31017693">bg2_enable</a>                   : 1;  <span class="comment">/**&lt; BG2 pin is active for DDR4 mode. Only has an effect when LMC(0..0)_CONFIG[MODEDDR4] = 1.</span>
<a name="l04182"></a>04182 <span class="comment">                                                         Typically only cleared for DDR4 *16 devices, where there is no BG2 pin on the device. */</span>
<a name="l04183"></a>04183     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a467f42a1bd43656f31d24d76de0de038">mode_x4dev</a>                   : 1;  <span class="comment">/**&lt; Always reads as 0 for CN70XX devices, there is no x4 device support. */</span>
<a name="l04184"></a>04184     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a4ae46506318c962dab8fe888b3654486">mode32b</a>                      : 1;  <span class="comment">/**&lt; Always reads as 1 for CN70XX devices, only 32b mode is supported. */</span>
<a name="l04185"></a>04185     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a02614e36c85c4d8de3d27cb2c429695d">scrz</a>                         : 1;  <span class="comment">/**&lt; Hide LMC(0..0)_SCRAMBLE_CFG0 and LMC(0..0)_SCRAMBLE_CFG1 when set. */</span>
<a name="l04186"></a>04186     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a514960747cfc03b2f08a4a9a6a7f0696">early_unload_d1_r1</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04187"></a>04187     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a309b8f19ab44dd95ad4579ce616905b8">early_unload_d1_r0</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04188"></a>04188     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a75978bb8072b90f1bf2e9d49fd7a7cbc">early_unload_d0_r1</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04189"></a>04189     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ae08084e4a9da041bec74c8e0eafa93ec">early_unload_d0_r0</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04190"></a>04190     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ac8b8a3914f3c13ad8c8628544a84d23c">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization. INIT_STATUS[n] = 1 implies rank n has been</span>
<a name="l04191"></a>04191 <span class="comment">                                                         initialized.</span>
<a name="l04192"></a>04192 <span class="comment">                                                         Software must set necessary RANKMASK bits before executing the initialization sequence</span>
<a name="l04193"></a>04193 <span class="comment">                                                         using LMC(0..0)_SEQ_CTL. If the rank has been selected for init with the RANKMASK bits,</span>
<a name="l04194"></a>04194 <span class="comment">                                                         the INIT_STATUS bits will be set after successful initialization and after self-refresh</span>
<a name="l04195"></a>04195 <span class="comment">                                                         exit. INIT_STATUS determines the chip-selects that assert during refresh, ZQCS, precharge</span>
<a name="l04196"></a>04196 <span class="comment">                                                         power-down entry/exit, and self-refresh entry SEQ_SEL&apos;s.  For CN70XX/CN71XX, only bits</span>
<a name="l04197"></a>04197 <span class="comment">                                                         &lt;1:0&gt;</span>
<a name="l04198"></a>04198 <span class="comment">                                                         corresponding to 2 ranks should ever be set. */</span>
<a name="l04199"></a>04199     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a93cb84dde36d4f9f887bfe6cb6fecf84">mirrmask</a>                     : 4;  <span class="comment">/**&lt; &quot;Mask determining which ranks are address-mirrored.</span>
<a name="l04200"></a>04200 <span class="comment">                                                         [MIRRMASK]&lt;n&gt; = 1 means rank n addresses are mirrored for</span>
<a name="l04201"></a>04201 <span class="comment">                                                         0 &lt;= n &lt;= 3.</span>
<a name="l04202"></a>04202 <span class="comment">                                                         In DDR3, a mirrored read/write operation has the following differences:</span>
<a name="l04203"></a>04203 <span class="comment">                                                         DDR#_BA&lt;1&gt; is swapped with DDR#_BA&lt;0&gt;;</span>
<a name="l04204"></a>04204 <span class="comment">                                                         DDR#_A&lt;8&gt; is swapped with DDR#_A&lt;7&gt;;</span>
<a name="l04205"></a>04205 <span class="comment">                                                         DDR#_A&lt;6&gt; is swapped with DDR#_A&lt;5&gt;;</span>
<a name="l04206"></a>04206 <span class="comment">                                                         DDR#_A&lt;4&gt; is swapped with DDR#_A&lt;3&gt;.</span>
<a name="l04207"></a>04207 <span class="comment">                                                         For CN70XX/CN71XX, MIRRMASK&lt;3:2&gt; MBZ.</span>
<a name="l04208"></a>04208 <span class="comment">                                                         When RANK_ENA = 0, MIRRMASK&lt;1&gt; MBZ.&quot; */</span>
<a name="l04209"></a>04209     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a04b9a2f22f2413ebe2816bc8deac11f7">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized. To write-level/read-level/initialize rank</span>
<a name="l04210"></a>04210 <span class="comment">                                                         i, set RANKMASK&lt; i&gt;</span>
<a name="l04211"></a>04211 <span class="comment">                                                                       RANK_ENA = 1 RANK_ENA = 0</span>
<a name="l04212"></a>04212 <span class="comment">                                                         RANKMASK&lt;0&gt; = DIMM0_CS0    DIMM0_CS0</span>
<a name="l04213"></a>04213 <span class="comment">                                                         RANKMASK&lt;1&gt; = DIMM0_CS1    MBZ</span>
<a name="l04214"></a>04214 <span class="comment">                                                         RANKMASK&lt;2&gt; = MBZ          MBZ</span>
<a name="l04215"></a>04215 <span class="comment">                                                         RANKMASK&lt;3&gt; = MBZ          MBZ</span>
<a name="l04216"></a>04216 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately, so RANKMASK should only</span>
<a name="l04217"></a>04217 <span class="comment">                                                         have one bit set. RANKMASK is not used during self-refresh entry/exit and precharge power-</span>
<a name="l04218"></a>04218 <span class="comment">                                                         down entry/exit instruction sequences. For CN70XX/CN71XX, RANKMASK&lt;3:2&gt; MBZ.  When</span>
<a name="l04219"></a>04219 <span class="comment">                                                         RANK_ENA = 0,</span>
<a name="l04220"></a>04220 <span class="comment">                                                         RANKMASK&lt;1&gt; MBZ. */</span>
<a name="l04221"></a>04221     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a137af92ff0ac10cca1cd2f4d6e7ec7b2">rank_ena</a>                     : 1;  <span class="comment">/**&lt; &quot;RANK enable (for use with dual-rank DIMMs).</span>
<a name="l04222"></a>04222 <span class="comment">                                                         * For dual-rank DIMMs, the RANK_ENA bit will enable the drive of the DDR_CS*_L and</span>
<a name="l04223"></a>04223 <span class="comment">                                                         ODT_&lt;1:0&gt; pins differently based on the (PBANK_LSB - 1) address bit.</span>
<a name="l04224"></a>04224 <span class="comment">                                                         * Write 0 for SINGLE ranked DIMMs.&quot; */</span>
<a name="l04225"></a>04225     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a70b01a1815256c14baacdd44f2083a0f">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write mode registers. When set, self-refresh entry sequence writes</span>
<a name="l04226"></a>04226 <span class="comment">                                                         MR2 and MR1 (in this order, in all ranks), and self-refresh exit sequence writes MR1, MR0,</span>
<a name="l04227"></a>04227 <span class="comment">                                                         MR2, and MR3 (in this order, for all ranks). The write operations occur before self-</span>
<a name="l04228"></a>04228 <span class="comment">                                                         refresh entry, and after self-refresh exit. When clear, self-refresh entry and exit</span>
<a name="l04229"></a>04229 <span class="comment">                                                         instruction sequences do not write any mode registers in the DDR3/4 parts. */</span>
<a name="l04230"></a>04230     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a89cf160f7067f4fcb6f2bf21d7be37a6">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Set this bit to send DQx signals one CK cycle earlier for the case when the shortest DQx</span>
<a name="l04231"></a>04231 <span class="comment">                                                         lines have a larger delay than the CK line. */</span>
<a name="l04232"></a>04232     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a35383b8cfd3dd292fe4db8d88a466d66">ref_zqcs_int</a>                 : 22; <span class="comment">/**&lt; Refresh interval is represented in number of 512 CK cycle increments. ZQCS interval is</span>
<a name="l04233"></a>04233 <span class="comment">                                                         represented in a number of refresh intervals. A refresh sequence is triggered when bits</span>
<a name="l04234"></a>04234 <span class="comment">                                                         &lt;24:18&gt; are equal to 0x0, and a ZQCS sequence is triggered when &lt;39:18&gt; are equal to 0x0.</span>
<a name="l04235"></a>04235 <span class="comment">                                                         The ZQCS timer only decrements when the refresh timer is 0.</span>
<a name="l04236"></a>04236 <span class="comment">                                                         Program &lt;24:18&gt; to RND-DN(TREFI/clkPeriod/512).</span>
<a name="l04237"></a>04237 <span class="comment">                                                         A value of 0 in bits &lt;24:18&gt; will effectively turn off refresh.</span>
<a name="l04238"></a>04238 <span class="comment">                                                         Program &lt;36:25&gt; to (RND-DN(ZQCS_Period / Refresh_Period) - 1), where Refresh_Period is the</span>
<a name="l04239"></a>04239 <span class="comment">                                                         effective period programmed in bits &lt;24:18&gt;. Note that this value should always be greater</span>
<a name="l04240"></a>04240 <span class="comment">                                                         than 32, to account for resistor calibration delays.</span>
<a name="l04241"></a>04241 <span class="comment">                                                         000_00000000_0000000: Reserved</span>
<a name="l04242"></a>04242 <span class="comment">                                                         Max Refresh interval = 127 * 512= 65024 CK cycles</span>
<a name="l04243"></a>04243 <span class="comment">                                                         Max ZQCS interval = 32768 * 127 * 512 = 2130706432 CK cycles</span>
<a name="l04244"></a>04244 <span class="comment">                                                         If refresh interval is programmed to ~8us, max ZQCS interval is ~262ms, or ~4 ZQCS</span>
<a name="l04245"></a>04245 <span class="comment">                                                         operations per second.</span>
<a name="l04246"></a>04246 <span class="comment">                                                         LMC(0..0)_CONFIG[INIT_STATUS] determines which ranks receive the REF / ZQCS. LMC does not</span>
<a name="l04247"></a>04247 <span class="comment">                                                         send any refreshes / ZQCS&apos;s when LMC(0..0)_CONFIG[INIT_STATUS]=0. */</span>
<a name="l04248"></a>04248     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a8bf99540ce2ea1116ec1291ac49a030f">reset</a>                        : 1;  <span class="comment">/**&lt; Reset one-shot pulse for LMC(0..0)_OPS_CNT, LMC(0..0)_IFB_CNT, and LMC(0..0)_DCLK_CNT</span>
<a name="l04249"></a>04249 <span class="comment">                                                         CSRs.</span>
<a name="l04250"></a>04250 <span class="comment">                                                         To cause the reset, software writes this to a 1, then rewrites it to a 0. */</span>
<a name="l04251"></a>04251     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ab7d7a00e96cb7a657659daea1e9be73a">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation.</span>
<a name="l04252"></a>04252 <span class="comment">                                                         0 = disabled, 1 = enabled. */</span>
<a name="l04253"></a>04253     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a6ec797b9bcb06c77d58c8da0e532caee">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after having waited for 2^[FORCEWRITE] CK</span>
<a name="l04254"></a>04254 <span class="comment">                                                         cycles. 0 = disabled. */</span>
<a name="l04255"></a>04255     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a65b0313646f99aa1fda7acd7846bb359">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory controller has been idle for</span>
<a name="l04256"></a>04256 <span class="comment">                                                         2^(2+IDLEPOWER) CK cycles. 0 = disabled.</span>
<a name="l04257"></a>04257 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l04258"></a>04258 <span class="comment">                                                         LMC(0..0)_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL is disabled during the</span>
<a name="l04259"></a>04259 <span class="comment">                                                         precharge power-down. */</span>
<a name="l04260"></a>04260     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a7aae6c532b0bddf453ba74fb8edd7a9c">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; &quot;DIMM address bit select. Reverting to the explanation for ROW_LSB, PBANK_LSB would be:</span>
<a name="l04261"></a>04261 <span class="comment">                                                         ROW_LSB bit + \#rowbits + \#rankbits</span>
<a name="l04262"></a>04262 <span class="comment">                                                         Decoding for PBANK_LSB:</span>
<a name="l04263"></a>04263 <span class="comment">                                                         0x0: DIMM = mem_adr&lt;28&gt;; if RANK_ENA=1, rank = mem_adr&lt;27&gt;</span>
<a name="l04264"></a>04264 <span class="comment">                                                         0x1: DIMM = mem_adr&lt;29&gt;; if RANK_ENA=1, rank = mem_adr&lt;28&gt;</span>
<a name="l04265"></a>04265 <span class="comment">                                                         0x2: DIMM = mem_adr&lt;30&gt;; if RANK_ENA=1, rank = mem_adr&lt;29&gt;</span>
<a name="l04266"></a>04266 <span class="comment">                                                         0x3: DIMM = mem_adr&lt;31&gt;; if RANK_ENA=1, rank = mem_adr&lt;30&gt;</span>
<a name="l04267"></a>04267 <span class="comment">                                                         0x4: DIMM = mem_adr&lt;32&gt;; if RANK_ENA=1, rank = mem_adr&lt;31&gt;</span>
<a name="l04268"></a>04268 <span class="comment">                                                         0x5: DIMM = mem_adr&lt;33&gt;; if RANK_ENA=1, rank = mem_adr&lt;32&gt;</span>
<a name="l04269"></a>04269 <span class="comment">                                                         0x6: DIMM = mem_adr&lt;34&gt;; if RANK_ENA=1, rank = mem_adr&lt;33&gt;</span>
<a name="l04270"></a>04270 <span class="comment">                                                         0x7: DIMM = mem_adr&lt;35&gt;; if RANK_ENA=1, rank = mem_adr&lt;34&gt;</span>
<a name="l04271"></a>04271 <span class="comment">                                                         0x8: DIMM = mem_adr&lt;36&gt;; if RANK_ENA=1, rank = mem_adr&lt;35&gt;</span>
<a name="l04272"></a>04272 <span class="comment">                                                         0x9: DIMM = 0; if RANK_ENA=1, rank = mem_adr&lt;36&gt;</span>
<a name="l04273"></a>04273 <span class="comment">                                                         0xA-0xF: reserved</span>
<a name="l04274"></a>04274 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s K4B1G0846C-F7 1Gb (16M * 8 bit * 8 bank) DDR3</span>
<a name="l04275"></a>04275 <span class="comment">                                                         parts, the column address width = 10, so with 10b of col, 3b of bus, 3b of bank, ROW_LSB =</span>
<a name="l04276"></a>04276 <span class="comment">                                                         16. So, row = mem_adr&lt;29:16&gt;.</span>
<a name="l04277"></a>04277 <span class="comment">                                                         With RANK_ENA = 0, PBANK_LSB = 2.</span>
<a name="l04278"></a>04278 <span class="comment">                                                         With RANK_ENA = 1, PBANK_LSB = 3.&quot; */</span>
<a name="l04279"></a>04279     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a14fe0489e9bcf401f12dcec11ab501d7">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row address bit select.</span>
<a name="l04280"></a>04280 <span class="comment">                                                         Encoding used to determine which memory address bit position represents the low order DDR</span>
<a name="l04281"></a>04281 <span class="comment">                                                         ROW address. The processor&apos;s memory address&lt;34:7&gt; needs to be translated to DRAM addresses</span>
<a name="l04282"></a>04282 <span class="comment">                                                         (bnk,row,col,rank and DIMM) and that is a function of the following:</span>
<a name="l04283"></a>04283 <span class="comment">                                                         Datapath width (32)</span>
<a name="l04284"></a>04284 <span class="comment">                                                         * Datapath width (64).</span>
<a name="l04285"></a>04285 <span class="comment">                                                         * Number of banks (8).</span>
<a name="l04286"></a>04286 <span class="comment">                                                         * Number of  column bits of the memory part--specified indirectly by this register.</span>
<a name="l04287"></a>04287 <span class="comment">                                                         * Number of row bits of the memory part--specified indirectly by PBANK_LSB.</span>
<a name="l04288"></a>04288 <span class="comment">                                                         * Number of ranks in a DIMM--specified by RANK_ENA.</span>
<a name="l04289"></a>04289 <span class="comment">                                                         * Number of DIMMs in the system by the register below (PBANK_LSB).</span>
<a name="l04290"></a>04290 <span class="comment">                                                         Col Address starts from mem_addr[2] for 32b (4Bytes) DQ width. ROW_LSB is mem_adr[14] for</span>
<a name="l04291"></a>04291 <span class="comment">                                                         32b mode. Therefore, the ROW_LSB parameter should be set to 000 (32b).</span>
<a name="l04292"></a>04292 <span class="comment">                                                         Decoding for row_lsb:</span>
<a name="l04293"></a>04293 <span class="comment">                                                         Mem address  Mem address</span>
<a name="l04294"></a>04294 <span class="comment">                                                         Value and corresponding bit that is LSB:</span>
<a name="l04295"></a>04295 <span class="comment">                                                         000 &lt;14&gt;. 100 &lt;18&gt;.</span>
<a name="l04296"></a>04296 <span class="comment">                                                         001 &lt;15&gt;. 101 &lt;19&gt;.</span>
<a name="l04297"></a>04297 <span class="comment">                                                         010 &lt;16&gt;. 110 &lt;20&gt;.</span>
<a name="l04298"></a>04298 <span class="comment">                                                         011 &lt;17&gt;. 111 Reserved.</span>
<a name="l04299"></a>04299 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s K4B1G0846C-F7 1GB (16M * 8 bit * 8 bank) DDR3</span>
<a name="l04300"></a>04300 <span class="comment">                                                         parts, the column address width = 10, so with 10b of col, 2b of bus, 3b of bank, ROW_LSB =</span>
<a name="l04301"></a>04301 <span class="comment">                                                         15. So, row = mem_adr&lt;28:15&gt;, and ROW_LSB parameter should be set to 001.</span>
<a name="l04302"></a>04302 <span class="comment">                                                         Refer to Cache-block Read Transaction Example.&quot; */</span>
<a name="l04303"></a>04303     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a2f3eb0d80870ddcb51b1c9d24719e71c">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable. When set, enables the 8b ECC check/correct logic. Should be 1 when used with</span>
<a name="l04304"></a>04304 <span class="comment">                                                         DIMMs with ECC; 0, otherwise.</span>
<a name="l04305"></a>04305 <span class="comment">                                                         When this mode is turned on, DQ&lt;35:32&gt; on write operations contains the ECC code generated</span>
<a name="l04306"></a>04306 <span class="comment">                                                         for the 64 bits of data which will be written in the memory. Later on read operations,</span>
<a name="l04307"></a>04307 <span class="comment">                                                         will be used to check for single-bit error (which will be auto-corrected) and double-bit</span>
<a name="l04308"></a>04308 <span class="comment">                                                         error (which will be reported).</span>
<a name="l04309"></a>04309 <span class="comment">                                                         When not turned on, DQ&lt;35:32&gt; are driven to 0. Please refer to SEC_ERR, DED_ERR,</span>
<a name="l04310"></a>04310 <span class="comment">                                                         LMC(0..0)_FADR, and LMC(0..0)_ECC_SYND registers for diagnostics information when there is</span>
<a name="l04311"></a>04311 <span class="comment">                                                         an error. */</span>
<a name="l04312"></a>04312     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a3d61ccaf5155a3da6e482d4535193840">reserved_0_0</a>                 : 1;
<a name="l04313"></a>04313 <span class="preprocessor">#else</span>
<a name="l04314"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a3d61ccaf5155a3da6e482d4535193840">04314</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a3d61ccaf5155a3da6e482d4535193840">reserved_0_0</a>                 : 1;
<a name="l04315"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a2f3eb0d80870ddcb51b1c9d24719e71c">04315</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a2f3eb0d80870ddcb51b1c9d24719e71c">ecc_ena</a>                      : 1;
<a name="l04316"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a14fe0489e9bcf401f12dcec11ab501d7">04316</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a14fe0489e9bcf401f12dcec11ab501d7">row_lsb</a>                      : 3;
<a name="l04317"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a7aae6c532b0bddf453ba74fb8edd7a9c">04317</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a7aae6c532b0bddf453ba74fb8edd7a9c">pbank_lsb</a>                    : 4;
<a name="l04318"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a65b0313646f99aa1fda7acd7846bb359">04318</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a65b0313646f99aa1fda7acd7846bb359">idlepower</a>                    : 3;
<a name="l04319"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a6ec797b9bcb06c77d58c8da0e532caee">04319</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a6ec797b9bcb06c77d58c8da0e532caee">forcewrite</a>                   : 4;
<a name="l04320"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ab7d7a00e96cb7a657659daea1e9be73a">04320</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ab7d7a00e96cb7a657659daea1e9be73a">ecc_adr</a>                      : 1;
<a name="l04321"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a8bf99540ce2ea1116ec1291ac49a030f">04321</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a8bf99540ce2ea1116ec1291ac49a030f">reset</a>                        : 1;
<a name="l04322"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a35383b8cfd3dd292fe4db8d88a466d66">04322</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a35383b8cfd3dd292fe4db8d88a466d66">ref_zqcs_int</a>                 : 22;
<a name="l04323"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a89cf160f7067f4fcb6f2bf21d7be37a6">04323</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a89cf160f7067f4fcb6f2bf21d7be37a6">early_dqx</a>                    : 1;
<a name="l04324"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a70b01a1815256c14baacdd44f2083a0f">04324</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a70b01a1815256c14baacdd44f2083a0f">sref_with_dll</a>                : 1;
<a name="l04325"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a137af92ff0ac10cca1cd2f4d6e7ec7b2">04325</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a137af92ff0ac10cca1cd2f4d6e7ec7b2">rank_ena</a>                     : 1;
<a name="l04326"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a04b9a2f22f2413ebe2816bc8deac11f7">04326</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a04b9a2f22f2413ebe2816bc8deac11f7">rankmask</a>                     : 4;
<a name="l04327"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a93cb84dde36d4f9f887bfe6cb6fecf84">04327</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a93cb84dde36d4f9f887bfe6cb6fecf84">mirrmask</a>                     : 4;
<a name="l04328"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ac8b8a3914f3c13ad8c8628544a84d23c">04328</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ac8b8a3914f3c13ad8c8628544a84d23c">init_status</a>                  : 4;
<a name="l04329"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ae08084e4a9da041bec74c8e0eafa93ec">04329</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#ae08084e4a9da041bec74c8e0eafa93ec">early_unload_d0_r0</a>           : 1;
<a name="l04330"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a75978bb8072b90f1bf2e9d49fd7a7cbc">04330</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a75978bb8072b90f1bf2e9d49fd7a7cbc">early_unload_d0_r1</a>           : 1;
<a name="l04331"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a309b8f19ab44dd95ad4579ce616905b8">04331</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a309b8f19ab44dd95ad4579ce616905b8">early_unload_d1_r0</a>           : 1;
<a name="l04332"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a514960747cfc03b2f08a4a9a6a7f0696">04332</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a514960747cfc03b2f08a4a9a6a7f0696">early_unload_d1_r1</a>           : 1;
<a name="l04333"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a02614e36c85c4d8de3d27cb2c429695d">04333</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a02614e36c85c4d8de3d27cb2c429695d">scrz</a>                         : 1;
<a name="l04334"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a4ae46506318c962dab8fe888b3654486">04334</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a4ae46506318c962dab8fe888b3654486">mode32b</a>                      : 1;
<a name="l04335"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a467f42a1bd43656f31d24d76de0de038">04335</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a467f42a1bd43656f31d24d76de0de038">mode_x4dev</a>                   : 1;
<a name="l04336"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#af53c4dfeb9184f2ce600200e31017693">04336</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#af53c4dfeb9184f2ce600200e31017693">bg2_enable</a>                   : 1;
<a name="l04337"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a4e70f7620ce80a90e0fd01d3817eece3">04337</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html#a4e70f7620ce80a90e0fd01d3817eece3">reserved_63_63</a>               : 1;
<a name="l04338"></a>04338 <span class="preprocessor">#endif</span>
<a name="l04339"></a>04339 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__config.html#a7426fb761293eb325f2566428af0210f">cn70xx</a>;
<a name="l04340"></a><a class="code" href="unioncvmx__lmcx__config.html#ad8d05526294f8655931ec59c7d2cf4ac">04340</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn70xx.html">cvmx_lmcx_config_cn70xx</a>        <a class="code" href="unioncvmx__lmcx__config.html#ad8d05526294f8655931ec59c7d2cf4ac">cn70xxp1</a>;
<a name="l04341"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html">04341</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html">cvmx_lmcx_config_cn73xx</a> {
<a name="l04342"></a>04342 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04343"></a>04343 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a2dfcc5f18fcb60179978c641dd27bd65">lrdimm_ena</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l04344"></a>04344     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a19e3f32f1dd21cdefa18ea3b125a14d2">bg2_enable</a>                   : 1;  <span class="comment">/**&lt; BG1 enable bit. Only has an effect when LMC()_CONFIG[MODEDDR4] = 1.</span>
<a name="l04345"></a>04345 <span class="comment">                                                         Set to one when using DDR4 x4 or x8 parts.</span>
<a name="l04346"></a>04346 <span class="comment">                                                         Clear to zero when using DDR4 x16 parts. */</span>
<a name="l04347"></a>04347     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a6aef8eaf9d89474ba40d052b7866d4c3">mode_x4dev</a>                   : 1;  <span class="comment">/**&lt; DDR x4 device mode. */</span>
<a name="l04348"></a>04348     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ac501694f526b148a656e93565313e627">mode32b</a>                      : 1;  <span class="comment">/**&lt; 32-bit datapath mode. When set, only 32 DQ pins are used. */</span>
<a name="l04349"></a>04349     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#abbd59600541313f60107311ea494e173">scrz</a>                         : 1;  <span class="comment">/**&lt; Hide LMC()_SCRAMBLE_CFG0 and LMC()_SCRAMBLE_CFG1 when set. */</span>
<a name="l04350"></a>04350     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a0b4d65e18ee65fcd1aa3de779a7da01d">early_unload_d1_r1</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04351"></a>04351     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a424cbbfb34e116804d5c67a9aec94f27">early_unload_d1_r0</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04352"></a>04352     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a7adce5e0c1fcf1ced98b9250540c5cc1">early_unload_d0_r1</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04353"></a>04353     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ab348bd0ea68ca92171dc411595780c9c">early_unload_d0_r0</a>           : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l04354"></a>04354     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ac45b89acf2fda859de6a7496f8376320">init_status</a>                  : 4;  <span class="comment">/**&lt; Indicates status of initialization. [INIT_STATUS][n] = 1 implies rank n has been</span>
<a name="l04355"></a>04355 <span class="comment">                                                         initialized.</span>
<a name="l04356"></a>04356 <span class="comment">                                                         Software must set necessary [RANKMASK] bits before executing the initialization sequence</span>
<a name="l04357"></a>04357 <span class="comment">                                                         using LMC()_SEQ_CTL. If the rank has been selected for init with the [RANKMASK] bits,</span>
<a name="l04358"></a>04358 <span class="comment">                                                         the [INIT_STATUS] bits will be set after successful initialization and after self-refresh</span>
<a name="l04359"></a>04359 <span class="comment">                                                         exit. [INIT_STATUS] determines the chip-selects that assert during refresh, ZQCS,</span>
<a name="l04360"></a>04360 <span class="comment">                                                         precharge</span>
<a name="l04361"></a>04361 <span class="comment">                                                         power-down entry/exit, and self-refresh entry SEQ_SELs. */</span>
<a name="l04362"></a>04362     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a4b47654fef1326bed14cedaa5e443037">mirrmask</a>                     : 4;  <span class="comment">/**&lt; &quot;Mask determining which ranks are address-mirrored.</span>
<a name="l04363"></a>04363 <span class="comment">                                                         [MIRRMASK]&lt;n&gt; = 1 means rank n addresses are mirrored for</span>
<a name="l04364"></a>04364 <span class="comment">                                                         0 &lt;= n &lt;= 3.</span>
<a name="l04365"></a>04365 <span class="comment">                                                         In DDR3, a mirrored read/write operation has the following differences:</span>
<a name="l04366"></a>04366 <span class="comment">                                                         * DDR#_BA&lt;1&gt; is swapped with DDR#_BA&lt;0&gt;.</span>
<a name="l04367"></a>04367 <span class="comment">                                                         * DDR#_A&lt;8&gt; is swapped with DDR#_A&lt;7&gt;.</span>
<a name="l04368"></a>04368 <span class="comment">                                                         * DDR#_A&lt;6&gt; is swapped with DDR#_A&lt;5&gt;.</span>
<a name="l04369"></a>04369 <span class="comment">                                                         * DDR#_A&lt;4&gt; is swapped with DDR#_A&lt;3&gt;.</span>
<a name="l04370"></a>04370 <span class="comment">                                                         When RANK_ENA = 0, MIRRMASK&lt;1&gt; MBZ.</span>
<a name="l04371"></a>04371 <span class="comment">                                                         In DDR4, a mirrored read/write operation has the following differences:</span>
<a name="l04372"></a>04372 <span class="comment">                                                         * DDR#_BG&lt;1&gt; is swapped with DDR#_BG&lt;0&gt;.</span>
<a name="l04373"></a>04373 <span class="comment">                                                         * DDR#_BA&lt;1&gt; is swapped with DDR#_BA&lt;0&gt;.</span>
<a name="l04374"></a>04374 <span class="comment">                                                         * DDR#_A&lt;13&gt; is swapped with DDR#_A&lt;11&gt;.</span>
<a name="l04375"></a>04375 <span class="comment">                                                         * DDR#_A&lt;8&gt; is swapped with DDR#_A&lt;7&gt;.</span>
<a name="l04376"></a>04376 <span class="comment">                                                         * DDR#_A&lt;6&gt; is swapped with DDR#_A&lt;5&gt;.</span>
<a name="l04377"></a>04377 <span class="comment">                                                         * DDR#_A&lt;4&gt; is swapped with DDR#_A&lt;3&gt;.</span>
<a name="l04378"></a>04378 <span class="comment">                                                         For CN70XX, MIRRMASK&lt;3:2&gt; MBZ.</span>
<a name="l04379"></a>04379 <span class="comment">                                                         * When RANK_ENA = 0, MIRRMASK&lt;1&gt; MBZ.&quot; */</span>
<a name="l04380"></a>04380     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#af2788aafa49649bc3ff0388e348a1c88">rankmask</a>                     : 4;  <span class="comment">/**&lt; Mask to select rank to be leveled/initialized. To write level/read level/initialize rank</span>
<a name="l04381"></a>04381 <span class="comment">                                                         i, set [RANKMASK]&lt;i&gt;:</span>
<a name="l04382"></a>04382 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04383"></a>04383 <span class="comment">                                                                       RANK_ENA = 1   RANK_ENA = 0</span>
<a name="l04384"></a>04384 <span class="comment">                                                         RANKMASK&lt;0&gt; = DIMM0_CS0      DIMM0_CS0</span>
<a name="l04385"></a>04385 <span class="comment">                                                         RANKMASK&lt;1&gt; = DIMM0_CS1      MBZ</span>
<a name="l04386"></a>04386 <span class="comment">                                                         RANKMASK&lt;2&gt; = DIMM1_CS0      DIMM1_CS0</span>
<a name="l04387"></a>04387 <span class="comment">                                                         RANKMASK&lt;3&gt; = DIMM1_CS1      MBZ</span>
<a name="l04388"></a>04388 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l04389"></a>04389 <span class="comment">                                                         For read/write leveling, each rank has to be leveled separately, so [RANKMASK] should only</span>
<a name="l04390"></a>04390 <span class="comment">                                                         have one bit set. [RANKMASK] is not used during self-refresh entry/exit and precharge</span>
<a name="l04391"></a>04391 <span class="comment">                                                         power down entry/exit instruction sequences. When [RANK_ENA] = 0, [RANKMASK]&lt;1&gt; and</span>
<a name="l04392"></a>04392 <span class="comment">                                                         [RANKMASK]&lt;3&gt; MBZ. */</span>
<a name="l04393"></a>04393     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a1a42dfdf5ce503d0379c0c7b1482ed21">rank_ena</a>                     : 1;  <span class="comment">/**&lt; &quot;RANK enable (for use with dual-rank DIMMs).</span>
<a name="l04394"></a>04394 <span class="comment">                                                         * For dual-rank DIMMs, the [RANK_ENA] bit will enable the drive of the DDR#_DIMM*_CS*_L</span>
<a name="l04395"></a>04395 <span class="comment">                                                         and</span>
<a name="l04396"></a>04396 <span class="comment">                                                         ODT_&lt;1:0&gt; pins differently based on the ([PBANK_LSB] - 1) address bit.</span>
<a name="l04397"></a>04397 <span class="comment">                                                         * Write zero for SINGLE ranked DIMMs.&quot; */</span>
<a name="l04398"></a>04398     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a5e12f0af3aaf937e7c35c6c5902a8622">sref_with_dll</a>                : 1;  <span class="comment">/**&lt; Self-refresh entry/exit write mode registers. When set, self-refresh entry sequence writes</span>
<a name="l04399"></a>04399 <span class="comment">                                                         MR2 and MR1 (in this order, in all ranks), and self-refresh exit sequence writes MR1, MR0,</span>
<a name="l04400"></a>04400 <span class="comment">                                                         MR2, and MR3 (in this order, for all ranks). The write operations occur before self-</span>
<a name="l04401"></a>04401 <span class="comment">                                                         refresh entry, and after self-refresh exit. When clear, self-refresh entry and exit</span>
<a name="l04402"></a>04402 <span class="comment">                                                         instruction sequences do not write any mode registers in the DDR3/4 parts. */</span>
<a name="l04403"></a>04403     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ab832f618121203b388d78d066ba0037b">early_dqx</a>                    : 1;  <span class="comment">/**&lt; Set this bit to send DQx signals one CK cycle earlier for the case when the shortest DQx</span>
<a name="l04404"></a>04404 <span class="comment">                                                         lines have a larger delay than the CK line. */</span>
<a name="l04405"></a>04405     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a82ce88ef395624e4d40f75f8966a1299">ref_zqcs_int</a>                 : 22; <span class="comment">/**&lt; Refresh interval is represented in number of 512 CK cycle increments. To get more precise</span>
<a name="l04406"></a>04406 <span class="comment">                                                         control of the refresh interval, LMC()_EXT_CONFIG[REF_INT_LSBS] can be set to a</span>
<a name="l04407"></a>04407 <span class="comment">                                                         nonzero value.</span>
<a name="l04408"></a>04408 <span class="comment">                                                         ZQCS interval is represented in a number of refresh intervals. A refresh sequence is</span>
<a name="l04409"></a>04409 <span class="comment">                                                         triggered when bits &lt;24:18&gt; are equal to 0x0, and a ZQCS sequence is triggered when</span>
<a name="l04410"></a>04410 <span class="comment">                                                         &lt;39:18&gt;</span>
<a name="l04411"></a>04411 <span class="comment">                                                         are equal to 0x0.</span>
<a name="l04412"></a>04412 <span class="comment">                                                         The ZQCS timer only decrements when the refresh timer is zero.</span>
<a name="l04413"></a>04413 <span class="comment">                                                         Program &lt;24:18&gt; to RND-DN(TREFI/clkPeriod/512).</span>
<a name="l04414"></a>04414 <span class="comment">                                                         A value of zero in bits &lt;24:18&gt; will effectively turn off refresh.</span>
<a name="l04415"></a>04415 <span class="comment">                                                         Program &lt;36:25&gt; to (RND-DN(ZQCS_Period / Refresh_Period) - 1), where Refresh_Period is the</span>
<a name="l04416"></a>04416 <span class="comment">                                                         effective period programmed in bits &lt;24:18&gt;. Note that this value should always be greater</span>
<a name="l04417"></a>04417 <span class="comment">                                                         than 32, to account for resistor calibration delays.</span>
<a name="l04418"></a>04418 <span class="comment">                                                         000_00000000_0000000: Reserved</span>
<a name="l04419"></a>04419 <span class="comment">                                                         Max refresh interval = 127 * 512= 65024 CK cycles.</span>
<a name="l04420"></a>04420 <span class="comment">                                                         Max ZQCS interval = 32768 * 127 * 512 = 2130706432 CK cycles.</span>
<a name="l04421"></a>04421 <span class="comment">                                                         If refresh interval is programmed to ~8 us, max ZQCS interval is ~262 ms, or ~4 ZQCS</span>
<a name="l04422"></a>04422 <span class="comment">                                                         operations per second.</span>
<a name="l04423"></a>04423 <span class="comment">                                                         LMC()_CONFIG[INIT_STATUS] determines which ranks receive the REF / ZQCS. LMC does not</span>
<a name="l04424"></a>04424 <span class="comment">                                                         send any refreshes / ZQCS&apos;s when LMC()_CONFIG[INIT_STATUS]=0. */</span>
<a name="l04425"></a>04425     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a0acfcb18bfa680c090f9fbec66513ab5">reset</a>                        : 1;  <span class="comment">/**&lt; Reset one-shot pulse for LMC()_OPS_CNT, LMC()_IFB_CNT, and LMC()_DCLK_CNT.</span>
<a name="l04426"></a>04426 <span class="comment">                                                         To cause the reset, software writes this to a one, then rewrites it to a zero. */</span>
<a name="l04427"></a>04427     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a77888e8887e8b71e03d7aec1e1e599ea">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation.</span>
<a name="l04428"></a>04428 <span class="comment">                                                         0 = disabled, 1 = enabled. */</span>
<a name="l04429"></a>04429     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a71383e01dae533037d7f84d54264a9db">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after having waited for 2^[FORCEWRITE] CK</span>
<a name="l04430"></a>04430 <span class="comment">                                                         cycles. 0 = disabled. */</span>
<a name="l04431"></a>04431     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#aae9ca383e89eb97b8e4a5a248da8f32d">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter precharge power-down mode after the memory controller has been idle for</span>
<a name="l04432"></a>04432 <span class="comment">                                                         2^(2+[IDLEPOWER]) CK cycles. 0 = disabled.</span>
<a name="l04433"></a>04433 <span class="comment">                                                         This field should only be programmed after initialization.</span>
<a name="l04434"></a>04434 <span class="comment">                                                         LMC()_MODEREG_PARAMS0[PPD] determines whether the DRAM DLL is disabled during the</span>
<a name="l04435"></a>04435 <span class="comment">                                                         precharge power-down. */</span>
<a name="l04436"></a>04436     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a5b68bf6620592aa5c72927b22fd1b761">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; DIMM address bit select. Reverting to the explanation for [ROW_LSB], [PBANK_LSB] would be:</span>
<a name="l04437"></a>04437 <span class="comment">                                                         [ROW_LSB] bit + num_rowbits + num_rankbits</span>
<a name="l04438"></a>04438 <span class="comment">                                                         Decoding for PBANK_LSB:</span>
<a name="l04439"></a>04439 <span class="comment">                                                         0x0: DIMM = mem_adr&lt;28&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;27&gt;.</span>
<a name="l04440"></a>04440 <span class="comment">                                                         0x1: DIMM = mem_adr&lt;29&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;28&gt;.</span>
<a name="l04441"></a>04441 <span class="comment">                                                         0x2: DIMM = mem_adr&lt;30&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;29&gt;.</span>
<a name="l04442"></a>04442 <span class="comment">                                                         0x3: DIMM = mem_adr&lt;31&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;30&gt;.</span>
<a name="l04443"></a>04443 <span class="comment">                                                         0x4: DIMM = mem_adr&lt;32&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;31&gt;.</span>
<a name="l04444"></a>04444 <span class="comment">                                                         0x5: DIMM = mem_adr&lt;33&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;32&gt;.</span>
<a name="l04445"></a>04445 <span class="comment">                                                         0x6: DIMM = mem_adr&lt;34&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;33&gt;.</span>
<a name="l04446"></a>04446 <span class="comment">                                                         0x7: DIMM = mem_adr&lt;35&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;34&gt;.</span>
<a name="l04447"></a>04447 <span class="comment">                                                         0x8: DIMM = mem_adr&lt;36&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;35&gt;.</span>
<a name="l04448"></a>04448 <span class="comment">                                                         0x9: DIMM = mem_adr&lt;37&gt;; if [RANK_ENA]=1, rank = mem_adr&lt;36&gt;.</span>
<a name="l04449"></a>04449 <span class="comment">                                                         0xA: DIMM = 0;           if [RANK_ENA]=1, rank = mem_adr&lt;37&gt;.</span>
<a name="l04450"></a>04450 <span class="comment">                                                         0xB-0xF: Reserved.</span>
<a name="l04451"></a>04451 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s K4B1G0846C-F7 1Gb (16M * 8 bit * 8 bank)</span>
<a name="l04452"></a>04452 <span class="comment">                                                         parts, the column address width = 10, so with 10b of col, 3b of bus, 3b of bank, ROW_LSB =</span>
<a name="l04453"></a>04453 <span class="comment">                                                         16. So, row = mem_adr&lt;29:16&gt;.</span>
<a name="l04454"></a>04454 <span class="comment">                                                         With [RANK_ENA] = 0, [PBANK_LSB] = 2.</span>
<a name="l04455"></a>04455 <span class="comment">                                                         With [RANK_ENA] = 1, [PBANK_LSB] = 3. */</span>
<a name="l04456"></a>04456     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a7816af146aa0dc84c45a5803af99f58d">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Row address bit select.</span>
<a name="l04457"></a>04457 <span class="comment">                                                         0x0 = Address bit 14 is LSB.</span>
<a name="l04458"></a>04458 <span class="comment">                                                         0x1 = Address bit 15 is LSB.</span>
<a name="l04459"></a>04459 <span class="comment">                                                         0x2 = Address bit 16 is LSB.</span>
<a name="l04460"></a>04460 <span class="comment">                                                         0x3 = Address bit 17 is LSB.</span>
<a name="l04461"></a>04461 <span class="comment">                                                         0x4 = Address bit 18 is LSB.</span>
<a name="l04462"></a>04462 <span class="comment">                                                         0x5 = Address bit 19 is LSB.</span>
<a name="l04463"></a>04463 <span class="comment">                                                         0x6 = Address bit 20 is LSB.</span>
<a name="l04464"></a>04464 <span class="comment">                                                         0x6 = Reserved.</span>
<a name="l04465"></a>04465 <span class="comment">                                                         Encoding used to determine which memory address bit position represents the low order DDR</span>
<a name="l04466"></a>04466 <span class="comment">                                                         ROW address. The processor&apos;s memory address&lt;34:7&gt; needs to be translated to DRAM addresses</span>
<a name="l04467"></a>04467 <span class="comment">                                                         (bnk,row,col,rank and DIMM) and that is a function of the following:</span>
<a name="l04468"></a>04468 <span class="comment">                                                         * Datapath width (64).</span>
<a name="l04469"></a>04469 <span class="comment">                                                         * Number of banks (8).</span>
<a name="l04470"></a>04470 <span class="comment">                                                         * Number of column bits of the memory part--specified indirectly by this register.</span>
<a name="l04471"></a>04471 <span class="comment">                                                         * Number of row bits of the memory part--specified indirectly by [PBANK_LSB].</span>
<a name="l04472"></a>04472 <span class="comment">                                                         * Number of ranks in a DIMM--specified by [RANK_ENA].</span>
<a name="l04473"></a>04473 <span class="comment">                                                         * Number of DIMMs in the system by the register below ([PBANK_LSB]).</span>
<a name="l04474"></a>04474 <span class="comment">                                                         Column address starts from mem_addr[3] for 64b (8 bytes) DQ width. [ROW_LSB] is</span>
<a name="l04475"></a>04475 <span class="comment">                                                         mem_adr[15] for 64b mode. Therefore, the [ROW_LSB] parameter should be set to</span>
<a name="l04476"></a>04476 <span class="comment">                                                         0x1 (64b).</span>
<a name="l04477"></a>04477 <span class="comment">                                                         For example, for a DIMM made of Samsung&apos;s K4B1G0846C-F7 1GB (16M * 8 bit * 8 bank)</span>
<a name="l04478"></a>04478 <span class="comment">                                                         parts, the column address width = 10, so with 10b of col, 3b of bus, 3b of bank, ROW_LSB =</span>
<a name="l04479"></a>04479 <span class="comment">                                                         16. So, row = mem_adr&lt;29:16&gt;.</span>
<a name="l04480"></a>04480 <span class="comment">                                                         Refer to cache-block read transaction example, Cache-block read transaction example. */</span>
<a name="l04481"></a>04481     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a61152a6d85e1b23a4e23f22524a06984">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable. When set, enables the 8b ECC check/correct logic. Should be one when used with</span>
<a name="l04482"></a>04482 <span class="comment">                                                         DIMMs with ECC; zero, otherwise.</span>
<a name="l04483"></a>04483 <span class="comment">                                                         * When this mode is turned on, DQ&lt;71:64&gt; on write operations contains the ECC code</span>
<a name="l04484"></a>04484 <span class="comment">                                                         generated for the 64 bits of data which will be written in the memory. Later on read</span>
<a name="l04485"></a>04485 <span class="comment">                                                         operations, will be used to check for single-bit error (which will be auto-corrected) and</span>
<a name="l04486"></a>04486 <span class="comment">                                                         double-bit error (which will be reported).</span>
<a name="l04487"></a>04487 <span class="comment">                                                         * When not turned on, DQ&lt;71:64&gt; are driven to zero. Please refer to SEC_ERR, DED_ERR,</span>
<a name="l04488"></a>04488 <span class="comment">                                                         LMC()_FADR, and LMC()_ECC_SYND registers for diagnostics information when there is</span>
<a name="l04489"></a>04489 <span class="comment">                                                         an error. */</span>
<a name="l04490"></a>04490     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ad0e84b3e1f878c3bd70ce9b9a11630fb">reserved_0_0</a>                 : 1;
<a name="l04491"></a>04491 <span class="preprocessor">#else</span>
<a name="l04492"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ad0e84b3e1f878c3bd70ce9b9a11630fb">04492</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ad0e84b3e1f878c3bd70ce9b9a11630fb">reserved_0_0</a>                 : 1;
<a name="l04493"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a61152a6d85e1b23a4e23f22524a06984">04493</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a61152a6d85e1b23a4e23f22524a06984">ecc_ena</a>                      : 1;
<a name="l04494"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a7816af146aa0dc84c45a5803af99f58d">04494</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a7816af146aa0dc84c45a5803af99f58d">row_lsb</a>                      : 3;
<a name="l04495"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a5b68bf6620592aa5c72927b22fd1b761">04495</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a5b68bf6620592aa5c72927b22fd1b761">pbank_lsb</a>                    : 4;
<a name="l04496"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#aae9ca383e89eb97b8e4a5a248da8f32d">04496</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#aae9ca383e89eb97b8e4a5a248da8f32d">idlepower</a>                    : 3;
<a name="l04497"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a71383e01dae533037d7f84d54264a9db">04497</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a71383e01dae533037d7f84d54264a9db">forcewrite</a>                   : 4;
<a name="l04498"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a77888e8887e8b71e03d7aec1e1e599ea">04498</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a77888e8887e8b71e03d7aec1e1e599ea">ecc_adr</a>                      : 1;
<a name="l04499"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a0acfcb18bfa680c090f9fbec66513ab5">04499</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a0acfcb18bfa680c090f9fbec66513ab5">reset</a>                        : 1;
<a name="l04500"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a82ce88ef395624e4d40f75f8966a1299">04500</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a82ce88ef395624e4d40f75f8966a1299">ref_zqcs_int</a>                 : 22;
<a name="l04501"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ab832f618121203b388d78d066ba0037b">04501</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ab832f618121203b388d78d066ba0037b">early_dqx</a>                    : 1;
<a name="l04502"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a5e12f0af3aaf937e7c35c6c5902a8622">04502</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a5e12f0af3aaf937e7c35c6c5902a8622">sref_with_dll</a>                : 1;
<a name="l04503"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a1a42dfdf5ce503d0379c0c7b1482ed21">04503</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a1a42dfdf5ce503d0379c0c7b1482ed21">rank_ena</a>                     : 1;
<a name="l04504"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#af2788aafa49649bc3ff0388e348a1c88">04504</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#af2788aafa49649bc3ff0388e348a1c88">rankmask</a>                     : 4;
<a name="l04505"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a4b47654fef1326bed14cedaa5e443037">04505</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a4b47654fef1326bed14cedaa5e443037">mirrmask</a>                     : 4;
<a name="l04506"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ac45b89acf2fda859de6a7496f8376320">04506</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ac45b89acf2fda859de6a7496f8376320">init_status</a>                  : 4;
<a name="l04507"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ab348bd0ea68ca92171dc411595780c9c">04507</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ab348bd0ea68ca92171dc411595780c9c">early_unload_d0_r0</a>           : 1;
<a name="l04508"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a7adce5e0c1fcf1ced98b9250540c5cc1">04508</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a7adce5e0c1fcf1ced98b9250540c5cc1">early_unload_d0_r1</a>           : 1;
<a name="l04509"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a424cbbfb34e116804d5c67a9aec94f27">04509</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a424cbbfb34e116804d5c67a9aec94f27">early_unload_d1_r0</a>           : 1;
<a name="l04510"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a0b4d65e18ee65fcd1aa3de779a7da01d">04510</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a0b4d65e18ee65fcd1aa3de779a7da01d">early_unload_d1_r1</a>           : 1;
<a name="l04511"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#abbd59600541313f60107311ea494e173">04511</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#abbd59600541313f60107311ea494e173">scrz</a>                         : 1;
<a name="l04512"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ac501694f526b148a656e93565313e627">04512</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#ac501694f526b148a656e93565313e627">mode32b</a>                      : 1;
<a name="l04513"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a6aef8eaf9d89474ba40d052b7866d4c3">04513</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a6aef8eaf9d89474ba40d052b7866d4c3">mode_x4dev</a>                   : 1;
<a name="l04514"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a19e3f32f1dd21cdefa18ea3b125a14d2">04514</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a19e3f32f1dd21cdefa18ea3b125a14d2">bg2_enable</a>                   : 1;
<a name="l04515"></a><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a2dfcc5f18fcb60179978c641dd27bd65">04515</a>     uint64_t <a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html#a2dfcc5f18fcb60179978c641dd27bd65">lrdimm_ena</a>                   : 1;
<a name="l04516"></a>04516 <span class="preprocessor">#endif</span>
<a name="l04517"></a>04517 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__config.html#a41c24973a5e1a8d9543dc3f8fccd77fa">cn73xx</a>;
<a name="l04518"></a><a class="code" href="unioncvmx__lmcx__config.html#a58b31a08b141f10127ed4fe5bf63fd87">04518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html">cvmx_lmcx_config_cn73xx</a>        <a class="code" href="unioncvmx__lmcx__config.html#a58b31a08b141f10127ed4fe5bf63fd87">cn78xx</a>;
<a name="l04519"></a><a class="code" href="unioncvmx__lmcx__config.html#a76b5086d377ddb6ff7e6814a39f60252">04519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html">cvmx_lmcx_config_cn73xx</a>        <a class="code" href="unioncvmx__lmcx__config.html#a76b5086d377ddb6ff7e6814a39f60252">cn78xxp1</a>;
<a name="l04520"></a><a class="code" href="unioncvmx__lmcx__config.html#a4dbf837536737212c70456238c21d6f4">04520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn61xx.html">cvmx_lmcx_config_cn61xx</a>        <a class="code" href="unioncvmx__lmcx__config.html#a4dbf837536737212c70456238c21d6f4">cnf71xx</a>;
<a name="l04521"></a><a class="code" href="unioncvmx__lmcx__config.html#a202ccb59f91b9d178f485b5818bc3881">04521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__config_1_1cvmx__lmcx__config__cn73xx.html">cvmx_lmcx_config_cn73xx</a>        <a class="code" href="unioncvmx__lmcx__config.html#a202ccb59f91b9d178f485b5818bc3881">cnf75xx</a>;
<a name="l04522"></a>04522 };
<a name="l04523"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a09f8363ef42cc9165060b2fd4a17c251">04523</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__config.html" title="cvmx_lmc::_config">cvmx_lmcx_config</a> <a class="code" href="unioncvmx__lmcx__config.html" title="cvmx_lmc::_config">cvmx_lmcx_config_t</a>;
<a name="l04524"></a>04524 <span class="comment"></span>
<a name="l04525"></a>04525 <span class="comment">/**</span>
<a name="l04526"></a>04526 <span class="comment"> * cvmx_lmc#_control</span>
<a name="l04527"></a>04527 <span class="comment"> *</span>
<a name="l04528"></a>04528 <span class="comment"> * LMC_CONTROL = LMC Control</span>
<a name="l04529"></a>04529 <span class="comment"> * This register is an assortment of various control fields needed by the memory controller</span>
<a name="l04530"></a>04530 <span class="comment"> */</span>
<a name="l04531"></a><a class="code" href="unioncvmx__lmcx__control.html">04531</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__control.html" title="cvmx_lmc::_control">cvmx_lmcx_control</a> {
<a name="l04532"></a><a class="code" href="unioncvmx__lmcx__control.html#a4686dc93b6d8da9b8e97dc7a62161e89">04532</a>     uint64_t <a class="code" href="unioncvmx__lmcx__control.html#a4686dc93b6d8da9b8e97dc7a62161e89">u64</a>;
<a name="l04533"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">04533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a> {
<a name="l04534"></a>04534 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04535"></a>04535 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#ae49e03fa55ac097fa339581137a2e61e">scramble_ena</a>                 : 1;  <span class="comment">/**&lt; When set, will enable the scramble/descramble logic. */</span>
<a name="l04536"></a>04536     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a15b61b4ef7fde0bea5837040cf5f9cfc">thrcnt</a>                       : 12; <span class="comment">/**&lt; Fine count. */</span>
<a name="l04537"></a>04537     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a51f8fe0382d0d1fc88f4f9ef910e3a4e">persub</a>                       : 8;  <span class="comment">/**&lt; Offset for DFA rate-matching. */</span>
<a name="l04538"></a>04538     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a48e47421e51326744f400dfd22a19fdd">thrmax</a>                       : 4;  <span class="comment">/**&lt; Fine rate matching max bucket size. In conjunction with the coarse rate matching logic,</span>
<a name="l04539"></a>04539 <span class="comment">                                                         the fine rate matching logic gives software the ability to prioritize DFA reads over L2C</span>
<a name="l04540"></a>04540 <span class="comment">                                                         writes. Higher [PERSUB] values result in a lower DFA read bandwidth.</span>
<a name="l04541"></a>04541 <span class="comment">                                                         0x0 = Reserved. */</span>
<a name="l04542"></a>04542     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a7d31517751f4071b7e94db309f80a18e">crm_cnt</a>                      : 5;  <span class="comment">/**&lt; Coarse count. */</span>
<a name="l04543"></a>04543     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a0604147571100c5333f493012346cac3">crm_thr</a>                      : 5;  <span class="comment">/**&lt; Coarse rate matching threshold. */</span>
<a name="l04544"></a>04544     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aec685f501a76fd6d3a40e6794cc94176">crm_max</a>                      : 5;  <span class="comment">/**&lt; Coarse rate matching max bucket size. The coarse rate matching logic is used to control</span>
<a name="l04545"></a>04545 <span class="comment">                                                         the bandwidth allocated to DFA reads. [CRM_MAX] is subdivided into two regions with DFA</span>
<a name="l04546"></a>04546 <span class="comment">                                                         reads being preferred over LMC reads/writes when [CRM_CNT] &lt; [CRM_THR]. [CRM_CNT]</span>
<a name="l04547"></a>04547 <span class="comment">                                                         increments by</span>
<a name="l04548"></a>04548 <span class="comment">                                                         1 when a DFA read is slotted and by 2 when a LMC read/write is slotted, and rolls over</span>
<a name="l04549"></a>04549 <span class="comment">                                                         when [CRM_MAX] is reached.</span>
<a name="l04550"></a>04550 <span class="comment">                                                         0x0 = Reserved. */</span>
<a name="l04551"></a>04551     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a92430b71a5b919ee2fd74903e0981778">rodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a read command is delayed an additional</span>
<a name="l04552"></a>04552 <span class="comment">                                                         CK cycle. */</span>
<a name="l04553"></a>04553     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a56ecd4858df81f37e8879bdf115c40ca">wodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a write command is delayed an</span>
<a name="l04554"></a>04554 <span class="comment">                                                         additional CK cycle. */</span>
<a name="l04555"></a>04555     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a8bfe709723c60d7826a71847f030996e">bprch</a>                        : 2;  <span class="comment">/**&lt; &quot;Back porch enable. When set, the turn-on time for the default DDR#_DQ* /DDR#_DQS_*_P/N</span>
<a name="l04556"></a>04556 <span class="comment">                                                         drivers is delayed an additional BPRCH CK cycles.</span>
<a name="l04557"></a>04557 <span class="comment">                                                         0x0 = 0 CK cycles.</span>
<a name="l04558"></a>04558 <span class="comment">                                                         0x1 = 1 CK cycles.</span>
<a name="l04559"></a>04559 <span class="comment">                                                         0x2 = 2 CK cycles.</span>
<a name="l04560"></a>04560 <span class="comment">                                                         0x3 = 3 CK cycles.&quot; */</span>
<a name="l04561"></a>04561     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a81783e97a8a349231c5ad08be8d6ad77">ext_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (external) auto-ZQCS calibration. When clear, LMC runs external ZQ calibration</span>
<a name="l04562"></a>04562 <span class="comment">                                                         every LMC()_CONFIG [REF_ZQCS_INT] CK cycles. */</span>
<a name="l04563"></a>04563     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a58b024c3e58f013a067df8154955d57c">int_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (internal) auto-ZQCS calibration. When clear, LMC runs internal ZQ calibration</span>
<a name="l04564"></a>04564 <span class="comment">                                                         every LMC()_CONFIG [REF_ZQCS_INT] CK cycles. */</span>
<a name="l04565"></a>04565     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a02a5edd0dd98ead960651827f48e8ae8">auto_dclkdis</a>                 : 1;  <span class="comment">/**&lt; When 1, LMC automatically shuts off its internal clock to conserve power when there is no</span>
<a name="l04566"></a>04566 <span class="comment">                                                         traffic. Note that this has no effect on the DDR3/DDR4 PHY and pads clocks. */</span>
<a name="l04567"></a>04567     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a1d4e0de338ab657452f0b1d7604b704b">xor_bank</a>                     : 1;  <span class="comment">/**&lt; Enable signal to XOR the bank bits. See LMC()_EXT_CONFIG2 on how LMC selects the L2C-LMC</span>
<a name="l04568"></a>04568 <span class="comment">                                                         address bits. */</span>
<a name="l04569"></a>04569     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aefb09c352dc1d4a09c82db5090d23f00">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive write operations to service before forcing read operations</span>
<a name="l04570"></a>04570 <span class="comment">                                                         to interrupt. */</span>
<a name="l04571"></a>04571     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a3238019b76865df624fffcad03fdccae">nxm_write_en</a>                 : 1;  <span class="comment">/**&lt; NXM write mode. When clear, LMC discards write operations to addresses that don&apos;t exist in</span>
<a name="l04572"></a>04572 <span class="comment">                                                         the DRAM (as defined by LMC()_NXM configuration). When set, LMC completes write</span>
<a name="l04573"></a>04573 <span class="comment">                                                         operations to addresses that don&apos;t exist in the DRAM at an aliased address. */</span>
<a name="l04574"></a>04574     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aba3ec1fee9c71de580ac9a0c1137ef1d">elev_prio_dis</a>                : 1;  <span class="comment">/**&lt; Disable elevate priority logic. When set, write operations are sent in regardless of</span>
<a name="l04575"></a>04575 <span class="comment">                                                         priority information from L2C. */</span>
<a name="l04576"></a>04576     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a9e5ab9fdbb20d421f7ee1b79d8b5a21f">inorder_wr</a>                   : 1;  <span class="comment">/**&lt; Send write operations in order (regardless of priority). */</span>
<a name="l04577"></a>04577     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a289518459ff8e9bb6e1ed1e165b11409">inorder_rd</a>                   : 1;  <span class="comment">/**&lt; Send read operations in order (regardless of priority). */</span>
<a name="l04578"></a>04578     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a9a76603e6f4dd60c82fad16d208eff6b">throttle_wr</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for write operations. */</span>
<a name="l04579"></a>04579     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#af0ed34663e44162773cdae5e6284679d">throttle_rd</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for read operations. */</span>
<a name="l04580"></a>04580     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#acf0490a6451d3a1d50b8fe3b68a36226">fprch2</a>                       : 2;  <span class="comment">/**&lt; &quot;Front porch enable. When set, the turn-off time for the default DDR#_DQ* /DDR#_DQS_*_P/N</span>
<a name="l04581"></a>04581 <span class="comment">                                                         drivers is FPRCH2 CKs earlier.</span>
<a name="l04582"></a>04582 <span class="comment">                                                         0x0 = 0 CK cycles.</span>
<a name="l04583"></a>04583 <span class="comment">                                                         0x1 = 1 CK cycles.</span>
<a name="l04584"></a>04584 <span class="comment">                                                         0x2 = 2 CK cycles.</span>
<a name="l04585"></a>04585 <span class="comment">                                                         0x3 = Reserved.&quot; */</span>
<a name="l04586"></a>04586     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#adea79ac7bf232270585faf87e28b5d3e">pocas</a>                        : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l04587"></a>04587     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a222cb95984a17a22b60ab023a21e23a4">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 CK-cycle window for CMD and address. This mode helps relieve</span>
<a name="l04588"></a>04588 <span class="comment">                                                         setup time pressure on the address and command bus which nominally have a very large</span>
<a name="l04589"></a>04589 <span class="comment">                                                         fanout. Please refer to Micron&apos;s tech note tn_47_01 titled DDR2-533 Memory Design Guide</span>
<a name="l04590"></a>04590 <span class="comment">                                                         for Two Dimm Unbuffered Systems for physical details. */</span>
<a name="l04591"></a>04591     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a58c06e441b35a1d1b1d1d6a599eb4830">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter clear. Clears the LMC()_OPS_CNT, LMC()_IFB_CNT, and</span>
<a name="l04592"></a>04592 <span class="comment">                                                         LMC()_DCLK_CNT registers. To clear the CSRs, software should first write this field to</span>
<a name="l04593"></a>04593 <span class="comment">                                                         a one, then write this field to a zero. */</span>
<a name="l04594"></a>04594     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#ab378f3743587c7777064098f3643ef4d">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM enable. When set allows the use of JEDEC Registered DIMMs which require</span>
<a name="l04595"></a>04595 <span class="comment">                                                         address and control bits to be registered in the controller. */</span>
<a name="l04596"></a>04596 <span class="preprocessor">#else</span>
<a name="l04597"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#ab378f3743587c7777064098f3643ef4d">04597</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#ab378f3743587c7777064098f3643ef4d">rdimm_ena</a>                    : 1;
<a name="l04598"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a58c06e441b35a1d1b1d1d6a599eb4830">04598</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a58c06e441b35a1d1b1d1d6a599eb4830">bwcnt</a>                        : 1;
<a name="l04599"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a222cb95984a17a22b60ab023a21e23a4">04599</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a222cb95984a17a22b60ab023a21e23a4">ddr2t</a>                        : 1;
<a name="l04600"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#adea79ac7bf232270585faf87e28b5d3e">04600</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#adea79ac7bf232270585faf87e28b5d3e">pocas</a>                        : 1;
<a name="l04601"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#acf0490a6451d3a1d50b8fe3b68a36226">04601</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#acf0490a6451d3a1d50b8fe3b68a36226">fprch2</a>                       : 2;
<a name="l04602"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#af0ed34663e44162773cdae5e6284679d">04602</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#af0ed34663e44162773cdae5e6284679d">throttle_rd</a>                  : 1;
<a name="l04603"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a9a76603e6f4dd60c82fad16d208eff6b">04603</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a9a76603e6f4dd60c82fad16d208eff6b">throttle_wr</a>                  : 1;
<a name="l04604"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a289518459ff8e9bb6e1ed1e165b11409">04604</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a289518459ff8e9bb6e1ed1e165b11409">inorder_rd</a>                   : 1;
<a name="l04605"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a9e5ab9fdbb20d421f7ee1b79d8b5a21f">04605</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a9e5ab9fdbb20d421f7ee1b79d8b5a21f">inorder_wr</a>                   : 1;
<a name="l04606"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aba3ec1fee9c71de580ac9a0c1137ef1d">04606</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aba3ec1fee9c71de580ac9a0c1137ef1d">elev_prio_dis</a>                : 1;
<a name="l04607"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a3238019b76865df624fffcad03fdccae">04607</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a3238019b76865df624fffcad03fdccae">nxm_write_en</a>                 : 1;
<a name="l04608"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aefb09c352dc1d4a09c82db5090d23f00">04608</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aefb09c352dc1d4a09c82db5090d23f00">max_write_batch</a>              : 4;
<a name="l04609"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a1d4e0de338ab657452f0b1d7604b704b">04609</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a1d4e0de338ab657452f0b1d7604b704b">xor_bank</a>                     : 1;
<a name="l04610"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a02a5edd0dd98ead960651827f48e8ae8">04610</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a02a5edd0dd98ead960651827f48e8ae8">auto_dclkdis</a>                 : 1;
<a name="l04611"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a58b024c3e58f013a067df8154955d57c">04611</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a58b024c3e58f013a067df8154955d57c">int_zqcs_dis</a>                 : 1;
<a name="l04612"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a81783e97a8a349231c5ad08be8d6ad77">04612</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a81783e97a8a349231c5ad08be8d6ad77">ext_zqcs_dis</a>                 : 1;
<a name="l04613"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a8bfe709723c60d7826a71847f030996e">04613</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a8bfe709723c60d7826a71847f030996e">bprch</a>                        : 2;
<a name="l04614"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a56ecd4858df81f37e8879bdf115c40ca">04614</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a56ecd4858df81f37e8879bdf115c40ca">wodt_bprch</a>                   : 1;
<a name="l04615"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a92430b71a5b919ee2fd74903e0981778">04615</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a92430b71a5b919ee2fd74903e0981778">rodt_bprch</a>                   : 1;
<a name="l04616"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aec685f501a76fd6d3a40e6794cc94176">04616</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#aec685f501a76fd6d3a40e6794cc94176">crm_max</a>                      : 5;
<a name="l04617"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a0604147571100c5333f493012346cac3">04617</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a0604147571100c5333f493012346cac3">crm_thr</a>                      : 5;
<a name="l04618"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a7d31517751f4071b7e94db309f80a18e">04618</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a7d31517751f4071b7e94db309f80a18e">crm_cnt</a>                      : 5;
<a name="l04619"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a48e47421e51326744f400dfd22a19fdd">04619</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a48e47421e51326744f400dfd22a19fdd">thrmax</a>                       : 4;
<a name="l04620"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a51f8fe0382d0d1fc88f4f9ef910e3a4e">04620</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a51f8fe0382d0d1fc88f4f9ef910e3a4e">persub</a>                       : 8;
<a name="l04621"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a15b61b4ef7fde0bea5837040cf5f9cfc">04621</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#a15b61b4ef7fde0bea5837040cf5f9cfc">thrcnt</a>                       : 12;
<a name="l04622"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#ae49e03fa55ac097fa339581137a2e61e">04622</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html#ae49e03fa55ac097fa339581137a2e61e">scramble_ena</a>                 : 1;
<a name="l04623"></a>04623 <span class="preprocessor">#endif</span>
<a name="l04624"></a>04624 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__control.html#a698c8c575589f55e847a94dc120edb0a">s</a>;
<a name="l04625"></a><a class="code" href="unioncvmx__lmcx__control.html#a395452a8327a9007bb929366ce2e3fbd">04625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a>            <a class="code" href="unioncvmx__lmcx__control.html#a395452a8327a9007bb929366ce2e3fbd">cn61xx</a>;
<a name="l04626"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html">04626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html">cvmx_lmcx_control_cn63xx</a> {
<a name="l04627"></a>04627 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04628"></a>04628 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ac9dd35bd9df158a653b58f93dd9752a0">reserved_24_63</a>               : 40;
<a name="l04629"></a>04629     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a63da5478b7a336dba77ab19055202c33">rodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l04630"></a>04630 <span class="comment">                                                         RD cmd is delayed an additional CK cycle. */</span>
<a name="l04631"></a>04631     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a840ff14ba17fdc1cb0919622929b54b3">wodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l04632"></a>04632 <span class="comment">                                                         WR cmd is delayed an additional CK cycle. */</span>
<a name="l04633"></a>04633     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a86caed580d913c2d1c96fb925e574957">bprch</a>                        : 2;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l04634"></a>04634 <span class="comment">                                                         the default DDR_DQ/DQS drivers is delayed an additional BPRCH</span>
<a name="l04635"></a>04635 <span class="comment">                                                         CK cycles.</span>
<a name="l04636"></a>04636 <span class="comment">                                                         00 = 0 CKs</span>
<a name="l04637"></a>04637 <span class="comment">                                                         01 = 1 CKs</span>
<a name="l04638"></a>04638 <span class="comment">                                                         10 = 2 CKs</span>
<a name="l04639"></a>04639 <span class="comment">                                                         11 = 3 CKs */</span>
<a name="l04640"></a>04640     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a1832b39e3ee54d4b9136fde5312f141d">ext_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (external) auto-zqcs calibration</span>
<a name="l04641"></a>04641 <span class="comment">                                                         When clear, LMC runs external ZQ calibration</span>
<a name="l04642"></a>04642 <span class="comment">                                                         every LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l04643"></a>04643     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a34e40ee90e97927be18a46a320fbe0bb">int_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (internal) auto-zqcs calibration</span>
<a name="l04644"></a>04644 <span class="comment">                                                         When clear, LMC runs internal ZQ calibration</span>
<a name="l04645"></a>04645 <span class="comment">                                                         every LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l04646"></a>04646     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#aee2dff1b5a6a5e51fe6468848677e4f6">auto_dclkdis</a>                 : 1;  <span class="comment">/**&lt; When 1, LMC will automatically shut off its internal</span>
<a name="l04647"></a>04647 <span class="comment">                                                         clock to conserve power when there is no traffic. Note</span>
<a name="l04648"></a>04648 <span class="comment">                                                         that this has no effect on the DDR3 PHY and pads clocks. */</span>
<a name="l04649"></a>04649     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a5bffb6eac091b0635faf14247ba3f8a7">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l04650"></a>04650 <span class="comment">                                                          bank[2:0]=address[9:7] ^ address[14:12]</span>
<a name="l04651"></a>04651 <span class="comment">                                                         else</span>
<a name="l04652"></a>04652 <span class="comment">                                                          bank[2:0]=address[9:7] */</span>
<a name="l04653"></a>04653     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a179074adf2df2724600847835b05eaea">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l04654"></a>04654 <span class="comment">                                                         forcing reads to interrupt. */</span>
<a name="l04655"></a>04655     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a1fea2bd3208d0146328624e1aaa4f94b">nxm_write_en</a>                 : 1;  <span class="comment">/**&lt; NXM Write mode</span>
<a name="l04656"></a>04656 <span class="comment">                                                         When clear, LMC discards writes to addresses that don&apos;t</span>
<a name="l04657"></a>04657 <span class="comment">                                                         exist in the DRAM (as defined by LMC*_NXM configuration).</span>
<a name="l04658"></a>04658 <span class="comment">                                                         When set, LMC completes writes to addresses that don&apos;t</span>
<a name="l04659"></a>04659 <span class="comment">                                                         exist in the DRAM at an aliased address. */</span>
<a name="l04660"></a>04660     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae3ff5baf0e9faadb3f86133f04f4d475">elev_prio_dis</a>                : 1;  <span class="comment">/**&lt; Disable elevate priority logic.</span>
<a name="l04661"></a>04661 <span class="comment">                                                         When set, writes are sent in</span>
<a name="l04662"></a>04662 <span class="comment">                                                         regardless of priority information from L2C. */</span>
<a name="l04663"></a>04663     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae01caf6c821a2e2768e505239ad3a17a">inorder_wr</a>                   : 1;  <span class="comment">/**&lt; Send writes in order(regardless of priority) */</span>
<a name="l04664"></a>04664     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a88dd0b94ad650afe4b663a756a49af9f">inorder_rd</a>                   : 1;  <span class="comment">/**&lt; Send reads in order (regardless of priority) */</span>
<a name="l04665"></a>04665     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#af6c4c306b6a7440f5a39152447941057">throttle_wr</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for writes */</span>
<a name="l04666"></a>04666     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a90e5fc08851f154f0917eb3d22959e16">throttle_rd</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for reads */</span>
<a name="l04667"></a>04667     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae7c9603e7c1aa0a36136e07d933edc9d">fprch2</a>                       : 2;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l04668"></a>04668 <span class="comment">                                                         time for the default DDR_DQ/DQS drivers is FPRCH2 CKs earlier.</span>
<a name="l04669"></a>04669 <span class="comment">                                                         00 = 0 CKs</span>
<a name="l04670"></a>04670 <span class="comment">                                                         01 = 1 CKs</span>
<a name="l04671"></a>04671 <span class="comment">                                                         10 = 2 CKs</span>
<a name="l04672"></a>04672 <span class="comment">                                                         11 = RESERVED */</span>
<a name="l04673"></a>04673     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a7f3d951c80af6e3c8744adb4ecf0105c">pocas</a>                        : 1;  <span class="comment">/**&lt; Enable the Posted CAS feature of DDR3.</span>
<a name="l04674"></a>04674 <span class="comment">                                                         This bit must be set whenever LMC*_MODEREG_PARAMS0[AL]!=0,</span>
<a name="l04675"></a>04675 <span class="comment">                                                         and clear otherwise. */</span>
<a name="l04676"></a>04676     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a35cccba1090b5edc4ef5ea7b0724fd93">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 CK cycle window for CMD and</span>
<a name="l04677"></a>04677 <span class="comment">                                                         address. This mode helps relieve setup time pressure</span>
<a name="l04678"></a>04678 <span class="comment">                                                         on the Address and command bus which nominally have</span>
<a name="l04679"></a>04679 <span class="comment">                                                         a very large fanout. Please refer to Micron&apos;s tech</span>
<a name="l04680"></a>04680 <span class="comment">                                                         note tn_47_01 titled &quot;DDR2-533 Memory Design Guide</span>
<a name="l04681"></a>04681 <span class="comment">                                                         for Two Dimm Unbuffered Systems&quot; for physical details. */</span>
<a name="l04682"></a>04682     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a589f4461b6c92260197e575cef11fadb">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter Clear.</span>
<a name="l04683"></a>04683 <span class="comment">                                                         Clears the LMC*_OPS_CNT, LMC*_IFB_CNT, and</span>
<a name="l04684"></a>04684 <span class="comment">                                                         LMC*_DCLK_CNT registers. SW should first write this</span>
<a name="l04685"></a>04685 <span class="comment">                                                         field to a one, then write this field to a zero to</span>
<a name="l04686"></a>04686 <span class="comment">                                                         clear the CSR&apos;s. */</span>
<a name="l04687"></a>04687     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#afb253ded9268570648dc34dd87db3a82">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l04688"></a>04688 <span class="comment">                                                         of JEDEC Registered DIMMs which require address and</span>
<a name="l04689"></a>04689 <span class="comment">                                                         control bits to be registered in the controller. */</span>
<a name="l04690"></a>04690 <span class="preprocessor">#else</span>
<a name="l04691"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#afb253ded9268570648dc34dd87db3a82">04691</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#afb253ded9268570648dc34dd87db3a82">rdimm_ena</a>                    : 1;
<a name="l04692"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a589f4461b6c92260197e575cef11fadb">04692</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a589f4461b6c92260197e575cef11fadb">bwcnt</a>                        : 1;
<a name="l04693"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a35cccba1090b5edc4ef5ea7b0724fd93">04693</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a35cccba1090b5edc4ef5ea7b0724fd93">ddr2t</a>                        : 1;
<a name="l04694"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a7f3d951c80af6e3c8744adb4ecf0105c">04694</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a7f3d951c80af6e3c8744adb4ecf0105c">pocas</a>                        : 1;
<a name="l04695"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae7c9603e7c1aa0a36136e07d933edc9d">04695</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae7c9603e7c1aa0a36136e07d933edc9d">fprch2</a>                       : 2;
<a name="l04696"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a90e5fc08851f154f0917eb3d22959e16">04696</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a90e5fc08851f154f0917eb3d22959e16">throttle_rd</a>                  : 1;
<a name="l04697"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#af6c4c306b6a7440f5a39152447941057">04697</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#af6c4c306b6a7440f5a39152447941057">throttle_wr</a>                  : 1;
<a name="l04698"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a88dd0b94ad650afe4b663a756a49af9f">04698</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a88dd0b94ad650afe4b663a756a49af9f">inorder_rd</a>                   : 1;
<a name="l04699"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae01caf6c821a2e2768e505239ad3a17a">04699</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae01caf6c821a2e2768e505239ad3a17a">inorder_wr</a>                   : 1;
<a name="l04700"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae3ff5baf0e9faadb3f86133f04f4d475">04700</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ae3ff5baf0e9faadb3f86133f04f4d475">elev_prio_dis</a>                : 1;
<a name="l04701"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a1fea2bd3208d0146328624e1aaa4f94b">04701</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a1fea2bd3208d0146328624e1aaa4f94b">nxm_write_en</a>                 : 1;
<a name="l04702"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a179074adf2df2724600847835b05eaea">04702</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a179074adf2df2724600847835b05eaea">max_write_batch</a>              : 4;
<a name="l04703"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a5bffb6eac091b0635faf14247ba3f8a7">04703</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a5bffb6eac091b0635faf14247ba3f8a7">xor_bank</a>                     : 1;
<a name="l04704"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#aee2dff1b5a6a5e51fe6468848677e4f6">04704</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#aee2dff1b5a6a5e51fe6468848677e4f6">auto_dclkdis</a>                 : 1;
<a name="l04705"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a34e40ee90e97927be18a46a320fbe0bb">04705</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a34e40ee90e97927be18a46a320fbe0bb">int_zqcs_dis</a>                 : 1;
<a name="l04706"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a1832b39e3ee54d4b9136fde5312f141d">04706</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a1832b39e3ee54d4b9136fde5312f141d">ext_zqcs_dis</a>                 : 1;
<a name="l04707"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a86caed580d913c2d1c96fb925e574957">04707</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a86caed580d913c2d1c96fb925e574957">bprch</a>                        : 2;
<a name="l04708"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a840ff14ba17fdc1cb0919622929b54b3">04708</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a840ff14ba17fdc1cb0919622929b54b3">wodt_bprch</a>                   : 1;
<a name="l04709"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a63da5478b7a336dba77ab19055202c33">04709</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#a63da5478b7a336dba77ab19055202c33">rodt_bprch</a>                   : 1;
<a name="l04710"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ac9dd35bd9df158a653b58f93dd9752a0">04710</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html#ac9dd35bd9df158a653b58f93dd9752a0">reserved_24_63</a>               : 40;
<a name="l04711"></a>04711 <span class="preprocessor">#endif</span>
<a name="l04712"></a>04712 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__control.html#aad166e362fcf6a0a0aca0c2809ebd211">cn63xx</a>;
<a name="l04713"></a><a class="code" href="unioncvmx__lmcx__control.html#a249629e6b58f7757c1550ed8689a2395">04713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn63xx.html">cvmx_lmcx_control_cn63xx</a>       <a class="code" href="unioncvmx__lmcx__control.html#a249629e6b58f7757c1550ed8689a2395">cn63xxp1</a>;
<a name="l04714"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html">04714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html">cvmx_lmcx_control_cn66xx</a> {
<a name="l04715"></a>04715 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04716"></a>04716 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#adafa65cdd20f0dd267ac06dd007ed935">scramble_ena</a>                 : 1;  <span class="comment">/**&lt; When set, will enable the scramble/descramble logic */</span>
<a name="l04717"></a>04717     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a3744950ed37660dd8a0b1105ff0dc482">reserved_24_62</a>               : 39;
<a name="l04718"></a>04718     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a04edf48e2738c1f3bfc6b571831223b9">rodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l04719"></a>04719 <span class="comment">                                                         RD cmd is delayed an additional CK cycle. */</span>
<a name="l04720"></a>04720     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ab1daacbe3c3afd472267369c6d474b4c">wodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l04721"></a>04721 <span class="comment">                                                         WR cmd is delayed an additional CK cycle. */</span>
<a name="l04722"></a>04722     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a5f2be47fdababa11faf92caf71533881">bprch</a>                        : 2;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l04723"></a>04723 <span class="comment">                                                         the default DDR_DQ/DQS drivers is delayed an additional BPRCH</span>
<a name="l04724"></a>04724 <span class="comment">                                                         CK cycles.</span>
<a name="l04725"></a>04725 <span class="comment">                                                         00 = 0 CKs</span>
<a name="l04726"></a>04726 <span class="comment">                                                         01 = 1 CKs</span>
<a name="l04727"></a>04727 <span class="comment">                                                         10 = 2 CKs</span>
<a name="l04728"></a>04728 <span class="comment">                                                         11 = 3 CKs */</span>
<a name="l04729"></a>04729     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a2ae4f01f70575a3b1c2bcc4f8928e44c">ext_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (external) auto-zqcs calibration</span>
<a name="l04730"></a>04730 <span class="comment">                                                         When clear, LMC runs external ZQ calibration</span>
<a name="l04731"></a>04731 <span class="comment">                                                         every LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l04732"></a>04732     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae2f4fc0dbfc84c28a0e9406d9b41675b">int_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (internal) auto-zqcs calibration</span>
<a name="l04733"></a>04733 <span class="comment">                                                         When clear, LMC runs internal ZQ calibration</span>
<a name="l04734"></a>04734 <span class="comment">                                                         every LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l04735"></a>04735     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a5a1cbb4dd47c8718d104e96845829e70">auto_dclkdis</a>                 : 1;  <span class="comment">/**&lt; When 1, LMC will automatically shut off its internal</span>
<a name="l04736"></a>04736 <span class="comment">                                                         clock to conserve power when there is no traffic. Note</span>
<a name="l04737"></a>04737 <span class="comment">                                                         that this has no effect on the DDR3 PHY and pads clocks. */</span>
<a name="l04738"></a>04738     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a4887b984cf34a882576ecdd7479aaa6e">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l04739"></a>04739 <span class="comment">                                                          bank[2:0]=address[9:7] ^ address[14:12]</span>
<a name="l04740"></a>04740 <span class="comment">                                                         else</span>
<a name="l04741"></a>04741 <span class="comment">                                                          bank[2:0]=address[9:7] */</span>
<a name="l04742"></a>04742     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a1c3ec4690d3b51aa5a7c71c480106673">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l04743"></a>04743 <span class="comment">                                                         forcing reads to interrupt. */</span>
<a name="l04744"></a>04744     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ad36a97383d72ee216b55ae011aadc8ec">nxm_write_en</a>                 : 1;  <span class="comment">/**&lt; NXM Write mode</span>
<a name="l04745"></a>04745 <span class="comment">                                                         When clear, LMC discards writes to addresses that don&apos;t</span>
<a name="l04746"></a>04746 <span class="comment">                                                         exist in the DRAM (as defined by LMC*_NXM configuration).</span>
<a name="l04747"></a>04747 <span class="comment">                                                         When set, LMC completes writes to addresses that don&apos;t</span>
<a name="l04748"></a>04748 <span class="comment">                                                         exist in the DRAM at an aliased address. */</span>
<a name="l04749"></a>04749     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a327ef809c92749e6b7104fdedf5dbe0d">elev_prio_dis</a>                : 1;  <span class="comment">/**&lt; Disable elevate priority logic.</span>
<a name="l04750"></a>04750 <span class="comment">                                                         When set, writes are sent in</span>
<a name="l04751"></a>04751 <span class="comment">                                                         regardless of priority information from L2C. */</span>
<a name="l04752"></a>04752     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae824dface610ddce0c7b8a3f46794ed2">inorder_wr</a>                   : 1;  <span class="comment">/**&lt; Send writes in order(regardless of priority) */</span>
<a name="l04753"></a>04753     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a8729d10b4c420033fdf316f161e652e4">inorder_rd</a>                   : 1;  <span class="comment">/**&lt; Send reads in order (regardless of priority) */</span>
<a name="l04754"></a>04754     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae19f440d9ba73b612ba9cd1a171b3dfe">throttle_wr</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for writes */</span>
<a name="l04755"></a>04755     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a84c5088f914f1f22091ab1ff33967c64">throttle_rd</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for reads */</span>
<a name="l04756"></a>04756     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a252a12e400126d5005c96c75ff739d7d">fprch2</a>                       : 2;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l04757"></a>04757 <span class="comment">                                                         time for the default DDR_DQ/DQS drivers is FPRCH2 CKs earlier.</span>
<a name="l04758"></a>04758 <span class="comment">                                                         00 = 0 CKs</span>
<a name="l04759"></a>04759 <span class="comment">                                                         01 = 1 CKs</span>
<a name="l04760"></a>04760 <span class="comment">                                                         10 = 2 CKs</span>
<a name="l04761"></a>04761 <span class="comment">                                                         11 = RESERVED */</span>
<a name="l04762"></a>04762     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae41589fc3b70b9fb5d60887a0cb219af">pocas</a>                        : 1;  <span class="comment">/**&lt; Enable the Posted CAS feature of DDR3.</span>
<a name="l04763"></a>04763 <span class="comment">                                                         This bit must be set whenever LMC*_MODEREG_PARAMS0[AL]!=0,</span>
<a name="l04764"></a>04764 <span class="comment">                                                         and clear otherwise. */</span>
<a name="l04765"></a>04765     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a39018568c64237d0cdb23377e0de82f1">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 CK cycle window for CMD and</span>
<a name="l04766"></a>04766 <span class="comment">                                                         address. This mode helps relieve setup time pressure</span>
<a name="l04767"></a>04767 <span class="comment">                                                         on the Address and command bus which nominally have</span>
<a name="l04768"></a>04768 <span class="comment">                                                         a very large fanout. Please refer to Micron&apos;s tech</span>
<a name="l04769"></a>04769 <span class="comment">                                                         note tn_47_01 titled &quot;DDR2-533 Memory Design Guide</span>
<a name="l04770"></a>04770 <span class="comment">                                                         for Two Dimm Unbuffered Systems&quot; for physical details. */</span>
<a name="l04771"></a>04771     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a8bef15c7a73fb71387268a838eff4384">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter Clear.</span>
<a name="l04772"></a>04772 <span class="comment">                                                         Clears the LMC*_OPS_CNT, LMC*_IFB_CNT, and</span>
<a name="l04773"></a>04773 <span class="comment">                                                         LMC*_DCLK_CNT registers. SW should first write this</span>
<a name="l04774"></a>04774 <span class="comment">                                                         field to a one, then write this field to a zero to</span>
<a name="l04775"></a>04775 <span class="comment">                                                         clear the CSR&apos;s. */</span>
<a name="l04776"></a>04776     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a78c9539c9db7277b3f4a49bb0c3c60dc">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l04777"></a>04777 <span class="comment">                                                         of JEDEC Registered DIMMs which require address and</span>
<a name="l04778"></a>04778 <span class="comment">                                                         control bits to be registered in the controller. */</span>
<a name="l04779"></a>04779 <span class="preprocessor">#else</span>
<a name="l04780"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a78c9539c9db7277b3f4a49bb0c3c60dc">04780</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a78c9539c9db7277b3f4a49bb0c3c60dc">rdimm_ena</a>                    : 1;
<a name="l04781"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a8bef15c7a73fb71387268a838eff4384">04781</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a8bef15c7a73fb71387268a838eff4384">bwcnt</a>                        : 1;
<a name="l04782"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a39018568c64237d0cdb23377e0de82f1">04782</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a39018568c64237d0cdb23377e0de82f1">ddr2t</a>                        : 1;
<a name="l04783"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae41589fc3b70b9fb5d60887a0cb219af">04783</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae41589fc3b70b9fb5d60887a0cb219af">pocas</a>                        : 1;
<a name="l04784"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a252a12e400126d5005c96c75ff739d7d">04784</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a252a12e400126d5005c96c75ff739d7d">fprch2</a>                       : 2;
<a name="l04785"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a84c5088f914f1f22091ab1ff33967c64">04785</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a84c5088f914f1f22091ab1ff33967c64">throttle_rd</a>                  : 1;
<a name="l04786"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae19f440d9ba73b612ba9cd1a171b3dfe">04786</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae19f440d9ba73b612ba9cd1a171b3dfe">throttle_wr</a>                  : 1;
<a name="l04787"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a8729d10b4c420033fdf316f161e652e4">04787</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a8729d10b4c420033fdf316f161e652e4">inorder_rd</a>                   : 1;
<a name="l04788"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae824dface610ddce0c7b8a3f46794ed2">04788</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae824dface610ddce0c7b8a3f46794ed2">inorder_wr</a>                   : 1;
<a name="l04789"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a327ef809c92749e6b7104fdedf5dbe0d">04789</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a327ef809c92749e6b7104fdedf5dbe0d">elev_prio_dis</a>                : 1;
<a name="l04790"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ad36a97383d72ee216b55ae011aadc8ec">04790</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ad36a97383d72ee216b55ae011aadc8ec">nxm_write_en</a>                 : 1;
<a name="l04791"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a1c3ec4690d3b51aa5a7c71c480106673">04791</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a1c3ec4690d3b51aa5a7c71c480106673">max_write_batch</a>              : 4;
<a name="l04792"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a4887b984cf34a882576ecdd7479aaa6e">04792</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a4887b984cf34a882576ecdd7479aaa6e">xor_bank</a>                     : 1;
<a name="l04793"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a5a1cbb4dd47c8718d104e96845829e70">04793</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a5a1cbb4dd47c8718d104e96845829e70">auto_dclkdis</a>                 : 1;
<a name="l04794"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae2f4fc0dbfc84c28a0e9406d9b41675b">04794</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ae2f4fc0dbfc84c28a0e9406d9b41675b">int_zqcs_dis</a>                 : 1;
<a name="l04795"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a2ae4f01f70575a3b1c2bcc4f8928e44c">04795</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a2ae4f01f70575a3b1c2bcc4f8928e44c">ext_zqcs_dis</a>                 : 1;
<a name="l04796"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a5f2be47fdababa11faf92caf71533881">04796</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a5f2be47fdababa11faf92caf71533881">bprch</a>                        : 2;
<a name="l04797"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ab1daacbe3c3afd472267369c6d474b4c">04797</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#ab1daacbe3c3afd472267369c6d474b4c">wodt_bprch</a>                   : 1;
<a name="l04798"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a04edf48e2738c1f3bfc6b571831223b9">04798</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a04edf48e2738c1f3bfc6b571831223b9">rodt_bprch</a>                   : 1;
<a name="l04799"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a3744950ed37660dd8a0b1105ff0dc482">04799</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#a3744950ed37660dd8a0b1105ff0dc482">reserved_24_62</a>               : 39;
<a name="l04800"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#adafa65cdd20f0dd267ac06dd007ed935">04800</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html#adafa65cdd20f0dd267ac06dd007ed935">scramble_ena</a>                 : 1;
<a name="l04801"></a>04801 <span class="preprocessor">#endif</span>
<a name="l04802"></a>04802 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__control.html#af017d48d3329303631879b0d36adbc24">cn66xx</a>;
<a name="l04803"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html">04803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html">cvmx_lmcx_control_cn68xx</a> {
<a name="l04804"></a>04804 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04805"></a>04805 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a416a820aa3b7b5864a4b7720fa4af45d">reserved_63_63</a>               : 1;
<a name="l04806"></a>04806     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a96b92b1c2f5ce4fd32bd5fe5c0605c6d">thrcnt</a>                       : 12; <span class="comment">/**&lt; Fine Count */</span>
<a name="l04807"></a>04807     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#ae3b4a183f5fecd8672e45e3690ffc068">persub</a>                       : 8;  <span class="comment">/**&lt; Offset for DFA rate-matching */</span>
<a name="l04808"></a>04808     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a612f4deae3010715a8b98a31fd4107a4">thrmax</a>                       : 4;  <span class="comment">/**&lt; Fine Rate Matching Max Bucket Size</span>
<a name="l04809"></a>04809 <span class="comment">                                                         0 = Reserved</span>
<a name="l04810"></a>04810 <span class="comment">                                                         In conjunction with the Coarse Rate Matching Logic, the Fine Rate</span>
<a name="l04811"></a>04811 <span class="comment">                                                         Matching Logic gives SW the ability to prioritize DFA Rds over</span>
<a name="l04812"></a>04812 <span class="comment">                                                         L2C Writes. Higher PERSUB values result in a lower DFA Rd</span>
<a name="l04813"></a>04813 <span class="comment">                                                         bandwidth. */</span>
<a name="l04814"></a>04814     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a960332f797db9f877444c51014a19e5c">crm_cnt</a>                      : 5;  <span class="comment">/**&lt; Coarse Count */</span>
<a name="l04815"></a>04815     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#add36dc11f24a508b86997bb0ac1fbda6">crm_thr</a>                      : 5;  <span class="comment">/**&lt; Coarse Rate Matching Threshold */</span>
<a name="l04816"></a>04816     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a54f4eba0336aef80a085eef7b8695cf5">crm_max</a>                      : 5;  <span class="comment">/**&lt; Coarse Rate Matching Max Bucket Size</span>
<a name="l04817"></a>04817 <span class="comment">                                                         0 = Reserved</span>
<a name="l04818"></a>04818 <span class="comment">                                                         The Coarse Rate Matching Logic is used to control the bandwidth</span>
<a name="l04819"></a>04819 <span class="comment">                                                         allocated to DFA Rds. CRM_MAX is subdivided into two regions</span>
<a name="l04820"></a>04820 <span class="comment">                                                         with DFA Rds being preferred over LMC Rd/Wrs when</span>
<a name="l04821"></a>04821 <span class="comment">                                                         CRM_CNT &lt; CRM_THR. CRM_CNT increments by 1 when a DFA Rd is</span>
<a name="l04822"></a>04822 <span class="comment">                                                         slotted and by 2 when a LMC Rd/Wr is slotted, and rolls over</span>
<a name="l04823"></a>04823 <span class="comment">                                                         when CRM_MAX is reached. */</span>
<a name="l04824"></a>04824     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a797b433dfe0fe6cec2ffb9ffb7498960">rodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l04825"></a>04825 <span class="comment">                                                         RD cmd is delayed an additional CK cycle. */</span>
<a name="l04826"></a>04826     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a3e26da0eacf8f10e3af021e12c593863">wodt_bprch</a>                   : 1;  <span class="comment">/**&lt; When set, the turn-off time for the ODT pin during a</span>
<a name="l04827"></a>04827 <span class="comment">                                                         WR cmd is delayed an additional CK cycle. */</span>
<a name="l04828"></a>04828     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#ae2272bbfc993d7b746b2d0feb13c5880">bprch</a>                        : 2;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l04829"></a>04829 <span class="comment">                                                         the default DDR_DQ/DQS drivers is delayed an additional BPRCH</span>
<a name="l04830"></a>04830 <span class="comment">                                                         CK cycles.</span>
<a name="l04831"></a>04831 <span class="comment">                                                         00 = 0 CKs</span>
<a name="l04832"></a>04832 <span class="comment">                                                         01 = 1 CKs</span>
<a name="l04833"></a>04833 <span class="comment">                                                         10 = 2 CKs</span>
<a name="l04834"></a>04834 <span class="comment">                                                         11 = 3 CKs */</span>
<a name="l04835"></a>04835     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a4998cbeb762e0fdbbcd657f4096f86fa">ext_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (external) auto-zqcs calibration</span>
<a name="l04836"></a>04836 <span class="comment">                                                         When clear, LMC runs external ZQ calibration</span>
<a name="l04837"></a>04837 <span class="comment">                                                         every LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l04838"></a>04838     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a29e1391adf8ec5c2b599cdcf9dc68e79">int_zqcs_dis</a>                 : 1;  <span class="comment">/**&lt; Disable (internal) auto-zqcs calibration</span>
<a name="l04839"></a>04839 <span class="comment">                                                         When clear, LMC runs internal ZQ calibration</span>
<a name="l04840"></a>04840 <span class="comment">                                                         every LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l04841"></a>04841     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a13279217d9b93b3a8a795f09013c17ee">auto_dclkdis</a>                 : 1;  <span class="comment">/**&lt; When 1, LMC will automatically shut off its internal</span>
<a name="l04842"></a>04842 <span class="comment">                                                         clock to conserve power when there is no traffic. Note</span>
<a name="l04843"></a>04843 <span class="comment">                                                         that this has no effect on the DDR3 PHY and pads clocks. */</span>
<a name="l04844"></a>04844     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a872c2cda636186752168f012e5edc616">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l04845"></a>04845 <span class="comment">                                                          bank[2:0]=address[9:7] ^ address[14:12]</span>
<a name="l04846"></a>04846 <span class="comment">                                                         else</span>
<a name="l04847"></a>04847 <span class="comment">                                                          bank[2:0]=address[9:7] */</span>
<a name="l04848"></a>04848     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a792f90a3b8aa293b832261d10b8b33a2">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l04849"></a>04849 <span class="comment">                                                         forcing reads to interrupt. */</span>
<a name="l04850"></a>04850     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a907790c8319a5bc363467fbd44c25b4c">nxm_write_en</a>                 : 1;  <span class="comment">/**&lt; NXM Write mode</span>
<a name="l04851"></a>04851 <span class="comment">                                                         When clear, LMC discards writes to addresses that don&apos;t</span>
<a name="l04852"></a>04852 <span class="comment">                                                         exist in the DRAM (as defined by LMC*_NXM configuration).</span>
<a name="l04853"></a>04853 <span class="comment">                                                         When set, LMC completes writes to addresses that don&apos;t</span>
<a name="l04854"></a>04854 <span class="comment">                                                         exist in the DRAM at an aliased address. */</span>
<a name="l04855"></a>04855     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a02d9f842af4288fec0e239f47db647d5">elev_prio_dis</a>                : 1;  <span class="comment">/**&lt; Disable elevate priority logic.</span>
<a name="l04856"></a>04856 <span class="comment">                                                         When set, writes are sent in</span>
<a name="l04857"></a>04857 <span class="comment">                                                         regardless of priority information from L2C. */</span>
<a name="l04858"></a>04858     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a957806dc85f5ce5ce7feac72adaebed9">inorder_wr</a>                   : 1;  <span class="comment">/**&lt; Send writes in order(regardless of priority) */</span>
<a name="l04859"></a>04859     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#aa18c5dbaf2892244eefae1738fe7d765">inorder_rd</a>                   : 1;  <span class="comment">/**&lt; Send reads in order (regardless of priority) */</span>
<a name="l04860"></a>04860     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#afcca64f4bd468f0a7505b5da54cac774">throttle_wr</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for writes */</span>
<a name="l04861"></a>04861     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#aea3d937ba3a3d90455c5f3c7d7e67221">throttle_rd</a>                  : 1;  <span class="comment">/**&lt; When set, use at most one IFB for reads */</span>
<a name="l04862"></a>04862     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a75ea5ce15e03af9c68e74953bf7f1f60">fprch2</a>                       : 2;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l04863"></a>04863 <span class="comment">                                                         time for the default DDR_DQ/DQS drivers is FPRCH2 CKs earlier.</span>
<a name="l04864"></a>04864 <span class="comment">                                                         00 = 0 CKs</span>
<a name="l04865"></a>04865 <span class="comment">                                                         01 = 1 CKs</span>
<a name="l04866"></a>04866 <span class="comment">                                                         10 = 2 CKs</span>
<a name="l04867"></a>04867 <span class="comment">                                                         11 = RESERVED */</span>
<a name="l04868"></a>04868     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a5f66a5c57ff6b71875f7335800701e1c">pocas</a>                        : 1;  <span class="comment">/**&lt; Enable the Posted CAS feature of DDR3.</span>
<a name="l04869"></a>04869 <span class="comment">                                                         This bit must be set whenever LMC*_MODEREG_PARAMS0[AL]!=0,</span>
<a name="l04870"></a>04870 <span class="comment">                                                         and clear otherwise. */</span>
<a name="l04871"></a>04871     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#af75ebaf45f215a36a9afc1d51b61e2ba">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 CK cycle window for CMD and</span>
<a name="l04872"></a>04872 <span class="comment">                                                         address. This mode helps relieve setup time pressure</span>
<a name="l04873"></a>04873 <span class="comment">                                                         on the Address and command bus which nominally have</span>
<a name="l04874"></a>04874 <span class="comment">                                                         a very large fanout. Please refer to Micron&apos;s tech</span>
<a name="l04875"></a>04875 <span class="comment">                                                         note tn_47_01 titled &quot;DDR2-533 Memory Design Guide</span>
<a name="l04876"></a>04876 <span class="comment">                                                         for Two Dimm Unbuffered Systems&quot; for physical details. */</span>
<a name="l04877"></a>04877     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#af07f453c0513947d25be3b9a1a8f6aff">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter Clear.</span>
<a name="l04878"></a>04878 <span class="comment">                                                         Clears the LMC*_OPS_CNT, LMC*_IFB_CNT, and</span>
<a name="l04879"></a>04879 <span class="comment">                                                         LMC*_DCLK_CNT registers. SW should first write this</span>
<a name="l04880"></a>04880 <span class="comment">                                                         field to a one, then write this field to a zero to</span>
<a name="l04881"></a>04881 <span class="comment">                                                         clear the CSR&apos;s. */</span>
<a name="l04882"></a>04882     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a33450b237829e9abb5272bb7bb11b877">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l04883"></a>04883 <span class="comment">                                                         of JEDEC Registered DIMMs which require address and</span>
<a name="l04884"></a>04884 <span class="comment">                                                         control bits to be registered in the controller. */</span>
<a name="l04885"></a>04885 <span class="preprocessor">#else</span>
<a name="l04886"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a33450b237829e9abb5272bb7bb11b877">04886</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a33450b237829e9abb5272bb7bb11b877">rdimm_ena</a>                    : 1;
<a name="l04887"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#af07f453c0513947d25be3b9a1a8f6aff">04887</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#af07f453c0513947d25be3b9a1a8f6aff">bwcnt</a>                        : 1;
<a name="l04888"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#af75ebaf45f215a36a9afc1d51b61e2ba">04888</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#af75ebaf45f215a36a9afc1d51b61e2ba">ddr2t</a>                        : 1;
<a name="l04889"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a5f66a5c57ff6b71875f7335800701e1c">04889</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a5f66a5c57ff6b71875f7335800701e1c">pocas</a>                        : 1;
<a name="l04890"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a75ea5ce15e03af9c68e74953bf7f1f60">04890</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a75ea5ce15e03af9c68e74953bf7f1f60">fprch2</a>                       : 2;
<a name="l04891"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#aea3d937ba3a3d90455c5f3c7d7e67221">04891</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#aea3d937ba3a3d90455c5f3c7d7e67221">throttle_rd</a>                  : 1;
<a name="l04892"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#afcca64f4bd468f0a7505b5da54cac774">04892</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#afcca64f4bd468f0a7505b5da54cac774">throttle_wr</a>                  : 1;
<a name="l04893"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#aa18c5dbaf2892244eefae1738fe7d765">04893</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#aa18c5dbaf2892244eefae1738fe7d765">inorder_rd</a>                   : 1;
<a name="l04894"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a957806dc85f5ce5ce7feac72adaebed9">04894</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a957806dc85f5ce5ce7feac72adaebed9">inorder_wr</a>                   : 1;
<a name="l04895"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a02d9f842af4288fec0e239f47db647d5">04895</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a02d9f842af4288fec0e239f47db647d5">elev_prio_dis</a>                : 1;
<a name="l04896"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a907790c8319a5bc363467fbd44c25b4c">04896</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a907790c8319a5bc363467fbd44c25b4c">nxm_write_en</a>                 : 1;
<a name="l04897"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a792f90a3b8aa293b832261d10b8b33a2">04897</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a792f90a3b8aa293b832261d10b8b33a2">max_write_batch</a>              : 4;
<a name="l04898"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a872c2cda636186752168f012e5edc616">04898</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a872c2cda636186752168f012e5edc616">xor_bank</a>                     : 1;
<a name="l04899"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a13279217d9b93b3a8a795f09013c17ee">04899</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a13279217d9b93b3a8a795f09013c17ee">auto_dclkdis</a>                 : 1;
<a name="l04900"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a29e1391adf8ec5c2b599cdcf9dc68e79">04900</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a29e1391adf8ec5c2b599cdcf9dc68e79">int_zqcs_dis</a>                 : 1;
<a name="l04901"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a4998cbeb762e0fdbbcd657f4096f86fa">04901</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a4998cbeb762e0fdbbcd657f4096f86fa">ext_zqcs_dis</a>                 : 1;
<a name="l04902"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#ae2272bbfc993d7b746b2d0feb13c5880">04902</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#ae2272bbfc993d7b746b2d0feb13c5880">bprch</a>                        : 2;
<a name="l04903"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a3e26da0eacf8f10e3af021e12c593863">04903</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a3e26da0eacf8f10e3af021e12c593863">wodt_bprch</a>                   : 1;
<a name="l04904"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a797b433dfe0fe6cec2ffb9ffb7498960">04904</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a797b433dfe0fe6cec2ffb9ffb7498960">rodt_bprch</a>                   : 1;
<a name="l04905"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a54f4eba0336aef80a085eef7b8695cf5">04905</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a54f4eba0336aef80a085eef7b8695cf5">crm_max</a>                      : 5;
<a name="l04906"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#add36dc11f24a508b86997bb0ac1fbda6">04906</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#add36dc11f24a508b86997bb0ac1fbda6">crm_thr</a>                      : 5;
<a name="l04907"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a960332f797db9f877444c51014a19e5c">04907</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a960332f797db9f877444c51014a19e5c">crm_cnt</a>                      : 5;
<a name="l04908"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a612f4deae3010715a8b98a31fd4107a4">04908</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a612f4deae3010715a8b98a31fd4107a4">thrmax</a>                       : 4;
<a name="l04909"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#ae3b4a183f5fecd8672e45e3690ffc068">04909</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#ae3b4a183f5fecd8672e45e3690ffc068">persub</a>                       : 8;
<a name="l04910"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a96b92b1c2f5ce4fd32bd5fe5c0605c6d">04910</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a96b92b1c2f5ce4fd32bd5fe5c0605c6d">thrcnt</a>                       : 12;
<a name="l04911"></a><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a416a820aa3b7b5864a4b7720fa4af45d">04911</a>     uint64_t <a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html#a416a820aa3b7b5864a4b7720fa4af45d">reserved_63_63</a>               : 1;
<a name="l04912"></a>04912 <span class="preprocessor">#endif</span>
<a name="l04913"></a>04913 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__control.html#a2ed68a9374d764e2063558d2aa237712">cn68xx</a>;
<a name="l04914"></a><a class="code" href="unioncvmx__lmcx__control.html#afd2b369482ee0588a5d1271babd2c952">04914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn68xx.html">cvmx_lmcx_control_cn68xx</a>       <a class="code" href="unioncvmx__lmcx__control.html#afd2b369482ee0588a5d1271babd2c952">cn68xxp1</a>;
<a name="l04915"></a><a class="code" href="unioncvmx__lmcx__control.html#a1a14f66f39afd6b9c640c3365c416971">04915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a>            <a class="code" href="unioncvmx__lmcx__control.html#a1a14f66f39afd6b9c640c3365c416971">cn70xx</a>;
<a name="l04916"></a><a class="code" href="unioncvmx__lmcx__control.html#a6385c33f3eeae8f744106f39afc05ec0">04916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a>            <a class="code" href="unioncvmx__lmcx__control.html#a6385c33f3eeae8f744106f39afc05ec0">cn70xxp1</a>;
<a name="l04917"></a><a class="code" href="unioncvmx__lmcx__control.html#a9d3d630bc908a99c3850e0067f0e964a">04917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a>            <a class="code" href="unioncvmx__lmcx__control.html#a9d3d630bc908a99c3850e0067f0e964a">cn73xx</a>;
<a name="l04918"></a><a class="code" href="unioncvmx__lmcx__control.html#aa8fc8ca091c959ca75b7d0353b965abb">04918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a>            <a class="code" href="unioncvmx__lmcx__control.html#aa8fc8ca091c959ca75b7d0353b965abb">cn78xx</a>;
<a name="l04919"></a><a class="code" href="unioncvmx__lmcx__control.html#afc25f8d8a37383f03e23f370f23a8eea">04919</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a>            <a class="code" href="unioncvmx__lmcx__control.html#afc25f8d8a37383f03e23f370f23a8eea">cn78xxp1</a>;
<a name="l04920"></a><a class="code" href="unioncvmx__lmcx__control.html#a90f872b0c0f4bf98a68a7a799fbebe25">04920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__cn66xx.html">cvmx_lmcx_control_cn66xx</a>       <a class="code" href="unioncvmx__lmcx__control.html#a90f872b0c0f4bf98a68a7a799fbebe25">cnf71xx</a>;
<a name="l04921"></a><a class="code" href="unioncvmx__lmcx__control.html#a8afed3a5157a6132f45abf691e8a8169">04921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__control_1_1cvmx__lmcx__control__s.html">cvmx_lmcx_control_s</a>            <a class="code" href="unioncvmx__lmcx__control.html#a8afed3a5157a6132f45abf691e8a8169">cnf75xx</a>;
<a name="l04922"></a>04922 };
<a name="l04923"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a2ddc23173af5caaeeba3ea6efc1416aa">04923</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__control.html" title="cvmx_lmc::_control">cvmx_lmcx_control</a> <a class="code" href="unioncvmx__lmcx__control.html" title="cvmx_lmc::_control">cvmx_lmcx_control_t</a>;
<a name="l04924"></a>04924 <span class="comment"></span>
<a name="l04925"></a>04925 <span class="comment">/**</span>
<a name="l04926"></a>04926 <span class="comment"> * cvmx_lmc#_ctl</span>
<a name="l04927"></a>04927 <span class="comment"> *</span>
<a name="l04928"></a>04928 <span class="comment"> * LMC_CTL = LMC Control</span>
<a name="l04929"></a>04929 <span class="comment"> * This register is an assortment of various control fields needed by the memory controller</span>
<a name="l04930"></a>04930 <span class="comment"> */</span>
<a name="l04931"></a><a class="code" href="unioncvmx__lmcx__ctl.html">04931</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ctl.html" title="cvmx_lmc::_ctl">cvmx_lmcx_ctl</a> {
<a name="l04932"></a><a class="code" href="unioncvmx__lmcx__ctl.html#a5b73543dae2a4e8b424413ae4b7e08de">04932</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ctl.html#a5b73543dae2a4e8b424413ae4b7e08de">u64</a>;
<a name="l04933"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html">04933</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html">cvmx_lmcx_ctl_s</a> {
<a name="l04934"></a>04934 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04935"></a>04935 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#aff5c1b43a86d338799699ebebeb25f55">reserved_32_63</a>               : 32;
<a name="l04936"></a>04936     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a0e6fec95c7ba6845475802777a7e6f57">ddr__nctl</a>                    : 4;  <span class="comment">/**&lt; DDR nctl from compensation circuit</span>
<a name="l04937"></a>04937 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l04938"></a>04938 <span class="comment">                                                         of the DDR DQ pulldns. */</span>
<a name="l04939"></a>04939     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#acb24e4b1d9d8c42a3cb319c7aeea13e6">ddr__pctl</a>                    : 4;  <span class="comment">/**&lt; DDR pctl from compensation circuit</span>
<a name="l04940"></a>04940 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l04941"></a>04941 <span class="comment">                                                         of the DDR DQ pullup. */</span>
<a name="l04942"></a>04942     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a44ea9508bd3039617c690704a810d565">slow_scf</a>                     : 1;  <span class="comment">/**&lt; Should be cleared to zero */</span>
<a name="l04943"></a>04943     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a61ee1e5f17f5e090af324ebf0469a598">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l04944"></a>04944 <span class="comment">                                                           bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]</span>
<a name="l04945"></a>04945 <span class="comment">                                                         else</span>
<a name="l04946"></a>04946 <span class="comment">                                                           bank[n:0]=address[n+7:7]</span>
<a name="l04947"></a>04947 <span class="comment">                                                         where n=1 for a 4 bank part and n=2 for an 8 bank part */</span>
<a name="l04948"></a>04948     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#aacf77e4ed0e3054a61c95aa2f0bf85f4">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l04949"></a>04949 <span class="comment">                                                         allowing reads to interrupt. */</span>
<a name="l04950"></a>04950     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a73495a94403de404c25471c1f6778a98">pll_div2</a>                     : 1;  <span class="comment">/**&lt; PLL Div2. */</span>
<a name="l04951"></a>04951     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a87710010c0ae50be5b77ee7847f18f05">pll_bypass</a>                   : 1;  <span class="comment">/**&lt; PLL Bypass. */</span>
<a name="l04952"></a>04952     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a76ed245a0fae39ec778eec53a3c24e76">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l04953"></a>04953 <span class="comment">                                                         of JEDEC Registered DIMMs which require Write</span>
<a name="l04954"></a>04954 <span class="comment">                                                         data to be registered in the controller. */</span>
<a name="l04955"></a>04955     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a01bcd24f8f9f6cdbc3f19ce99afc81cd">r2r_slot</a>                     : 1;  <span class="comment">/**&lt; R2R Slot Enable: When set, all read-to-read trans</span>
<a name="l04956"></a>04956 <span class="comment">                                                         will slot an additional 1 cycle data bus bubble to</span>
<a name="l04957"></a>04957 <span class="comment">                                                         avoid DQ/DQS bus contention. This is only a CYA bit,</span>
<a name="l04958"></a>04958 <span class="comment">                                                         in case the &quot;built-in&quot; DIMM and RANK crossing logic</span>
<a name="l04959"></a>04959 <span class="comment">                                                         which should auto-detect and perfectly slot</span>
<a name="l04960"></a>04960 <span class="comment">                                                         read-to-reads to the same DIMM/RANK. */</span>
<a name="l04961"></a>04961     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#ae3e2a8e052f0982bf16a4f22e39843b0">inorder_mwf</a>                  : 1;  <span class="comment">/**&lt; Reads as zero */</span>
<a name="l04962"></a>04962     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a37be91094fb077c74eb20300af5b1e5b">inorder_mrf</a>                  : 1;  <span class="comment">/**&lt; Always clear to zero */</span>
<a name="l04963"></a>04963     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a6b1d5bd3001db57754ec14e4276f2188">reserved_10_11</a>               : 2;
<a name="l04964"></a>04964     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#abb37fe60330559ca3e69b2ea24981e56">fprch2</a>                       : 1;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l04965"></a>04965 <span class="comment">                                                         time for the DDR_DQ/DQS drivers is 1 dclk earlier.</span>
<a name="l04966"></a>04966 <span class="comment">                                                         This bit should typically be set. */</span>
<a name="l04967"></a>04967     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#adad88e4fbe225c26fc156df4ead4dc14">bprch</a>                        : 1;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l04968"></a>04968 <span class="comment">                                                         the DDR_DQ/DQS drivers is delayed an additional DCLK</span>
<a name="l04969"></a>04969 <span class="comment">                                                         cycle. This should be set to one whenever both SILO_HC</span>
<a name="l04970"></a>04970 <span class="comment">                                                         and SILO_QC are set. */</span>
<a name="l04971"></a>04971     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a9fa2cac1b6910b7ea9bd726fbefd6877">sil_lat</a>                      : 2;  <span class="comment">/**&lt; SILO Latency: On reads, determines how many additional</span>
<a name="l04972"></a>04972 <span class="comment">                                                         dclks to wait (on top of TCL+1+TSKW) before pulling</span>
<a name="l04973"></a>04973 <span class="comment">                                                         data out of the pad silos.</span>
<a name="l04974"></a>04974 <span class="comment">                                                             - 00: illegal</span>
<a name="l04975"></a>04975 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l04976"></a>04976 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l04977"></a>04977 <span class="comment">                                                             - 11: illegal</span>
<a name="l04978"></a>04978 <span class="comment">                                                         This should always be set to 1. */</span>
<a name="l04979"></a>04979     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a19b25348a277a7372264b926f84b66b0">tskw</a>                         : 2;  <span class="comment">/**&lt; This component is a representation of total BOARD</span>
<a name="l04980"></a>04980 <span class="comment">                                                         DELAY on DQ (used in the controller to determine the</span>
<a name="l04981"></a>04981 <span class="comment">                                                         R-&gt;W spacing to avoid DQS/DQ bus conflicts). Enter</span>
<a name="l04982"></a>04982 <span class="comment">                                                         the largest of the per byte Board delay</span>
<a name="l04983"></a>04983 <span class="comment">                                                             - 00: 0 dclk</span>
<a name="l04984"></a>04984 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l04985"></a>04985 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l04986"></a>04986 <span class="comment">                                                             - 11: 3 dclks */</span>
<a name="l04987"></a>04987     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#ad9f257033e0ac4d838943cb3855f26c4">qs_dic</a>                       : 2;  <span class="comment">/**&lt; DDR2 Termination Resistor Setting</span>
<a name="l04988"></a>04988 <span class="comment">                                                         A non Zero value in this register</span>
<a name="l04989"></a>04989 <span class="comment">                                                         enables the On Die Termination (ODT) in DDR parts.</span>
<a name="l04990"></a>04990 <span class="comment">                                                         These two bits are loaded into the RTT</span>
<a name="l04991"></a>04991 <span class="comment">                                                         portion of the EMRS register bits A6 &amp; A2. If DDR2&apos;s</span>
<a name="l04992"></a>04992 <span class="comment">                                                         termination (for the memory&apos;s DQ/DQS/DM pads) is not</span>
<a name="l04993"></a>04993 <span class="comment">                                                         desired, set it to 00. If it is, chose between</span>
<a name="l04994"></a>04994 <span class="comment">                                                         01 for 75 ohm and 10 for 150 ohm termination.</span>
<a name="l04995"></a>04995 <span class="comment">                                                             00 = ODT Disabled</span>
<a name="l04996"></a>04996 <span class="comment">                                                             01 = 75 ohm Termination</span>
<a name="l04997"></a>04997 <span class="comment">                                                             10 = 150 ohm Termination</span>
<a name="l04998"></a>04998 <span class="comment">                                                             11 = 50 ohm Termination</span>
<a name="l04999"></a>04999 <span class="comment">                                                         Octeon, on writes, by default, drives the 4/8 ODT</span>
<a name="l05000"></a>05000 <span class="comment">                                                         pins (64/128b mode) based on what the masks</span>
<a name="l05001"></a>05001 <span class="comment">                                                         (LMC_WODT_CTL) are programmed to.</span>
<a name="l05002"></a>05002 <span class="comment">                                                         LMC_DDR2_CTL-&gt;ODT_ENA enables Octeon to drive ODT pins</span>
<a name="l05003"></a>05003 <span class="comment">                                                         for READS. LMC_RODT_CTL needs to be programmed based</span>
<a name="l05004"></a>05004 <span class="comment">                                                         on the system&apos;s needs for ODT. */</span>
<a name="l05005"></a>05005     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a6a49ee71aeeeb7574118cdd48cb5b2db">dic</a>                          : 2;  <span class="comment">/**&lt; Drive Strength Control:</span>
<a name="l05006"></a>05006 <span class="comment">                                                         DIC[0] is</span>
<a name="l05007"></a>05007 <span class="comment">                                                         loaded into the Extended Mode Register (EMRS) A1 bit</span>
<a name="l05008"></a>05008 <span class="comment">                                                         during initialization.</span>
<a name="l05009"></a>05009 <span class="comment">                                                             0 = Normal</span>
<a name="l05010"></a>05010 <span class="comment">                                                             1 = Reduced</span>
<a name="l05011"></a>05011 <span class="comment">                                                         DIC[1] is used to load into EMRS</span>
<a name="l05012"></a>05012 <span class="comment">                                                         bit 10 - DQSN Enable/Disable field. By default, we</span>
<a name="l05013"></a>05013 <span class="comment">                                                         program the DDR&apos;s to drive the DQSN also. Set it to</span>
<a name="l05014"></a>05014 <span class="comment">                                                         1 if DQSN should be Hi-Z.</span>
<a name="l05015"></a>05015 <span class="comment">                                                             0 - DQSN Enable</span>
<a name="l05016"></a>05016 <span class="comment">                                                             1 - DQSN Disable */</span>
<a name="l05017"></a>05017 <span class="preprocessor">#else</span>
<a name="l05018"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a6a49ee71aeeeb7574118cdd48cb5b2db">05018</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a6a49ee71aeeeb7574118cdd48cb5b2db">dic</a>                          : 2;
<a name="l05019"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#ad9f257033e0ac4d838943cb3855f26c4">05019</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#ad9f257033e0ac4d838943cb3855f26c4">qs_dic</a>                       : 2;
<a name="l05020"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a19b25348a277a7372264b926f84b66b0">05020</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a19b25348a277a7372264b926f84b66b0">tskw</a>                         : 2;
<a name="l05021"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a9fa2cac1b6910b7ea9bd726fbefd6877">05021</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a9fa2cac1b6910b7ea9bd726fbefd6877">sil_lat</a>                      : 2;
<a name="l05022"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#adad88e4fbe225c26fc156df4ead4dc14">05022</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#adad88e4fbe225c26fc156df4ead4dc14">bprch</a>                        : 1;
<a name="l05023"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#abb37fe60330559ca3e69b2ea24981e56">05023</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#abb37fe60330559ca3e69b2ea24981e56">fprch2</a>                       : 1;
<a name="l05024"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a6b1d5bd3001db57754ec14e4276f2188">05024</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a6b1d5bd3001db57754ec14e4276f2188">reserved_10_11</a>               : 2;
<a name="l05025"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a37be91094fb077c74eb20300af5b1e5b">05025</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a37be91094fb077c74eb20300af5b1e5b">inorder_mrf</a>                  : 1;
<a name="l05026"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#ae3e2a8e052f0982bf16a4f22e39843b0">05026</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#ae3e2a8e052f0982bf16a4f22e39843b0">inorder_mwf</a>                  : 1;
<a name="l05027"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a01bcd24f8f9f6cdbc3f19ce99afc81cd">05027</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a01bcd24f8f9f6cdbc3f19ce99afc81cd">r2r_slot</a>                     : 1;
<a name="l05028"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a76ed245a0fae39ec778eec53a3c24e76">05028</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a76ed245a0fae39ec778eec53a3c24e76">rdimm_ena</a>                    : 1;
<a name="l05029"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a87710010c0ae50be5b77ee7847f18f05">05029</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a87710010c0ae50be5b77ee7847f18f05">pll_bypass</a>                   : 1;
<a name="l05030"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a73495a94403de404c25471c1f6778a98">05030</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a73495a94403de404c25471c1f6778a98">pll_div2</a>                     : 1;
<a name="l05031"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#aacf77e4ed0e3054a61c95aa2f0bf85f4">05031</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#aacf77e4ed0e3054a61c95aa2f0bf85f4">max_write_batch</a>              : 4;
<a name="l05032"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a61ee1e5f17f5e090af324ebf0469a598">05032</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a61ee1e5f17f5e090af324ebf0469a598">xor_bank</a>                     : 1;
<a name="l05033"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a44ea9508bd3039617c690704a810d565">05033</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a44ea9508bd3039617c690704a810d565">slow_scf</a>                     : 1;
<a name="l05034"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#acb24e4b1d9d8c42a3cb319c7aeea13e6">05034</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#acb24e4b1d9d8c42a3cb319c7aeea13e6">ddr__pctl</a>                    : 4;
<a name="l05035"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a0e6fec95c7ba6845475802777a7e6f57">05035</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#a0e6fec95c7ba6845475802777a7e6f57">ddr__nctl</a>                    : 4;
<a name="l05036"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#aff5c1b43a86d338799699ebebeb25f55">05036</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__s.html#aff5c1b43a86d338799699ebebeb25f55">reserved_32_63</a>               : 32;
<a name="l05037"></a>05037 <span class="preprocessor">#endif</span>
<a name="l05038"></a>05038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl.html#afb1f3bfbbd961c9888260e8f151e4a16">s</a>;
<a name="l05039"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html">05039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html">cvmx_lmcx_ctl_cn30xx</a> {
<a name="l05040"></a>05040 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05041"></a>05041 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#af2b82956c32884a402f85d9a018fed6d">reserved_32_63</a>               : 32;
<a name="l05042"></a>05042     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ae2171acd41db8404b08c71cf8746f491">ddr__nctl</a>                    : 4;  <span class="comment">/**&lt; DDR nctl from compensation circuit</span>
<a name="l05043"></a>05043 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05044"></a>05044 <span class="comment">                                                         of the DDR DQ pulldns. */</span>
<a name="l05045"></a>05045     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ad82e60f0951ce60507d1b3a8327dbb02">ddr__pctl</a>                    : 4;  <span class="comment">/**&lt; DDR pctl from compensation circuit</span>
<a name="l05046"></a>05046 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05047"></a>05047 <span class="comment">                                                         of the DDR DQ pullup. */</span>
<a name="l05048"></a>05048     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aab1f9e1531cf9e4465177e8347e47a57">slow_scf</a>                     : 1;  <span class="comment">/**&lt; 1=SCF has pass1 latency, 0=SCF has 1 cycle lower latency</span>
<a name="l05049"></a>05049 <span class="comment">                                                         when compared to pass1 */</span>
<a name="l05050"></a>05050     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#acab86087bb22149dee75bc46553e5cd8">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l05051"></a>05051 <span class="comment">                                                           bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]</span>
<a name="l05052"></a>05052 <span class="comment">                                                         else</span>
<a name="l05053"></a>05053 <span class="comment">                                                           bank[n:0]=address[n+7:7]</span>
<a name="l05054"></a>05054 <span class="comment">                                                         where n=1 for a 4 bank part and n=2 for an 8 bank part */</span>
<a name="l05055"></a>05055     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a154af16bea40822b5c9a0c564cc01a08">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l05056"></a>05056 <span class="comment">                                                         allowing reads to interrupt. */</span>
<a name="l05057"></a>05057     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a5648f88cdba685e9b463342ca4541693">pll_div2</a>                     : 1;  <span class="comment">/**&lt; PLL Div2. */</span>
<a name="l05058"></a>05058     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a39de2e2b3f1bb74c116fc8e632f25e52">pll_bypass</a>                   : 1;  <span class="comment">/**&lt; PLL Bypass. */</span>
<a name="l05059"></a>05059     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ac8e51a905cc016eb7fcca72a7322fed1">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l05060"></a>05060 <span class="comment">                                                         of JEDEC Registered DIMMs which require Write</span>
<a name="l05061"></a>05061 <span class="comment">                                                         data to be registered in the controller. */</span>
<a name="l05062"></a>05062     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ae99f17d7212e355b94c281a36cf05715">r2r_slot</a>                     : 1;  <span class="comment">/**&lt; R2R Slot Enable: When set, all read-to-read trans</span>
<a name="l05063"></a>05063 <span class="comment">                                                         will slot an additional 1 cycle data bus bubble to</span>
<a name="l05064"></a>05064 <span class="comment">                                                         avoid DQ/DQS bus contention. This is only a CYA bit,</span>
<a name="l05065"></a>05065 <span class="comment">                                                         in case the &quot;built-in&quot; DIMM and RANK crossing logic</span>
<a name="l05066"></a>05066 <span class="comment">                                                         which should auto-detect and perfectly slot</span>
<a name="l05067"></a>05067 <span class="comment">                                                         read-to-reads to the same DIMM/RANK. */</span>
<a name="l05068"></a>05068     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ac9b66d3c6f54472a1432fe37565a2b71">inorder_mwf</a>                  : 1;  <span class="comment">/**&lt; Reads as zero */</span>
<a name="l05069"></a>05069     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a73286ad37e5b8642520b8b232105f843">inorder_mrf</a>                  : 1;  <span class="comment">/**&lt; Always set to zero */</span>
<a name="l05070"></a>05070     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a2c554cb38adb427d1ef484a9de30c734">dreset</a>                       : 1;  <span class="comment">/**&lt; Dclk domain reset.  The reset signal that is used by the</span>
<a name="l05071"></a>05071 <span class="comment">                                                         Dclk domain is (DRESET || ECLK_RESET). */</span>
<a name="l05072"></a>05072     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a953c3a073cd6ad4faead324dbb267c1d">mode32b</a>                      : 1;  <span class="comment">/**&lt; 32b data Path Mode</span>
<a name="l05073"></a>05073 <span class="comment">                                                         Set to 1 if we use only 32 DQ pins</span>
<a name="l05074"></a>05074 <span class="comment">                                                         0 for 16b DQ mode. */</span>
<a name="l05075"></a>05075     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aeaa5518aa6727095b2a881c6f35afb92">fprch2</a>                       : 1;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l05076"></a>05076 <span class="comment">                                                         time for the DDR_DQ/DQS drivers is 1 dclk earlier.</span>
<a name="l05077"></a>05077 <span class="comment">                                                         This bit should typically be set. */</span>
<a name="l05078"></a>05078     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a5ebd2e9727d38e73115b49c349d18644">bprch</a>                        : 1;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l05079"></a>05079 <span class="comment">                                                         the DDR_DQ/DQS drivers is delayed an additional DCLK</span>
<a name="l05080"></a>05080 <span class="comment">                                                         cycle. This should be set to one whenever both SILO_HC</span>
<a name="l05081"></a>05081 <span class="comment">                                                         and SILO_QC are set. */</span>
<a name="l05082"></a>05082     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#accfca67cba7e4c2ecbacbedf41f8e7d7">sil_lat</a>                      : 2;  <span class="comment">/**&lt; SILO Latency: On reads, determines how many additional</span>
<a name="l05083"></a>05083 <span class="comment">                                                         dclks to wait (on top of TCL+1+TSKW) before pulling</span>
<a name="l05084"></a>05084 <span class="comment">                                                         data out of the pad silos.</span>
<a name="l05085"></a>05085 <span class="comment">                                                             - 00: illegal</span>
<a name="l05086"></a>05086 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05087"></a>05087 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05088"></a>05088 <span class="comment">                                                             - 11: illegal</span>
<a name="l05089"></a>05089 <span class="comment">                                                         This should always be set to 1. */</span>
<a name="l05090"></a>05090     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aea2744b02008a1a991d2bd16494c44e9">tskw</a>                         : 2;  <span class="comment">/**&lt; This component is a representation of total BOARD</span>
<a name="l05091"></a>05091 <span class="comment">                                                         DELAY on DQ (used in the controller to determine the</span>
<a name="l05092"></a>05092 <span class="comment">                                                         R-&gt;W spacing to avoid DQS/DQ bus conflicts). Enter</span>
<a name="l05093"></a>05093 <span class="comment">                                                         the largest of the per byte Board delay</span>
<a name="l05094"></a>05094 <span class="comment">                                                             - 00: 0 dclk</span>
<a name="l05095"></a>05095 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05096"></a>05096 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05097"></a>05097 <span class="comment">                                                             - 11: 3 dclks */</span>
<a name="l05098"></a>05098     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a037176a0d9c9b23795a10a7d753bd283">qs_dic</a>                       : 2;  <span class="comment">/**&lt; QS Drive Strength Control (DDR1):</span>
<a name="l05099"></a>05099 <span class="comment">                                                         &amp; DDR2 Termination Resistor Setting</span>
<a name="l05100"></a>05100 <span class="comment">                                                         When in DDR2, a non Zero value in this register</span>
<a name="l05101"></a>05101 <span class="comment">                                                         enables the On Die Termination (ODT) in DDR parts.</span>
<a name="l05102"></a>05102 <span class="comment">                                                         These two bits are loaded into the RTT</span>
<a name="l05103"></a>05103 <span class="comment">                                                         portion of the EMRS register bits A6 &amp; A2. If DDR2&apos;s</span>
<a name="l05104"></a>05104 <span class="comment">                                                         termination (for the memory&apos;s DQ/DQS/DM pads) is not</span>
<a name="l05105"></a>05105 <span class="comment">                                                         desired, set it to 00. If it is, chose between</span>
<a name="l05106"></a>05106 <span class="comment">                                                         01 for 75 ohm and 10 for 150 ohm termination.</span>
<a name="l05107"></a>05107 <span class="comment">                                                             00 = ODT Disabled</span>
<a name="l05108"></a>05108 <span class="comment">                                                             01 = 75 ohm Termination</span>
<a name="l05109"></a>05109 <span class="comment">                                                             10 = 150 ohm Termination</span>
<a name="l05110"></a>05110 <span class="comment">                                                             11 = 50 ohm Termination</span>
<a name="l05111"></a>05111 <span class="comment">                                                         Octeon, on writes, by default, drives the 8 ODT</span>
<a name="l05112"></a>05112 <span class="comment">                                                         pins based on what the masks (LMC_WODT_CTL1 &amp; 2)</span>
<a name="l05113"></a>05113 <span class="comment">                                                         are programmed to. LMC_DDR2_CTL-&gt;ODT_ENA</span>
<a name="l05114"></a>05114 <span class="comment">                                                         enables Octeon to drive ODT pins for READS.</span>
<a name="l05115"></a>05115 <span class="comment">                                                         LMC_RODT_CTL needs to be programmed based on</span>
<a name="l05116"></a>05116 <span class="comment">                                                         the system&apos;s needs for ODT. */</span>
<a name="l05117"></a>05117     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ab1aa646fc2b2a2ee7aedd4ddefb795d1">dic</a>                          : 2;  <span class="comment">/**&lt; Drive Strength Control:</span>
<a name="l05118"></a>05118 <span class="comment">                                                         For DDR-I/II Mode, DIC[0] is</span>
<a name="l05119"></a>05119 <span class="comment">                                                         loaded into the Extended Mode Register (EMRS) A1 bit</span>
<a name="l05120"></a>05120 <span class="comment">                                                         during initialization. (see DDR-I data sheet EMRS</span>
<a name="l05121"></a>05121 <span class="comment">                                                         description)</span>
<a name="l05122"></a>05122 <span class="comment">                                                             0 = Normal</span>
<a name="l05123"></a>05123 <span class="comment">                                                             1 = Reduced</span>
<a name="l05124"></a>05124 <span class="comment">                                                         For DDR-II Mode, DIC[1] is used to load into EMRS</span>
<a name="l05125"></a>05125 <span class="comment">                                                         bit 10 - DQSN Enable/Disable field. By default, we</span>
<a name="l05126"></a>05126 <span class="comment">                                                         program the DDR&apos;s to drive the DQSN also. Set it to</span>
<a name="l05127"></a>05127 <span class="comment">                                                         1 if DQSN should be Hi-Z.</span>
<a name="l05128"></a>05128 <span class="comment">                                                             0 - DQSN Enable</span>
<a name="l05129"></a>05129 <span class="comment">                                                             1 - DQSN Disable */</span>
<a name="l05130"></a>05130 <span class="preprocessor">#else</span>
<a name="l05131"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ab1aa646fc2b2a2ee7aedd4ddefb795d1">05131</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ab1aa646fc2b2a2ee7aedd4ddefb795d1">dic</a>                          : 2;
<a name="l05132"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a037176a0d9c9b23795a10a7d753bd283">05132</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a037176a0d9c9b23795a10a7d753bd283">qs_dic</a>                       : 2;
<a name="l05133"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aea2744b02008a1a991d2bd16494c44e9">05133</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aea2744b02008a1a991d2bd16494c44e9">tskw</a>                         : 2;
<a name="l05134"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#accfca67cba7e4c2ecbacbedf41f8e7d7">05134</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#accfca67cba7e4c2ecbacbedf41f8e7d7">sil_lat</a>                      : 2;
<a name="l05135"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a5ebd2e9727d38e73115b49c349d18644">05135</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a5ebd2e9727d38e73115b49c349d18644">bprch</a>                        : 1;
<a name="l05136"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aeaa5518aa6727095b2a881c6f35afb92">05136</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aeaa5518aa6727095b2a881c6f35afb92">fprch2</a>                       : 1;
<a name="l05137"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a953c3a073cd6ad4faead324dbb267c1d">05137</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a953c3a073cd6ad4faead324dbb267c1d">mode32b</a>                      : 1;
<a name="l05138"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a2c554cb38adb427d1ef484a9de30c734">05138</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a2c554cb38adb427d1ef484a9de30c734">dreset</a>                       : 1;
<a name="l05139"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a73286ad37e5b8642520b8b232105f843">05139</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a73286ad37e5b8642520b8b232105f843">inorder_mrf</a>                  : 1;
<a name="l05140"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ac9b66d3c6f54472a1432fe37565a2b71">05140</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ac9b66d3c6f54472a1432fe37565a2b71">inorder_mwf</a>                  : 1;
<a name="l05141"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ae99f17d7212e355b94c281a36cf05715">05141</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ae99f17d7212e355b94c281a36cf05715">r2r_slot</a>                     : 1;
<a name="l05142"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ac8e51a905cc016eb7fcca72a7322fed1">05142</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ac8e51a905cc016eb7fcca72a7322fed1">rdimm_ena</a>                    : 1;
<a name="l05143"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a39de2e2b3f1bb74c116fc8e632f25e52">05143</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a39de2e2b3f1bb74c116fc8e632f25e52">pll_bypass</a>                   : 1;
<a name="l05144"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a5648f88cdba685e9b463342ca4541693">05144</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a5648f88cdba685e9b463342ca4541693">pll_div2</a>                     : 1;
<a name="l05145"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a154af16bea40822b5c9a0c564cc01a08">05145</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#a154af16bea40822b5c9a0c564cc01a08">max_write_batch</a>              : 4;
<a name="l05146"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#acab86087bb22149dee75bc46553e5cd8">05146</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#acab86087bb22149dee75bc46553e5cd8">xor_bank</a>                     : 1;
<a name="l05147"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aab1f9e1531cf9e4465177e8347e47a57">05147</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#aab1f9e1531cf9e4465177e8347e47a57">slow_scf</a>                     : 1;
<a name="l05148"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ad82e60f0951ce60507d1b3a8327dbb02">05148</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ad82e60f0951ce60507d1b3a8327dbb02">ddr__pctl</a>                    : 4;
<a name="l05149"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ae2171acd41db8404b08c71cf8746f491">05149</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#ae2171acd41db8404b08c71cf8746f491">ddr__nctl</a>                    : 4;
<a name="l05150"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#af2b82956c32884a402f85d9a018fed6d">05150</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html#af2b82956c32884a402f85d9a018fed6d">reserved_32_63</a>               : 32;
<a name="l05151"></a>05151 <span class="preprocessor">#endif</span>
<a name="l05152"></a>05152 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl.html#a8cb3a00f41b777175a8e32cd6854d503">cn30xx</a>;
<a name="l05153"></a><a class="code" href="unioncvmx__lmcx__ctl.html#a43d829b5488385082560e37e7c04ebe1">05153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn30xx.html">cvmx_lmcx_ctl_cn30xx</a>           <a class="code" href="unioncvmx__lmcx__ctl.html#a43d829b5488385082560e37e7c04ebe1">cn31xx</a>;
<a name="l05154"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html">05154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html">cvmx_lmcx_ctl_cn38xx</a> {
<a name="l05155"></a>05155 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05156"></a>05156 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afd89bd63e6cae741e0b1060de375fb06">reserved_32_63</a>               : 32;
<a name="l05157"></a>05157     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a5bac51a87488b92a696fa81134ba48f5">ddr__nctl</a>                    : 4;  <span class="comment">/**&lt; DDR nctl from compensation circuit</span>
<a name="l05158"></a>05158 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05159"></a>05159 <span class="comment">                                                         of the DDR DQ pulldns. */</span>
<a name="l05160"></a>05160     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a81d907ef2dcda1345f4d48d0f6b7119b">ddr__pctl</a>                    : 4;  <span class="comment">/**&lt; DDR pctl from compensation circuit</span>
<a name="l05161"></a>05161 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05162"></a>05162 <span class="comment">                                                         of the DDR DQ pullup. */</span>
<a name="l05163"></a>05163     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a2a9945c46534fa4a45cf80bece5575d6">slow_scf</a>                     : 1;  <span class="comment">/**&lt; 1=SCF has pass1 latency, 0=SCF has 1 cycle lower latency</span>
<a name="l05164"></a>05164 <span class="comment">                                                         when compared to pass1</span>
<a name="l05165"></a>05165 <span class="comment">                                                         NOTE - This bit has NO effect in PASS1 */</span>
<a name="l05166"></a>05166     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afb8e5d15526d0a29cde6608354f61a85">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l05167"></a>05167 <span class="comment">                                                           bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]</span>
<a name="l05168"></a>05168 <span class="comment">                                                         else</span>
<a name="l05169"></a>05169 <span class="comment">                                                           bank[n:0]=address[n+7:7]</span>
<a name="l05170"></a>05170 <span class="comment">                                                         where n=1 for a 4 bank part and n=2 for an 8 bank part */</span>
<a name="l05171"></a>05171     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a7d149acf949579069d842a2ff78fd749">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l05172"></a>05172 <span class="comment">                                                         allowing reads to interrupt. */</span>
<a name="l05173"></a>05173     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#af0709c548a59365e4363f0194c169235">reserved_16_17</a>               : 2;
<a name="l05174"></a>05174     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a50d12aa44b73243a63f15b274a238ce0">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l05175"></a>05175 <span class="comment">                                                         of JEDEC Registered DIMMs which require Write</span>
<a name="l05176"></a>05176 <span class="comment">                                                         data to be registered in the controller. */</span>
<a name="l05177"></a>05177     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#abe93b59f42416bf54c6281fd7b5f97c7">r2r_slot</a>                     : 1;  <span class="comment">/**&lt; R2R Slot Enable: When set, all read-to-read trans</span>
<a name="l05178"></a>05178 <span class="comment">                                                         will slot an additional 1 cycle data bus bubble to</span>
<a name="l05179"></a>05179 <span class="comment">                                                         avoid DQ/DQS bus contention. This is only a CYA bit,</span>
<a name="l05180"></a>05180 <span class="comment">                                                         in case the &quot;built-in&quot; DIMM and RANK crossing logic</span>
<a name="l05181"></a>05181 <span class="comment">                                                         which should auto-detect and perfectly slot</span>
<a name="l05182"></a>05182 <span class="comment">                                                         read-to-reads to the same DIMM/RANK. */</span>
<a name="l05183"></a>05183     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afbc427ca89e3d69bf58b720ff2d4bbd5">inorder_mwf</a>                  : 1;  <span class="comment">/**&lt; When set, forces LMC_MWF (writes) into strict, in-order</span>
<a name="l05184"></a>05184 <span class="comment">                                                         mode.  When clear, writes may be serviced out of order</span>
<a name="l05185"></a>05185 <span class="comment">                                                         (optimized to keep multiple banks active).</span>
<a name="l05186"></a>05186 <span class="comment">                                                         This bit is ONLY to be set at power-on and</span>
<a name="l05187"></a>05187 <span class="comment">                                                         should not be set for normal use.</span>
<a name="l05188"></a>05188 <span class="comment">                                                         NOTE: For PASS1, set as follows:</span>
<a name="l05189"></a>05189 <span class="comment">                                                             DDR-I -&gt; 1</span>
<a name="l05190"></a>05190 <span class="comment">                                                             DDR-II -&gt; 0</span>
<a name="l05191"></a>05191 <span class="comment">                                                         For Pass2, this bit is RA0, write ignore (this feature</span>
<a name="l05192"></a>05192 <span class="comment">                                                         is permanently disabled) */</span>
<a name="l05193"></a>05193     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a6e5f05ba153e6fd7b1d4e016891a3b27">inorder_mrf</a>                  : 1;  <span class="comment">/**&lt; When set, forces LMC_MRF (reads) into strict, in-order</span>
<a name="l05194"></a>05194 <span class="comment">                                                         mode.  When clear, reads may be serviced out of order</span>
<a name="l05195"></a>05195 <span class="comment">                                                         (optimized to keep multiple banks active).</span>
<a name="l05196"></a>05196 <span class="comment">                                                         This bit is ONLY to be set at power-on and</span>
<a name="l05197"></a>05197 <span class="comment">                                                         should not be set for normal use.</span>
<a name="l05198"></a>05198 <span class="comment">                                                         NOTE: For PASS1, set as follows:</span>
<a name="l05199"></a>05199 <span class="comment">                                                             DDR-I -&gt; 1</span>
<a name="l05200"></a>05200 <span class="comment">                                                             DDR-II -&gt; 0</span>
<a name="l05201"></a>05201 <span class="comment">                                                         For Pass2, this bit should be written ZERO for</span>
<a name="l05202"></a>05202 <span class="comment">                                                         DDR I &amp; II */</span>
<a name="l05203"></a>05203     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#af8eb739fae460a3b719e36e30b62c31f">set_zero</a>                     : 1;  <span class="comment">/**&lt; Reserved. Always Set this Bit to Zero */</span>
<a name="l05204"></a>05204     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#ab221dd816cbb3a766c2739db4f245d05">mode128b</a>                     : 1;  <span class="comment">/**&lt; 128b data Path Mode</span>
<a name="l05205"></a>05205 <span class="comment">                                                         Set to 1 if we use all 128 DQ pins</span>
<a name="l05206"></a>05206 <span class="comment">                                                         0 for 64b DQ mode. */</span>
<a name="l05207"></a>05207     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afd4be1cdd1950dc2500ce248e698b04a">fprch2</a>                       : 1;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l05208"></a>05208 <span class="comment">                                                         time for the DDR_DQ/DQS drivers is 1 dclk earlier.</span>
<a name="l05209"></a>05209 <span class="comment">                                                         This bit should typically be set. */</span>
<a name="l05210"></a>05210     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a8d431607627a5425509b3b86d4e86fb5">bprch</a>                        : 1;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l05211"></a>05211 <span class="comment">                                                         the DDR_DQ/DQS drivers is delayed an additional DCLK</span>
<a name="l05212"></a>05212 <span class="comment">                                                         cycle. This should be set to one whenever both SILO_HC</span>
<a name="l05213"></a>05213 <span class="comment">                                                         and SILO_QC are set. */</span>
<a name="l05214"></a>05214     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a7417386a3110a261055f9252e39289d4">sil_lat</a>                      : 2;  <span class="comment">/**&lt; SILO Latency: On reads, determines how many additional</span>
<a name="l05215"></a>05215 <span class="comment">                                                         dclks to wait (on top of TCL+1+TSKW) before pulling</span>
<a name="l05216"></a>05216 <span class="comment">                                                         data out of the pad silos.</span>
<a name="l05217"></a>05217 <span class="comment">                                                             - 00: illegal</span>
<a name="l05218"></a>05218 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05219"></a>05219 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05220"></a>05220 <span class="comment">                                                             - 11: illegal</span>
<a name="l05221"></a>05221 <span class="comment">                                                         This should always be set to 1. */</span>
<a name="l05222"></a>05222     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a2363d3a8e38533e1b07ba0db7761855a">tskw</a>                         : 2;  <span class="comment">/**&lt; This component is a representation of total BOARD</span>
<a name="l05223"></a>05223 <span class="comment">                                                         DELAY on DQ (used in the controller to determine the</span>
<a name="l05224"></a>05224 <span class="comment">                                                         R-&gt;W spacing to avoid DQS/DQ bus conflicts). Enter</span>
<a name="l05225"></a>05225 <span class="comment">                                                         the largest of the per byte Board delay</span>
<a name="l05226"></a>05226 <span class="comment">                                                             - 00: 0 dclk</span>
<a name="l05227"></a>05227 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05228"></a>05228 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05229"></a>05229 <span class="comment">                                                             - 11: 3 dclks */</span>
<a name="l05230"></a>05230     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a902975a81fe9d6c5abeb0d156aca7c71">qs_dic</a>                       : 2;  <span class="comment">/**&lt; QS Drive Strength Control (DDR1):</span>
<a name="l05231"></a>05231 <span class="comment">                                                         &amp; DDR2 Termination Resistor Setting</span>
<a name="l05232"></a>05232 <span class="comment">                                                         When in DDR2, a non Zero value in this register</span>
<a name="l05233"></a>05233 <span class="comment">                                                         enables the On Die Termination (ODT) in DDR parts.</span>
<a name="l05234"></a>05234 <span class="comment">                                                         These two bits are loaded into the RTT</span>
<a name="l05235"></a>05235 <span class="comment">                                                         portion of the EMRS register bits A6 &amp; A2. If DDR2&apos;s</span>
<a name="l05236"></a>05236 <span class="comment">                                                         termination (for the memory&apos;s DQ/DQS/DM pads) is not</span>
<a name="l05237"></a>05237 <span class="comment">                                                         desired, set it to 00. If it is, chose between</span>
<a name="l05238"></a>05238 <span class="comment">                                                         01 for 75 ohm and 10 for 150 ohm termination.</span>
<a name="l05239"></a>05239 <span class="comment">                                                             00 = ODT Disabled</span>
<a name="l05240"></a>05240 <span class="comment">                                                             01 = 75 ohm Termination</span>
<a name="l05241"></a>05241 <span class="comment">                                                             10 = 150 ohm Termination</span>
<a name="l05242"></a>05242 <span class="comment">                                                             11 = 50 ohm Termination</span>
<a name="l05243"></a>05243 <span class="comment">                                                         Octeon, on writes, by default, drives the 4/8 ODT</span>
<a name="l05244"></a>05244 <span class="comment">                                                         pins (64/128b mode) based on what the masks</span>
<a name="l05245"></a>05245 <span class="comment">                                                         (LMC_WODT_CTL) are programmed to.</span>
<a name="l05246"></a>05246 <span class="comment">                                                         LMC_DDR2_CTL-&gt;ODT_ENA enables Octeon to drive ODT pins</span>
<a name="l05247"></a>05247 <span class="comment">                                                         for READS. LMC_RODT_CTL needs to be programmed based</span>
<a name="l05248"></a>05248 <span class="comment">                                                         on the system&apos;s needs for ODT. */</span>
<a name="l05249"></a>05249     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a60728cea65d0f437417b57c1af2da1a5">dic</a>                          : 2;  <span class="comment">/**&lt; Drive Strength Control:</span>
<a name="l05250"></a>05250 <span class="comment">                                                         For DDR-I/II Mode, DIC[0] is</span>
<a name="l05251"></a>05251 <span class="comment">                                                         loaded into the Extended Mode Register (EMRS) A1 bit</span>
<a name="l05252"></a>05252 <span class="comment">                                                         during initialization. (see DDR-I data sheet EMRS</span>
<a name="l05253"></a>05253 <span class="comment">                                                         description)</span>
<a name="l05254"></a>05254 <span class="comment">                                                             0 = Normal</span>
<a name="l05255"></a>05255 <span class="comment">                                                             1 = Reduced</span>
<a name="l05256"></a>05256 <span class="comment">                                                         For DDR-II Mode, DIC[1] is used to load into EMRS</span>
<a name="l05257"></a>05257 <span class="comment">                                                         bit 10 - DQSN Enable/Disable field. By default, we</span>
<a name="l05258"></a>05258 <span class="comment">                                                         program the DDR&apos;s to drive the DQSN also. Set it to</span>
<a name="l05259"></a>05259 <span class="comment">                                                         1 if DQSN should be Hi-Z.</span>
<a name="l05260"></a>05260 <span class="comment">                                                             0 - DQSN Enable</span>
<a name="l05261"></a>05261 <span class="comment">                                                             1 - DQSN Disable */</span>
<a name="l05262"></a>05262 <span class="preprocessor">#else</span>
<a name="l05263"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a60728cea65d0f437417b57c1af2da1a5">05263</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a60728cea65d0f437417b57c1af2da1a5">dic</a>                          : 2;
<a name="l05264"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a902975a81fe9d6c5abeb0d156aca7c71">05264</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a902975a81fe9d6c5abeb0d156aca7c71">qs_dic</a>                       : 2;
<a name="l05265"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a2363d3a8e38533e1b07ba0db7761855a">05265</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a2363d3a8e38533e1b07ba0db7761855a">tskw</a>                         : 2;
<a name="l05266"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a7417386a3110a261055f9252e39289d4">05266</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a7417386a3110a261055f9252e39289d4">sil_lat</a>                      : 2;
<a name="l05267"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a8d431607627a5425509b3b86d4e86fb5">05267</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a8d431607627a5425509b3b86d4e86fb5">bprch</a>                        : 1;
<a name="l05268"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afd4be1cdd1950dc2500ce248e698b04a">05268</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afd4be1cdd1950dc2500ce248e698b04a">fprch2</a>                       : 1;
<a name="l05269"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#ab221dd816cbb3a766c2739db4f245d05">05269</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#ab221dd816cbb3a766c2739db4f245d05">mode128b</a>                     : 1;
<a name="l05270"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#af8eb739fae460a3b719e36e30b62c31f">05270</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#af8eb739fae460a3b719e36e30b62c31f">set_zero</a>                     : 1;
<a name="l05271"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a6e5f05ba153e6fd7b1d4e016891a3b27">05271</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a6e5f05ba153e6fd7b1d4e016891a3b27">inorder_mrf</a>                  : 1;
<a name="l05272"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afbc427ca89e3d69bf58b720ff2d4bbd5">05272</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afbc427ca89e3d69bf58b720ff2d4bbd5">inorder_mwf</a>                  : 1;
<a name="l05273"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#abe93b59f42416bf54c6281fd7b5f97c7">05273</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#abe93b59f42416bf54c6281fd7b5f97c7">r2r_slot</a>                     : 1;
<a name="l05274"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a50d12aa44b73243a63f15b274a238ce0">05274</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a50d12aa44b73243a63f15b274a238ce0">rdimm_ena</a>                    : 1;
<a name="l05275"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#af0709c548a59365e4363f0194c169235">05275</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#af0709c548a59365e4363f0194c169235">reserved_16_17</a>               : 2;
<a name="l05276"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a7d149acf949579069d842a2ff78fd749">05276</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a7d149acf949579069d842a2ff78fd749">max_write_batch</a>              : 4;
<a name="l05277"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afb8e5d15526d0a29cde6608354f61a85">05277</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afb8e5d15526d0a29cde6608354f61a85">xor_bank</a>                     : 1;
<a name="l05278"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a2a9945c46534fa4a45cf80bece5575d6">05278</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a2a9945c46534fa4a45cf80bece5575d6">slow_scf</a>                     : 1;
<a name="l05279"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a81d907ef2dcda1345f4d48d0f6b7119b">05279</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a81d907ef2dcda1345f4d48d0f6b7119b">ddr__pctl</a>                    : 4;
<a name="l05280"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a5bac51a87488b92a696fa81134ba48f5">05280</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#a5bac51a87488b92a696fa81134ba48f5">ddr__nctl</a>                    : 4;
<a name="l05281"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afd89bd63e6cae741e0b1060de375fb06">05281</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html#afd89bd63e6cae741e0b1060de375fb06">reserved_32_63</a>               : 32;
<a name="l05282"></a>05282 <span class="preprocessor">#endif</span>
<a name="l05283"></a>05283 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl.html#aebe7f23e958de7cde52b830013794e15">cn38xx</a>;
<a name="l05284"></a><a class="code" href="unioncvmx__lmcx__ctl.html#acd6ff5956a9ab1b582497bec911e7416">05284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn38xx.html">cvmx_lmcx_ctl_cn38xx</a>           <a class="code" href="unioncvmx__lmcx__ctl.html#acd6ff5956a9ab1b582497bec911e7416">cn38xxp2</a>;
<a name="l05285"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html">05285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html">cvmx_lmcx_ctl_cn50xx</a> {
<a name="l05286"></a>05286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05287"></a>05287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#af1b7417046aa11c6783f3d92890efbe6">reserved_32_63</a>               : 32;
<a name="l05288"></a>05288     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a75881a7bc81e2ad44831d9682385c9da">ddr__nctl</a>                    : 4;  <span class="comment">/**&lt; DDR nctl from compensation circuit</span>
<a name="l05289"></a>05289 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05290"></a>05290 <span class="comment">                                                         of the DDR DQ pulldns. */</span>
<a name="l05291"></a>05291     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ababe0950455261109d223e6cae91c5b7">ddr__pctl</a>                    : 4;  <span class="comment">/**&lt; DDR pctl from compensation circuit</span>
<a name="l05292"></a>05292 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05293"></a>05293 <span class="comment">                                                         of the DDR DQ pullup. */</span>
<a name="l05294"></a>05294     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a7bd2de3b439ef6ad3d70aa412432cd8f">slow_scf</a>                     : 1;  <span class="comment">/**&lt; Should be cleared to zero */</span>
<a name="l05295"></a>05295     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a02661516fe80f6c82f6ae2d3301abc93">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l05296"></a>05296 <span class="comment">                                                           bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]</span>
<a name="l05297"></a>05297 <span class="comment">                                                         else</span>
<a name="l05298"></a>05298 <span class="comment">                                                           bank[n:0]=address[n+7:7]</span>
<a name="l05299"></a>05299 <span class="comment">                                                         where n=1 for a 4 bank part and n=2 for an 8 bank part */</span>
<a name="l05300"></a>05300     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac3edd98f5de3a932b1a3293f11f426df">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l05301"></a>05301 <span class="comment">                                                         allowing reads to interrupt. */</span>
<a name="l05302"></a>05302     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac98f86924b1cca5a6fac029cb3063512">reserved_17_17</a>               : 1;
<a name="l05303"></a>05303     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a8c4ec0602ec66d64a60a30d4b505603a">pll_bypass</a>                   : 1;  <span class="comment">/**&lt; PLL Bypass. */</span>
<a name="l05304"></a>05304     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a3972703890b9a0ff09a0bd2445f42266">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l05305"></a>05305 <span class="comment">                                                         of JEDEC Registered DIMMs which require Write</span>
<a name="l05306"></a>05306 <span class="comment">                                                         data to be registered in the controller. */</span>
<a name="l05307"></a>05307     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a95473b81a821f9191c42b4abd2194d92">r2r_slot</a>                     : 1;  <span class="comment">/**&lt; R2R Slot Enable: When set, all read-to-read trans</span>
<a name="l05308"></a>05308 <span class="comment">                                                         will slot an additional 1 cycle data bus bubble to</span>
<a name="l05309"></a>05309 <span class="comment">                                                         avoid DQ/DQS bus contention. This is only a CYA bit,</span>
<a name="l05310"></a>05310 <span class="comment">                                                         in case the &quot;built-in&quot; DIMM and RANK crossing logic</span>
<a name="l05311"></a>05311 <span class="comment">                                                         which should auto-detect and perfectly slot</span>
<a name="l05312"></a>05312 <span class="comment">                                                         read-to-reads to the same DIMM/RANK. */</span>
<a name="l05313"></a>05313     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ab89bee6a18e3bcfb071b4e09bdf03673">inorder_mwf</a>                  : 1;  <span class="comment">/**&lt; Reads as zero */</span>
<a name="l05314"></a>05314     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#aff08ab9b2631c094d52dc7addaf722d7">inorder_mrf</a>                  : 1;  <span class="comment">/**&lt; Always clear to zero */</span>
<a name="l05315"></a>05315     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a795dc7ed75f1b7e51e03c060fce6aef0">dreset</a>                       : 1;  <span class="comment">/**&lt; Dclk domain reset.  The reset signal that is used by the</span>
<a name="l05316"></a>05316 <span class="comment">                                                         Dclk domain is (DRESET || ECLK_RESET). */</span>
<a name="l05317"></a>05317     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#aca1145eb7f5119e12f4fce4e4291a64e">mode32b</a>                      : 1;  <span class="comment">/**&lt; 32b data Path Mode</span>
<a name="l05318"></a>05318 <span class="comment">                                                         Set to 1 if we use 32 DQ pins</span>
<a name="l05319"></a>05319 <span class="comment">                                                         0 for 16b DQ mode. */</span>
<a name="l05320"></a>05320     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a5136f622f4e05e57f79b55371ea8d006">fprch2</a>                       : 1;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l05321"></a>05321 <span class="comment">                                                         time for the DDR_DQ/DQS drivers is 1 dclk earlier.</span>
<a name="l05322"></a>05322 <span class="comment">                                                         This bit should typically be set. */</span>
<a name="l05323"></a>05323     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac710c2762c99ef0fd52684c52b84b45f">bprch</a>                        : 1;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l05324"></a>05324 <span class="comment">                                                         the DDR_DQ/DQS drivers is delayed an additional DCLK</span>
<a name="l05325"></a>05325 <span class="comment">                                                         cycle. This should be set to one whenever both SILO_HC</span>
<a name="l05326"></a>05326 <span class="comment">                                                         and SILO_QC are set. */</span>
<a name="l05327"></a>05327     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#adbc2135a1db1796244fab51a59dbfb14">sil_lat</a>                      : 2;  <span class="comment">/**&lt; SILO Latency: On reads, determines how many additional</span>
<a name="l05328"></a>05328 <span class="comment">                                                         dclks to wait (on top of TCL+1+TSKW) before pulling</span>
<a name="l05329"></a>05329 <span class="comment">                                                         data out of the pad silos.</span>
<a name="l05330"></a>05330 <span class="comment">                                                             - 00: illegal</span>
<a name="l05331"></a>05331 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05332"></a>05332 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05333"></a>05333 <span class="comment">                                                             - 11: illegal</span>
<a name="l05334"></a>05334 <span class="comment">                                                         This should always be set to 1. */</span>
<a name="l05335"></a>05335     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a6cb6c35fa8608f88f5d78a031ef1cec1">tskw</a>                         : 2;  <span class="comment">/**&lt; This component is a representation of total BOARD</span>
<a name="l05336"></a>05336 <span class="comment">                                                         DELAY on DQ (used in the controller to determine the</span>
<a name="l05337"></a>05337 <span class="comment">                                                         R-&gt;W spacing to avoid DQS/DQ bus conflicts). Enter</span>
<a name="l05338"></a>05338 <span class="comment">                                                         the largest of the per byte Board delay</span>
<a name="l05339"></a>05339 <span class="comment">                                                             - 00: 0 dclk</span>
<a name="l05340"></a>05340 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05341"></a>05341 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05342"></a>05342 <span class="comment">                                                             - 11: 3 dclks */</span>
<a name="l05343"></a>05343     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a2eaf296465a895c8d66228eb9a583c5f">qs_dic</a>                       : 2;  <span class="comment">/**&lt; DDR2 Termination Resistor Setting</span>
<a name="l05344"></a>05344 <span class="comment">                                                         When in DDR2, a non Zero value in this register</span>
<a name="l05345"></a>05345 <span class="comment">                                                         enables the On Die Termination (ODT) in DDR parts.</span>
<a name="l05346"></a>05346 <span class="comment">                                                         These two bits are loaded into the RTT</span>
<a name="l05347"></a>05347 <span class="comment">                                                         portion of the EMRS register bits A6 &amp; A2. If DDR2&apos;s</span>
<a name="l05348"></a>05348 <span class="comment">                                                         termination (for the memory&apos;s DQ/DQS/DM pads) is not</span>
<a name="l05349"></a>05349 <span class="comment">                                                         desired, set it to 00. If it is, chose between</span>
<a name="l05350"></a>05350 <span class="comment">                                                         01 for 75 ohm and 10 for 150 ohm termination.</span>
<a name="l05351"></a>05351 <span class="comment">                                                             00 = ODT Disabled</span>
<a name="l05352"></a>05352 <span class="comment">                                                             01 = 75 ohm Termination</span>
<a name="l05353"></a>05353 <span class="comment">                                                             10 = 150 ohm Termination</span>
<a name="l05354"></a>05354 <span class="comment">                                                             11 = 50 ohm Termination</span>
<a name="l05355"></a>05355 <span class="comment">                                                         Octeon, on writes, by default, drives the ODT</span>
<a name="l05356"></a>05356 <span class="comment">                                                         pins based on what the masks</span>
<a name="l05357"></a>05357 <span class="comment">                                                         (LMC_WODT_CTL) are programmed to.</span>
<a name="l05358"></a>05358 <span class="comment">                                                         LMC_DDR2_CTL-&gt;ODT_ENA enables Octeon to drive ODT pins</span>
<a name="l05359"></a>05359 <span class="comment">                                                         for READS. LMC_RODT_CTL needs to be programmed based</span>
<a name="l05360"></a>05360 <span class="comment">                                                         on the system&apos;s needs for ODT. */</span>
<a name="l05361"></a>05361     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#af107b6603d29b90a9c161ea08848e343">dic</a>                          : 2;  <span class="comment">/**&lt; Drive Strength Control:</span>
<a name="l05362"></a>05362 <span class="comment">                                                         DIC[0] is</span>
<a name="l05363"></a>05363 <span class="comment">                                                         loaded into the Extended Mode Register (EMRS) A1 bit</span>
<a name="l05364"></a>05364 <span class="comment">                                                         during initialization.</span>
<a name="l05365"></a>05365 <span class="comment">                                                             0 = Normal</span>
<a name="l05366"></a>05366 <span class="comment">                                                             1 = Reduced</span>
<a name="l05367"></a>05367 <span class="comment">                                                         DIC[1] is used to load into EMRS</span>
<a name="l05368"></a>05368 <span class="comment">                                                         bit 10 - DQSN Enable/Disable field. By default, we</span>
<a name="l05369"></a>05369 <span class="comment">                                                         program the DDR&apos;s to drive the DQSN also. Set it to</span>
<a name="l05370"></a>05370 <span class="comment">                                                         1 if DQSN should be Hi-Z.</span>
<a name="l05371"></a>05371 <span class="comment">                                                             0 - DQSN Enable</span>
<a name="l05372"></a>05372 <span class="comment">                                                             1 - DQSN Disable */</span>
<a name="l05373"></a>05373 <span class="preprocessor">#else</span>
<a name="l05374"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#af107b6603d29b90a9c161ea08848e343">05374</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#af107b6603d29b90a9c161ea08848e343">dic</a>                          : 2;
<a name="l05375"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a2eaf296465a895c8d66228eb9a583c5f">05375</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a2eaf296465a895c8d66228eb9a583c5f">qs_dic</a>                       : 2;
<a name="l05376"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a6cb6c35fa8608f88f5d78a031ef1cec1">05376</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a6cb6c35fa8608f88f5d78a031ef1cec1">tskw</a>                         : 2;
<a name="l05377"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#adbc2135a1db1796244fab51a59dbfb14">05377</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#adbc2135a1db1796244fab51a59dbfb14">sil_lat</a>                      : 2;
<a name="l05378"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac710c2762c99ef0fd52684c52b84b45f">05378</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac710c2762c99ef0fd52684c52b84b45f">bprch</a>                        : 1;
<a name="l05379"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a5136f622f4e05e57f79b55371ea8d006">05379</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a5136f622f4e05e57f79b55371ea8d006">fprch2</a>                       : 1;
<a name="l05380"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#aca1145eb7f5119e12f4fce4e4291a64e">05380</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#aca1145eb7f5119e12f4fce4e4291a64e">mode32b</a>                      : 1;
<a name="l05381"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a795dc7ed75f1b7e51e03c060fce6aef0">05381</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a795dc7ed75f1b7e51e03c060fce6aef0">dreset</a>                       : 1;
<a name="l05382"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#aff08ab9b2631c094d52dc7addaf722d7">05382</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#aff08ab9b2631c094d52dc7addaf722d7">inorder_mrf</a>                  : 1;
<a name="l05383"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ab89bee6a18e3bcfb071b4e09bdf03673">05383</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ab89bee6a18e3bcfb071b4e09bdf03673">inorder_mwf</a>                  : 1;
<a name="l05384"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a95473b81a821f9191c42b4abd2194d92">05384</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a95473b81a821f9191c42b4abd2194d92">r2r_slot</a>                     : 1;
<a name="l05385"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a3972703890b9a0ff09a0bd2445f42266">05385</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a3972703890b9a0ff09a0bd2445f42266">rdimm_ena</a>                    : 1;
<a name="l05386"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a8c4ec0602ec66d64a60a30d4b505603a">05386</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a8c4ec0602ec66d64a60a30d4b505603a">pll_bypass</a>                   : 1;
<a name="l05387"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac98f86924b1cca5a6fac029cb3063512">05387</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac98f86924b1cca5a6fac029cb3063512">reserved_17_17</a>               : 1;
<a name="l05388"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac3edd98f5de3a932b1a3293f11f426df">05388</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ac3edd98f5de3a932b1a3293f11f426df">max_write_batch</a>              : 4;
<a name="l05389"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a02661516fe80f6c82f6ae2d3301abc93">05389</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a02661516fe80f6c82f6ae2d3301abc93">xor_bank</a>                     : 1;
<a name="l05390"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a7bd2de3b439ef6ad3d70aa412432cd8f">05390</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a7bd2de3b439ef6ad3d70aa412432cd8f">slow_scf</a>                     : 1;
<a name="l05391"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ababe0950455261109d223e6cae91c5b7">05391</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#ababe0950455261109d223e6cae91c5b7">ddr__pctl</a>                    : 4;
<a name="l05392"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a75881a7bc81e2ad44831d9682385c9da">05392</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#a75881a7bc81e2ad44831d9682385c9da">ddr__nctl</a>                    : 4;
<a name="l05393"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#af1b7417046aa11c6783f3d92890efbe6">05393</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn50xx.html#af1b7417046aa11c6783f3d92890efbe6">reserved_32_63</a>               : 32;
<a name="l05394"></a>05394 <span class="preprocessor">#endif</span>
<a name="l05395"></a>05395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl.html#a2806cb6624d583d34f4d0ad2bbe7b987">cn50xx</a>;
<a name="l05396"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html">05396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html">cvmx_lmcx_ctl_cn52xx</a> {
<a name="l05397"></a>05397 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05398"></a>05398 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ae56a331e85395dc338696df6ca7d975f">reserved_32_63</a>               : 32;
<a name="l05399"></a>05399     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a93a7f6230944b0d08032fe288d3114a3">ddr__nctl</a>                    : 4;  <span class="comment">/**&lt; DDR nctl from compensation circuit</span>
<a name="l05400"></a>05400 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05401"></a>05401 <span class="comment">                                                         of the DDR DQ pulldns. */</span>
<a name="l05402"></a>05402     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a4da0703b9a01fb1335d2b6d98ac1d790">ddr__pctl</a>                    : 4;  <span class="comment">/**&lt; DDR pctl from compensation circuit</span>
<a name="l05403"></a>05403 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05404"></a>05404 <span class="comment">                                                         of the DDR DQ pullup. */</span>
<a name="l05405"></a>05405     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a8d29ad07acc59060157b07eca99a0f3a">slow_scf</a>                     : 1;  <span class="comment">/**&lt; Always clear to zero */</span>
<a name="l05406"></a>05406     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a862c196f23180a7e1b6f2fc8d38b0208">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l05407"></a>05407 <span class="comment">                                                           bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]</span>
<a name="l05408"></a>05408 <span class="comment">                                                         else</span>
<a name="l05409"></a>05409 <span class="comment">                                                           bank[n:0]=address[n+7:7]</span>
<a name="l05410"></a>05410 <span class="comment">                                                         where n=1 for a 4 bank part and n=2 for an 8 bank part */</span>
<a name="l05411"></a>05411     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a9d5447b75672d038173b8ce63aa3e243">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l05412"></a>05412 <span class="comment">                                                         allowing reads to interrupt. */</span>
<a name="l05413"></a>05413     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a1306a5f9833a905738413716ca36452f">reserved_16_17</a>               : 2;
<a name="l05414"></a>05414     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a42b420ecbae10c214ae63ccc3101284a">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l05415"></a>05415 <span class="comment">                                                         of JEDEC Registered DIMMs which require Write</span>
<a name="l05416"></a>05416 <span class="comment">                                                         data to be registered in the controller. */</span>
<a name="l05417"></a>05417     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a380f22cd445f2e4e514e34288d447c41">r2r_slot</a>                     : 1;  <span class="comment">/**&lt; R2R Slot Enable: When set, all read-to-read trans</span>
<a name="l05418"></a>05418 <span class="comment">                                                         will slot an additional 1 cycle data bus bubble to</span>
<a name="l05419"></a>05419 <span class="comment">                                                         avoid DQ/DQS bus contention. This is only a CYA bit,</span>
<a name="l05420"></a>05420 <span class="comment">                                                         in case the &quot;built-in&quot; DIMM and RANK crossing logic</span>
<a name="l05421"></a>05421 <span class="comment">                                                         which should auto-detect and perfectly slot</span>
<a name="l05422"></a>05422 <span class="comment">                                                         read-to-reads to the same DIMM/RANK. */</span>
<a name="l05423"></a>05423     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ab4c81bcb38767de6028d40dab777c15a">inorder_mwf</a>                  : 1;  <span class="comment">/**&lt; Reads as zero */</span>
<a name="l05424"></a>05424     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a20074ca9a484ccc1160b767ed4b897fd">inorder_mrf</a>                  : 1;  <span class="comment">/**&lt; Always set to zero */</span>
<a name="l05425"></a>05425     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a7252965349a7d3191dd04635cccb46ad">dreset</a>                       : 1;  <span class="comment">/**&lt; MBZ</span>
<a name="l05426"></a>05426 <span class="comment">                                                         THIS IS OBSOLETE.  Use LMC_DLL_CTL[DRESET] instead. */</span>
<a name="l05427"></a>05427     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ab42e00d129b3a6cb2dfb06ce05ac8a0d">mode32b</a>                      : 1;  <span class="comment">/**&lt; 32b data Path Mode</span>
<a name="l05428"></a>05428 <span class="comment">                                                         Set to 1 if we use only 32 DQ pins</span>
<a name="l05429"></a>05429 <span class="comment">                                                         0 for 64b DQ mode. */</span>
<a name="l05430"></a>05430     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a65d2f74a185b4401951e42615ccf703b">fprch2</a>                       : 1;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l05431"></a>05431 <span class="comment">                                                         time for the DDR_DQ/DQS drivers is 1 dclk earlier.</span>
<a name="l05432"></a>05432 <span class="comment">                                                         This bit should typically be set. */</span>
<a name="l05433"></a>05433     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#addcd64320af20ae802facd6cb4ab6e29">bprch</a>                        : 1;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l05434"></a>05434 <span class="comment">                                                         the DDR_DQ/DQS drivers is delayed an additional DCLK</span>
<a name="l05435"></a>05435 <span class="comment">                                                         cycle. This should be set to one whenever both SILO_HC</span>
<a name="l05436"></a>05436 <span class="comment">                                                         and SILO_QC are set. */</span>
<a name="l05437"></a>05437     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a1a1fe571ac93c1c27b94454a4078c6db">sil_lat</a>                      : 2;  <span class="comment">/**&lt; SILO Latency: On reads, determines how many additional</span>
<a name="l05438"></a>05438 <span class="comment">                                                         dclks to wait (on top of TCL+1+TSKW) before pulling</span>
<a name="l05439"></a>05439 <span class="comment">                                                         data out of the pad silos.</span>
<a name="l05440"></a>05440 <span class="comment">                                                             - 00: illegal</span>
<a name="l05441"></a>05441 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05442"></a>05442 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05443"></a>05443 <span class="comment">                                                             - 11: illegal</span>
<a name="l05444"></a>05444 <span class="comment">                                                         This should always be set to 1.</span>
<a name="l05445"></a>05445 <span class="comment">                                                         THIS IS OBSOLETE.  Use READ_LEVEL_RANK instead. */</span>
<a name="l05446"></a>05446     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a59ded40be0ebc821ee05f084e9bb6e02">tskw</a>                         : 2;  <span class="comment">/**&lt; This component is a representation of total BOARD</span>
<a name="l05447"></a>05447 <span class="comment">                                                         DELAY on DQ (used in the controller to determine the</span>
<a name="l05448"></a>05448 <span class="comment">                                                         R-&gt;W spacing to avoid DQS/DQ bus conflicts). Enter</span>
<a name="l05449"></a>05449 <span class="comment">                                                         the largest of the per byte Board delay</span>
<a name="l05450"></a>05450 <span class="comment">                                                             - 00: 0 dclk</span>
<a name="l05451"></a>05451 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05452"></a>05452 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05453"></a>05453 <span class="comment">                                                             - 11: 3 dclks</span>
<a name="l05454"></a>05454 <span class="comment">                                                         THIS IS OBSOLETE.  Use READ_LEVEL_RANK instead. */</span>
<a name="l05455"></a>05455     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a82b2c93f7f894e7590ecd13fc5d64d13">qs_dic</a>                       : 2;  <span class="comment">/**&lt; DDR2 Termination Resistor Setting</span>
<a name="l05456"></a>05456 <span class="comment">                                                         When in DDR2, a non Zero value in this register</span>
<a name="l05457"></a>05457 <span class="comment">                                                         enables the On Die Termination (ODT) in DDR parts.</span>
<a name="l05458"></a>05458 <span class="comment">                                                         These two bits are loaded into the RTT</span>
<a name="l05459"></a>05459 <span class="comment">                                                         portion of the EMRS register bits A6 &amp; A2. If DDR2&apos;s</span>
<a name="l05460"></a>05460 <span class="comment">                                                         termination (for the memory&apos;s DQ/DQS/DM pads) is not</span>
<a name="l05461"></a>05461 <span class="comment">                                                         desired, set it to 00. If it is, chose between</span>
<a name="l05462"></a>05462 <span class="comment">                                                         01 for 75 ohm and 10 for 150 ohm termination.</span>
<a name="l05463"></a>05463 <span class="comment">                                                             00 = ODT Disabled</span>
<a name="l05464"></a>05464 <span class="comment">                                                             01 = 75 ohm Termination</span>
<a name="l05465"></a>05465 <span class="comment">                                                             10 = 150 ohm Termination</span>
<a name="l05466"></a>05466 <span class="comment">                                                             11 = 50 ohm Termination</span>
<a name="l05467"></a>05467 <span class="comment">                                                         Octeon, on writes, by default, drives the 4/8 ODT</span>
<a name="l05468"></a>05468 <span class="comment">                                                         pins (64/128b mode) based on what the masks</span>
<a name="l05469"></a>05469 <span class="comment">                                                         (LMC_WODT_CTL0 &amp; 1) are programmed to.</span>
<a name="l05470"></a>05470 <span class="comment">                                                         LMC_DDR2_CTL-&gt;ODT_ENA enables Octeon to drive ODT pins</span>
<a name="l05471"></a>05471 <span class="comment">                                                         for READS. LMC_RODT_CTL needs to be programmed based</span>
<a name="l05472"></a>05472 <span class="comment">                                                         on the system&apos;s needs for ODT. */</span>
<a name="l05473"></a>05473     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a2094c9ddd906a33fd61a7c3a44ed3596">dic</a>                          : 2;  <span class="comment">/**&lt; Drive Strength Control:</span>
<a name="l05474"></a>05474 <span class="comment">                                                         DIC[0] is</span>
<a name="l05475"></a>05475 <span class="comment">                                                         loaded into the Extended Mode Register (EMRS) A1 bit</span>
<a name="l05476"></a>05476 <span class="comment">                                                         during initialization.</span>
<a name="l05477"></a>05477 <span class="comment">                                                             0 = Normal</span>
<a name="l05478"></a>05478 <span class="comment">                                                             1 = Reduced</span>
<a name="l05479"></a>05479 <span class="comment">                                                         DIC[1] is used to load into EMRS</span>
<a name="l05480"></a>05480 <span class="comment">                                                         bit 10 - DQSN Enable/Disable field. By default, we</span>
<a name="l05481"></a>05481 <span class="comment">                                                         program the DDR&apos;s to drive the DQSN also. Set it to</span>
<a name="l05482"></a>05482 <span class="comment">                                                         1 if DQSN should be Hi-Z.</span>
<a name="l05483"></a>05483 <span class="comment">                                                             0 - DQSN Enable</span>
<a name="l05484"></a>05484 <span class="comment">                                                             1 - DQSN Disable */</span>
<a name="l05485"></a>05485 <span class="preprocessor">#else</span>
<a name="l05486"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a2094c9ddd906a33fd61a7c3a44ed3596">05486</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a2094c9ddd906a33fd61a7c3a44ed3596">dic</a>                          : 2;
<a name="l05487"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a82b2c93f7f894e7590ecd13fc5d64d13">05487</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a82b2c93f7f894e7590ecd13fc5d64d13">qs_dic</a>                       : 2;
<a name="l05488"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a59ded40be0ebc821ee05f084e9bb6e02">05488</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a59ded40be0ebc821ee05f084e9bb6e02">tskw</a>                         : 2;
<a name="l05489"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a1a1fe571ac93c1c27b94454a4078c6db">05489</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a1a1fe571ac93c1c27b94454a4078c6db">sil_lat</a>                      : 2;
<a name="l05490"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#addcd64320af20ae802facd6cb4ab6e29">05490</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#addcd64320af20ae802facd6cb4ab6e29">bprch</a>                        : 1;
<a name="l05491"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a65d2f74a185b4401951e42615ccf703b">05491</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a65d2f74a185b4401951e42615ccf703b">fprch2</a>                       : 1;
<a name="l05492"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ab42e00d129b3a6cb2dfb06ce05ac8a0d">05492</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ab42e00d129b3a6cb2dfb06ce05ac8a0d">mode32b</a>                      : 1;
<a name="l05493"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a7252965349a7d3191dd04635cccb46ad">05493</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a7252965349a7d3191dd04635cccb46ad">dreset</a>                       : 1;
<a name="l05494"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a20074ca9a484ccc1160b767ed4b897fd">05494</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a20074ca9a484ccc1160b767ed4b897fd">inorder_mrf</a>                  : 1;
<a name="l05495"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ab4c81bcb38767de6028d40dab777c15a">05495</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ab4c81bcb38767de6028d40dab777c15a">inorder_mwf</a>                  : 1;
<a name="l05496"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a380f22cd445f2e4e514e34288d447c41">05496</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a380f22cd445f2e4e514e34288d447c41">r2r_slot</a>                     : 1;
<a name="l05497"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a42b420ecbae10c214ae63ccc3101284a">05497</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a42b420ecbae10c214ae63ccc3101284a">rdimm_ena</a>                    : 1;
<a name="l05498"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a1306a5f9833a905738413716ca36452f">05498</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a1306a5f9833a905738413716ca36452f">reserved_16_17</a>               : 2;
<a name="l05499"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a9d5447b75672d038173b8ce63aa3e243">05499</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a9d5447b75672d038173b8ce63aa3e243">max_write_batch</a>              : 4;
<a name="l05500"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a862c196f23180a7e1b6f2fc8d38b0208">05500</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a862c196f23180a7e1b6f2fc8d38b0208">xor_bank</a>                     : 1;
<a name="l05501"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a8d29ad07acc59060157b07eca99a0f3a">05501</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a8d29ad07acc59060157b07eca99a0f3a">slow_scf</a>                     : 1;
<a name="l05502"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a4da0703b9a01fb1335d2b6d98ac1d790">05502</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a4da0703b9a01fb1335d2b6d98ac1d790">ddr__pctl</a>                    : 4;
<a name="l05503"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a93a7f6230944b0d08032fe288d3114a3">05503</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#a93a7f6230944b0d08032fe288d3114a3">ddr__nctl</a>                    : 4;
<a name="l05504"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ae56a331e85395dc338696df6ca7d975f">05504</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html#ae56a331e85395dc338696df6ca7d975f">reserved_32_63</a>               : 32;
<a name="l05505"></a>05505 <span class="preprocessor">#endif</span>
<a name="l05506"></a>05506 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl.html#a7cbbc3d3e754166c1c3b01e8df728c64">cn52xx</a>;
<a name="l05507"></a><a class="code" href="unioncvmx__lmcx__ctl.html#aaa8483bf3e1f62a9882154e70434d98e">05507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html">cvmx_lmcx_ctl_cn52xx</a>           <a class="code" href="unioncvmx__lmcx__ctl.html#aaa8483bf3e1f62a9882154e70434d98e">cn52xxp1</a>;
<a name="l05508"></a><a class="code" href="unioncvmx__lmcx__ctl.html#a107fda5e37104b11ecc6894e3f11119a">05508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html">cvmx_lmcx_ctl_cn52xx</a>           <a class="code" href="unioncvmx__lmcx__ctl.html#a107fda5e37104b11ecc6894e3f11119a">cn56xx</a>;
<a name="l05509"></a><a class="code" href="unioncvmx__lmcx__ctl.html#a32da51c54ee3ee4a9938abc9f4394545">05509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn52xx.html">cvmx_lmcx_ctl_cn52xx</a>           <a class="code" href="unioncvmx__lmcx__ctl.html#a32da51c54ee3ee4a9938abc9f4394545">cn56xxp1</a>;
<a name="l05510"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html">05510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html">cvmx_lmcx_ctl_cn58xx</a> {
<a name="l05511"></a>05511 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05512"></a>05512 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a9ed1c0adbba8ae14e9bdb0761bd8b3b5">reserved_32_63</a>               : 32;
<a name="l05513"></a>05513     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6d5fa68838ec4ae5596bab8144a25c28">ddr__nctl</a>                    : 4;  <span class="comment">/**&lt; DDR nctl from compensation circuit</span>
<a name="l05514"></a>05514 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05515"></a>05515 <span class="comment">                                                         of the DDR DQ pulldns. */</span>
<a name="l05516"></a>05516     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a1d0bd4d6c69e4981d545b8c9675d9dfa">ddr__pctl</a>                    : 4;  <span class="comment">/**&lt; DDR pctl from compensation circuit</span>
<a name="l05517"></a>05517 <span class="comment">                                                         The encoded value on this will adjust the drive strength</span>
<a name="l05518"></a>05518 <span class="comment">                                                         of the DDR DQ pullup. */</span>
<a name="l05519"></a>05519     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae8d5b85f6846d05a6ff16b8c2d20ba61">slow_scf</a>                     : 1;  <span class="comment">/**&lt; Should be cleared to zero */</span>
<a name="l05520"></a>05520     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#aa18a5fabc3a4709a7eaf6cf7f23cddf4">xor_bank</a>                     : 1;  <span class="comment">/**&lt; If (XOR_BANK == 1), then</span>
<a name="l05521"></a>05521 <span class="comment">                                                           bank[n:0]=address[n+7:7] ^ address[n+7+5:7+5]</span>
<a name="l05522"></a>05522 <span class="comment">                                                         else</span>
<a name="l05523"></a>05523 <span class="comment">                                                           bank[n:0]=address[n+7:7]</span>
<a name="l05524"></a>05524 <span class="comment">                                                         where n=1 for a 4 bank part and n=2 for an 8 bank part */</span>
<a name="l05525"></a>05525     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6c01e940f60b46c36e859256d8204c8d">max_write_batch</a>              : 4;  <span class="comment">/**&lt; Maximum number of consecutive writes to service before</span>
<a name="l05526"></a>05526 <span class="comment">                                                         allowing reads to interrupt. */</span>
<a name="l05527"></a>05527     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#adc03d32fc9d4dad1d32cb806b5dbb47c">reserved_16_17</a>               : 2;
<a name="l05528"></a>05528     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#abb78484a601c86ab824bcdc0a5756c69">rdimm_ena</a>                    : 1;  <span class="comment">/**&lt; Registered DIMM Enable - When set allows the use</span>
<a name="l05529"></a>05529 <span class="comment">                                                         of JEDEC Registered DIMMs which require Write</span>
<a name="l05530"></a>05530 <span class="comment">                                                         data to be registered in the controller. */</span>
<a name="l05531"></a>05531     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6d0bf724b504fe2ea2642e2c3177f75f">r2r_slot</a>                     : 1;  <span class="comment">/**&lt; R2R Slot Enable: When set, all read-to-read trans</span>
<a name="l05532"></a>05532 <span class="comment">                                                         will slot an additional 1 cycle data bus bubble to</span>
<a name="l05533"></a>05533 <span class="comment">                                                         avoid DQ/DQS bus contention. This is only a CYA bit,</span>
<a name="l05534"></a>05534 <span class="comment">                                                         in case the &quot;built-in&quot; DIMM and RANK crossing logic</span>
<a name="l05535"></a>05535 <span class="comment">                                                         which should auto-detect and perfectly slot</span>
<a name="l05536"></a>05536 <span class="comment">                                                         read-to-reads to the same DIMM/RANK. */</span>
<a name="l05537"></a>05537     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ab4c0ebd7a256382bb9cefa3d911d4ebb">inorder_mwf</a>                  : 1;  <span class="comment">/**&lt; Reads as zero */</span>
<a name="l05538"></a>05538     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a8671ad1a79faf9316ed5ed2f64525b95">inorder_mrf</a>                  : 1;  <span class="comment">/**&lt; Always clear to zero */</span>
<a name="l05539"></a>05539     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a4fa68fd5532495286b2c960f9823df3d">dreset</a>                       : 1;  <span class="comment">/**&lt; Dclk domain reset.  The reset signal that is used by the</span>
<a name="l05540"></a>05540 <span class="comment">                                                         Dclk domain is (DRESET || ECLK_RESET). */</span>
<a name="l05541"></a>05541     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae84c2e8c31317962cf68cd07d703323b">mode128b</a>                     : 1;  <span class="comment">/**&lt; 128b data Path Mode</span>
<a name="l05542"></a>05542 <span class="comment">                                                         Set to 1 if we use all 128 DQ pins</span>
<a name="l05543"></a>05543 <span class="comment">                                                         0 for 64b DQ mode. */</span>
<a name="l05544"></a>05544     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a903a1a4bcc70bc2bee25a0f113bb2911">fprch2</a>                       : 1;  <span class="comment">/**&lt; Front Porch Enable: When set, the turn-off</span>
<a name="l05545"></a>05545 <span class="comment">                                                         time for the DDR_DQ/DQS drivers is 1 dclk earlier.</span>
<a name="l05546"></a>05546 <span class="comment">                                                         This bit should typically be set. */</span>
<a name="l05547"></a>05547     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a5bf0d2c8c5ed13ceeee8861399f2dd74">bprch</a>                        : 1;  <span class="comment">/**&lt; Back Porch Enable: When set, the turn-on time for</span>
<a name="l05548"></a>05548 <span class="comment">                                                         the DDR_DQ/DQS drivers is delayed an additional DCLK</span>
<a name="l05549"></a>05549 <span class="comment">                                                         cycle. This should be set to one whenever both SILO_HC</span>
<a name="l05550"></a>05550 <span class="comment">                                                         and SILO_QC are set. */</span>
<a name="l05551"></a>05551     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae9ea09cf412772095b8cf3ff392cb7cc">sil_lat</a>                      : 2;  <span class="comment">/**&lt; SILO Latency: On reads, determines how many additional</span>
<a name="l05552"></a>05552 <span class="comment">                                                         dclks to wait (on top of TCL+1+TSKW) before pulling</span>
<a name="l05553"></a>05553 <span class="comment">                                                         data out of the pad silos.</span>
<a name="l05554"></a>05554 <span class="comment">                                                             - 00: illegal</span>
<a name="l05555"></a>05555 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05556"></a>05556 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05557"></a>05557 <span class="comment">                                                             - 11: illegal</span>
<a name="l05558"></a>05558 <span class="comment">                                                         This should always be set to 1. */</span>
<a name="l05559"></a>05559     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a779f123960a82d758e5eacad30b89c5c">tskw</a>                         : 2;  <span class="comment">/**&lt; This component is a representation of total BOARD</span>
<a name="l05560"></a>05560 <span class="comment">                                                         DELAY on DQ (used in the controller to determine the</span>
<a name="l05561"></a>05561 <span class="comment">                                                         R-&gt;W spacing to avoid DQS/DQ bus conflicts). Enter</span>
<a name="l05562"></a>05562 <span class="comment">                                                         the largest of the per byte Board delay</span>
<a name="l05563"></a>05563 <span class="comment">                                                             - 00: 0 dclk</span>
<a name="l05564"></a>05564 <span class="comment">                                                             - 01: 1 dclks</span>
<a name="l05565"></a>05565 <span class="comment">                                                             - 10: 2 dclks</span>
<a name="l05566"></a>05566 <span class="comment">                                                             - 11: 3 dclks */</span>
<a name="l05567"></a>05567     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#af3e083caa376f7918230806671a72b6d">qs_dic</a>                       : 2;  <span class="comment">/**&lt; DDR2 Termination Resistor Setting</span>
<a name="l05568"></a>05568 <span class="comment">                                                         A non Zero value in this register</span>
<a name="l05569"></a>05569 <span class="comment">                                                         enables the On Die Termination (ODT) in DDR parts.</span>
<a name="l05570"></a>05570 <span class="comment">                                                         These two bits are loaded into the RTT</span>
<a name="l05571"></a>05571 <span class="comment">                                                         portion of the EMRS register bits A6 &amp; A2. If DDR2&apos;s</span>
<a name="l05572"></a>05572 <span class="comment">                                                         termination (for the memory&apos;s DQ/DQS/DM pads) is not</span>
<a name="l05573"></a>05573 <span class="comment">                                                         desired, set it to 00. If it is, chose between</span>
<a name="l05574"></a>05574 <span class="comment">                                                         01 for 75 ohm and 10 for 150 ohm termination.</span>
<a name="l05575"></a>05575 <span class="comment">                                                             00 = ODT Disabled</span>
<a name="l05576"></a>05576 <span class="comment">                                                             01 = 75 ohm Termination</span>
<a name="l05577"></a>05577 <span class="comment">                                                             10 = 150 ohm Termination</span>
<a name="l05578"></a>05578 <span class="comment">                                                             11 = 50 ohm Termination</span>
<a name="l05579"></a>05579 <span class="comment">                                                         Octeon, on writes, by default, drives the 4/8 ODT</span>
<a name="l05580"></a>05580 <span class="comment">                                                         pins (64/128b mode) based on what the masks</span>
<a name="l05581"></a>05581 <span class="comment">                                                         (LMC_WODT_CTL) are programmed to.</span>
<a name="l05582"></a>05582 <span class="comment">                                                         LMC_DDR2_CTL-&gt;ODT_ENA enables Octeon to drive ODT pins</span>
<a name="l05583"></a>05583 <span class="comment">                                                         for READS. LMC_RODT_CTL needs to be programmed based</span>
<a name="l05584"></a>05584 <span class="comment">                                                         on the system&apos;s needs for ODT. */</span>
<a name="l05585"></a>05585     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ac647a607a5a5731dccd838295584e276">dic</a>                          : 2;  <span class="comment">/**&lt; Drive Strength Control:</span>
<a name="l05586"></a>05586 <span class="comment">                                                         DIC[0] is</span>
<a name="l05587"></a>05587 <span class="comment">                                                         loaded into the Extended Mode Register (EMRS) A1 bit</span>
<a name="l05588"></a>05588 <span class="comment">                                                         during initialization.</span>
<a name="l05589"></a>05589 <span class="comment">                                                             0 = Normal</span>
<a name="l05590"></a>05590 <span class="comment">                                                             1 = Reduced</span>
<a name="l05591"></a>05591 <span class="comment">                                                         DIC[1] is used to load into EMRS</span>
<a name="l05592"></a>05592 <span class="comment">                                                         bit 10 - DQSN Enable/Disable field. By default, we</span>
<a name="l05593"></a>05593 <span class="comment">                                                         program the DDR&apos;s to drive the DQSN also. Set it to</span>
<a name="l05594"></a>05594 <span class="comment">                                                         1 if DQSN should be Hi-Z.</span>
<a name="l05595"></a>05595 <span class="comment">                                                             0 - DQSN Enable</span>
<a name="l05596"></a>05596 <span class="comment">                                                             1 - DQSN Disable */</span>
<a name="l05597"></a>05597 <span class="preprocessor">#else</span>
<a name="l05598"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ac647a607a5a5731dccd838295584e276">05598</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ac647a607a5a5731dccd838295584e276">dic</a>                          : 2;
<a name="l05599"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#af3e083caa376f7918230806671a72b6d">05599</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#af3e083caa376f7918230806671a72b6d">qs_dic</a>                       : 2;
<a name="l05600"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a779f123960a82d758e5eacad30b89c5c">05600</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a779f123960a82d758e5eacad30b89c5c">tskw</a>                         : 2;
<a name="l05601"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae9ea09cf412772095b8cf3ff392cb7cc">05601</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae9ea09cf412772095b8cf3ff392cb7cc">sil_lat</a>                      : 2;
<a name="l05602"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a5bf0d2c8c5ed13ceeee8861399f2dd74">05602</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a5bf0d2c8c5ed13ceeee8861399f2dd74">bprch</a>                        : 1;
<a name="l05603"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a903a1a4bcc70bc2bee25a0f113bb2911">05603</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a903a1a4bcc70bc2bee25a0f113bb2911">fprch2</a>                       : 1;
<a name="l05604"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae84c2e8c31317962cf68cd07d703323b">05604</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae84c2e8c31317962cf68cd07d703323b">mode128b</a>                     : 1;
<a name="l05605"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a4fa68fd5532495286b2c960f9823df3d">05605</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a4fa68fd5532495286b2c960f9823df3d">dreset</a>                       : 1;
<a name="l05606"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a8671ad1a79faf9316ed5ed2f64525b95">05606</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a8671ad1a79faf9316ed5ed2f64525b95">inorder_mrf</a>                  : 1;
<a name="l05607"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ab4c0ebd7a256382bb9cefa3d911d4ebb">05607</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ab4c0ebd7a256382bb9cefa3d911d4ebb">inorder_mwf</a>                  : 1;
<a name="l05608"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6d0bf724b504fe2ea2642e2c3177f75f">05608</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6d0bf724b504fe2ea2642e2c3177f75f">r2r_slot</a>                     : 1;
<a name="l05609"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#abb78484a601c86ab824bcdc0a5756c69">05609</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#abb78484a601c86ab824bcdc0a5756c69">rdimm_ena</a>                    : 1;
<a name="l05610"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#adc03d32fc9d4dad1d32cb806b5dbb47c">05610</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#adc03d32fc9d4dad1d32cb806b5dbb47c">reserved_16_17</a>               : 2;
<a name="l05611"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6c01e940f60b46c36e859256d8204c8d">05611</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6c01e940f60b46c36e859256d8204c8d">max_write_batch</a>              : 4;
<a name="l05612"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#aa18a5fabc3a4709a7eaf6cf7f23cddf4">05612</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#aa18a5fabc3a4709a7eaf6cf7f23cddf4">xor_bank</a>                     : 1;
<a name="l05613"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae8d5b85f6846d05a6ff16b8c2d20ba61">05613</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#ae8d5b85f6846d05a6ff16b8c2d20ba61">slow_scf</a>                     : 1;
<a name="l05614"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a1d0bd4d6c69e4981d545b8c9675d9dfa">05614</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a1d0bd4d6c69e4981d545b8c9675d9dfa">ddr__pctl</a>                    : 4;
<a name="l05615"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6d5fa68838ec4ae5596bab8144a25c28">05615</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a6d5fa68838ec4ae5596bab8144a25c28">ddr__nctl</a>                    : 4;
<a name="l05616"></a><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a9ed1c0adbba8ae14e9bdb0761bd8b3b5">05616</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html#a9ed1c0adbba8ae14e9bdb0761bd8b3b5">reserved_32_63</a>               : 32;
<a name="l05617"></a>05617 <span class="preprocessor">#endif</span>
<a name="l05618"></a>05618 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl.html#a1c167085b2f860e76596ea1889f3fb7a">cn58xx</a>;
<a name="l05619"></a><a class="code" href="unioncvmx__lmcx__ctl.html#af065f3deaefbf0c0fba0fbd03b285f29">05619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl_1_1cvmx__lmcx__ctl__cn58xx.html">cvmx_lmcx_ctl_cn58xx</a>           <a class="code" href="unioncvmx__lmcx__ctl.html#af065f3deaefbf0c0fba0fbd03b285f29">cn58xxp1</a>;
<a name="l05620"></a>05620 };
<a name="l05621"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a4d7c6fa508acf0b92429dfd7a4ab96dc">05621</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ctl.html" title="cvmx_lmc::_ctl">cvmx_lmcx_ctl</a> <a class="code" href="unioncvmx__lmcx__ctl.html" title="cvmx_lmc::_ctl">cvmx_lmcx_ctl_t</a>;
<a name="l05622"></a>05622 <span class="comment"></span>
<a name="l05623"></a>05623 <span class="comment">/**</span>
<a name="l05624"></a>05624 <span class="comment"> * cvmx_lmc#_ctl1</span>
<a name="l05625"></a>05625 <span class="comment"> *</span>
<a name="l05626"></a>05626 <span class="comment"> * LMC_CTL1 = LMC Control1</span>
<a name="l05627"></a>05627 <span class="comment"> * This register is an assortment of various control fields needed by the memory controller</span>
<a name="l05628"></a>05628 <span class="comment"> */</span>
<a name="l05629"></a><a class="code" href="unioncvmx__lmcx__ctl1.html">05629</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ctl1.html" title="cvmx_lmc::_ctl1">cvmx_lmcx_ctl1</a> {
<a name="l05630"></a><a class="code" href="unioncvmx__lmcx__ctl1.html#aee076f7b7effdec4865860e70b6282a4">05630</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ctl1.html#aee076f7b7effdec4865860e70b6282a4">u64</a>;
<a name="l05631"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html">05631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html">cvmx_lmcx_ctl1_s</a> {
<a name="l05632"></a>05632 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05633"></a>05633 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a9081a66f55e47906be808e2672321bab">reserved_21_63</a>               : 43;
<a name="l05634"></a>05634     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a31d990d64530af0a84a4aed0cf0e8dbf">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation</span>
<a name="l05635"></a>05635 <span class="comment">                                                         0=disabled, 1=enabled */</span>
<a name="l05636"></a>05636     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a3a4bb3ff93b5606a0d6fa7f265d20bd9">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l05637"></a>05637 <span class="comment">                                                         having waited for 2^FORCEWRITE cycles.  0=disabled. */</span>
<a name="l05638"></a>05638     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#ae504ce67342e2c5782c6a8e8a1dcef26">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter power-down mode after the memory controller has</span>
<a name="l05639"></a>05639 <span class="comment">                                                         been idle for 2^(2+IDLEPOWER) cycles.  0=disabled. */</span>
<a name="l05640"></a>05640     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a6d3ede22c5f64d316029682b29514baf">sequence</a>                     : 3;  <span class="comment">/**&lt; Instruction sequence that is run after a 0-&gt;1 transition</span>
<a name="l05641"></a>05641 <span class="comment">                                                         on LMC_MEM_CFG0[INIT_START].</span>
<a name="l05642"></a>05642 <span class="comment">                                                         0=DDR2 power-up/init, 1=read-leveling</span>
<a name="l05643"></a>05643 <span class="comment">                                                         2=self-refresh entry, 3=self-refresh exit,</span>
<a name="l05644"></a>05644 <span class="comment">                                                         4=power-down entry, 5=power-down exit, 6=7=illegal */</span>
<a name="l05645"></a>05645     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#ab44e5f96c3078b0f875e889688f9a570">sil_mode</a>                     : 1;  <span class="comment">/**&lt; Read Silo mode.  0=envelope, 1=self-timed. */</span>
<a name="l05646"></a>05646     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a734871f31ffe663e6df076c373966a86">dcc_enable</a>                   : 1;  <span class="comment">/**&lt; Duty Cycle Corrector Enable.</span>
<a name="l05647"></a>05647 <span class="comment">                                                         0=disable, 1=enable</span>
<a name="l05648"></a>05648 <span class="comment">                                                         If the memory part does not support DCC, then this bit</span>
<a name="l05649"></a>05649 <span class="comment">                                                         must be set to 0. */</span>
<a name="l05650"></a>05650     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a43d9dc262c111957b29cf8b6a6434e63">reserved_2_7</a>                 : 6;
<a name="l05651"></a>05651     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a84ac9daf061f0f0bf65a2ab869322508">data_layout</a>                  : 2;  <span class="comment">/**&lt; Logical data layout per DQ byte lane:</span>
<a name="l05652"></a>05652 <span class="comment">                                                         In 32b mode, this setting has no effect and the data</span>
<a name="l05653"></a>05653 <span class="comment">                                                         layout DQ[35:0] is the following:</span>
<a name="l05654"></a>05654 <span class="comment">                                                             [E[3:0], D[31:24], D[23:16], D[15:8], D[7:0]]</span>
<a name="l05655"></a>05655 <span class="comment">                                                         In 16b mode, the DQ[35:0] layouts are the following:</span>
<a name="l05656"></a>05656 <span class="comment">                                                         0 - [0[3:0], 0[7:0], [0[7:2], E[1:0]], D[15:8], D[7:0]]</span>
<a name="l05657"></a>05657 <span class="comment">                                                         1 - [0[3:0], [0[7:2], E[1:0]], D[15:8], D[7:0], 0[7:0]]</span>
<a name="l05658"></a>05658 <span class="comment">                                                         2 - [[0[1:0], E[1:0]], D[15:8], D[7:0], 0[7:0], 0[7:0]]</span>
<a name="l05659"></a>05659 <span class="comment">                                                         where E means ecc, D means data, and 0 means unused</span>
<a name="l05660"></a>05660 <span class="comment">                                                         (ignored on reads and written as 0 on writes) */</span>
<a name="l05661"></a>05661 <span class="preprocessor">#else</span>
<a name="l05662"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a84ac9daf061f0f0bf65a2ab869322508">05662</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a84ac9daf061f0f0bf65a2ab869322508">data_layout</a>                  : 2;
<a name="l05663"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a43d9dc262c111957b29cf8b6a6434e63">05663</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a43d9dc262c111957b29cf8b6a6434e63">reserved_2_7</a>                 : 6;
<a name="l05664"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a734871f31ffe663e6df076c373966a86">05664</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a734871f31ffe663e6df076c373966a86">dcc_enable</a>                   : 1;
<a name="l05665"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#ab44e5f96c3078b0f875e889688f9a570">05665</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#ab44e5f96c3078b0f875e889688f9a570">sil_mode</a>                     : 1;
<a name="l05666"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a6d3ede22c5f64d316029682b29514baf">05666</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a6d3ede22c5f64d316029682b29514baf">sequence</a>                     : 3;
<a name="l05667"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#ae504ce67342e2c5782c6a8e8a1dcef26">05667</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#ae504ce67342e2c5782c6a8e8a1dcef26">idlepower</a>                    : 3;
<a name="l05668"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a3a4bb3ff93b5606a0d6fa7f265d20bd9">05668</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a3a4bb3ff93b5606a0d6fa7f265d20bd9">forcewrite</a>                   : 4;
<a name="l05669"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a31d990d64530af0a84a4aed0cf0e8dbf">05669</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a31d990d64530af0a84a4aed0cf0e8dbf">ecc_adr</a>                      : 1;
<a name="l05670"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a9081a66f55e47906be808e2672321bab">05670</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__s.html#a9081a66f55e47906be808e2672321bab">reserved_21_63</a>               : 43;
<a name="l05671"></a>05671 <span class="preprocessor">#endif</span>
<a name="l05672"></a>05672 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl1.html#a9b0f11f85bc1c06b6cac2433ba286ac1">s</a>;
<a name="l05673"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html">05673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html">cvmx_lmcx_ctl1_cn30xx</a> {
<a name="l05674"></a>05674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05675"></a>05675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html#abe58680c7d084eab01562f7712e3a5c6">reserved_2_63</a>                : 62;
<a name="l05676"></a>05676     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html#a9cf09c623b8179a79829482b70f36ef8">data_layout</a>                  : 2;  <span class="comment">/**&lt; Logical data layout per DQ byte lane:</span>
<a name="l05677"></a>05677 <span class="comment">                                                         In 32b mode, this setting has no effect and the data</span>
<a name="l05678"></a>05678 <span class="comment">                                                         layout DQ[35:0] is the following:</span>
<a name="l05679"></a>05679 <span class="comment">                                                             [E[3:0], D[31:24], D[23:16], D[15:8], D[7:0]]</span>
<a name="l05680"></a>05680 <span class="comment">                                                         In 16b mode, the DQ[35:0] layouts are the following:</span>
<a name="l05681"></a>05681 <span class="comment">                                                         0 - [0[3:0], 0[7:0], [0[7:2], E[1:0]], D[15:8], D[7:0]]</span>
<a name="l05682"></a>05682 <span class="comment">                                                         1 - [0[3:0], [0[7:2], E[1:0]], D[15:8], D[7:0], 0[7:0]]</span>
<a name="l05683"></a>05683 <span class="comment">                                                         2 - [[0[1:0], E[1:0]], D[15:8], D[7:0], 0[7:0], 0[7:0]]</span>
<a name="l05684"></a>05684 <span class="comment">                                                         where E means ecc, D means data, and 0 means unused</span>
<a name="l05685"></a>05685 <span class="comment">                                                         (ignored on reads and written as 0 on writes) */</span>
<a name="l05686"></a>05686 <span class="preprocessor">#else</span>
<a name="l05687"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html#a9cf09c623b8179a79829482b70f36ef8">05687</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html#a9cf09c623b8179a79829482b70f36ef8">data_layout</a>                  : 2;
<a name="l05688"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html#abe58680c7d084eab01562f7712e3a5c6">05688</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn30xx.html#abe58680c7d084eab01562f7712e3a5c6">reserved_2_63</a>                : 62;
<a name="l05689"></a>05689 <span class="preprocessor">#endif</span>
<a name="l05690"></a>05690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl1.html#a6eca4389d05fd318fc31778f69cba4e3">cn30xx</a>;
<a name="l05691"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html">05691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html">cvmx_lmcx_ctl1_cn50xx</a> {
<a name="l05692"></a>05692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05693"></a>05693 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#acce69fa2adae53d91ae4a337eba1a30d">reserved_10_63</a>               : 54;
<a name="l05694"></a>05694     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#acf3c2e8b303ad93209d3595f9f82002f">sil_mode</a>                     : 1;  <span class="comment">/**&lt; Read Silo mode.  0=envelope, 1=self-timed. */</span>
<a name="l05695"></a>05695     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#ac111b5dc6c843f35f972c0ca1b6e4e14">dcc_enable</a>                   : 1;  <span class="comment">/**&lt; Duty Cycle Corrector Enable.</span>
<a name="l05696"></a>05696 <span class="comment">                                                         0=disable, 1=enable</span>
<a name="l05697"></a>05697 <span class="comment">                                                         If the memory part does not support DCC, then this bit</span>
<a name="l05698"></a>05698 <span class="comment">                                                         must be set to 0. */</span>
<a name="l05699"></a>05699     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#a44d2bce05d7e7a76c202476aa9d673bf">reserved_2_7</a>                 : 6;
<a name="l05700"></a>05700     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#a4b1604cd0aa682f2835a7d3b96ad483c">data_layout</a>                  : 2;  <span class="comment">/**&lt; Logical data layout per DQ byte lane:</span>
<a name="l05701"></a>05701 <span class="comment">                                                         In 32b mode, this setting has no effect and the data</span>
<a name="l05702"></a>05702 <span class="comment">                                                         layout DQ[35:0] is the following:</span>
<a name="l05703"></a>05703 <span class="comment">                                                             [E[3:0], D[31:24], D[23:16], D[15:8], D[7:0]]</span>
<a name="l05704"></a>05704 <span class="comment">                                                         In 16b mode, the DQ[35:0] layouts are the following:</span>
<a name="l05705"></a>05705 <span class="comment">                                                         0 - [0[3:0], 0[7:0], [0[7:2], E[1:0]], D[15:8], D[7:0]]</span>
<a name="l05706"></a>05706 <span class="comment">                                                         1 - [0[3:0], [0[7:2], E[1:0]], D[15:8], D[7:0], 0[7:0]]</span>
<a name="l05707"></a>05707 <span class="comment">                                                         2 - [[0[1:0], E[1:0]], D[15:8], D[7:0], 0[7:0], 0[7:0]]</span>
<a name="l05708"></a>05708 <span class="comment">                                                         where E means ecc, D means data, and 0 means unused</span>
<a name="l05709"></a>05709 <span class="comment">                                                         (ignored on reads and written as 0 on writes) */</span>
<a name="l05710"></a>05710 <span class="preprocessor">#else</span>
<a name="l05711"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#a4b1604cd0aa682f2835a7d3b96ad483c">05711</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#a4b1604cd0aa682f2835a7d3b96ad483c">data_layout</a>                  : 2;
<a name="l05712"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#a44d2bce05d7e7a76c202476aa9d673bf">05712</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#a44d2bce05d7e7a76c202476aa9d673bf">reserved_2_7</a>                 : 6;
<a name="l05713"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#ac111b5dc6c843f35f972c0ca1b6e4e14">05713</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#ac111b5dc6c843f35f972c0ca1b6e4e14">dcc_enable</a>                   : 1;
<a name="l05714"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#acf3c2e8b303ad93209d3595f9f82002f">05714</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#acf3c2e8b303ad93209d3595f9f82002f">sil_mode</a>                     : 1;
<a name="l05715"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#acce69fa2adae53d91ae4a337eba1a30d">05715</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn50xx.html#acce69fa2adae53d91ae4a337eba1a30d">reserved_10_63</a>               : 54;
<a name="l05716"></a>05716 <span class="preprocessor">#endif</span>
<a name="l05717"></a>05717 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl1.html#ab334458f44847bc97e6a02166fa10afe">cn50xx</a>;
<a name="l05718"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html">05718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html">cvmx_lmcx_ctl1_cn52xx</a> {
<a name="l05719"></a>05719 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05720"></a>05720 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#aca0d9c18d4b8801333f7ddedfe1de25d">reserved_21_63</a>               : 43;
<a name="l05721"></a>05721     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a01e6aa86f8dc95a21f25e45db5ef65c9">ecc_adr</a>                      : 1;  <span class="comment">/**&lt; Include memory reference address in the ECC calculation</span>
<a name="l05722"></a>05722 <span class="comment">                                                         0=disabled, 1=enabled */</span>
<a name="l05723"></a>05723     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a4f32f54dc87cef2ba484ee52c0383d3b">forcewrite</a>                   : 4;  <span class="comment">/**&lt; Force the oldest outstanding write to complete after</span>
<a name="l05724"></a>05724 <span class="comment">                                                         having waited for 2^FORCEWRITE cycles.  0=disabled. */</span>
<a name="l05725"></a>05725     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a34bd96c4e8980bdc5d644f5f85b509cd">idlepower</a>                    : 3;  <span class="comment">/**&lt; Enter power-down mode after the memory controller has</span>
<a name="l05726"></a>05726 <span class="comment">                                                         been idle for 2^(2+IDLEPOWER) cycles.  0=disabled. */</span>
<a name="l05727"></a>05727     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a9a94f610a4a0ac68ebaa069d1545e8df">sequence</a>                     : 3;  <span class="comment">/**&lt; Instruction sequence that is run after a 0-&gt;1 transition</span>
<a name="l05728"></a>05728 <span class="comment">                                                         on LMC_MEM_CFG0[INIT_START].</span>
<a name="l05729"></a>05729 <span class="comment">                                                         0=DDR2 power-up/init, 1=read-leveling</span>
<a name="l05730"></a>05730 <span class="comment">                                                         2=self-refresh entry, 3=self-refresh exit,</span>
<a name="l05731"></a>05731 <span class="comment">                                                         4=power-down entry, 5=power-down exit, 6=7=illegal */</span>
<a name="l05732"></a>05732     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#aa0314e47d93ca386f1762c51762a72de">sil_mode</a>                     : 1;  <span class="comment">/**&lt; Read Silo mode.  0=envelope, 1=self-timed. */</span>
<a name="l05733"></a>05733     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a57965f21286c4c089ada786e664f30e6">dcc_enable</a>                   : 1;  <span class="comment">/**&lt; Duty Cycle Corrector Enable.</span>
<a name="l05734"></a>05734 <span class="comment">                                                         0=disable, 1=enable</span>
<a name="l05735"></a>05735 <span class="comment">                                                         If the memory part does not support DCC, then this bit</span>
<a name="l05736"></a>05736 <span class="comment">                                                         must be set to 0. */</span>
<a name="l05737"></a>05737     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#ad79b7110add3500dcdd7f3ba04e7e605">reserved_0_7</a>                 : 8;
<a name="l05738"></a>05738 <span class="preprocessor">#else</span>
<a name="l05739"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#ad79b7110add3500dcdd7f3ba04e7e605">05739</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#ad79b7110add3500dcdd7f3ba04e7e605">reserved_0_7</a>                 : 8;
<a name="l05740"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a57965f21286c4c089ada786e664f30e6">05740</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a57965f21286c4c089ada786e664f30e6">dcc_enable</a>                   : 1;
<a name="l05741"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#aa0314e47d93ca386f1762c51762a72de">05741</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#aa0314e47d93ca386f1762c51762a72de">sil_mode</a>                     : 1;
<a name="l05742"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a9a94f610a4a0ac68ebaa069d1545e8df">05742</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a9a94f610a4a0ac68ebaa069d1545e8df">sequence</a>                     : 3;
<a name="l05743"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a34bd96c4e8980bdc5d644f5f85b509cd">05743</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a34bd96c4e8980bdc5d644f5f85b509cd">idlepower</a>                    : 3;
<a name="l05744"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a4f32f54dc87cef2ba484ee52c0383d3b">05744</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a4f32f54dc87cef2ba484ee52c0383d3b">forcewrite</a>                   : 4;
<a name="l05745"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a01e6aa86f8dc95a21f25e45db5ef65c9">05745</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#a01e6aa86f8dc95a21f25e45db5ef65c9">ecc_adr</a>                      : 1;
<a name="l05746"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#aca0d9c18d4b8801333f7ddedfe1de25d">05746</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html#aca0d9c18d4b8801333f7ddedfe1de25d">reserved_21_63</a>               : 43;
<a name="l05747"></a>05747 <span class="preprocessor">#endif</span>
<a name="l05748"></a>05748 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl1.html#ac37bbe03fbce90f7913c78dd4833210e">cn52xx</a>;
<a name="l05749"></a><a class="code" href="unioncvmx__lmcx__ctl1.html#acc4e18b577803a145e8baef86fea7a8d">05749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html">cvmx_lmcx_ctl1_cn52xx</a>          <a class="code" href="unioncvmx__lmcx__ctl1.html#acc4e18b577803a145e8baef86fea7a8d">cn52xxp1</a>;
<a name="l05750"></a><a class="code" href="unioncvmx__lmcx__ctl1.html#a1b828847c91d79847b1fba60fcc5c2b5">05750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html">cvmx_lmcx_ctl1_cn52xx</a>          <a class="code" href="unioncvmx__lmcx__ctl1.html#a1b828847c91d79847b1fba60fcc5c2b5">cn56xx</a>;
<a name="l05751"></a><a class="code" href="unioncvmx__lmcx__ctl1.html#ac4fd5d9720d7c792189ee19c23540c23">05751</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn52xx.html">cvmx_lmcx_ctl1_cn52xx</a>          <a class="code" href="unioncvmx__lmcx__ctl1.html#ac4fd5d9720d7c792189ee19c23540c23">cn56xxp1</a>;
<a name="l05752"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html">05752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html">cvmx_lmcx_ctl1_cn58xx</a> {
<a name="l05753"></a>05753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05754"></a>05754 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#a183d5805972cb746c1b85b6ceeaa6776">reserved_10_63</a>               : 54;
<a name="l05755"></a>05755     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#adc956efadd91cd5056dee5e16cedca38">sil_mode</a>                     : 1;  <span class="comment">/**&lt; Read Silo mode.  0=envelope, 1=self-timed. */</span>
<a name="l05756"></a>05756     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#a1ed582481d54ec5e7c05bd61d0a57fc9">dcc_enable</a>                   : 1;  <span class="comment">/**&lt; Duty Cycle Corrector Enable.</span>
<a name="l05757"></a>05757 <span class="comment">                                                         0=disable, 1=enable</span>
<a name="l05758"></a>05758 <span class="comment">                                                         If the memory part does not support DCC, then this bit</span>
<a name="l05759"></a>05759 <span class="comment">                                                         must be set to 0. */</span>
<a name="l05760"></a>05760     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#aac27d9bcee8c5823c3ba9444b97f6ab0">reserved_0_7</a>                 : 8;
<a name="l05761"></a>05761 <span class="preprocessor">#else</span>
<a name="l05762"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#aac27d9bcee8c5823c3ba9444b97f6ab0">05762</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#aac27d9bcee8c5823c3ba9444b97f6ab0">reserved_0_7</a>                 : 8;
<a name="l05763"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#a1ed582481d54ec5e7c05bd61d0a57fc9">05763</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#a1ed582481d54ec5e7c05bd61d0a57fc9">dcc_enable</a>                   : 1;
<a name="l05764"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#adc956efadd91cd5056dee5e16cedca38">05764</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#adc956efadd91cd5056dee5e16cedca38">sil_mode</a>                     : 1;
<a name="l05765"></a><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#a183d5805972cb746c1b85b6ceeaa6776">05765</a>     uint64_t <a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html#a183d5805972cb746c1b85b6ceeaa6776">reserved_10_63</a>               : 54;
<a name="l05766"></a>05766 <span class="preprocessor">#endif</span>
<a name="l05767"></a>05767 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ctl1.html#aad787e316c2d575b65b07e3dcb5cdc23">cn58xx</a>;
<a name="l05768"></a><a class="code" href="unioncvmx__lmcx__ctl1.html#ab994897feadf88590c41e1a1de3be83c">05768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ctl1_1_1cvmx__lmcx__ctl1__cn58xx.html">cvmx_lmcx_ctl1_cn58xx</a>          <a class="code" href="unioncvmx__lmcx__ctl1.html#ab994897feadf88590c41e1a1de3be83c">cn58xxp1</a>;
<a name="l05769"></a>05769 };
<a name="l05770"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a3371683b86bab62f25efe9b753e5c36e">05770</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ctl1.html" title="cvmx_lmc::_ctl1">cvmx_lmcx_ctl1</a> <a class="code" href="unioncvmx__lmcx__ctl1.html" title="cvmx_lmc::_ctl1">cvmx_lmcx_ctl1_t</a>;
<a name="l05771"></a>05771 <span class="comment"></span>
<a name="l05772"></a>05772 <span class="comment">/**</span>
<a name="l05773"></a>05773 <span class="comment"> * cvmx_lmc#_dbtrain_ctl</span>
<a name="l05774"></a>05774 <span class="comment"> *</span>
<a name="l05775"></a>05775 <span class="comment"> * Reserved.</span>
<a name="l05776"></a>05776 <span class="comment"> *</span>
<a name="l05777"></a>05777 <span class="comment"> */</span>
<a name="l05778"></a><a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html">05778</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html" title="cvmx_lmc::_dbtrain_ctl">cvmx_lmcx_dbtrain_ctl</a> {
<a name="l05779"></a><a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html#ac8486e8f047f5f26031c8fc39a02480c">05779</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html#ac8486e8f047f5f26031c8fc39a02480c">u64</a>;
<a name="l05780"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html">05780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html">cvmx_lmcx_dbtrain_ctl_s</a> {
<a name="l05781"></a>05781 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05782"></a>05782 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#ab49141a60e8a12ed0a32e1876fd3370e">reserved_63_63</a>               : 1;
<a name="l05783"></a>05783     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a19d417b66219c000ca05e27dd71da06d">lfsr_pattern_sel</a>             : 1;  <span class="comment">/**&lt; If set high, the sequence uses 32-bit LFSR pattern when generating data sequence</span>
<a name="l05784"></a>05784 <span class="comment">                                                         during the general R/W training (LMC()_DBTRAIN_CTL[RW_TRAIN] = 1). */</span>
<a name="l05785"></a>05785     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#ac9d802c929afbb1385414a2a8927826c">cmd_count_ext</a>                : 2;  <span class="comment">/**&lt; Extension bits to the field DBTRAIN_CTL[READ_CMD_COUNT]. This enables</span>
<a name="l05786"></a>05786 <span class="comment">                                                         up to 128 read and write commands. */</span>
<a name="l05787"></a>05787     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a2ebdc7cb1ff1350d85eaa9be0617bd6b">db_output_impedance</a>          : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05788"></a>05788     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a7a2f2f74c55e8664b478d09c2cf9ef92">db_sel</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05789"></a>05789     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a853517c8cf21a59a3448b5c56a52b5af">tccd_sel</a>                     : 1;  <span class="comment">/**&lt; When set, the sequence uses MODEREG_PARAMS3[TCCD_L] to space out</span>
<a name="l05790"></a>05790 <span class="comment">                                                         back-to-back read commands. Otherwise it will space out back-to-back</span>
<a name="l05791"></a>05791 <span class="comment">                                                         reads with a default value of 4 cycles.</span>
<a name="l05792"></a>05792 <span class="comment">                                                         While in DRAM MPR mode, reads from Page 0 may use tCCD_S or tCCD_L.</span>
<a name="l05793"></a>05793 <span class="comment">                                                         Reads from Pages 1, 2 or 3 however must use tCCD_L, thereby requring</span>
<a name="l05794"></a>05794 <span class="comment">                                                         this bit to be set. */</span>
<a name="l05795"></a>05795     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a91c4fbef5fc0bc382f2a62074e6b9f5a">rw_train</a>                     : 1;  <span class="comment">/**&lt; When set, the sequence will perform a Write to the DRAM</span>
<a name="l05796"></a>05796 <span class="comment">                                                         memory array using burst patern that are set in the CSRs</span>
<a name="l05797"></a>05797 <span class="comment">                                                         LMC()_GENERAL_PURPOSE0[DATA]&lt;61:0&gt;, LMC()_GENERAL_PURPOSE1[DATA]&lt;61:0&gt; and</span>
<a name="l05798"></a>05798 <span class="comment">                                                         LMC()_GENERAL_PURPOSE2[DATA]&lt;15:0&gt;.</span>
<a name="l05799"></a>05799 <span class="comment">                                                         This burst pattern gets shifted by one byte at every cycle.</span>
<a name="l05800"></a>05800 <span class="comment">                                                         The sequence will then do the reads to the same location and compare</span>
<a name="l05801"></a>05801 <span class="comment">                                                         the data coming back with this pattern.</span>
<a name="l05802"></a>05802 <span class="comment">                                                         The bit-wise comparison result gets stored in</span>
<a name="l05803"></a>05803 <span class="comment">                                                         LMC()_MPR_DATA0[MPR_DATA]&lt;63:0&gt; and LMC()_MPR_DATA1[MPR_DATA]&lt;7:0&gt;. */</span>
<a name="l05804"></a>05804     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#aabc2b323893ec1ae23951ce0753bacea">read_dq_count</a>                : 7;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05805"></a>05805     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a813c9b4b3cf70de56565c3fb413b5e49">read_cmd_count</a>               : 5;  <span class="comment">/**&lt; The amount of Read and Write Commands to be sent during the R/W training. */</span>
<a name="l05806"></a>05806     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a68547271a95f1cc9bfec5fd4aaf26b1e">write_ena</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05807"></a>05807     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a71f4122df0176db49d1710421e76951b">activate</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05808"></a>05808     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a235b48ddd9e222461749d947f07767b6">prank</a>                        : 2;  <span class="comment">/**&lt; Physical rank bits for read/write/activate operation. */</span>
<a name="l05809"></a>05809     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a890ebb7e7444e11a2838fe128cd1b899">lrank</a>                        : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05810"></a>05810     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#adf00529244e11e75a72f517d3e1eaaf9">row_a</a>                        : 18; <span class="comment">/**&lt; The row address for the Activate command. */</span>
<a name="l05811"></a>05811     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a408c977e0d9d51d6e40dd851f52738e3">bg</a>                           : 2;  <span class="comment">/**&lt; The bank group that the R/W commands are directed to. */</span>
<a name="l05812"></a>05812     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a9180def19cf26916648884c7487e3056">ba</a>                           : 2;  <span class="comment">/**&lt; The bank address for the R/W commands are directed to. */</span>
<a name="l05813"></a>05813     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a5210e950a50146b5e4a5b51d0c40eb53">column_a</a>                     : 13; <span class="comment">/**&lt; Column address for the R/W operation. */</span>
<a name="l05814"></a>05814 <span class="preprocessor">#else</span>
<a name="l05815"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a5210e950a50146b5e4a5b51d0c40eb53">05815</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a5210e950a50146b5e4a5b51d0c40eb53">column_a</a>                     : 13;
<a name="l05816"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a9180def19cf26916648884c7487e3056">05816</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a9180def19cf26916648884c7487e3056">ba</a>                           : 2;
<a name="l05817"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a408c977e0d9d51d6e40dd851f52738e3">05817</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a408c977e0d9d51d6e40dd851f52738e3">bg</a>                           : 2;
<a name="l05818"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#adf00529244e11e75a72f517d3e1eaaf9">05818</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#adf00529244e11e75a72f517d3e1eaaf9">row_a</a>                        : 18;
<a name="l05819"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a890ebb7e7444e11a2838fe128cd1b899">05819</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a890ebb7e7444e11a2838fe128cd1b899">lrank</a>                        : 3;
<a name="l05820"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a235b48ddd9e222461749d947f07767b6">05820</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a235b48ddd9e222461749d947f07767b6">prank</a>                        : 2;
<a name="l05821"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a71f4122df0176db49d1710421e76951b">05821</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a71f4122df0176db49d1710421e76951b">activate</a>                     : 1;
<a name="l05822"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a68547271a95f1cc9bfec5fd4aaf26b1e">05822</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a68547271a95f1cc9bfec5fd4aaf26b1e">write_ena</a>                    : 1;
<a name="l05823"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a813c9b4b3cf70de56565c3fb413b5e49">05823</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a813c9b4b3cf70de56565c3fb413b5e49">read_cmd_count</a>               : 5;
<a name="l05824"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#aabc2b323893ec1ae23951ce0753bacea">05824</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#aabc2b323893ec1ae23951ce0753bacea">read_dq_count</a>                : 7;
<a name="l05825"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a91c4fbef5fc0bc382f2a62074e6b9f5a">05825</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a91c4fbef5fc0bc382f2a62074e6b9f5a">rw_train</a>                     : 1;
<a name="l05826"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a853517c8cf21a59a3448b5c56a52b5af">05826</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a853517c8cf21a59a3448b5c56a52b5af">tccd_sel</a>                     : 1;
<a name="l05827"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a7a2f2f74c55e8664b478d09c2cf9ef92">05827</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a7a2f2f74c55e8664b478d09c2cf9ef92">db_sel</a>                       : 1;
<a name="l05828"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a2ebdc7cb1ff1350d85eaa9be0617bd6b">05828</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a2ebdc7cb1ff1350d85eaa9be0617bd6b">db_output_impedance</a>          : 3;
<a name="l05829"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#ac9d802c929afbb1385414a2a8927826c">05829</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#ac9d802c929afbb1385414a2a8927826c">cmd_count_ext</a>                : 2;
<a name="l05830"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a19d417b66219c000ca05e27dd71da06d">05830</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#a19d417b66219c000ca05e27dd71da06d">lfsr_pattern_sel</a>             : 1;
<a name="l05831"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#ab49141a60e8a12ed0a32e1876fd3370e">05831</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html#ab49141a60e8a12ed0a32e1876fd3370e">reserved_63_63</a>               : 1;
<a name="l05832"></a>05832 <span class="preprocessor">#endif</span>
<a name="l05833"></a>05833 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html#a20efbc6eedb04628adc49cc6b032a3f3">s</a>;
<a name="l05834"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html">05834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html">cvmx_lmcx_dbtrain_ctl_cn73xx</a> {
<a name="l05835"></a>05835 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05836"></a>05836 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a17d56b2a26141e6aa97272a673979dbc">reserved_60_63</a>               : 4;
<a name="l05837"></a>05837     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a603c8f1fed5c126a03c62d586afc69d6">db_output_impedance</a>          : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05838"></a>05838     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a8703396676546bee058cecb6f017e772">db_sel</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05839"></a>05839     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ac5b50912fbdd4033feedddb31fd7a12b">tccd_sel</a>                     : 1;  <span class="comment">/**&lt; When set, the sequence uses MODEREG_PARAMS3[TCCD_L] to space out</span>
<a name="l05840"></a>05840 <span class="comment">                                                         back-to-back read commands. Otherwise it will space out back-to-back</span>
<a name="l05841"></a>05841 <span class="comment">                                                         reads with a default value of 4 cycles.</span>
<a name="l05842"></a>05842 <span class="comment">                                                         While in DRAM MPR mode, reads from page 0 may use tCCD_S or tCCD_L.</span>
<a name="l05843"></a>05843 <span class="comment">                                                         Reads from pages 1, 2 or 3 however must use tCCD_L, thereby requiring</span>
<a name="l05844"></a>05844 <span class="comment">                                                         this bit to be set. */</span>
<a name="l05845"></a>05845     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a4c969d1dfbcb586a24c8e2a7d201b099">rw_train</a>                     : 1;  <span class="comment">/**&lt; When set, the sequence will perform a Write to the DRAM</span>
<a name="l05846"></a>05846 <span class="comment">                                                         memory array using burst patern that are set in the CSRs</span>
<a name="l05847"></a>05847 <span class="comment">                                                         LMC()_GENERAL_PURPOSE0[DATA]&lt;61:0&gt;, LMC()_GENERAL_PURPOSE1[DATA]&lt;61:0&gt; and</span>
<a name="l05848"></a>05848 <span class="comment">                                                         LMC()_GENERAL_PURPOSE2[DATA]&lt;15:0&gt;.</span>
<a name="l05849"></a>05849 <span class="comment">                                                         This burst pattern gets shifted by one byte at every cycle.</span>
<a name="l05850"></a>05850 <span class="comment">                                                         The sequence will then do the reads to the same location and compare</span>
<a name="l05851"></a>05851 <span class="comment">                                                         the data coming back with this pattern.</span>
<a name="l05852"></a>05852 <span class="comment">                                                         The bit-wise comparison result gets stored in</span>
<a name="l05853"></a>05853 <span class="comment">                                                         LMC()_MPR_DATA0[MPR_DATA]&lt;63:0&gt; and LMC()_MPR_DATA1[MPR_DATA]&lt;7:0&gt;. */</span>
<a name="l05854"></a>05854     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a9bd997a1d51371f10ff8e1934eecd7f7">read_dq_count</a>                : 7;  <span class="comment">/**&lt; The amount of cycles until a pulse is issued to sample the DQ into the</span>
<a name="l05855"></a>05855 <span class="comment">                                                         MPR register. This bits control the timing of when to sample the data</span>
<a name="l05856"></a>05856 <span class="comment">                                                         buffer training result. */</span>
<a name="l05857"></a>05857     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a0f9096df4037f287a4d0dbfe2d74e1e6">read_cmd_count</a>               : 5;  <span class="comment">/**&lt; The amount of Read and Write Commands to be sent during the R/W training. */</span>
<a name="l05858"></a>05858     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ae4eca735a85a254777cbba37cac001b3">write_ena</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05859"></a>05859     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a84910b8efec1c4a4f0b38eba6f1cb253">activate</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05860"></a>05860     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a8a018e437ea843a0d4a26aeb57e4cabe">prank</a>                        : 2;  <span class="comment">/**&lt; Physical rank bits for read/write/activate operation. */</span>
<a name="l05861"></a>05861     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a5ab9d9dcc38264c53f67760a04fba7a2">lrank</a>                        : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05862"></a>05862     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a53e7f3a80d9b9d77dff75b00512f6f73">row_a</a>                        : 18; <span class="comment">/**&lt; The row address for the activate command. */</span>
<a name="l05863"></a>05863     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a7f573aebbbb143eb344b2363daa51e1b">bg</a>                           : 2;  <span class="comment">/**&lt; The bank group that the R/W commands are directed to. */</span>
<a name="l05864"></a>05864     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a284a2286ad6587f7c16459584fdd43aa">ba</a>                           : 2;  <span class="comment">/**&lt; The bank address that the R/W commands are directed to. */</span>
<a name="l05865"></a>05865     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ace03750196672962d148076f24c87174">column_a</a>                     : 13; <span class="comment">/**&lt; Column address for the R/W operation. */</span>
<a name="l05866"></a>05866 <span class="preprocessor">#else</span>
<a name="l05867"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ace03750196672962d148076f24c87174">05867</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ace03750196672962d148076f24c87174">column_a</a>                     : 13;
<a name="l05868"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a284a2286ad6587f7c16459584fdd43aa">05868</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a284a2286ad6587f7c16459584fdd43aa">ba</a>                           : 2;
<a name="l05869"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a7f573aebbbb143eb344b2363daa51e1b">05869</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a7f573aebbbb143eb344b2363daa51e1b">bg</a>                           : 2;
<a name="l05870"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a53e7f3a80d9b9d77dff75b00512f6f73">05870</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a53e7f3a80d9b9d77dff75b00512f6f73">row_a</a>                        : 18;
<a name="l05871"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a5ab9d9dcc38264c53f67760a04fba7a2">05871</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a5ab9d9dcc38264c53f67760a04fba7a2">lrank</a>                        : 3;
<a name="l05872"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a8a018e437ea843a0d4a26aeb57e4cabe">05872</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a8a018e437ea843a0d4a26aeb57e4cabe">prank</a>                        : 2;
<a name="l05873"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a84910b8efec1c4a4f0b38eba6f1cb253">05873</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a84910b8efec1c4a4f0b38eba6f1cb253">activate</a>                     : 1;
<a name="l05874"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ae4eca735a85a254777cbba37cac001b3">05874</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ae4eca735a85a254777cbba37cac001b3">write_ena</a>                    : 1;
<a name="l05875"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a0f9096df4037f287a4d0dbfe2d74e1e6">05875</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a0f9096df4037f287a4d0dbfe2d74e1e6">read_cmd_count</a>               : 5;
<a name="l05876"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a9bd997a1d51371f10ff8e1934eecd7f7">05876</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a9bd997a1d51371f10ff8e1934eecd7f7">read_dq_count</a>                : 7;
<a name="l05877"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a4c969d1dfbcb586a24c8e2a7d201b099">05877</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a4c969d1dfbcb586a24c8e2a7d201b099">rw_train</a>                     : 1;
<a name="l05878"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ac5b50912fbdd4033feedddb31fd7a12b">05878</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#ac5b50912fbdd4033feedddb31fd7a12b">tccd_sel</a>                     : 1;
<a name="l05879"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a8703396676546bee058cecb6f017e772">05879</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a8703396676546bee058cecb6f017e772">db_sel</a>                       : 1;
<a name="l05880"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a603c8f1fed5c126a03c62d586afc69d6">05880</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a603c8f1fed5c126a03c62d586afc69d6">db_output_impedance</a>          : 3;
<a name="l05881"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a17d56b2a26141e6aa97272a673979dbc">05881</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cn73xx.html#a17d56b2a26141e6aa97272a673979dbc">reserved_60_63</a>               : 4;
<a name="l05882"></a>05882 <span class="preprocessor">#endif</span>
<a name="l05883"></a>05883 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html#a024e35467f8309f00123364888d82af8">cn73xx</a>;
<a name="l05884"></a><a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html#aa52f3c331ec8e029ba364e2547a12a2d">05884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__s.html">cvmx_lmcx_dbtrain_ctl_s</a>        <a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html#aa52f3c331ec8e029ba364e2547a12a2d">cn78xx</a>;
<a name="l05885"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html">05885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html">cvmx_lmcx_dbtrain_ctl_cnf75xx</a> {
<a name="l05886"></a>05886 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05887"></a>05887 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ac3780f12d3907eec16e98f4f24faa55d">reserved_62_63</a>               : 2;
<a name="l05888"></a>05888     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5c098b1e14a13eefaa5b56a18c554963">cmd_count_ext</a>                : 2;  <span class="comment">/**&lt; Extension bits to the field DBTRAIN_CTL[READ_CMD_COUNT]. This enables</span>
<a name="l05889"></a>05889 <span class="comment">                                                         up to 128 read and write commands. */</span>
<a name="l05890"></a>05890     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a87e1f366477829d2e4286de9a34d6228">db_output_impedance</a>          : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05891"></a>05891     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a49f4386bf325e2fa2f7d5e9ea7296577">db_sel</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05892"></a>05892     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ace212850debf0f0aa1ef21315df8bb0d">tccd_sel</a>                     : 1;  <span class="comment">/**&lt; When set, the sequence uses MODEREG_PARAMS3[TCCD_L] to space out</span>
<a name="l05893"></a>05893 <span class="comment">                                                         back-to-back read commands. Otherwise it will space out back-to-back</span>
<a name="l05894"></a>05894 <span class="comment">                                                         reads with a default value of 4 cycles.</span>
<a name="l05895"></a>05895 <span class="comment">                                                         While in DRAM MPR mode, reads from Page 0 may use tCCD_S or tCCD_L.</span>
<a name="l05896"></a>05896 <span class="comment">                                                         Reads from Pages 1, 2 or 3 however must use tCCD_L, thereby requring</span>
<a name="l05897"></a>05897 <span class="comment">                                                         this bit to be set. */</span>
<a name="l05898"></a>05898     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a2c322519216de743f6d7fb97b6ff1d6d">rw_train</a>                     : 1;  <span class="comment">/**&lt; When set, the sequence will perform a Write to the DRAM</span>
<a name="l05899"></a>05899 <span class="comment">                                                         memory array using burst patern that are set in the CSRs</span>
<a name="l05900"></a>05900 <span class="comment">                                                         LMC()_GENERAL_PURPOSE0[DATA]&lt;61:0&gt;, LMC()_GENERAL_PURPOSE1[DATA]&lt;61:0&gt; and</span>
<a name="l05901"></a>05901 <span class="comment">                                                         LMC()_GENERAL_PURPOSE2[DATA]&lt;15:0&gt;.</span>
<a name="l05902"></a>05902 <span class="comment">                                                         This burst pattern gets shifted by one byte at every cycle.</span>
<a name="l05903"></a>05903 <span class="comment">                                                         The sequence will then do the reads to the same location and compare</span>
<a name="l05904"></a>05904 <span class="comment">                                                         the data coming back with this pattern.</span>
<a name="l05905"></a>05905 <span class="comment">                                                         The bit-wise comparison result gets stored in</span>
<a name="l05906"></a>05906 <span class="comment">                                                         LMC()_MPR_DATA0[MPR_DATA]&lt;63:0&gt; and LMC()_MPR_DATA1[MPR_DATA]&lt;7:0&gt;. */</span>
<a name="l05907"></a>05907     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#af2c23684c4537292b8d380e084a78dce">read_dq_count</a>                : 7;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05908"></a>05908     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ad783a9bfa7d51ac2108b7a42303f1d34">read_cmd_count</a>               : 5;  <span class="comment">/**&lt; The amount of Read and Write Commands to be sent during the R/W training. */</span>
<a name="l05909"></a>05909     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ad19d6e5a9f6441b56e8245c7e5caaf4a">write_ena</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05910"></a>05910     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#adce6c4c35cecfb4e8cf19e7c8598f053">activate</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05911"></a>05911     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a1e836e977f8a148a5b5dd084558f544d">prank</a>                        : 2;  <span class="comment">/**&lt; Physical rank bits for read/write/activate operation. */</span>
<a name="l05912"></a>05912     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a27fa91ecb1422d73388871598dbbbdcb">lrank</a>                        : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l05913"></a>05913     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5128901cb4cf847a9bef5e24a883009a">row_a</a>                        : 18; <span class="comment">/**&lt; The row address for the Activate command. */</span>
<a name="l05914"></a>05914     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a9a591218b36e1e2d28ae325afba0e3cb">bg</a>                           : 2;  <span class="comment">/**&lt; The bank group that the R/W commands are directed to. */</span>
<a name="l05915"></a>05915     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5d3852d13809a73b38dfd0864cade3e3">ba</a>                           : 2;  <span class="comment">/**&lt; The bank address for the R/W commands are directed to. */</span>
<a name="l05916"></a>05916     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a09854b409d35391c065ec6cac0a20af1">column_a</a>                     : 13; <span class="comment">/**&lt; Column address for the R/W operation. */</span>
<a name="l05917"></a>05917 <span class="preprocessor">#else</span>
<a name="l05918"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a09854b409d35391c065ec6cac0a20af1">05918</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a09854b409d35391c065ec6cac0a20af1">column_a</a>                     : 13;
<a name="l05919"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5d3852d13809a73b38dfd0864cade3e3">05919</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5d3852d13809a73b38dfd0864cade3e3">ba</a>                           : 2;
<a name="l05920"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a9a591218b36e1e2d28ae325afba0e3cb">05920</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a9a591218b36e1e2d28ae325afba0e3cb">bg</a>                           : 2;
<a name="l05921"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5128901cb4cf847a9bef5e24a883009a">05921</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5128901cb4cf847a9bef5e24a883009a">row_a</a>                        : 18;
<a name="l05922"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a27fa91ecb1422d73388871598dbbbdcb">05922</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a27fa91ecb1422d73388871598dbbbdcb">lrank</a>                        : 3;
<a name="l05923"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a1e836e977f8a148a5b5dd084558f544d">05923</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a1e836e977f8a148a5b5dd084558f544d">prank</a>                        : 2;
<a name="l05924"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#adce6c4c35cecfb4e8cf19e7c8598f053">05924</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#adce6c4c35cecfb4e8cf19e7c8598f053">activate</a>                     : 1;
<a name="l05925"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ad19d6e5a9f6441b56e8245c7e5caaf4a">05925</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ad19d6e5a9f6441b56e8245c7e5caaf4a">write_ena</a>                    : 1;
<a name="l05926"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ad783a9bfa7d51ac2108b7a42303f1d34">05926</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ad783a9bfa7d51ac2108b7a42303f1d34">read_cmd_count</a>               : 5;
<a name="l05927"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#af2c23684c4537292b8d380e084a78dce">05927</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#af2c23684c4537292b8d380e084a78dce">read_dq_count</a>                : 7;
<a name="l05928"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a2c322519216de743f6d7fb97b6ff1d6d">05928</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a2c322519216de743f6d7fb97b6ff1d6d">rw_train</a>                     : 1;
<a name="l05929"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ace212850debf0f0aa1ef21315df8bb0d">05929</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ace212850debf0f0aa1ef21315df8bb0d">tccd_sel</a>                     : 1;
<a name="l05930"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a49f4386bf325e2fa2f7d5e9ea7296577">05930</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a49f4386bf325e2fa2f7d5e9ea7296577">db_sel</a>                       : 1;
<a name="l05931"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a87e1f366477829d2e4286de9a34d6228">05931</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a87e1f366477829d2e4286de9a34d6228">db_output_impedance</a>          : 3;
<a name="l05932"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5c098b1e14a13eefaa5b56a18c554963">05932</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#a5c098b1e14a13eefaa5b56a18c554963">cmd_count_ext</a>                : 2;
<a name="l05933"></a><a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ac3780f12d3907eec16e98f4f24faa55d">05933</a>     uint64_t <a class="code" href="structcvmx__lmcx__dbtrain__ctl_1_1cvmx__lmcx__dbtrain__ctl__cnf75xx.html#ac3780f12d3907eec16e98f4f24faa55d">reserved_62_63</a>               : 2;
<a name="l05934"></a>05934 <span class="preprocessor">#endif</span>
<a name="l05935"></a>05935 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html#af8db2b50d32c8843d347f2994d150677">cnf75xx</a>;
<a name="l05936"></a>05936 };
<a name="l05937"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae2d0db9b0e6e63e768e7055b82f17cbf">05937</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html" title="cvmx_lmc::_dbtrain_ctl">cvmx_lmcx_dbtrain_ctl</a> <a class="code" href="unioncvmx__lmcx__dbtrain__ctl.html" title="cvmx_lmc::_dbtrain_ctl">cvmx_lmcx_dbtrain_ctl_t</a>;
<a name="l05938"></a>05938 <span class="comment"></span>
<a name="l05939"></a>05939 <span class="comment">/**</span>
<a name="l05940"></a>05940 <span class="comment"> * cvmx_lmc#_dclk_cnt</span>
<a name="l05941"></a>05941 <span class="comment"> *</span>
<a name="l05942"></a>05942 <span class="comment"> * LMC_DCLK_CNT  = Performance Counters</span>
<a name="l05943"></a>05943 <span class="comment"> *</span>
<a name="l05944"></a>05944 <span class="comment"> */</span>
<a name="l05945"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html">05945</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__cnt.html" title="cvmx_lmc::_dclk_cnt">cvmx_lmcx_dclk_cnt</a> {
<a name="l05946"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#afc1674512e7360c603d7daab2532b049">05946</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#afc1674512e7360c603d7daab2532b049">u64</a>;
<a name="l05947"></a><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">05947</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a> {
<a name="l05948"></a>05948 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05949"></a>05949 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html#a823e78054350b45f75b119846ed67843">dclkcnt</a>                      : 64; <span class="comment">/**&lt; Performance counter. A 64-bit counter that increments every CK cycle. */</span>
<a name="l05950"></a>05950 <span class="preprocessor">#else</span>
<a name="l05951"></a><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html#a823e78054350b45f75b119846ed67843">05951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html#a823e78054350b45f75b119846ed67843">dclkcnt</a>                      : 64;
<a name="l05952"></a>05952 <span class="preprocessor">#endif</span>
<a name="l05953"></a>05953 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#ad3bd0d8d598a4bb94a6751aaacf4873f">s</a>;
<a name="l05954"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a49dd3b8847248426c8343b663d7bf00e">05954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a49dd3b8847248426c8343b663d7bf00e">cn61xx</a>;
<a name="l05955"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a6f1659b2e9fe2a98aae54fac2d2af04d">05955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a6f1659b2e9fe2a98aae54fac2d2af04d">cn63xx</a>;
<a name="l05956"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#aba676876839e3f4aa5040146d0ebefc1">05956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#aba676876839e3f4aa5040146d0ebefc1">cn63xxp1</a>;
<a name="l05957"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#aa4b7241b2e35de26ada455f51ea3ad57">05957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#aa4b7241b2e35de26ada455f51ea3ad57">cn66xx</a>;
<a name="l05958"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#ad6e0a2806db97b4fd28815ea7fc08f9b">05958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#ad6e0a2806db97b4fd28815ea7fc08f9b">cn68xx</a>;
<a name="l05959"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#abf50e0fdb2ce9fc943bd129e78475b0d">05959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#abf50e0fdb2ce9fc943bd129e78475b0d">cn68xxp1</a>;
<a name="l05960"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#afeeb60004273e57f079c75e9db1f218a">05960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#afeeb60004273e57f079c75e9db1f218a">cn70xx</a>;
<a name="l05961"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a542da87e8798a146d1d8e72859c652cc">05961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a542da87e8798a146d1d8e72859c652cc">cn70xxp1</a>;
<a name="l05962"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#af98bb2d92947a6f561fa90e3713a88f2">05962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#af98bb2d92947a6f561fa90e3713a88f2">cn73xx</a>;
<a name="l05963"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#abec6f6f8d3c93bf50ab3b1335c3accdf">05963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#abec6f6f8d3c93bf50ab3b1335c3accdf">cn78xx</a>;
<a name="l05964"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a35c6bcd9bba013014389f6ca59660720">05964</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a35c6bcd9bba013014389f6ca59660720">cn78xxp1</a>;
<a name="l05965"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a914c9eda482e7716e7b1244559b0faa5">05965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a914c9eda482e7716e7b1244559b0faa5">cnf71xx</a>;
<a name="l05966"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a3185905cff320fec22b2a64d9c0dcd36">05966</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt_1_1cvmx__lmcx__dclk__cnt__s.html">cvmx_lmcx_dclk_cnt_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__cnt.html#a3185905cff320fec22b2a64d9c0dcd36">cnf75xx</a>;
<a name="l05967"></a>05967 };
<a name="l05968"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae33847b41b066d3288c1e3a3a3c884ca">05968</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__cnt.html" title="cvmx_lmc::_dclk_cnt">cvmx_lmcx_dclk_cnt</a> <a class="code" href="unioncvmx__lmcx__dclk__cnt.html" title="cvmx_lmc::_dclk_cnt">cvmx_lmcx_dclk_cnt_t</a>;
<a name="l05969"></a>05969 <span class="comment"></span>
<a name="l05970"></a>05970 <span class="comment">/**</span>
<a name="l05971"></a>05971 <span class="comment"> * cvmx_lmc#_dclk_cnt_hi</span>
<a name="l05972"></a>05972 <span class="comment"> *</span>
<a name="l05973"></a>05973 <span class="comment"> * LMC_DCLK_CNT_HI  = Performance Counters</span>
<a name="l05974"></a>05974 <span class="comment"> *</span>
<a name="l05975"></a>05975 <span class="comment"> */</span>
<a name="l05976"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html">05976</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html" title="cvmx_lmc::_dclk_cnt_hi">cvmx_lmcx_dclk_cnt_hi</a> {
<a name="l05977"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a50e6711cfb7bc6d789ec7ef5c45263f9">05977</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a50e6711cfb7bc6d789ec7ef5c45263f9">u64</a>;
<a name="l05978"></a><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">05978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a> {
<a name="l05979"></a>05979 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l05980"></a>05980 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html#afd33731db02c31caba0f8dd4707130e5">reserved_32_63</a>               : 32;
<a name="l05981"></a>05981     uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html#a377343cb60035c9e928fc70d187e3f40">dclkcnt_hi</a>                   : 32; <span class="comment">/**&lt; Performance Counter that counts dclks</span>
<a name="l05982"></a>05982 <span class="comment">                                                         Upper 32-bits of a 64-bit counter. */</span>
<a name="l05983"></a>05983 <span class="preprocessor">#else</span>
<a name="l05984"></a><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html#a377343cb60035c9e928fc70d187e3f40">05984</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html#a377343cb60035c9e928fc70d187e3f40">dclkcnt_hi</a>                   : 32;
<a name="l05985"></a><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html#afd33731db02c31caba0f8dd4707130e5">05985</a>     uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html#afd33731db02c31caba0f8dd4707130e5">reserved_32_63</a>               : 32;
<a name="l05986"></a>05986 <span class="preprocessor">#endif</span>
<a name="l05987"></a>05987 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#adadb9831ab20c11090e2643affe77529">s</a>;
<a name="l05988"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a15051c8bde07e4b8eef1d2fa4de7c051">05988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a15051c8bde07e4b8eef1d2fa4de7c051">cn30xx</a>;
<a name="l05989"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a3a787f1ff110ca93ed102fdd71d451b4">05989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a3a787f1ff110ca93ed102fdd71d451b4">cn31xx</a>;
<a name="l05990"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a9e8e48d20612a23c567bb5ae0b665d60">05990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a9e8e48d20612a23c567bb5ae0b665d60">cn38xx</a>;
<a name="l05991"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a03f7a569be20849f8e10f2aeffc3db76">05991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a03f7a569be20849f8e10f2aeffc3db76">cn38xxp2</a>;
<a name="l05992"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a0daf6960d1aec6bbbc31d9cd949bc361">05992</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a0daf6960d1aec6bbbc31d9cd949bc361">cn50xx</a>;
<a name="l05993"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a4517b2f9ee4ebe1de604b4c9d78f5b52">05993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a4517b2f9ee4ebe1de604b4c9d78f5b52">cn52xx</a>;
<a name="l05994"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#af9928da503b505a23d3cd396f979a862">05994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#af9928da503b505a23d3cd396f979a862">cn52xxp1</a>;
<a name="l05995"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#abfe05b9897b783d8e836755d664fb5b5">05995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#abfe05b9897b783d8e836755d664fb5b5">cn56xx</a>;
<a name="l05996"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a44d52380869282eea8bea51787f7ad36">05996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#a44d52380869282eea8bea51787f7ad36">cn56xxp1</a>;
<a name="l05997"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#aa58074ec4049c42bc22deca03ce515ec">05997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#aa58074ec4049c42bc22deca03ce515ec">cn58xx</a>;
<a name="l05998"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#ad6df4ec3c46fa2f405dfd1a6e1b95e71">05998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__hi_1_1cvmx__lmcx__dclk__cnt__hi__s.html">cvmx_lmcx_dclk_cnt_hi_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html#ad6df4ec3c46fa2f405dfd1a6e1b95e71">cn58xxp1</a>;
<a name="l05999"></a>05999 };
<a name="l06000"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aa678a7ad3683ace77f7d4fbf1ffe4afb">06000</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html" title="cvmx_lmc::_dclk_cnt_hi">cvmx_lmcx_dclk_cnt_hi</a> <a class="code" href="unioncvmx__lmcx__dclk__cnt__hi.html" title="cvmx_lmc::_dclk_cnt_hi">cvmx_lmcx_dclk_cnt_hi_t</a>;
<a name="l06001"></a>06001 <span class="comment"></span>
<a name="l06002"></a>06002 <span class="comment">/**</span>
<a name="l06003"></a>06003 <span class="comment"> * cvmx_lmc#_dclk_cnt_lo</span>
<a name="l06004"></a>06004 <span class="comment"> *</span>
<a name="l06005"></a>06005 <span class="comment"> * LMC_DCLK_CNT_LO  = Performance Counters</span>
<a name="l06006"></a>06006 <span class="comment"> *</span>
<a name="l06007"></a>06007 <span class="comment"> */</span>
<a name="l06008"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html">06008</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html" title="cvmx_lmc::_dclk_cnt_lo">cvmx_lmcx_dclk_cnt_lo</a> {
<a name="l06009"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aba8644d9ccd315ff1b266d79af0db8b3">06009</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aba8644d9ccd315ff1b266d79af0db8b3">u64</a>;
<a name="l06010"></a><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">06010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a> {
<a name="l06011"></a>06011 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06012"></a>06012 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html#ae1a785b3ad7be8194a54a8ab1e4bedef">reserved_32_63</a>               : 32;
<a name="l06013"></a>06013     uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html#a0922f8f3b2b5b3935bebde2b9b1610fa">dclkcnt_lo</a>                   : 32; <span class="comment">/**&lt; Performance Counter that counts dclks</span>
<a name="l06014"></a>06014 <span class="comment">                                                         Lower 32-bits of a 64-bit counter. */</span>
<a name="l06015"></a>06015 <span class="preprocessor">#else</span>
<a name="l06016"></a><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html#a0922f8f3b2b5b3935bebde2b9b1610fa">06016</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html#a0922f8f3b2b5b3935bebde2b9b1610fa">dclkcnt_lo</a>                   : 32;
<a name="l06017"></a><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html#ae1a785b3ad7be8194a54a8ab1e4bedef">06017</a>     uint64_t <a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html#ae1a785b3ad7be8194a54a8ab1e4bedef">reserved_32_63</a>               : 32;
<a name="l06018"></a>06018 <span class="preprocessor">#endif</span>
<a name="l06019"></a>06019 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aa297141ade9c8c08d0ed58f1cfadf866">s</a>;
<a name="l06020"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aca96a4adea9059f14c6875a29da3234e">06020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aca96a4adea9059f14c6875a29da3234e">cn30xx</a>;
<a name="l06021"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a47f9ee72f3f62b19cb70508a9a06929c">06021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a47f9ee72f3f62b19cb70508a9a06929c">cn31xx</a>;
<a name="l06022"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a7eb5ea3ba33790f8246742be28a0b3e7">06022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a7eb5ea3ba33790f8246742be28a0b3e7">cn38xx</a>;
<a name="l06023"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#ac9be1b32c70f9a5420aa0be35ccf68ca">06023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#ac9be1b32c70f9a5420aa0be35ccf68ca">cn38xxp2</a>;
<a name="l06024"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aa048a8f0531ba6f9f001a87e9ff2cd00">06024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aa048a8f0531ba6f9f001a87e9ff2cd00">cn50xx</a>;
<a name="l06025"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a59fe3d89b28fabaec645ce59402ef319">06025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a59fe3d89b28fabaec645ce59402ef319">cn52xx</a>;
<a name="l06026"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a5f8cc7e1faeacc82148a27e21bff0941">06026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a5f8cc7e1faeacc82148a27e21bff0941">cn52xxp1</a>;
<a name="l06027"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a44d917e79fc19fce3a68b8cc5fb4adcc">06027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a44d917e79fc19fce3a68b8cc5fb4adcc">cn56xx</a>;
<a name="l06028"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a3b000c29a3055205ae80e6373ee24188">06028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#a3b000c29a3055205ae80e6373ee24188">cn56xxp1</a>;
<a name="l06029"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aed1066cd5ffdd2a9cb09a9c82c68db1a">06029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aed1066cd5ffdd2a9cb09a9c82c68db1a">cn58xx</a>;
<a name="l06030"></a><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aaa93decdd456b0dbd960021e22d816ac">06030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__cnt__lo_1_1cvmx__lmcx__dclk__cnt__lo__s.html">cvmx_lmcx_dclk_cnt_lo_s</a>        <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html#aaa93decdd456b0dbd960021e22d816ac">cn58xxp1</a>;
<a name="l06031"></a>06031 };
<a name="l06032"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad1363215f375f977345694ca2f0d189e">06032</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html" title="cvmx_lmc::_dclk_cnt_lo">cvmx_lmcx_dclk_cnt_lo</a> <a class="code" href="unioncvmx__lmcx__dclk__cnt__lo.html" title="cvmx_lmc::_dclk_cnt_lo">cvmx_lmcx_dclk_cnt_lo_t</a>;
<a name="l06033"></a>06033 <span class="comment"></span>
<a name="l06034"></a>06034 <span class="comment">/**</span>
<a name="l06035"></a>06035 <span class="comment"> * cvmx_lmc#_dclk_ctl</span>
<a name="l06036"></a>06036 <span class="comment"> *</span>
<a name="l06037"></a>06037 <span class="comment"> * LMC_DCLK_CTL = LMC DCLK generation control</span>
<a name="l06038"></a>06038 <span class="comment"> *</span>
<a name="l06039"></a>06039 <span class="comment"> *</span>
<a name="l06040"></a>06040 <span class="comment"> * Notes:</span>
<a name="l06041"></a>06041 <span class="comment"> * This CSR is only relevant for LMC1. LMC0_DCLK_CTL is not used.</span>
<a name="l06042"></a>06042 <span class="comment"> *</span>
<a name="l06043"></a>06043 <span class="comment"> */</span>
<a name="l06044"></a><a class="code" href="unioncvmx__lmcx__dclk__ctl.html">06044</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__ctl.html" title="cvmx_lmc::_dclk_ctl">cvmx_lmcx_dclk_ctl</a> {
<a name="l06045"></a><a class="code" href="unioncvmx__lmcx__dclk__ctl.html#a1bc98c24bb44f5016fe8fb95f95a46d7">06045</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dclk__ctl.html#a1bc98c24bb44f5016fe8fb95f95a46d7">u64</a>;
<a name="l06046"></a><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html">06046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html">cvmx_lmcx_dclk_ctl_s</a> {
<a name="l06047"></a>06047 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06048"></a>06048 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#a0d1720c2d0fe6d677bb6c35ecd1820a7">reserved_8_63</a>                : 56;
<a name="l06049"></a>06049     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#aada727dd919b5e4b5fe8e7d4dc0629fb">off90_ena</a>                    : 1;  <span class="comment">/**&lt; 0=use global DCLK (i.e. the PLL) directly for LMC1</span>
<a name="l06050"></a>06050 <span class="comment">                                                         1=use the 90 degree DCLK DLL to offset LMC1 DCLK */</span>
<a name="l06051"></a>06051     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#ad5b2aa2c26720e6dc5d7612dbcd9fa7a">dclk90_byp</a>                   : 1;  <span class="comment">/**&lt; 0=90 degree DCLK DLL uses sampled delay from LMC0</span>
<a name="l06052"></a>06052 <span class="comment">                                                         1=90 degree DCLK DLL uses DCLK90_VLU</span>
<a name="l06053"></a>06053 <span class="comment">                                                         See DCLK90_VLU. */</span>
<a name="l06054"></a>06054     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#abd6bd3d6103144de6cf9ce689fdf4777">dclk90_ld</a>                    : 1;  <span class="comment">/**&lt; The 90 degree DCLK DLL samples the delay setting</span>
<a name="l06055"></a>06055 <span class="comment">                                                         from LMC0&apos;s DLL when this field transitions 0-&gt;1 */</span>
<a name="l06056"></a>06056     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#ab2f05d6e963986c6f523b0fe4d63bbb4">dclk90_vlu</a>                   : 5;  <span class="comment">/**&lt; Manual open-loop delay setting.</span>
<a name="l06057"></a>06057 <span class="comment">                                                         The LMC1 90 degree DCLK DLL uses DCLK90_VLU rather</span>
<a name="l06058"></a>06058 <span class="comment">                                                         than the delay setting sampled from LMC0 when</span>
<a name="l06059"></a>06059 <span class="comment">                                                         DCLK90_BYP=1. */</span>
<a name="l06060"></a>06060 <span class="preprocessor">#else</span>
<a name="l06061"></a><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#ab2f05d6e963986c6f523b0fe4d63bbb4">06061</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#ab2f05d6e963986c6f523b0fe4d63bbb4">dclk90_vlu</a>                   : 5;
<a name="l06062"></a><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#abd6bd3d6103144de6cf9ce689fdf4777">06062</a>     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#abd6bd3d6103144de6cf9ce689fdf4777">dclk90_ld</a>                    : 1;
<a name="l06063"></a><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#ad5b2aa2c26720e6dc5d7612dbcd9fa7a">06063</a>     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#ad5b2aa2c26720e6dc5d7612dbcd9fa7a">dclk90_byp</a>                   : 1;
<a name="l06064"></a><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#aada727dd919b5e4b5fe8e7d4dc0629fb">06064</a>     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#aada727dd919b5e4b5fe8e7d4dc0629fb">off90_ena</a>                    : 1;
<a name="l06065"></a><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#a0d1720c2d0fe6d677bb6c35ecd1820a7">06065</a>     uint64_t <a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html#a0d1720c2d0fe6d677bb6c35ecd1820a7">reserved_8_63</a>                : 56;
<a name="l06066"></a>06066 <span class="preprocessor">#endif</span>
<a name="l06067"></a>06067 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dclk__ctl.html#a6876b96763d5b7115468e6c61bd160c9">s</a>;
<a name="l06068"></a><a class="code" href="unioncvmx__lmcx__dclk__ctl.html#afc4f9fc1181ead425b74efb47b80891b">06068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html">cvmx_lmcx_dclk_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__ctl.html#afc4f9fc1181ead425b74efb47b80891b">cn56xx</a>;
<a name="l06069"></a><a class="code" href="unioncvmx__lmcx__dclk__ctl.html#a4052c15d1854b5ed867be15a087da325">06069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dclk__ctl_1_1cvmx__lmcx__dclk__ctl__s.html">cvmx_lmcx_dclk_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dclk__ctl.html#a4052c15d1854b5ed867be15a087da325">cn56xxp1</a>;
<a name="l06070"></a>06070 };
<a name="l06071"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a7b9b0fa1287be7e82e9cd215e04fd983">06071</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dclk__ctl.html" title="cvmx_lmc::_dclk_ctl">cvmx_lmcx_dclk_ctl</a> <a class="code" href="unioncvmx__lmcx__dclk__ctl.html" title="cvmx_lmc::_dclk_ctl">cvmx_lmcx_dclk_ctl_t</a>;
<a name="l06072"></a>06072 <span class="comment"></span>
<a name="l06073"></a>06073 <span class="comment">/**</span>
<a name="l06074"></a>06074 <span class="comment"> * cvmx_lmc#_ddr2_ctl</span>
<a name="l06075"></a>06075 <span class="comment"> *</span>
<a name="l06076"></a>06076 <span class="comment"> * LMC_DDR2_CTL = LMC DDR2 &amp; DLL Control Register</span>
<a name="l06077"></a>06077 <span class="comment"> *</span>
<a name="l06078"></a>06078 <span class="comment"> */</span>
<a name="l06079"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html">06079</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html" title="cvmx_lmc::_ddr2_ctl">cvmx_lmcx_ddr2_ctl</a> {
<a name="l06080"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#aea12acbb5c542389bf3071d0428021a5">06080</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#aea12acbb5c542389bf3071d0428021a5">u64</a>;
<a name="l06081"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">06081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a> {
<a name="l06082"></a>06082 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06083"></a>06083 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2f7688ce02987d2e7ab90a43588404c1">reserved_32_63</a>               : 32;
<a name="l06084"></a>06084     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2aa0c4b6d1b1d2029d4232d4fbbc9074">bank8</a>                        : 1;  <span class="comment">/**&lt; For 8 bank DDR2 parts</span>
<a name="l06085"></a>06085 <span class="comment">                                                         1 - DDR2 parts have 8 internal banks (BA is 3 bits</span>
<a name="l06086"></a>06086 <span class="comment">                                                         wide).</span>
<a name="l06087"></a>06087 <span class="comment">                                                         0 - DDR2 parts have 4 internal banks (BA is 2 bits</span>
<a name="l06088"></a>06088 <span class="comment">                                                         wide). */</span>
<a name="l06089"></a>06089     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#aff84f605f3374ac70de61a31d20fd1df">burst8</a>                       : 1;  <span class="comment">/**&lt; 8-burst mode.</span>
<a name="l06090"></a>06090 <span class="comment">                                                         1 - DDR data transfer happens in burst of 8</span>
<a name="l06091"></a>06091 <span class="comment">                                                         0 - DDR data transfer happens in burst of 4</span>
<a name="l06092"></a>06092 <span class="comment">                                                         BURST8 should be set when DDR2T is set</span>
<a name="l06093"></a>06093 <span class="comment">                                                         to minimize the command bandwidth loss. */</span>
<a name="l06094"></a>06094     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a8348321d74b6af31e910bf932567f359">addlat</a>                       : 3;  <span class="comment">/**&lt; Additional Latency for posted CAS</span>
<a name="l06095"></a>06095 <span class="comment">                                                         When Posted CAS is on, this configures the additional</span>
<a name="l06096"></a>06096 <span class="comment">                                                         latency. This should be set to</span>
<a name="l06097"></a>06097 <span class="comment">                                                                1 .. LMC_MEM_CFG1[TRCD]-2</span>
<a name="l06098"></a>06098 <span class="comment">                                                         (Note the implication that posted CAS should not</span>
<a name="l06099"></a>06099 <span class="comment">                                                         be used when tRCD is two.) */</span>
<a name="l06100"></a>06100     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a29d432fd26d0e169edeed7f7978f7ed1">pocas</a>                        : 1;  <span class="comment">/**&lt; Enable the Posted CAS feature of DDR2. */</span>
<a name="l06101"></a>06101     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2728942e419d6df54d224de113bf293a">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter Clear.</span>
<a name="l06102"></a>06102 <span class="comment">                                                         Clears the LMC_OPS_CNT_*, LMC_IFB_CNT_*, and</span>
<a name="l06103"></a>06103 <span class="comment">                                                         LMC_DCLK_CNT_* registers. SW should first write this</span>
<a name="l06104"></a>06104 <span class="comment">                                                         field to a one, then write this field to a zero to</span>
<a name="l06105"></a>06105 <span class="comment">                                                         clear the CSR&apos;s. */</span>
<a name="l06106"></a>06106     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ae04e1304abf42a0be01d7fe88690b6f7">twr</a>                          : 3;  <span class="comment">/**&lt; DDR Write Recovery time (tWR). Last Wr Brst to Pre delay</span>
<a name="l06107"></a>06107 <span class="comment">                                                         This is not a direct encoding of the value. Its</span>
<a name="l06108"></a>06108 <span class="comment">                                                         programmed as below per DDR2 spec. The decimal number</span>
<a name="l06109"></a>06109 <span class="comment">                                                         on the right is RNDUP(tWR(ns) / tCYC(ns))</span>
<a name="l06110"></a>06110 <span class="comment">                                                          TYP=15ns</span>
<a name="l06111"></a>06111 <span class="comment">                                                             - 000: RESERVED</span>
<a name="l06112"></a>06112 <span class="comment">                                                             - 001: 2</span>
<a name="l06113"></a>06113 <span class="comment">                                                             - 010: 3</span>
<a name="l06114"></a>06114 <span class="comment">                                                             - 011: 4</span>
<a name="l06115"></a>06115 <span class="comment">                                                             - 100: 5</span>
<a name="l06116"></a>06116 <span class="comment">                                                             - 101: 6</span>
<a name="l06117"></a>06117 <span class="comment">                                                             - 110: 7</span>
<a name="l06118"></a>06118 <span class="comment">                                                             - 111: 8 */</span>
<a name="l06119"></a>06119     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#af8095998078d27d2a0073e331fcb484a">silo_hc</a>                      : 1;  <span class="comment">/**&lt; Delays the read sample window by a Half Cycle. */</span>
<a name="l06120"></a>06120     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#aa9a0fd4c5fcbfeb24e1d93c9809a8544">ddr_eof</a>                      : 4;  <span class="comment">/**&lt; Early Fill Counter Init.</span>
<a name="l06121"></a>06121 <span class="comment">                                                         L2 needs to know a few cycle before a fill completes so</span>
<a name="l06122"></a>06122 <span class="comment">                                                         it can get its Control pipe started (for better overall</span>
<a name="l06123"></a>06123 <span class="comment">                                                         performance). This counter contains  an init value which</span>
<a name="l06124"></a>06124 <span class="comment">                                                         is a function of Eclk/Dclk ratio to account for the</span>
<a name="l06125"></a>06125 <span class="comment">                                                         asynchronous boundary between L2 cache and the DRAM</span>
<a name="l06126"></a>06126 <span class="comment">                                                         controller. This init value will</span>
<a name="l06127"></a>06127 <span class="comment">                                                         determine when to safely let the L2 know that a fill</span>
<a name="l06128"></a>06128 <span class="comment">                                                         termination is coming up.</span>
<a name="l06129"></a>06129 <span class="comment">                                                         Set DDR_EOF according to the following rule:</span>
<a name="l06130"></a>06130 <span class="comment">                                                         eclkFreq/dclkFreq = dclkPeriod/eclkPeriod = RATIO</span>
<a name="l06131"></a>06131 <span class="comment">                                                                RATIO &lt; 6/6  -&gt; illegal</span>
<a name="l06132"></a>06132 <span class="comment">                                                         6/6 &lt;= RATIO &lt; 6/5  -&gt; DDR_EOF=3</span>
<a name="l06133"></a>06133 <span class="comment">                                                         6/5 &lt;= RATIO &lt; 6/4  -&gt; DDR_EOF=3</span>
<a name="l06134"></a>06134 <span class="comment">                                                         6/4 &lt;= RATIO &lt; 6/3  -&gt; DDR_EOF=2</span>
<a name="l06135"></a>06135 <span class="comment">                                                         6/3 &lt;= RATIO &lt; 6/2  -&gt; DDR_EOF=1</span>
<a name="l06136"></a>06136 <span class="comment">                                                         6/2 &lt;= RATIO &lt; 6/1  -&gt; DDR_EOF=0</span>
<a name="l06137"></a>06137 <span class="comment">                                                         6/1 &lt;= RATIO        -&gt; DDR_EOF=0 */</span>
<a name="l06138"></a>06138     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2b89b49a837255206e4fd5b9fa9a5ca2">tfaw</a>                         : 5;  <span class="comment">/**&lt; tFAW - Cycles = RNDUP[tFAW(ns)/tcyc(ns)] - 1</span>
<a name="l06139"></a>06139 <span class="comment">                                                         Four Access Window time. Relevant only in DDR2 AND in</span>
<a name="l06140"></a>06140 <span class="comment">                                                         8-bank parts.</span>
<a name="l06141"></a>06141 <span class="comment">                                                             tFAW = 5&apos;b0 in DDR2-4bank</span>
<a name="l06142"></a>06142 <span class="comment">                                                             tFAW = RNDUP[tFAW(ns)/tcyc(ns)] - 1</span>
<a name="l06143"></a>06143 <span class="comment">                                                                      in DDR2-8bank */</span>
<a name="l06144"></a>06144     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7317b2c12c028b3f0bd6cf80fab1cc13">crip_mode</a>                    : 1;  <span class="comment">/**&lt; Cripple Mode - When set, the LMC allows only</span>
<a name="l06145"></a>06145 <span class="comment">                                                         1 inflight transaction (.vs. 8 in normal mode).</span>
<a name="l06146"></a>06146 <span class="comment">                                                         This bit is ONLY to be set at power-on and</span>
<a name="l06147"></a>06147 <span class="comment">                                                         should not be set for normal use. */</span>
<a name="l06148"></a>06148     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a8cd580545451a33c9d75582f6802ecfb">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 cycle window for CMD and</span>
<a name="l06149"></a>06149 <span class="comment">                                                         address. This mode helps relieve setup time pressure</span>
<a name="l06150"></a>06150 <span class="comment">                                                         on the Address and command bus which nominally have</span>
<a name="l06151"></a>06151 <span class="comment">                                                         a very large fanout. Please refer to Micron&apos;s tech</span>
<a name="l06152"></a>06152 <span class="comment">                                                         note tn_47_01 titled &quot;DDR2-533 Memory Design Guide</span>
<a name="l06153"></a>06153 <span class="comment">                                                         for Two Dimm Unbuffered Systems&quot; for physical details.</span>
<a name="l06154"></a>06154 <span class="comment">                                                         BURST8 should be set when DDR2T is set to minimize</span>
<a name="l06155"></a>06155 <span class="comment">                                                         add/cmd loss. */</span>
<a name="l06156"></a>06156     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ae96404ce63a193ac94015dd09a830412">odt_ena</a>                      : 1;  <span class="comment">/**&lt; Enable Obsolete ODT on Reads</span>
<a name="l06157"></a>06157 <span class="comment">                                                         Obsolete Read ODT wiggles DDR_ODT_* pins on reads.</span>
<a name="l06158"></a>06158 <span class="comment">                                                         Should normally be cleared to zero.</span>
<a name="l06159"></a>06159 <span class="comment">                                                         When this is on, the following fields must also be</span>
<a name="l06160"></a>06160 <span class="comment">                                                         programmed:</span>
<a name="l06161"></a>06161 <span class="comment">                                                             LMC_CTL-&gt;QS_DIC - programs the termination value</span>
<a name="l06162"></a>06162 <span class="comment">                                                             LMC_RODT_CTL - programs the ODT I/O mask for Reads */</span>
<a name="l06163"></a>06163     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7b8eda972e82c2086367e1670932519b">qdll_ena</a>                     : 1;  <span class="comment">/**&lt; DDR Quad DLL Enable: A 0-&gt;1 transition on this bit after</span>
<a name="l06164"></a>06164 <span class="comment">                                                         DCLK init sequence will reset the DDR 90 DLL. Should</span>
<a name="l06165"></a>06165 <span class="comment">                                                         happen at startup before any activity in DDR.</span>
<a name="l06166"></a>06166 <span class="comment">                                                         DRESET should be asserted before and for 10 usec</span>
<a name="l06167"></a>06167 <span class="comment">                                                         following the 0-&gt;1 transition on QDLL_ENA. */</span>
<a name="l06168"></a>06168     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#add9a67c2c13fa501df6ef74c27b5a95d">dll90_vlu</a>                    : 5;  <span class="comment">/**&lt; Contains the open loop setting value for the DDR90 delay</span>
<a name="l06169"></a>06169 <span class="comment">                                                         line. */</span>
<a name="l06170"></a>06170     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7dc9d1892639a50cfd30d130dfc1bbe0">dll90_byp</a>                    : 1;  <span class="comment">/**&lt; DDR DLL90 Bypass: When set, the DDR90 DLL is to be</span>
<a name="l06171"></a>06171 <span class="comment">                                                         bypassed and the setting is defined by DLL90_VLU */</span>
<a name="l06172"></a>06172     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a48c3207a55384d8b1a203f32f0a08f81">rdqs</a>                         : 1;  <span class="comment">/**&lt; DDR2 RDQS mode. When set, configures memory subsystem to</span>
<a name="l06173"></a>06173 <span class="comment">                                                         use unidirectional DQS pins. RDQS/DM - Rcv &amp; DQS - Xmit */</span>
<a name="l06174"></a>06174     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ab2f12024e8fffd334c73903dfb24be2a">ddr2</a>                         : 1;  <span class="comment">/**&lt; Should be set */</span>
<a name="l06175"></a>06175 <span class="preprocessor">#else</span>
<a name="l06176"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ab2f12024e8fffd334c73903dfb24be2a">06176</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ab2f12024e8fffd334c73903dfb24be2a">ddr2</a>                         : 1;
<a name="l06177"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a48c3207a55384d8b1a203f32f0a08f81">06177</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a48c3207a55384d8b1a203f32f0a08f81">rdqs</a>                         : 1;
<a name="l06178"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7dc9d1892639a50cfd30d130dfc1bbe0">06178</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7dc9d1892639a50cfd30d130dfc1bbe0">dll90_byp</a>                    : 1;
<a name="l06179"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#add9a67c2c13fa501df6ef74c27b5a95d">06179</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#add9a67c2c13fa501df6ef74c27b5a95d">dll90_vlu</a>                    : 5;
<a name="l06180"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7b8eda972e82c2086367e1670932519b">06180</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7b8eda972e82c2086367e1670932519b">qdll_ena</a>                     : 1;
<a name="l06181"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ae96404ce63a193ac94015dd09a830412">06181</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ae96404ce63a193ac94015dd09a830412">odt_ena</a>                      : 1;
<a name="l06182"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a8cd580545451a33c9d75582f6802ecfb">06182</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a8cd580545451a33c9d75582f6802ecfb">ddr2t</a>                        : 1;
<a name="l06183"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7317b2c12c028b3f0bd6cf80fab1cc13">06183</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a7317b2c12c028b3f0bd6cf80fab1cc13">crip_mode</a>                    : 1;
<a name="l06184"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2b89b49a837255206e4fd5b9fa9a5ca2">06184</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2b89b49a837255206e4fd5b9fa9a5ca2">tfaw</a>                         : 5;
<a name="l06185"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#aa9a0fd4c5fcbfeb24e1d93c9809a8544">06185</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#aa9a0fd4c5fcbfeb24e1d93c9809a8544">ddr_eof</a>                      : 4;
<a name="l06186"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#af8095998078d27d2a0073e331fcb484a">06186</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#af8095998078d27d2a0073e331fcb484a">silo_hc</a>                      : 1;
<a name="l06187"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ae04e1304abf42a0be01d7fe88690b6f7">06187</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#ae04e1304abf42a0be01d7fe88690b6f7">twr</a>                          : 3;
<a name="l06188"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2728942e419d6df54d224de113bf293a">06188</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2728942e419d6df54d224de113bf293a">bwcnt</a>                        : 1;
<a name="l06189"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a29d432fd26d0e169edeed7f7978f7ed1">06189</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a29d432fd26d0e169edeed7f7978f7ed1">pocas</a>                        : 1;
<a name="l06190"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a8348321d74b6af31e910bf932567f359">06190</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a8348321d74b6af31e910bf932567f359">addlat</a>                       : 3;
<a name="l06191"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#aff84f605f3374ac70de61a31d20fd1df">06191</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#aff84f605f3374ac70de61a31d20fd1df">burst8</a>                       : 1;
<a name="l06192"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2aa0c4b6d1b1d2029d4232d4fbbc9074">06192</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2aa0c4b6d1b1d2029d4232d4fbbc9074">bank8</a>                        : 1;
<a name="l06193"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2f7688ce02987d2e7ab90a43588404c1">06193</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html#a2f7688ce02987d2e7ab90a43588404c1">reserved_32_63</a>               : 32;
<a name="l06194"></a>06194 <span class="preprocessor">#endif</span>
<a name="l06195"></a>06195 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#afdbe87673de205632fbe78916c7f27c7">s</a>;
<a name="l06196"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html">06196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html">cvmx_lmcx_ddr2_ctl_cn30xx</a> {
<a name="l06197"></a>06197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06198"></a>06198 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#adc1102094faaf11a099c48d707bf81c2">reserved_32_63</a>               : 32;
<a name="l06199"></a>06199     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a01c5f9844cd4f503cf2e0edb8ee11905">bank8</a>                        : 1;  <span class="comment">/**&lt; For 8 bank DDR2 parts</span>
<a name="l06200"></a>06200 <span class="comment">                                                         1 - DDR2 parts have 8 internal banks (BA is 3 bits</span>
<a name="l06201"></a>06201 <span class="comment">                                                         wide).</span>
<a name="l06202"></a>06202 <span class="comment">                                                         0 - DDR2 parts have 4 internal banks (BA is 2 bits</span>
<a name="l06203"></a>06203 <span class="comment">                                                         wide). */</span>
<a name="l06204"></a>06204     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a8dd3e4029e167272be060ee8aa81b5ff">burst8</a>                       : 1;  <span class="comment">/**&lt; 8-burst mode.</span>
<a name="l06205"></a>06205 <span class="comment">                                                         1 - DDR data transfer happens in burst of 8</span>
<a name="l06206"></a>06206 <span class="comment">                                                         0 - DDR data transfer happens in burst of 4</span>
<a name="l06207"></a>06207 <span class="comment">                                                         BURST8 should be set when DDR2T is set to minimize</span>
<a name="l06208"></a>06208 <span class="comment">                                                         add/cmd bandwidth loss. */</span>
<a name="l06209"></a>06209     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a852dec882cd7dc3df1c2547752749f46">addlat</a>                       : 3;  <span class="comment">/**&lt; Additional Latency for posted CAS</span>
<a name="l06210"></a>06210 <span class="comment">                                                         When Posted CAS is on, this configures the additional</span>
<a name="l06211"></a>06211 <span class="comment">                                                         latency. This should be set to</span>
<a name="l06212"></a>06212 <span class="comment">                                                                1 .. LMC_MEM_CFG1[TRCD]-2</span>
<a name="l06213"></a>06213 <span class="comment">                                                         (Note the implication that posted CAS should not</span>
<a name="l06214"></a>06214 <span class="comment">                                                         be used when tRCD is two.) */</span>
<a name="l06215"></a>06215     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#af32a70308c34c15a1f90f3bb729a52de">pocas</a>                        : 1;  <span class="comment">/**&lt; Enable the Posted CAS feature of DDR2. */</span>
<a name="l06216"></a>06216     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a254a7b62916183b1430a8881c548541d">bwcnt</a>                        : 1;  <span class="comment">/**&lt; Bus utilization counter Clear.</span>
<a name="l06217"></a>06217 <span class="comment">                                                         Clears the LMC_OPS_CNT_*, LMC_IFB_CNT_*, and</span>
<a name="l06218"></a>06218 <span class="comment">                                                         LMC_DCLK_CNT_* registers. SW should first write this</span>
<a name="l06219"></a>06219 <span class="comment">                                                         field to a one, then write this field to a zero to</span>
<a name="l06220"></a>06220 <span class="comment">                                                         clear the CSR&apos;s. */</span>
<a name="l06221"></a>06221     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#afb5b38b27633fb804aceab3901190fa2">twr</a>                          : 3;  <span class="comment">/**&lt; DDR Write Recovery time (tWR). Last Wr Brst to Pre delay</span>
<a name="l06222"></a>06222 <span class="comment">                                                         This is not a direct encoding of the value. Its</span>
<a name="l06223"></a>06223 <span class="comment">                                                         programmed as below per DDR2 spec. The decimal number</span>
<a name="l06224"></a>06224 <span class="comment">                                                         on the right is RNDUP(tWR(ns) / tCYC(ns))</span>
<a name="l06225"></a>06225 <span class="comment">                                                          TYP=15ns</span>
<a name="l06226"></a>06226 <span class="comment">                                                             - 000: RESERVED</span>
<a name="l06227"></a>06227 <span class="comment">                                                             - 001: 2</span>
<a name="l06228"></a>06228 <span class="comment">                                                             - 010: 3</span>
<a name="l06229"></a>06229 <span class="comment">                                                             - 011: 4</span>
<a name="l06230"></a>06230 <span class="comment">                                                             - 100: 5</span>
<a name="l06231"></a>06231 <span class="comment">                                                             - 101: 6</span>
<a name="l06232"></a>06232 <span class="comment">                                                             - 110-111: RESERVED */</span>
<a name="l06233"></a>06233     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#adadbe3af729d8729c9415b85ab7021e6">silo_hc</a>                      : 1;  <span class="comment">/**&lt; Delays the read sample window by a Half Cycle. */</span>
<a name="l06234"></a>06234     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#af336de880534d7315e2d02c8a327fcde">ddr_eof</a>                      : 4;  <span class="comment">/**&lt; Early Fill Counter Init.</span>
<a name="l06235"></a>06235 <span class="comment">                                                         L2 needs to know a few cycle before a fill completes so</span>
<a name="l06236"></a>06236 <span class="comment">                                                         it can get its Control pipe started (for better overall</span>
<a name="l06237"></a>06237 <span class="comment">                                                         performance). This counter contains  an init value which</span>
<a name="l06238"></a>06238 <span class="comment">                                                         is a function of Eclk/Dclk ratio to account for the</span>
<a name="l06239"></a>06239 <span class="comment">                                                         asynchronous boundary between L2 cache and the DRAM</span>
<a name="l06240"></a>06240 <span class="comment">                                                         controller. This init value will</span>
<a name="l06241"></a>06241 <span class="comment">                                                         determine when to safely let the L2 know that a fill</span>
<a name="l06242"></a>06242 <span class="comment">                                                         termination is coming up.</span>
<a name="l06243"></a>06243 <span class="comment">                                                         DDR_EOF = RNDUP (DCLK period/Eclk Period). If the ratio</span>
<a name="l06244"></a>06244 <span class="comment">                                                         is above 3, set DDR_EOF to 3.</span>
<a name="l06245"></a>06245 <span class="comment">                                                             DCLK/ECLK period         DDR_EOF</span>
<a name="l06246"></a>06246 <span class="comment">                                                                Less than 1            1</span>
<a name="l06247"></a>06247 <span class="comment">                                                                Less than 2            2</span>
<a name="l06248"></a>06248 <span class="comment">                                                                More than 2            3 */</span>
<a name="l06249"></a>06249     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a0ca698844a4b431b68f76d89aab96f3f">tfaw</a>                         : 5;  <span class="comment">/**&lt; tFAW - Cycles = RNDUP[tFAW(ns)/tcyc(ns)] - 1</span>
<a name="l06250"></a>06250 <span class="comment">                                                         Four Access Window time. Relevant only in</span>
<a name="l06251"></a>06251 <span class="comment">                                                         8-bank parts.</span>
<a name="l06252"></a>06252 <span class="comment">                                                             TFAW = 5&apos;b0 for DDR2-4bank</span>
<a name="l06253"></a>06253 <span class="comment">                                                             TFAW = RNDUP[tFAW(ns)/tcyc(ns)] - 1 in DDR2-8bank */</span>
<a name="l06254"></a>06254     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a3ed21032e9efd36d45cefff24d48d59b">crip_mode</a>                    : 1;  <span class="comment">/**&lt; Cripple Mode - When set, the LMC allows only</span>
<a name="l06255"></a>06255 <span class="comment">                                                         1 inflight transaction (.vs. 8 in normal mode).</span>
<a name="l06256"></a>06256 <span class="comment">                                                         This bit is ONLY to be set at power-on and</span>
<a name="l06257"></a>06257 <span class="comment">                                                         should not be set for normal use. */</span>
<a name="l06258"></a>06258     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a135a6f0e293638b05cb88cee326825bf">ddr2t</a>                        : 1;  <span class="comment">/**&lt; Turn on the DDR 2T mode. 2 cycle window for CMD and</span>
<a name="l06259"></a>06259 <span class="comment">                                                         address. This mode helps relieve setup time pressure</span>
<a name="l06260"></a>06260 <span class="comment">                                                         on the Address and command bus which nominally have</span>
<a name="l06261"></a>06261 <span class="comment">                                                         a very large fanout. Please refer to Micron&apos;s tech</span>
<a name="l06262"></a>06262 <span class="comment">                                                         note tn_47_01 titled &quot;DDR2-533 Memory Design Guide</span>
<a name="l06263"></a>06263 <span class="comment">                                                         for Two Dimm Unbuffered Systems&quot; for physical details.</span>
<a name="l06264"></a>06264 <span class="comment">                                                         BURST8 should be used when DDR2T is set to minimize</span>
<a name="l06265"></a>06265 <span class="comment">                                                         add/cmd bandwidth loss. */</span>
<a name="l06266"></a>06266     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#aaaf81622b601f1e46e2eefc7029e1774">odt_ena</a>                      : 1;  <span class="comment">/**&lt; Enable ODT for DDR2 on Reads</span>
<a name="l06267"></a>06267 <span class="comment">                                                         When this is on, the following fields must also be</span>
<a name="l06268"></a>06268 <span class="comment">                                                         programmed:</span>
<a name="l06269"></a>06269 <span class="comment">                                                             LMC_CTL-&gt;QS_DIC - programs the termination value</span>
<a name="l06270"></a>06270 <span class="comment">                                                             LMC_RODT_CTL - programs the ODT I/O mask for writes</span>
<a name="l06271"></a>06271 <span class="comment">                                                         Program as 0 for DDR1 mode and ODT needs to be off</span>
<a name="l06272"></a>06272 <span class="comment">                                                         on Octeon Reads */</span>
<a name="l06273"></a>06273     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#ad095adbf6935c69cfba72938a574d7bb">qdll_ena</a>                     : 1;  <span class="comment">/**&lt; DDR Quad DLL Enable: A 0-&gt;1 transition on this bit after</span>
<a name="l06274"></a>06274 <span class="comment">                                                         erst deassertion will reset the DDR 90 DLL. Should</span>
<a name="l06275"></a>06275 <span class="comment">                                                         happen at startup before any activity in DDR. */</span>
<a name="l06276"></a>06276     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a99577c6ba8eb5a0010aad4c18600e519">dll90_vlu</a>                    : 5;  <span class="comment">/**&lt; Contains the open loop setting value for the DDR90 delay</span>
<a name="l06277"></a>06277 <span class="comment">                                                         line. */</span>
<a name="l06278"></a>06278     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a670784e36c583a664d185e4a8fdebd8c">dll90_byp</a>                    : 1;  <span class="comment">/**&lt; DDR DLL90 Bypass: When set, the DDR90 DLL is to be</span>
<a name="l06279"></a>06279 <span class="comment">                                                         bypassed and the setting is defined by DLL90_VLU */</span>
<a name="l06280"></a>06280     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a90bcd5d425d38c8e61263c641b2e4e19">reserved_1_1</a>                 : 1;
<a name="l06281"></a>06281     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#aa8b8ae768569b661d08dea9c6be3eefe">ddr2</a>                         : 1;  <span class="comment">/**&lt; DDR2 Enable: When set, configures memory subsystem for</span>
<a name="l06282"></a>06282 <span class="comment">                                                         DDR-II SDRAMs. */</span>
<a name="l06283"></a>06283 <span class="preprocessor">#else</span>
<a name="l06284"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#aa8b8ae768569b661d08dea9c6be3eefe">06284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#aa8b8ae768569b661d08dea9c6be3eefe">ddr2</a>                         : 1;
<a name="l06285"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a90bcd5d425d38c8e61263c641b2e4e19">06285</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a90bcd5d425d38c8e61263c641b2e4e19">reserved_1_1</a>                 : 1;
<a name="l06286"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a670784e36c583a664d185e4a8fdebd8c">06286</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a670784e36c583a664d185e4a8fdebd8c">dll90_byp</a>                    : 1;
<a name="l06287"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a99577c6ba8eb5a0010aad4c18600e519">06287</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a99577c6ba8eb5a0010aad4c18600e519">dll90_vlu</a>                    : 5;
<a name="l06288"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#ad095adbf6935c69cfba72938a574d7bb">06288</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#ad095adbf6935c69cfba72938a574d7bb">qdll_ena</a>                     : 1;
<a name="l06289"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#aaaf81622b601f1e46e2eefc7029e1774">06289</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#aaaf81622b601f1e46e2eefc7029e1774">odt_ena</a>                      : 1;
<a name="l06290"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a135a6f0e293638b05cb88cee326825bf">06290</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a135a6f0e293638b05cb88cee326825bf">ddr2t</a>                        : 1;
<a name="l06291"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a3ed21032e9efd36d45cefff24d48d59b">06291</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a3ed21032e9efd36d45cefff24d48d59b">crip_mode</a>                    : 1;
<a name="l06292"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a0ca698844a4b431b68f76d89aab96f3f">06292</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a0ca698844a4b431b68f76d89aab96f3f">tfaw</a>                         : 5;
<a name="l06293"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#af336de880534d7315e2d02c8a327fcde">06293</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#af336de880534d7315e2d02c8a327fcde">ddr_eof</a>                      : 4;
<a name="l06294"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#adadbe3af729d8729c9415b85ab7021e6">06294</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#adadbe3af729d8729c9415b85ab7021e6">silo_hc</a>                      : 1;
<a name="l06295"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#afb5b38b27633fb804aceab3901190fa2">06295</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#afb5b38b27633fb804aceab3901190fa2">twr</a>                          : 3;
<a name="l06296"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a254a7b62916183b1430a8881c548541d">06296</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a254a7b62916183b1430a8881c548541d">bwcnt</a>                        : 1;
<a name="l06297"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#af32a70308c34c15a1f90f3bb729a52de">06297</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#af32a70308c34c15a1f90f3bb729a52de">pocas</a>                        : 1;
<a name="l06298"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a852dec882cd7dc3df1c2547752749f46">06298</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a852dec882cd7dc3df1c2547752749f46">addlat</a>                       : 3;
<a name="l06299"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a8dd3e4029e167272be060ee8aa81b5ff">06299</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a8dd3e4029e167272be060ee8aa81b5ff">burst8</a>                       : 1;
<a name="l06300"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a01c5f9844cd4f503cf2e0edb8ee11905">06300</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#a01c5f9844cd4f503cf2e0edb8ee11905">bank8</a>                        : 1;
<a name="l06301"></a><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#adc1102094faaf11a099c48d707bf81c2">06301</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html#adc1102094faaf11a099c48d707bf81c2">reserved_32_63</a>               : 32;
<a name="l06302"></a>06302 <span class="preprocessor">#endif</span>
<a name="l06303"></a>06303 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#add24ad429c110c142a160e0c77bb5038">cn30xx</a>;
<a name="l06304"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#afba547c41e38a856ce6e8de83bf061bf">06304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__cn30xx.html">cvmx_lmcx_ddr2_ctl_cn30xx</a>      <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#afba547c41e38a856ce6e8de83bf061bf">cn31xx</a>;
<a name="l06305"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a63504f948e3a9e1cb526affd9d224c9d">06305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a63504f948e3a9e1cb526affd9d224c9d">cn38xx</a>;
<a name="l06306"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#ab67b469f4a3b34777d398f3426e4e25b">06306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#ab67b469f4a3b34777d398f3426e4e25b">cn38xxp2</a>;
<a name="l06307"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a5d5dbfda2177ed8d3437f388bc1a6e20">06307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a5d5dbfda2177ed8d3437f388bc1a6e20">cn50xx</a>;
<a name="l06308"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a8bdef3801daf72b37a71e37449648fdc">06308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a8bdef3801daf72b37a71e37449648fdc">cn52xx</a>;
<a name="l06309"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#aee4c65e5147901d4f88754bd7ddebe1a">06309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#aee4c65e5147901d4f88754bd7ddebe1a">cn52xxp1</a>;
<a name="l06310"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a20c0dd6866377acb13bb696ed76b90eb">06310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a20c0dd6866377acb13bb696ed76b90eb">cn56xx</a>;
<a name="l06311"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#ac9eeab9bc76e6e569bb630fa06cf6b6a">06311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#ac9eeab9bc76e6e569bb630fa06cf6b6a">cn56xxp1</a>;
<a name="l06312"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#ab1896a2e9425cb7d035a08a019914f1e">06312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#ab1896a2e9425cb7d035a08a019914f1e">cn58xx</a>;
<a name="l06313"></a><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a8d2c48fbf6c4ecd27d999c0cfafbf653">06313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr2__ctl_1_1cvmx__lmcx__ddr2__ctl__s.html">cvmx_lmcx_ddr2_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html#a8d2c48fbf6c4ecd27d999c0cfafbf653">cn58xxp1</a>;
<a name="l06314"></a>06314 };
<a name="l06315"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aafeaea51fb137b17f75b3c699d19d5cc">06315</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ddr2__ctl.html" title="cvmx_lmc::_ddr2_ctl">cvmx_lmcx_ddr2_ctl</a> <a class="code" href="unioncvmx__lmcx__ddr2__ctl.html" title="cvmx_lmc::_ddr2_ctl">cvmx_lmcx_ddr2_ctl_t</a>;
<a name="l06316"></a>06316 <span class="comment"></span>
<a name="l06317"></a>06317 <span class="comment">/**</span>
<a name="l06318"></a>06318 <span class="comment"> * cvmx_lmc#_ddr4_dimm_ctl</span>
<a name="l06319"></a>06319 <span class="comment"> *</span>
<a name="l06320"></a>06320 <span class="comment"> * Bits 0-21 of this register are used only when LMC()_CONTROL[RDIMM_ENA] = 1.</span>
<a name="l06321"></a>06321 <span class="comment"> *</span>
<a name="l06322"></a>06322 <span class="comment"> * During an RCW initialization sequence, bits 0-21 control LMC&apos;s write</span>
<a name="l06323"></a>06323 <span class="comment"> * operations to the extended DDR4 control words in the JEDEC standard</span>
<a name="l06324"></a>06324 <span class="comment"> * registering clock driver on an RDIMM.</span>
<a name="l06325"></a>06325 <span class="comment"> */</span>
<a name="l06326"></a><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html">06326</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html" title="cvmx_lmc::_ddr4_dimm_ctl">cvmx_lmcx_ddr4_dimm_ctl</a> {
<a name="l06327"></a><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a9b9733db8e23d39bd82042cc3dddc3f1">06327</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a9b9733db8e23d39bd82042cc3dddc3f1">u64</a>;
<a name="l06328"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html">06328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html">cvmx_lmcx_ddr4_dimm_ctl_s</a> {
<a name="l06329"></a>06329 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06330"></a>06330 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ab298460ada4c483fcbde6eae6a495430">reserved_28_63</a>               : 36;
<a name="l06331"></a>06331     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#af657f5a6dcfdd5461843fb48f6c1e6e1">rank_timing_enable</a>           : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06332"></a>06332     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#aa19a468447784ea9a0dcf73c6243724c">bodt_trans_mode</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06333"></a>06333     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a1cda18328cac2252d655a7c0610d7afc">trans_mode_ena</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06334"></a>06334     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#abf33725206a320cbb68b343cb40a386d">read_preamble_mode</a>           : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06335"></a>06335     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a68b2ef411fee666b114672553b890ac9">buff_config_da3</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06336"></a>06336     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a0934ba05fe137d3653f0837eb82a7c4c">mpr_over_ena</a>                 : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l06337"></a>06337     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ae6946d8676eb8c48bd61b76c1e91a829">ddr4_dimm1_wmask</a>             : 11; <span class="comment">/**&lt; DIMM1 write mask. If (DIMM1_WMASK[n] = 1), write DIMM1.RCn. */</span>
<a name="l06338"></a>06338     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ae7db50739e9f7b893096a6cd92ecf2e4">ddr4_dimm0_wmask</a>             : 11; <span class="comment">/**&lt; DIMM0 write mask. If (DIMM0_WMASK[n] = 1), write DIMM0.RCn. */</span>
<a name="l06339"></a>06339 <span class="preprocessor">#else</span>
<a name="l06340"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ae7db50739e9f7b893096a6cd92ecf2e4">06340</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ae7db50739e9f7b893096a6cd92ecf2e4">ddr4_dimm0_wmask</a>             : 11;
<a name="l06341"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ae6946d8676eb8c48bd61b76c1e91a829">06341</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ae6946d8676eb8c48bd61b76c1e91a829">ddr4_dimm1_wmask</a>             : 11;
<a name="l06342"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a0934ba05fe137d3653f0837eb82a7c4c">06342</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a0934ba05fe137d3653f0837eb82a7c4c">mpr_over_ena</a>                 : 1;
<a name="l06343"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a68b2ef411fee666b114672553b890ac9">06343</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a68b2ef411fee666b114672553b890ac9">buff_config_da3</a>              : 1;
<a name="l06344"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#abf33725206a320cbb68b343cb40a386d">06344</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#abf33725206a320cbb68b343cb40a386d">read_preamble_mode</a>           : 1;
<a name="l06345"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a1cda18328cac2252d655a7c0610d7afc">06345</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#a1cda18328cac2252d655a7c0610d7afc">trans_mode_ena</a>               : 1;
<a name="l06346"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#aa19a468447784ea9a0dcf73c6243724c">06346</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#aa19a468447784ea9a0dcf73c6243724c">bodt_trans_mode</a>              : 1;
<a name="l06347"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#af657f5a6dcfdd5461843fb48f6c1e6e1">06347</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#af657f5a6dcfdd5461843fb48f6c1e6e1">rank_timing_enable</a>           : 1;
<a name="l06348"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ab298460ada4c483fcbde6eae6a495430">06348</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html#ab298460ada4c483fcbde6eae6a495430">reserved_28_63</a>               : 36;
<a name="l06349"></a>06349 <span class="preprocessor">#endif</span>
<a name="l06350"></a>06350 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a3d97707ec02da64105b8da72453cf2f0">s</a>;
<a name="l06351"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html">06351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html">cvmx_lmcx_ddr4_dimm_ctl_cn70xx</a> {
<a name="l06352"></a>06352 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06353"></a>06353 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#a179559c2588227db918860f9dcaa2caf">reserved_22_63</a>               : 42;
<a name="l06354"></a>06354     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#adc7bf71c32572fdec78e0b8fe08586fe">ddr4_dimm1_wmask</a>             : 11; <span class="comment">/**&lt; DIMM1 write mask. If (DIMM1_WMASK[n] = 1), write DIMM1.RCn. */</span>
<a name="l06355"></a>06355     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#a983c9f8339ce4c054a13f319640295d4">ddr4_dimm0_wmask</a>             : 11; <span class="comment">/**&lt; DIMM0 write mask. If (DIMM0_WMASK[n] = 1), write DIMM0.RCn. */</span>
<a name="l06356"></a>06356 <span class="preprocessor">#else</span>
<a name="l06357"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#a983c9f8339ce4c054a13f319640295d4">06357</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#a983c9f8339ce4c054a13f319640295d4">ddr4_dimm0_wmask</a>             : 11;
<a name="l06358"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#adc7bf71c32572fdec78e0b8fe08586fe">06358</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#adc7bf71c32572fdec78e0b8fe08586fe">ddr4_dimm1_wmask</a>             : 11;
<a name="l06359"></a><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#a179559c2588227db918860f9dcaa2caf">06359</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html#a179559c2588227db918860f9dcaa2caf">reserved_22_63</a>               : 42;
<a name="l06360"></a>06360 <span class="preprocessor">#endif</span>
<a name="l06361"></a>06361 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a7f2ebd2cc5d7dc805c80b360030b1a8e">cn70xx</a>;
<a name="l06362"></a><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a8ec8b0aa9fc20dcfaa6d78e08a36c454">06362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__cn70xx.html">cvmx_lmcx_ddr4_dimm_ctl_cn70xx</a> <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a8ec8b0aa9fc20dcfaa6d78e08a36c454">cn70xxp1</a>;
<a name="l06363"></a><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a9f479cd319f53fdfec1a0d3b75533c91">06363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html">cvmx_lmcx_ddr4_dimm_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a9f479cd319f53fdfec1a0d3b75533c91">cn73xx</a>;
<a name="l06364"></a><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#abd7dc0ffd362d45bf2f0ee026ad57a57">06364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html">cvmx_lmcx_ddr4_dimm_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#abd7dc0ffd362d45bf2f0ee026ad57a57">cn78xx</a>;
<a name="l06365"></a><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a386ba69588fb6c83d1af3e80a691e2d6">06365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html">cvmx_lmcx_ddr4_dimm_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a386ba69588fb6c83d1af3e80a691e2d6">cn78xxp1</a>;
<a name="l06366"></a><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a17f9e6622af1c6817c61ae1654d58448">06366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr4__dimm__ctl_1_1cvmx__lmcx__ddr4__dimm__ctl__s.html">cvmx_lmcx_ddr4_dimm_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html#a17f9e6622af1c6817c61ae1654d58448">cnf75xx</a>;
<a name="l06367"></a>06367 };
<a name="l06368"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a95007781f69f9269e87f6b30fc8fec62">06368</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html" title="cvmx_lmc::_ddr4_dimm_ctl">cvmx_lmcx_ddr4_dimm_ctl</a> <a class="code" href="unioncvmx__lmcx__ddr4__dimm__ctl.html" title="cvmx_lmc::_ddr4_dimm_ctl">cvmx_lmcx_ddr4_dimm_ctl_t</a>;
<a name="l06369"></a>06369 <span class="comment"></span>
<a name="l06370"></a>06370 <span class="comment">/**</span>
<a name="l06371"></a>06371 <span class="comment"> * cvmx_lmc#_ddr_pll_ctl</span>
<a name="l06372"></a>06372 <span class="comment"> *</span>
<a name="l06373"></a>06373 <span class="comment"> * This register controls the DDR_CK frequency. For details, refer to CK Speed Programming. See</span>
<a name="l06374"></a>06374 <span class="comment"> * LMC Initialization Sequence for the initialization sequence.</span>
<a name="l06375"></a>06375 <span class="comment"> * DDR PLL Bringup sequence:</span>
<a name="l06376"></a>06376 <span class="comment"> *</span>
<a name="l06377"></a>06377 <span class="comment"> * 1. Write [CLKF], [DDR_PS_EN], DFM_PS_EN, DIFFAMP, CPS, CPB.</span>
<a name="l06378"></a>06378 <span class="comment"> *</span>
<a name="l06379"></a>06379 <span class="comment"> * 2. Wait 128 ref clock cycles (7680 rclk cycles).</span>
<a name="l06380"></a>06380 <span class="comment"> *</span>
<a name="l06381"></a>06381 <span class="comment"> * 3. Write 1 to RESET_N.</span>
<a name="l06382"></a>06382 <span class="comment"> *</span>
<a name="l06383"></a>06383 <span class="comment"> * 4. Wait 1152 ref clocks (1152*16 rclk cycles).</span>
<a name="l06384"></a>06384 <span class="comment"> *</span>
<a name="l06385"></a>06385 <span class="comment"> * 5. Write 0 to DDR_DIV_RESET and DFM_DIV_RESET.</span>
<a name="l06386"></a>06386 <span class="comment"> *</span>
<a name="l06387"></a>06387 <span class="comment"> * 6. Wait 10 ref clock cycles (160 rclk cycles) before bringing up the DDR interface</span>
<a name="l06388"></a>06388 <span class="comment"> */</span>
<a name="l06389"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html">06389</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html" title="cvmx_lmc::_ddr_pll_ctl">cvmx_lmcx_ddr_pll_ctl</a> {
<a name="l06390"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a57799cb13bdb9c8f6e66de9914a3eaf8">06390</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a57799cb13bdb9c8f6e66de9914a3eaf8">u64</a>;
<a name="l06391"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html">06391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html">cvmx_lmcx_ddr_pll_ctl_s</a> {
<a name="l06392"></a>06392 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06393"></a>06393 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a20dde2c07e0edab3253c246046dc945c">reserved_45_63</a>               : 19;
<a name="l06394"></a>06394     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a7ea30e02b042de7468b5608f214f5ac1">dclk_alt_refclk_sel</a>          : 1;  <span class="comment">/**&lt; Select alternate reference clock for DCLK PLL. */</span>
<a name="l06395"></a>06395     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a7b24ad35769ffdf94b6662062173bb06">bwadj</a>                        : 12; <span class="comment">/**&lt; Bandwidth control for DCLK PLLs. */</span>
<a name="l06396"></a>06396     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a3b7b70d3303a628d6f5d1b2822d2c749">dclk_invert</a>                  : 1;  <span class="comment">/**&lt; Invert dclk that feeds LMC/DDR at the south side of the chip. */</span>
<a name="l06397"></a>06397     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ae51e9d51d6e1765361d4f0c4f72de6e5">phy_dcok</a>                     : 1;  <span class="comment">/**&lt; Set to power up PHY logic after setting LMC()_DDR_PLL_CTL[DDR4_MODE]. */</span>
<a name="l06398"></a>06398     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ab7c7a3e2a1e2b2a3ac061ca46fa49ffb">ddr4_mode</a>                    : 1;  <span class="comment">/**&lt; DDR4 mode select: 1 = DDR4, 0 = DDR3. */</span>
<a name="l06399"></a>06399     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#accd6d56fcc7c871be7774d4ffa18c002">pll_fbslip</a>                   : 1;  <span class="comment">/**&lt; PLL FBSLIP indication. */</span>
<a name="l06400"></a>06400     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#af1b34c8a9a752dcb0e502fcfc654ad5f">pll_lock</a>                     : 1;  <span class="comment">/**&lt; PLL LOCK indication. */</span>
<a name="l06401"></a>06401     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ab56a7adea6da91e05e6e902cdd06656d">reserved_18_26</a>               : 9;
<a name="l06402"></a>06402     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#aabfaaf1d26769002c1caff53f5c8adf5">diffamp</a>                      : 4;  <span class="comment">/**&lt; PLL diffamp input transconductance */</span>
<a name="l06403"></a>06403     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#af351c7984c4e5c47e3595570d1599519">cps</a>                          : 3;  <span class="comment">/**&lt; PLL charge-pump current */</span>
<a name="l06404"></a>06404     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a5e33142504df1692d1d2fc53a98d1833">reserved_8_10</a>                : 3;
<a name="l06405"></a>06405     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ac180584ea2f034138d1ea5b901567870">reset_n</a>                      : 1;  <span class="comment">/**&lt; PLL reset */</span>
<a name="l06406"></a>06406     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a98703605132ce1cc9c277f62697b3849">clkf</a>                         : 7;  <span class="comment">/**&lt; Multiply reference by [CLKF]. 31 &lt;= [CLKF] &lt;= 99. LMC PLL frequency = 50 * [CLKF]. min =</span>
<a name="l06407"></a>06407 <span class="comment">                                                         1.6</span>
<a name="l06408"></a>06408 <span class="comment">                                                         GHz, max = 5 GHz. */</span>
<a name="l06409"></a>06409 <span class="preprocessor">#else</span>
<a name="l06410"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a98703605132ce1cc9c277f62697b3849">06410</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a98703605132ce1cc9c277f62697b3849">clkf</a>                         : 7;
<a name="l06411"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ac180584ea2f034138d1ea5b901567870">06411</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ac180584ea2f034138d1ea5b901567870">reset_n</a>                      : 1;
<a name="l06412"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a5e33142504df1692d1d2fc53a98d1833">06412</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a5e33142504df1692d1d2fc53a98d1833">reserved_8_10</a>                : 3;
<a name="l06413"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#af351c7984c4e5c47e3595570d1599519">06413</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#af351c7984c4e5c47e3595570d1599519">cps</a>                          : 3;
<a name="l06414"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#aabfaaf1d26769002c1caff53f5c8adf5">06414</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#aabfaaf1d26769002c1caff53f5c8adf5">diffamp</a>                      : 4;
<a name="l06415"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ab56a7adea6da91e05e6e902cdd06656d">06415</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ab56a7adea6da91e05e6e902cdd06656d">reserved_18_26</a>               : 9;
<a name="l06416"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#af1b34c8a9a752dcb0e502fcfc654ad5f">06416</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#af1b34c8a9a752dcb0e502fcfc654ad5f">pll_lock</a>                     : 1;
<a name="l06417"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#accd6d56fcc7c871be7774d4ffa18c002">06417</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#accd6d56fcc7c871be7774d4ffa18c002">pll_fbslip</a>                   : 1;
<a name="l06418"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ab7c7a3e2a1e2b2a3ac061ca46fa49ffb">06418</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ab7c7a3e2a1e2b2a3ac061ca46fa49ffb">ddr4_mode</a>                    : 1;
<a name="l06419"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ae51e9d51d6e1765361d4f0c4f72de6e5">06419</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#ae51e9d51d6e1765361d4f0c4f72de6e5">phy_dcok</a>                     : 1;
<a name="l06420"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a3b7b70d3303a628d6f5d1b2822d2c749">06420</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a3b7b70d3303a628d6f5d1b2822d2c749">dclk_invert</a>                  : 1;
<a name="l06421"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a7b24ad35769ffdf94b6662062173bb06">06421</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a7b24ad35769ffdf94b6662062173bb06">bwadj</a>                        : 12;
<a name="l06422"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a7ea30e02b042de7468b5608f214f5ac1">06422</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a7ea30e02b042de7468b5608f214f5ac1">dclk_alt_refclk_sel</a>          : 1;
<a name="l06423"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a20dde2c07e0edab3253c246046dc945c">06423</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__s.html#a20dde2c07e0edab3253c246046dc945c">reserved_45_63</a>               : 19;
<a name="l06424"></a>06424 <span class="preprocessor">#endif</span>
<a name="l06425"></a>06425 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a10172ce93fad8a717c2ce790c6319134">s</a>;
<a name="l06426"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">06426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">cvmx_lmcx_ddr_pll_ctl_cn61xx</a> {
<a name="l06427"></a>06427 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06428"></a>06428 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#afe12d9a8aa1395f5e5610010111ae30b">reserved_27_63</a>               : 37;
<a name="l06429"></a>06429     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a2d433af82edab320762b0bd9fe7a4f78">jtg_test_mode</a>                : 1;  <span class="comment">/**&lt; JTAG Test Mode</span>
<a name="l06430"></a>06430 <span class="comment">                                                         Clock alignment between DCLK &amp; REFCLK as well as FCLK &amp;</span>
<a name="l06431"></a>06431 <span class="comment">                                                         REFCLK can only be performed after the ddr_pll_divider_reset</span>
<a name="l06432"></a>06432 <span class="comment">                                                         is deasserted. SW need to wait atleast 10 reference clock</span>
<a name="l06433"></a>06433 <span class="comment">                                                         cycles after deasserting pll_divider_reset before asserting</span>
<a name="l06434"></a>06434 <span class="comment">                                                         LMC(0)_DDR_PLL_CTL[JTG_TEST_MODE]. During alignment (which can</span>
<a name="l06435"></a>06435 <span class="comment">                                                         take upto 160 microseconds) DCLK and FCLK can exhibit some</span>
<a name="l06436"></a>06436 <span class="comment">                                                         high frequency pulses. Therefore, all bring up activities in</span>
<a name="l06437"></a>06437 <span class="comment">                                                         that clock domain need to be delayed (when the chip operates</span>
<a name="l06438"></a>06438 <span class="comment">                                                         in jtg_test_mode) by about 160 microseconds to ensure that</span>
<a name="l06439"></a>06439 <span class="comment">                                                         lock is achieved. */</span>
<a name="l06440"></a>06440     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a0a249e26c3d6100c3fe7be211b892892">dfm_div_reset</a>                : 1;  <span class="comment">/**&lt; DFM postscalar divider reset */</span>
<a name="l06441"></a>06441     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#aea43929641df25787ff9f1b6fc7c2d06">dfm_ps_en</a>                    : 3;  <span class="comment">/**&lt; DFM postscalar divide ratio</span>
<a name="l06442"></a>06442 <span class="comment">                                                         Determines the DFM CK speed.</span>
<a name="l06443"></a>06443 <span class="comment">                                                         0x0 : Divide LMC+DFM PLL output by 1</span>
<a name="l06444"></a>06444 <span class="comment">                                                         0x1 : Divide LMC+DFM PLL output by 2</span>
<a name="l06445"></a>06445 <span class="comment">                                                         0x2 : Divide LMC+DFM PLL output by 3</span>
<a name="l06446"></a>06446 <span class="comment">                                                         0x3 : Divide LMC+DFM PLL output by 4</span>
<a name="l06447"></a>06447 <span class="comment">                                                         0x4 : Divide LMC+DFM PLL output by 6</span>
<a name="l06448"></a>06448 <span class="comment">                                                         0x5 : Divide LMC+DFM PLL output by 8</span>
<a name="l06449"></a>06449 <span class="comment">                                                         0x6 : Divide LMC+DFM PLL output by 12</span>
<a name="l06450"></a>06450 <span class="comment">                                                         0x7 : Divide LMC+DFM PLL output by 12</span>
<a name="l06451"></a>06451 <span class="comment">                                                         DFM_PS_EN is not used when DFM_DIV_RESET = 1 */</span>
<a name="l06452"></a>06452     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a146c73e0c3422075e63dc9dc4651bae9">ddr_div_reset</a>                : 1;  <span class="comment">/**&lt; DDR postscalar divider reset */</span>
<a name="l06453"></a>06453     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#ac030a313217bbabceb4f082e5e2a8436">ddr_ps_en</a>                    : 3;  <span class="comment">/**&lt; DDR postscalar divide ratio</span>
<a name="l06454"></a>06454 <span class="comment">                                                         Determines the LMC CK speed.</span>
<a name="l06455"></a>06455 <span class="comment">                                                         0x0 : Divide LMC+DFM PLL output by 1</span>
<a name="l06456"></a>06456 <span class="comment">                                                         0x1 : Divide LMC+DFM PLL output by 2</span>
<a name="l06457"></a>06457 <span class="comment">                                                         0x2 : Divide LMC+DFM PLL output by 3</span>
<a name="l06458"></a>06458 <span class="comment">                                                         0x3 : Divide LMC+DFM PLL output by 4</span>
<a name="l06459"></a>06459 <span class="comment">                                                         0x4 : Divide LMC+DFM PLL output by 6</span>
<a name="l06460"></a>06460 <span class="comment">                                                         0x5 : Divide LMC+DFM PLL output by 8</span>
<a name="l06461"></a>06461 <span class="comment">                                                         0x6 : Divide LMC+DFM PLL output by 12</span>
<a name="l06462"></a>06462 <span class="comment">                                                         0x7 : Divide LMC+DFM PLL output by 12</span>
<a name="l06463"></a>06463 <span class="comment">                                                         DDR_PS_EN is not used when DDR_DIV_RESET = 1 */</span>
<a name="l06464"></a>06464     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a6370609da9f362f57d1f73c3d1785a67">diffamp</a>                      : 4;  <span class="comment">/**&lt; PLL diffamp input transconductance */</span>
<a name="l06465"></a>06465     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a085e1b3ca0b65bbc6256d69d95c10780">cps</a>                          : 3;  <span class="comment">/**&lt; PLL charge-pump current */</span>
<a name="l06466"></a>06466     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a301dff8dee4811d328349b926b804aea">cpb</a>                          : 3;  <span class="comment">/**&lt; PLL charge-pump current */</span>
<a name="l06467"></a>06467     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a86c98c92bd3f620ec91cf6e3d57844da">reset_n</a>                      : 1;  <span class="comment">/**&lt; PLL reset */</span>
<a name="l06468"></a>06468     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a11707df77c7019e1cd28ff6b725fd43d">clkf</a>                         : 7;  <span class="comment">/**&lt; Multiply reference by CLKF</span>
<a name="l06469"></a>06469 <span class="comment">                                                         32 &lt;= CLKF &lt;= 64</span>
<a name="l06470"></a>06470 <span class="comment">                                                         LMC+DFM PLL frequency = 50 * CLKF</span>
<a name="l06471"></a>06471 <span class="comment">                                                         min = 1.6 GHz, max = 3.2 GHz */</span>
<a name="l06472"></a>06472 <span class="preprocessor">#else</span>
<a name="l06473"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a11707df77c7019e1cd28ff6b725fd43d">06473</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a11707df77c7019e1cd28ff6b725fd43d">clkf</a>                         : 7;
<a name="l06474"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a86c98c92bd3f620ec91cf6e3d57844da">06474</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a86c98c92bd3f620ec91cf6e3d57844da">reset_n</a>                      : 1;
<a name="l06475"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a301dff8dee4811d328349b926b804aea">06475</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a301dff8dee4811d328349b926b804aea">cpb</a>                          : 3;
<a name="l06476"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a085e1b3ca0b65bbc6256d69d95c10780">06476</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a085e1b3ca0b65bbc6256d69d95c10780">cps</a>                          : 3;
<a name="l06477"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a6370609da9f362f57d1f73c3d1785a67">06477</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a6370609da9f362f57d1f73c3d1785a67">diffamp</a>                      : 4;
<a name="l06478"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#ac030a313217bbabceb4f082e5e2a8436">06478</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#ac030a313217bbabceb4f082e5e2a8436">ddr_ps_en</a>                    : 3;
<a name="l06479"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a146c73e0c3422075e63dc9dc4651bae9">06479</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a146c73e0c3422075e63dc9dc4651bae9">ddr_div_reset</a>                : 1;
<a name="l06480"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#aea43929641df25787ff9f1b6fc7c2d06">06480</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#aea43929641df25787ff9f1b6fc7c2d06">dfm_ps_en</a>                    : 3;
<a name="l06481"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a0a249e26c3d6100c3fe7be211b892892">06481</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a0a249e26c3d6100c3fe7be211b892892">dfm_div_reset</a>                : 1;
<a name="l06482"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a2d433af82edab320762b0bd9fe7a4f78">06482</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#a2d433af82edab320762b0bd9fe7a4f78">jtg_test_mode</a>                : 1;
<a name="l06483"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#afe12d9a8aa1395f5e5610010111ae30b">06483</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html#afe12d9a8aa1395f5e5610010111ae30b">reserved_27_63</a>               : 37;
<a name="l06484"></a>06484 <span class="preprocessor">#endif</span>
<a name="l06485"></a>06485 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#ac022c5604409a6f92a0cb9ec97383e4c">cn61xx</a>;
<a name="l06486"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#ac6247a816abd3935bfbb0e3c89381396">06486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">cvmx_lmcx_ddr_pll_ctl_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#ac6247a816abd3935bfbb0e3c89381396">cn63xx</a>;
<a name="l06487"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a65e82465d2f55f0167f45151c93e3a0f">06487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">cvmx_lmcx_ddr_pll_ctl_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a65e82465d2f55f0167f45151c93e3a0f">cn63xxp1</a>;
<a name="l06488"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#ad84c3874c0dcb98c9eaffd5a83557393">06488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">cvmx_lmcx_ddr_pll_ctl_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#ad84c3874c0dcb98c9eaffd5a83557393">cn66xx</a>;
<a name="l06489"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a37c69e7f6cf4b65c914cc4c327c81286">06489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">cvmx_lmcx_ddr_pll_ctl_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a37c69e7f6cf4b65c914cc4c327c81286">cn68xx</a>;
<a name="l06490"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#aef388339a474376ee3ea9639f6c355b7">06490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">cvmx_lmcx_ddr_pll_ctl_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#aef388339a474376ee3ea9639f6c355b7">cn68xxp1</a>;
<a name="l06491"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html">06491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html">cvmx_lmcx_ddr_pll_ctl_cn70xx</a> {
<a name="l06492"></a>06492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06493"></a>06493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a13593dfdf04e7ede479a75ba33cfed72">reserved_31_63</a>               : 33;
<a name="l06494"></a>06494     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a577508f4242bc6ad206c2fe6f1a0803b">phy_dcok</a>                     : 1;  <span class="comment">/**&lt; Set to power up PHY logic after setting LMC(0..0)_DDR_PLL_CTL[DDR4_MODE]. */</span>
<a name="l06495"></a>06495     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a5d5799bb7047ad6533d1bbd88f3a4fd5">ddr4_mode</a>                    : 1;  <span class="comment">/**&lt; DDR4 mode select (0 for DDR3). */</span>
<a name="l06496"></a>06496     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a6e44f24a30181779e96e7a5a29c8129a">pll_fbslip</a>                   : 1;  <span class="comment">/**&lt; PLL FBSLIP indication. */</span>
<a name="l06497"></a>06497     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a886a66784f32588f68bdd8d5fdc86ad5">pll_lock</a>                     : 1;  <span class="comment">/**&lt; PLL LOCK indication. */</span>
<a name="l06498"></a>06498     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a4abff490944677442b06c3a38bd87612">pll_rfslip</a>                   : 1;  <span class="comment">/**&lt; PLL RFSLIP indication. */</span>
<a name="l06499"></a>06499     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#adb6d872024e88a7ca36a49615b87cc1c">clkr</a>                         : 2;  <span class="comment">/**&lt; PLL post-divider control. */</span>
<a name="l06500"></a>06500     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a44820b1ca2fc04e86bd4b34b80ae1cd6">jtg_test_mode</a>                : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l06501"></a>06501     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#ac86d6cb433bdfac52f039bb8dfcc631d">ddr_div_reset</a>                : 1;  <span class="comment">/**&lt; DDR postscalar divider reset. */</span>
<a name="l06502"></a>06502     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a5a42120bd611a8d236a9491ff6a76ebf">ddr_ps_en</a>                    : 4;  <span class="comment">/**&lt; DDR postscalar divide ratio. Determines the LMC CK speed.</span>
<a name="l06503"></a>06503 <span class="comment">                                                         0x0 = Divide LMC PLL by 1.</span>
<a name="l06504"></a>06504 <span class="comment">                                                         0x1 = Divide LMC PLL by 2.</span>
<a name="l06505"></a>06505 <span class="comment">                                                         0x2 = Divide LMC PLL by 3.</span>
<a name="l06506"></a>06506 <span class="comment">                                                         0x3 = Divide LMC PLL by 4.</span>
<a name="l06507"></a>06507 <span class="comment">                                                         0x4 = Divide LMC PLL by 5.</span>
<a name="l06508"></a>06508 <span class="comment">                                                         0x5 = Divide LMC PLL by 6.</span>
<a name="l06509"></a>06509 <span class="comment">                                                         0x6 = Divide LMC PLL by 7.</span>
<a name="l06510"></a>06510 <span class="comment">                                                         0x7 = Divide LMC PLL by 8.</span>
<a name="l06511"></a>06511 <span class="comment">                                                         0x8 = Divide LMC PLL by 10.</span>
<a name="l06512"></a>06512 <span class="comment">                                                         0x9 = Divide LMC PLL by 12.</span>
<a name="l06513"></a>06513 <span class="comment">                                                         0xA-0xF = Reserved.</span>
<a name="l06514"></a>06514 <span class="comment">                                                         DDR_PS_EN is not used when DDR_DIV_RESET = 1 */</span>
<a name="l06515"></a>06515     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a6caf5658ca14d9c249bed2fae334bd8c">reserved_8_17</a>                : 10;
<a name="l06516"></a>06516     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a30eda72820338928c76da05ebccb809f">reset_n</a>                      : 1;  <span class="comment">/**&lt; PLL reset */</span>
<a name="l06517"></a>06517     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a29dd451633a849a210ffd72741994f3b">clkf</a>                         : 7;  <span class="comment">/**&lt; Multiply reference by CLKF. 32 &lt;= CLKF &lt;= 64. LMC PLL frequency = 50 * CLKF. min = 1.6</span>
<a name="l06518"></a>06518 <span class="comment">                                                         GHz, max = 3.2 GHz. */</span>
<a name="l06519"></a>06519 <span class="preprocessor">#else</span>
<a name="l06520"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a29dd451633a849a210ffd72741994f3b">06520</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a29dd451633a849a210ffd72741994f3b">clkf</a>                         : 7;
<a name="l06521"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a30eda72820338928c76da05ebccb809f">06521</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a30eda72820338928c76da05ebccb809f">reset_n</a>                      : 1;
<a name="l06522"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a6caf5658ca14d9c249bed2fae334bd8c">06522</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a6caf5658ca14d9c249bed2fae334bd8c">reserved_8_17</a>                : 10;
<a name="l06523"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a5a42120bd611a8d236a9491ff6a76ebf">06523</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a5a42120bd611a8d236a9491ff6a76ebf">ddr_ps_en</a>                    : 4;
<a name="l06524"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#ac86d6cb433bdfac52f039bb8dfcc631d">06524</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#ac86d6cb433bdfac52f039bb8dfcc631d">ddr_div_reset</a>                : 1;
<a name="l06525"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a44820b1ca2fc04e86bd4b34b80ae1cd6">06525</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a44820b1ca2fc04e86bd4b34b80ae1cd6">jtg_test_mode</a>                : 1;
<a name="l06526"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#adb6d872024e88a7ca36a49615b87cc1c">06526</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#adb6d872024e88a7ca36a49615b87cc1c">clkr</a>                         : 2;
<a name="l06527"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a4abff490944677442b06c3a38bd87612">06527</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a4abff490944677442b06c3a38bd87612">pll_rfslip</a>                   : 1;
<a name="l06528"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a886a66784f32588f68bdd8d5fdc86ad5">06528</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a886a66784f32588f68bdd8d5fdc86ad5">pll_lock</a>                     : 1;
<a name="l06529"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a6e44f24a30181779e96e7a5a29c8129a">06529</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a6e44f24a30181779e96e7a5a29c8129a">pll_fbslip</a>                   : 1;
<a name="l06530"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a5d5799bb7047ad6533d1bbd88f3a4fd5">06530</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a5d5799bb7047ad6533d1bbd88f3a4fd5">ddr4_mode</a>                    : 1;
<a name="l06531"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a577508f4242bc6ad206c2fe6f1a0803b">06531</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a577508f4242bc6ad206c2fe6f1a0803b">phy_dcok</a>                     : 1;
<a name="l06532"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a13593dfdf04e7ede479a75ba33cfed72">06532</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html#a13593dfdf04e7ede479a75ba33cfed72">reserved_31_63</a>               : 33;
<a name="l06533"></a>06533 <span class="preprocessor">#endif</span>
<a name="l06534"></a>06534 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a5d7299b707758078687138418d15a3cb">cn70xx</a>;
<a name="l06535"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#aeb8b1b20add4ce0e2228db0c810f97b2">06535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn70xx.html">cvmx_lmcx_ddr_pll_ctl_cn70xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#aeb8b1b20add4ce0e2228db0c810f97b2">cn70xxp1</a>;
<a name="l06536"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html">06536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html">cvmx_lmcx_ddr_pll_ctl_cn73xx</a> {
<a name="l06537"></a>06537 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06538"></a>06538 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a8538e9629e92afacd5cddd04b29d1a3d">reserved_45_63</a>               : 19;
<a name="l06539"></a>06539     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a4a1f7e5a0d7e489b5fbd55befdb30fc1">dclk_alt_refclk_sel</a>          : 1;  <span class="comment">/**&lt; Select alternate reference clock for DCLK PLL. */</span>
<a name="l06540"></a>06540     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a259ab149fcd6ab85d1db2da891ee4467">bwadj</a>                        : 12; <span class="comment">/**&lt; Bandwidth control for DCLK PLLs. */</span>
<a name="l06541"></a>06541     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a2ff2dbbca3409851acf2bf0585455191">dclk_invert</a>                  : 1;  <span class="comment">/**&lt; Invert DCLK that feeds LMC/DDR at the south side of the chip. */</span>
<a name="l06542"></a>06542     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a6e03c6927ff189e33174d3ae02cb8d41">phy_dcok</a>                     : 1;  <span class="comment">/**&lt; Set to power up PHY logic after setting LMC()_DDR_PLL_CTL[DDR4_MODE]. */</span>
<a name="l06543"></a>06543     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a2ca240d754f01bd20c155034222b8728">ddr4_mode</a>                    : 1;  <span class="comment">/**&lt; DDR4 mode select: 1 = DDR4, 0 = DDR3. */</span>
<a name="l06544"></a>06544     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#ac8950e6a4491b8e8ec6d2b678341b90b">pll_fbslip</a>                   : 1;  <span class="comment">/**&lt; PLL FBSLIP indication. */</span>
<a name="l06545"></a>06545     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7670dd4a6e1e1143154229f5235f774e">pll_lock</a>                     : 1;  <span class="comment">/**&lt; PLL LOCK indication. */</span>
<a name="l06546"></a>06546     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a4244c8a4f796dcbdae7d860d28a77bf4">pll_rfslip</a>                   : 1;  <span class="comment">/**&lt; PLL RFSLIP indication. */</span>
<a name="l06547"></a>06547     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#aa227c00a6ede0f2f5608e9599ae466ef">clkr</a>                         : 2;  <span class="comment">/**&lt; PLL post-divider control. */</span>
<a name="l06548"></a>06548     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7958e6b7ee1bb672ca69350e488dc7ba">jtg_test_mode</a>                : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l06549"></a>06549     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a418969d2211b347cdad1719cfcdb0145">ddr_div_reset</a>                : 1;  <span class="comment">/**&lt; DDR postscalar divider reset. */</span>
<a name="l06550"></a>06550     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7f71874fd2190c7aa94f918d488e9d63">ddr_ps_en</a>                    : 4;  <span class="comment">/**&lt; DDR postscalar divide ratio. Determines the LMC CK speed.</span>
<a name="l06551"></a>06551 <span class="comment">                                                         0x0 = divide LMC PLL by 1.</span>
<a name="l06552"></a>06552 <span class="comment">                                                         0x1 = divide LMC PLL by 2.</span>
<a name="l06553"></a>06553 <span class="comment">                                                         0x2 = divide LMC PLL by 3.</span>
<a name="l06554"></a>06554 <span class="comment">                                                         0x3 = divide LMC PLL by 4.</span>
<a name="l06555"></a>06555 <span class="comment">                                                         0x4 = divide LMC PLL by 5.</span>
<a name="l06556"></a>06556 <span class="comment">                                                         0x5 = divide LMC PLL by 6.</span>
<a name="l06557"></a>06557 <span class="comment">                                                         0x6 = divide LMC PLL by 7.</span>
<a name="l06558"></a>06558 <span class="comment">                                                         0x7 = divide LMC PLL by 8.</span>
<a name="l06559"></a>06559 <span class="comment">                                                         0x8 = divide LMC PLL by 10.</span>
<a name="l06560"></a>06560 <span class="comment">                                                         0x9 = divide LMC PLL by 12.</span>
<a name="l06561"></a>06561 <span class="comment">                                                         0xA = Reserved.</span>
<a name="l06562"></a>06562 <span class="comment">                                                         0xB = Reserved.</span>
<a name="l06563"></a>06563 <span class="comment">                                                         0xC = Reserved.</span>
<a name="l06564"></a>06564 <span class="comment">                                                         0xD = Reserved.</span>
<a name="l06565"></a>06565 <span class="comment">                                                         0xE = Reserved.</span>
<a name="l06566"></a>06566 <span class="comment">                                                         0xF = Reserved.</span>
<a name="l06567"></a>06567 <span class="comment">                                                         [DDR_PS_EN] is not used when [DDR_DIV_RESET] = 1. */</span>
<a name="l06568"></a>06568     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a872934c9312a0d8944a0ebf73a44a500">reserved_9_17</a>                : 9;
<a name="l06569"></a>06569     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#ab4a4f60e3c65bc5a3f134838a30ebfc7">clkf_ext</a>                     : 1;  <span class="comment">/**&lt; A 1-bit extension to the [CLKF] register to support for DDR4-2666. */</span>
<a name="l06570"></a>06570     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a9d871d0081f7c08ca3fb228ed7aeb656">reset_n</a>                      : 1;  <span class="comment">/**&lt; PLL reset */</span>
<a name="l06571"></a>06571     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a5f9cee36978627fe4dfe88aed7ee7859">clkf</a>                         : 7;  <span class="comment">/**&lt; Multiply reference by [CLKF]. 31 &lt;= [CLKF] &lt;= 99. LMC PLL frequency = 50 * [CLKF]. min =</span>
<a name="l06572"></a>06572 <span class="comment">                                                         1.6</span>
<a name="l06573"></a>06573 <span class="comment">                                                         GHz, max = 5 GHz. */</span>
<a name="l06574"></a>06574 <span class="preprocessor">#else</span>
<a name="l06575"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a5f9cee36978627fe4dfe88aed7ee7859">06575</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a5f9cee36978627fe4dfe88aed7ee7859">clkf</a>                         : 7;
<a name="l06576"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a9d871d0081f7c08ca3fb228ed7aeb656">06576</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a9d871d0081f7c08ca3fb228ed7aeb656">reset_n</a>                      : 1;
<a name="l06577"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#ab4a4f60e3c65bc5a3f134838a30ebfc7">06577</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#ab4a4f60e3c65bc5a3f134838a30ebfc7">clkf_ext</a>                     : 1;
<a name="l06578"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a872934c9312a0d8944a0ebf73a44a500">06578</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a872934c9312a0d8944a0ebf73a44a500">reserved_9_17</a>                : 9;
<a name="l06579"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7f71874fd2190c7aa94f918d488e9d63">06579</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7f71874fd2190c7aa94f918d488e9d63">ddr_ps_en</a>                    : 4;
<a name="l06580"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a418969d2211b347cdad1719cfcdb0145">06580</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a418969d2211b347cdad1719cfcdb0145">ddr_div_reset</a>                : 1;
<a name="l06581"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7958e6b7ee1bb672ca69350e488dc7ba">06581</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7958e6b7ee1bb672ca69350e488dc7ba">jtg_test_mode</a>                : 1;
<a name="l06582"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#aa227c00a6ede0f2f5608e9599ae466ef">06582</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#aa227c00a6ede0f2f5608e9599ae466ef">clkr</a>                         : 2;
<a name="l06583"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a4244c8a4f796dcbdae7d860d28a77bf4">06583</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a4244c8a4f796dcbdae7d860d28a77bf4">pll_rfslip</a>                   : 1;
<a name="l06584"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7670dd4a6e1e1143154229f5235f774e">06584</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a7670dd4a6e1e1143154229f5235f774e">pll_lock</a>                     : 1;
<a name="l06585"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#ac8950e6a4491b8e8ec6d2b678341b90b">06585</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#ac8950e6a4491b8e8ec6d2b678341b90b">pll_fbslip</a>                   : 1;
<a name="l06586"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a2ca240d754f01bd20c155034222b8728">06586</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a2ca240d754f01bd20c155034222b8728">ddr4_mode</a>                    : 1;
<a name="l06587"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a6e03c6927ff189e33174d3ae02cb8d41">06587</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a6e03c6927ff189e33174d3ae02cb8d41">phy_dcok</a>                     : 1;
<a name="l06588"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a2ff2dbbca3409851acf2bf0585455191">06588</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a2ff2dbbca3409851acf2bf0585455191">dclk_invert</a>                  : 1;
<a name="l06589"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a259ab149fcd6ab85d1db2da891ee4467">06589</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a259ab149fcd6ab85d1db2da891ee4467">bwadj</a>                        : 12;
<a name="l06590"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a4a1f7e5a0d7e489b5fbd55befdb30fc1">06590</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a4a1f7e5a0d7e489b5fbd55befdb30fc1">dclk_alt_refclk_sel</a>          : 1;
<a name="l06591"></a><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a8538e9629e92afacd5cddd04b29d1a3d">06591</a>     uint64_t <a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html#a8538e9629e92afacd5cddd04b29d1a3d">reserved_45_63</a>               : 19;
<a name="l06592"></a>06592 <span class="preprocessor">#endif</span>
<a name="l06593"></a>06593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a53a96e5ed03b5f1fc66e130b621774a0">cn73xx</a>;
<a name="l06594"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a21aa5acce92a27ee23b8eea2bf335ee9">06594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html">cvmx_lmcx_ddr_pll_ctl_cn73xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a21aa5acce92a27ee23b8eea2bf335ee9">cn78xx</a>;
<a name="l06595"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a638981718f37eea1881d83124f997b6b">06595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html">cvmx_lmcx_ddr_pll_ctl_cn73xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#a638981718f37eea1881d83124f997b6b">cn78xxp1</a>;
<a name="l06596"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#adc623a919ded4b0e23add68687344696">06596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn61xx.html">cvmx_lmcx_ddr_pll_ctl_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#adc623a919ded4b0e23add68687344696">cnf71xx</a>;
<a name="l06597"></a><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#afa84b17b83fc563b87d4a4119f619cf5">06597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ddr__pll__ctl_1_1cvmx__lmcx__ddr__pll__ctl__cn73xx.html">cvmx_lmcx_ddr_pll_ctl_cn73xx</a>   <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html#afa84b17b83fc563b87d4a4119f619cf5">cnf75xx</a>;
<a name="l06598"></a>06598 };
<a name="l06599"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a2bdddeefeba30be25538eef7aae44c3b">06599</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html" title="cvmx_lmc::_ddr_pll_ctl">cvmx_lmcx_ddr_pll_ctl</a> <a class="code" href="unioncvmx__lmcx__ddr__pll__ctl.html" title="cvmx_lmc::_ddr_pll_ctl">cvmx_lmcx_ddr_pll_ctl_t</a>;
<a name="l06600"></a>06600 <span class="comment"></span>
<a name="l06601"></a>06601 <span class="comment">/**</span>
<a name="l06602"></a>06602 <span class="comment"> * cvmx_lmc#_delay_cfg</span>
<a name="l06603"></a>06603 <span class="comment"> *</span>
<a name="l06604"></a>06604 <span class="comment"> * LMC_DELAY_CFG = Open-loop delay line settings</span>
<a name="l06605"></a>06605 <span class="comment"> *</span>
<a name="l06606"></a>06606 <span class="comment"> *</span>
<a name="l06607"></a>06607 <span class="comment"> * Notes:</span>
<a name="l06608"></a>06608 <span class="comment"> * The DQ bits add OUTGOING delay only to dq, dqs_[p,n], cb, cbs_[p,n], dqm.  Delay is approximately</span>
<a name="l06609"></a>06609 <span class="comment"> * 50-80ps per setting depending on process/voltage.  There is no need to add incoming delay since by</span>
<a name="l06610"></a>06610 <span class="comment"> * default all strobe bits are delayed internally by 90 degrees (as was always the case in previous</span>
<a name="l06611"></a>06611 <span class="comment"> * passes and past chips.</span>
<a name="l06612"></a>06612 <span class="comment"> *</span>
<a name="l06613"></a>06613 <span class="comment"> * The CMD add delay to all command bits DDR_RAS, DDR_CAS, DDR_A&lt;15:0&gt;, DDR_BA&lt;2:0&gt;, DDR_n_CS&lt;1:0&gt;_L,</span>
<a name="l06614"></a>06614 <span class="comment"> * DDR_WE, DDR_CKE and DDR_ODT_&lt;7:0&gt;. Again, delay is 50-80ps per tap.</span>
<a name="l06615"></a>06615 <span class="comment"> *</span>
<a name="l06616"></a>06616 <span class="comment"> * The CLK bits add delay to all clock signals DDR_CK_&lt;5:0&gt;_P and DDR_CK_&lt;5:0&gt;_N.  Again, delay is</span>
<a name="l06617"></a>06617 <span class="comment"> * 50-80ps per tap.</span>
<a name="l06618"></a>06618 <span class="comment"> *</span>
<a name="l06619"></a>06619 <span class="comment"> * The usage scenario is the following: There is too much delay on command signals and setup on command</span>
<a name="l06620"></a>06620 <span class="comment"> * is not met. The user can then delay the clock until setup is met.</span>
<a name="l06621"></a>06621 <span class="comment"> *</span>
<a name="l06622"></a>06622 <span class="comment"> * At the same time though, dq/dqs should be delayed because there is also a DDR spec tying dqs with</span>
<a name="l06623"></a>06623 <span class="comment"> * clock. If clock is too much delayed with respect to dqs, writes will start to fail.</span>
<a name="l06624"></a>06624 <span class="comment"> *</span>
<a name="l06625"></a>06625 <span class="comment"> * This scheme should eliminate the board need of adding routing delay to clock signals to make high</span>
<a name="l06626"></a>06626 <span class="comment"> * frequencies work.</span>
<a name="l06627"></a>06627 <span class="comment"> */</span>
<a name="l06628"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html">06628</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__delay__cfg.html" title="cvmx_lmc::_delay_cfg">cvmx_lmcx_delay_cfg</a> {
<a name="l06629"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#a046685b0a56d922fec70f7c8503c4146">06629</a>     uint64_t <a class="code" href="unioncvmx__lmcx__delay__cfg.html#a046685b0a56d922fec70f7c8503c4146">u64</a>;
<a name="l06630"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html">06630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html">cvmx_lmcx_delay_cfg_s</a> {
<a name="l06631"></a>06631 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06632"></a>06632 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#adbd31cd5650581f9f89c0e889e1418a6">reserved_15_63</a>               : 49;
<a name="l06633"></a>06633     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#af63445627c4f5687f9d69c14b3a99ab5">dq</a>                           : 5;  <span class="comment">/**&lt; Setting for DQ  delay line */</span>
<a name="l06634"></a>06634     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#acf5e1142759c5be9e98cef9611b4e3bd">cmd</a>                          : 5;  <span class="comment">/**&lt; Setting for CMD delay line */</span>
<a name="l06635"></a>06635     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#a32df6a208146c0e7b152d221aa83fe85">clk</a>                          : 5;  <span class="comment">/**&lt; Setting for CLK delay line */</span>
<a name="l06636"></a>06636 <span class="preprocessor">#else</span>
<a name="l06637"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#a32df6a208146c0e7b152d221aa83fe85">06637</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#a32df6a208146c0e7b152d221aa83fe85">clk</a>                          : 5;
<a name="l06638"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#acf5e1142759c5be9e98cef9611b4e3bd">06638</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#acf5e1142759c5be9e98cef9611b4e3bd">cmd</a>                          : 5;
<a name="l06639"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#af63445627c4f5687f9d69c14b3a99ab5">06639</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#af63445627c4f5687f9d69c14b3a99ab5">dq</a>                           : 5;
<a name="l06640"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#adbd31cd5650581f9f89c0e889e1418a6">06640</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html#adbd31cd5650581f9f89c0e889e1418a6">reserved_15_63</a>               : 49;
<a name="l06641"></a>06641 <span class="preprocessor">#endif</span>
<a name="l06642"></a>06642 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__delay__cfg.html#aa0cb562d232bd5f68c3a5b1d0cc14e9b">s</a>;
<a name="l06643"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#a1f8ae041119be026506776179be3743a">06643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__s.html">cvmx_lmcx_delay_cfg_s</a>          <a class="code" href="unioncvmx__lmcx__delay__cfg.html#a1f8ae041119be026506776179be3743a">cn30xx</a>;
<a name="l06644"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">06644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a> {
<a name="l06645"></a>06645 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06646"></a>06646 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#abd735dfac1dcbab7730f4a5773c1d06b">reserved_14_63</a>               : 50;
<a name="l06647"></a>06647     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a468a62482bc2352149c909d7cea4cec2">dq</a>                           : 4;  <span class="comment">/**&lt; Setting for DQ  delay line */</span>
<a name="l06648"></a>06648     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#ae253f37dc8f28b614cffa317623c36e2">reserved_9_9</a>                 : 1;
<a name="l06649"></a>06649     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a07199b87f44f1f4b706cacf1c320c6cd">cmd</a>                          : 4;  <span class="comment">/**&lt; Setting for CMD delay line */</span>
<a name="l06650"></a>06650     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a571172b8b08777aa877212498728b4ad">reserved_4_4</a>                 : 1;
<a name="l06651"></a>06651     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#aacadbb577a761b00c5bce09397a93219">clk</a>                          : 4;  <span class="comment">/**&lt; Setting for CLK delay line */</span>
<a name="l06652"></a>06652 <span class="preprocessor">#else</span>
<a name="l06653"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#aacadbb577a761b00c5bce09397a93219">06653</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#aacadbb577a761b00c5bce09397a93219">clk</a>                          : 4;
<a name="l06654"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a571172b8b08777aa877212498728b4ad">06654</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a571172b8b08777aa877212498728b4ad">reserved_4_4</a>                 : 1;
<a name="l06655"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a07199b87f44f1f4b706cacf1c320c6cd">06655</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a07199b87f44f1f4b706cacf1c320c6cd">cmd</a>                          : 4;
<a name="l06656"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#ae253f37dc8f28b614cffa317623c36e2">06656</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#ae253f37dc8f28b614cffa317623c36e2">reserved_9_9</a>                 : 1;
<a name="l06657"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a468a62482bc2352149c909d7cea4cec2">06657</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#a468a62482bc2352149c909d7cea4cec2">dq</a>                           : 4;
<a name="l06658"></a><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#abd735dfac1dcbab7730f4a5773c1d06b">06658</a>     uint64_t <a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html#abd735dfac1dcbab7730f4a5773c1d06b">reserved_14_63</a>               : 50;
<a name="l06659"></a>06659 <span class="preprocessor">#endif</span>
<a name="l06660"></a>06660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__delay__cfg.html#add2b8c725f2b4fceb31fd66099032a29">cn38xx</a>;
<a name="l06661"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#a6def500f453e7da04fbfef3abd4ff5b7">06661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__delay__cfg.html#a6def500f453e7da04fbfef3abd4ff5b7">cn50xx</a>;
<a name="l06662"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#a571be131c241d36db6c49e4417d66bde">06662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__delay__cfg.html#a571be131c241d36db6c49e4417d66bde">cn52xx</a>;
<a name="l06663"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#af44bc901ab44588c928883901ed96958">06663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__delay__cfg.html#af44bc901ab44588c928883901ed96958">cn52xxp1</a>;
<a name="l06664"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#a7037b00b809de930828fb007f3393ba7">06664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__delay__cfg.html#a7037b00b809de930828fb007f3393ba7">cn56xx</a>;
<a name="l06665"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#a0a76e90c9e071794b00fc347a19ee5bb">06665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__delay__cfg.html#a0a76e90c9e071794b00fc347a19ee5bb">cn56xxp1</a>;
<a name="l06666"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#ab79f25fac74ace37e6fb05eb1e389802">06666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__delay__cfg.html#ab79f25fac74ace37e6fb05eb1e389802">cn58xx</a>;
<a name="l06667"></a><a class="code" href="unioncvmx__lmcx__delay__cfg.html#aa790c63391391ac84e22b341b6bbb72e">06667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__delay__cfg_1_1cvmx__lmcx__delay__cfg__cn38xx.html">cvmx_lmcx_delay_cfg_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__delay__cfg.html#aa790c63391391ac84e22b341b6bbb72e">cn58xxp1</a>;
<a name="l06668"></a>06668 };
<a name="l06669"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8996ea9dd6810cc884a69fde2cfaeff5">06669</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__delay__cfg.html" title="cvmx_lmc::_delay_cfg">cvmx_lmcx_delay_cfg</a> <a class="code" href="unioncvmx__lmcx__delay__cfg.html" title="cvmx_lmc::_delay_cfg">cvmx_lmcx_delay_cfg_t</a>;
<a name="l06670"></a>06670 <span class="comment"></span>
<a name="l06671"></a>06671 <span class="comment">/**</span>
<a name="l06672"></a>06672 <span class="comment"> * cvmx_lmc#_dimm#_ddr4_params0</span>
<a name="l06673"></a>06673 <span class="comment"> *</span>
<a name="l06674"></a>06674 <span class="comment"> * This register contains values to be programmed into the extra DDR4 control words in the</span>
<a name="l06675"></a>06675 <span class="comment"> * corresponding (registered) DIMM. These are control words RC1x through RC8x.</span>
<a name="l06676"></a>06676 <span class="comment"> */</span>
<a name="l06677"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html">06677</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html" title="cvmx_lmc::_dimm::_ddr4_params0">cvmx_lmcx_dimmx_ddr4_params0</a> {
<a name="l06678"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#aec9f949682edff5ec4a0de9533d50cd3">06678</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#aec9f949682edff5ec4a0de9533d50cd3">u64</a>;
<a name="l06679"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">06679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">cvmx_lmcx_dimmx_ddr4_params0_s</a> {
<a name="l06680"></a>06680 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06681"></a>06681 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a01eb50006393bb5715a8341b7a8403e1">rc8x</a>                         : 8;  <span class="comment">/**&lt; RC8x. */</span>
<a name="l06682"></a>06682     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#af6f43586a41df0d6bb9967c8803b08b4">rc7x</a>                         : 8;  <span class="comment">/**&lt; RC7x. */</span>
<a name="l06683"></a>06683     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a53b1ad1c79c6ecd6c9a13b5f0c4c8f8c">rc6x</a>                         : 8;  <span class="comment">/**&lt; RC6x. */</span>
<a name="l06684"></a>06684     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a080aab3d66219b29b9367f4f66f4ce5a">rc5x</a>                         : 8;  <span class="comment">/**&lt; RC5x. */</span>
<a name="l06685"></a>06685     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a966ff4fb3c5e51d266a85e380f0029fb">rc4x</a>                         : 8;  <span class="comment">/**&lt; RC4x. */</span>
<a name="l06686"></a>06686     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#ad920d70b228db924570336098a6f7ca6">rc3x</a>                         : 8;  <span class="comment">/**&lt; RC3x. */</span>
<a name="l06687"></a>06687     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a6bb53eb78b442a21414452e9f7121cf6">rc2x</a>                         : 8;  <span class="comment">/**&lt; RC2x. */</span>
<a name="l06688"></a>06688     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a8e2c5adbd38a593c836881a829c69e43">rc1x</a>                         : 8;  <span class="comment">/**&lt; RC1x. */</span>
<a name="l06689"></a>06689 <span class="preprocessor">#else</span>
<a name="l06690"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a8e2c5adbd38a593c836881a829c69e43">06690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a8e2c5adbd38a593c836881a829c69e43">rc1x</a>                         : 8;
<a name="l06691"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a6bb53eb78b442a21414452e9f7121cf6">06691</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a6bb53eb78b442a21414452e9f7121cf6">rc2x</a>                         : 8;
<a name="l06692"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#ad920d70b228db924570336098a6f7ca6">06692</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#ad920d70b228db924570336098a6f7ca6">rc3x</a>                         : 8;
<a name="l06693"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a966ff4fb3c5e51d266a85e380f0029fb">06693</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a966ff4fb3c5e51d266a85e380f0029fb">rc4x</a>                         : 8;
<a name="l06694"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a080aab3d66219b29b9367f4f66f4ce5a">06694</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a080aab3d66219b29b9367f4f66f4ce5a">rc5x</a>                         : 8;
<a name="l06695"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a53b1ad1c79c6ecd6c9a13b5f0c4c8f8c">06695</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a53b1ad1c79c6ecd6c9a13b5f0c4c8f8c">rc6x</a>                         : 8;
<a name="l06696"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#af6f43586a41df0d6bb9967c8803b08b4">06696</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#af6f43586a41df0d6bb9967c8803b08b4">rc7x</a>                         : 8;
<a name="l06697"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a01eb50006393bb5715a8341b7a8403e1">06697</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html#a01eb50006393bb5715a8341b7a8403e1">rc8x</a>                         : 8;
<a name="l06698"></a>06698 <span class="preprocessor">#endif</span>
<a name="l06699"></a>06699 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a16082754b60f0ba48dea7bc0518c6033">s</a>;
<a name="l06700"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a6c1691e98d0ff8e610e814d6d26d8607">06700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">cvmx_lmcx_dimmx_ddr4_params0_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a6c1691e98d0ff8e610e814d6d26d8607">cn70xx</a>;
<a name="l06701"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#ae0d0480d50d9b3a06ea709e647cb7967">06701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">cvmx_lmcx_dimmx_ddr4_params0_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#ae0d0480d50d9b3a06ea709e647cb7967">cn70xxp1</a>;
<a name="l06702"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a2be5cae1ae47b27214299affedf7aca5">06702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">cvmx_lmcx_dimmx_ddr4_params0_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a2be5cae1ae47b27214299affedf7aca5">cn73xx</a>;
<a name="l06703"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a0ee878f09ad8803d2e1c82ef016120f2">06703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">cvmx_lmcx_dimmx_ddr4_params0_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a0ee878f09ad8803d2e1c82ef016120f2">cn78xx</a>;
<a name="l06704"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a4c500a4a8158dd065227c3331067acb2">06704</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">cvmx_lmcx_dimmx_ddr4_params0_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a4c500a4a8158dd065227c3331067acb2">cn78xxp1</a>;
<a name="l06705"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a0f009608b1f396f8bfbbf5cdf1ad5e62">06705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params0_1_1cvmx__lmcx__dimmx__ddr4__params0__s.html">cvmx_lmcx_dimmx_ddr4_params0_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html#a0f009608b1f396f8bfbbf5cdf1ad5e62">cnf75xx</a>;
<a name="l06706"></a>06706 };
<a name="l06707"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae493be620f0229da921f9dbfe0e587bc">06707</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html" title="cvmx_lmc::_dimm::_ddr4_params0">cvmx_lmcx_dimmx_ddr4_params0</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params0.html" title="cvmx_lmc::_dimm::_ddr4_params0">cvmx_lmcx_dimmx_ddr4_params0_t</a>;
<a name="l06708"></a>06708 <span class="comment"></span>
<a name="l06709"></a>06709 <span class="comment">/**</span>
<a name="l06710"></a>06710 <span class="comment"> * cvmx_lmc#_dimm#_ddr4_params1</span>
<a name="l06711"></a>06711 <span class="comment"> *</span>
<a name="l06712"></a>06712 <span class="comment"> * This register contains values to be programmed into the extra DDR4 control words in the</span>
<a name="l06713"></a>06713 <span class="comment"> * corresponding (registered) DIMM. These are control words RC9x through RCBx.</span>
<a name="l06714"></a>06714 <span class="comment"> */</span>
<a name="l06715"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html">06715</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html" title="cvmx_lmc::_dimm::_ddr4_params1">cvmx_lmcx_dimmx_ddr4_params1</a> {
<a name="l06716"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#adce51ed06e1e232dcc661f2832b56ac5">06716</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#adce51ed06e1e232dcc661f2832b56ac5">u64</a>;
<a name="l06717"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">06717</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">cvmx_lmcx_dimmx_ddr4_params1_s</a> {
<a name="l06718"></a>06718 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06719"></a>06719 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#af24f2c1c2c9e10a3cd107ea9870f1e8a">reserved_24_63</a>               : 40;
<a name="l06720"></a>06720     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a888aa4c16d11ff1f69996e248a5ac70e">rcbx</a>                         : 8;  <span class="comment">/**&lt; RCBx. */</span>
<a name="l06721"></a>06721     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a30f1dd9c79422c73ecd1dd33d5dbe32d">rcax</a>                         : 8;  <span class="comment">/**&lt; RCAx. */</span>
<a name="l06722"></a>06722     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a2f981a6e9ac9278274ce4bd080bdb883">rc9x</a>                         : 8;  <span class="comment">/**&lt; RC9x. */</span>
<a name="l06723"></a>06723 <span class="preprocessor">#else</span>
<a name="l06724"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a2f981a6e9ac9278274ce4bd080bdb883">06724</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a2f981a6e9ac9278274ce4bd080bdb883">rc9x</a>                         : 8;
<a name="l06725"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a30f1dd9c79422c73ecd1dd33d5dbe32d">06725</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a30f1dd9c79422c73ecd1dd33d5dbe32d">rcax</a>                         : 8;
<a name="l06726"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a888aa4c16d11ff1f69996e248a5ac70e">06726</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#a888aa4c16d11ff1f69996e248a5ac70e">rcbx</a>                         : 8;
<a name="l06727"></a><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#af24f2c1c2c9e10a3cd107ea9870f1e8a">06727</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html#af24f2c1c2c9e10a3cd107ea9870f1e8a">reserved_24_63</a>               : 40;
<a name="l06728"></a>06728 <span class="preprocessor">#endif</span>
<a name="l06729"></a>06729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a453dd9c9355c39a9538c9b4636d2b5c9">s</a>;
<a name="l06730"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a5f30ccc2ebe3d3bce9af175f26b2b975">06730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">cvmx_lmcx_dimmx_ddr4_params1_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a5f30ccc2ebe3d3bce9af175f26b2b975">cn70xx</a>;
<a name="l06731"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#abfc1ac2307dd5996dbab0c5b01c114e1">06731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">cvmx_lmcx_dimmx_ddr4_params1_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#abfc1ac2307dd5996dbab0c5b01c114e1">cn70xxp1</a>;
<a name="l06732"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a89769eb3b3e9bd30648bd70932124a5b">06732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">cvmx_lmcx_dimmx_ddr4_params1_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a89769eb3b3e9bd30648bd70932124a5b">cn73xx</a>;
<a name="l06733"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a82e1bb96590e0d251f18168d21abc740">06733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">cvmx_lmcx_dimmx_ddr4_params1_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a82e1bb96590e0d251f18168d21abc740">cn78xx</a>;
<a name="l06734"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#aacd3de7eb0500b005a4d8297fd216050">06734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">cvmx_lmcx_dimmx_ddr4_params1_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#aacd3de7eb0500b005a4d8297fd216050">cn78xxp1</a>;
<a name="l06735"></a><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a7dffb4740f522bdbd89bd3e4a0f51fe0">06735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__ddr4__params1_1_1cvmx__lmcx__dimmx__ddr4__params1__s.html">cvmx_lmcx_dimmx_ddr4_params1_s</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html#a7dffb4740f522bdbd89bd3e4a0f51fe0">cnf75xx</a>;
<a name="l06736"></a>06736 };
<a name="l06737"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a43e8128e6bd8012916971bf101b41fd0">06737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html" title="cvmx_lmc::_dimm::_ddr4_params1">cvmx_lmcx_dimmx_ddr4_params1</a> <a class="code" href="unioncvmx__lmcx__dimmx__ddr4__params1.html" title="cvmx_lmc::_dimm::_ddr4_params1">cvmx_lmcx_dimmx_ddr4_params1_t</a>;
<a name="l06738"></a>06738 <span class="comment"></span>
<a name="l06739"></a>06739 <span class="comment">/**</span>
<a name="l06740"></a>06740 <span class="comment"> * cvmx_lmc#_dimm#_params</span>
<a name="l06741"></a>06741 <span class="comment"> *</span>
<a name="l06742"></a>06742 <span class="comment"> * This register contains values to be programmed into each control word in the corresponding</span>
<a name="l06743"></a>06743 <span class="comment"> * (registered) DIMM. The control words allow optimization of the device properties for different</span>
<a name="l06744"></a>06744 <span class="comment"> * raw card designs. Note that LMC only uses this CSR when LMC()_CONTROL[RDIMM_ENA]=1. During</span>
<a name="l06745"></a>06745 <span class="comment"> * a power-up/init sequence, LMC writes these fields into the control words in the JEDEC standard</span>
<a name="l06746"></a>06746 <span class="comment"> * DDR3 SSTE32882 registering clock driver or DDR4 Register DDR4RCD01 on an RDIMM when</span>
<a name="l06747"></a>06747 <span class="comment"> * corresponding</span>
<a name="l06748"></a>06748 <span class="comment"> * LMC()_DIMM_CTL[DIMM*_WMASK] bits are set.</span>
<a name="l06749"></a>06749 <span class="comment"> */</span>
<a name="l06750"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html">06750</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimmx__params.html" title="cvmx_lmc::_dimm::_params">cvmx_lmcx_dimmx_params</a> {
<a name="l06751"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a04eb3a4c25b4cf056e22f074026532a1">06751</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a04eb3a4c25b4cf056e22f074026532a1">u64</a>;
<a name="l06752"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">06752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a> {
<a name="l06753"></a>06753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06754"></a>06754 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a5612362d321503bbce3783cc3edbca26">rc15</a>                         : 4;  <span class="comment">/**&lt; RC15, Reserved. */</span>
<a name="l06755"></a>06755     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af694f2ad0f7014e50c6e8b23987df2b7">rc14</a>                         : 4;  <span class="comment">/**&lt; RC14, Reserved. */</span>
<a name="l06756"></a>06756     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a4dde0233dca1118369022be39efd88ef">rc13</a>                         : 4;  <span class="comment">/**&lt; RC13, Reserved. */</span>
<a name="l06757"></a>06757     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a4169cedb65946a221fc40af531db2a2d">rc12</a>                         : 4;  <span class="comment">/**&lt; RC12, Reserved. */</span>
<a name="l06758"></a>06758     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#aff191fc726e0fab5477d44a1b1abe4af">rc11</a>                         : 4;  <span class="comment">/**&lt; RC11, Encoding for RDIMM operating VDD. */</span>
<a name="l06759"></a>06759     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#acb0621ab0a49387ac864851bc40632c4">rc10</a>                         : 4;  <span class="comment">/**&lt; RC10, Encoding for RDIMM operating speed. */</span>
<a name="l06760"></a>06760     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a0477c7d62c20f1ad2685305340fd04c3">rc9</a>                          : 4;  <span class="comment">/**&lt; RC9, Power savings settings control word. */</span>
<a name="l06761"></a>06761     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a12f54403ca0bf6ae6c5dbb42a474937e">rc8</a>                          : 4;  <span class="comment">/**&lt; RC8, Additional IBT settings control word. */</span>
<a name="l06762"></a>06762     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af220e7ca8394b1f92f3d509f0469d3f8">rc7</a>                          : 4;  <span class="comment">/**&lt; RC7, Reserved. */</span>
<a name="l06763"></a>06763     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#aa40950a0853bce834bcaf433f37d1d75">rc6</a>                          : 4;  <span class="comment">/**&lt; RC6, Reserved. */</span>
<a name="l06764"></a>06764     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a58ef1f5e9935a4a1312fcf3e96cf703e">rc5</a>                          : 4;  <span class="comment">/**&lt; RC5, CK driver characteristics control word. */</span>
<a name="l06765"></a>06765     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a374116f1893f70e8eef8ea4ccd01b0bf">rc4</a>                          : 4;  <span class="comment">/**&lt; RC4, Control signals driver characteristics control word. */</span>
<a name="l06766"></a>06766     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af6804b7984887f9414d4d18b3d59889a">rc3</a>                          : 4;  <span class="comment">/**&lt; RC3, CA signals driver characteristics control word. */</span>
<a name="l06767"></a>06767     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a81313310fe1c83b21b14d3055de05da0">rc2</a>                          : 4;  <span class="comment">/**&lt; RC2, Timing control word. */</span>
<a name="l06768"></a>06768     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a565ffe92cd43147b07696e75d774c97f">rc1</a>                          : 4;  <span class="comment">/**&lt; RC1, Clock driver enable control word. */</span>
<a name="l06769"></a>06769     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a30706e86204ab481a9e9b76a7a9123c9">rc0</a>                          : 4;  <span class="comment">/**&lt; RC0, Global features control word. */</span>
<a name="l06770"></a>06770 <span class="preprocessor">#else</span>
<a name="l06771"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a30706e86204ab481a9e9b76a7a9123c9">06771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a30706e86204ab481a9e9b76a7a9123c9">rc0</a>                          : 4;
<a name="l06772"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a565ffe92cd43147b07696e75d774c97f">06772</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a565ffe92cd43147b07696e75d774c97f">rc1</a>                          : 4;
<a name="l06773"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a81313310fe1c83b21b14d3055de05da0">06773</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a81313310fe1c83b21b14d3055de05da0">rc2</a>                          : 4;
<a name="l06774"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af6804b7984887f9414d4d18b3d59889a">06774</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af6804b7984887f9414d4d18b3d59889a">rc3</a>                          : 4;
<a name="l06775"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a374116f1893f70e8eef8ea4ccd01b0bf">06775</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a374116f1893f70e8eef8ea4ccd01b0bf">rc4</a>                          : 4;
<a name="l06776"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a58ef1f5e9935a4a1312fcf3e96cf703e">06776</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a58ef1f5e9935a4a1312fcf3e96cf703e">rc5</a>                          : 4;
<a name="l06777"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#aa40950a0853bce834bcaf433f37d1d75">06777</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#aa40950a0853bce834bcaf433f37d1d75">rc6</a>                          : 4;
<a name="l06778"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af220e7ca8394b1f92f3d509f0469d3f8">06778</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af220e7ca8394b1f92f3d509f0469d3f8">rc7</a>                          : 4;
<a name="l06779"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a12f54403ca0bf6ae6c5dbb42a474937e">06779</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a12f54403ca0bf6ae6c5dbb42a474937e">rc8</a>                          : 4;
<a name="l06780"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a0477c7d62c20f1ad2685305340fd04c3">06780</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a0477c7d62c20f1ad2685305340fd04c3">rc9</a>                          : 4;
<a name="l06781"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#acb0621ab0a49387ac864851bc40632c4">06781</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#acb0621ab0a49387ac864851bc40632c4">rc10</a>                         : 4;
<a name="l06782"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#aff191fc726e0fab5477d44a1b1abe4af">06782</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#aff191fc726e0fab5477d44a1b1abe4af">rc11</a>                         : 4;
<a name="l06783"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a4169cedb65946a221fc40af531db2a2d">06783</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a4169cedb65946a221fc40af531db2a2d">rc12</a>                         : 4;
<a name="l06784"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a4dde0233dca1118369022be39efd88ef">06784</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a4dde0233dca1118369022be39efd88ef">rc13</a>                         : 4;
<a name="l06785"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af694f2ad0f7014e50c6e8b23987df2b7">06785</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#af694f2ad0f7014e50c6e8b23987df2b7">rc14</a>                         : 4;
<a name="l06786"></a><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a5612362d321503bbce3783cc3edbca26">06786</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html#a5612362d321503bbce3783cc3edbca26">rc15</a>                         : 4;
<a name="l06787"></a>06787 <span class="preprocessor">#endif</span>
<a name="l06788"></a>06788 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a44a6e5d2874f6f4e5bba818246004562">s</a>;
<a name="l06789"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#ad7984470c195444c078b023c74230c64">06789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#ad7984470c195444c078b023c74230c64">cn61xx</a>;
<a name="l06790"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a1827dbe2188a578f6fac52e07ed5a40d">06790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a1827dbe2188a578f6fac52e07ed5a40d">cn63xx</a>;
<a name="l06791"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#aa2bcf35b74c718f89e35073dc43ea5d4">06791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#aa2bcf35b74c718f89e35073dc43ea5d4">cn63xxp1</a>;
<a name="l06792"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a1f1837b0f256bab3cd29acd28b89e04e">06792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a1f1837b0f256bab3cd29acd28b89e04e">cn66xx</a>;
<a name="l06793"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#adbb970c02314c73480cc8df3007a8910">06793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#adbb970c02314c73480cc8df3007a8910">cn68xx</a>;
<a name="l06794"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a2c62f652957fba5063c2784679529c2b">06794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a2c62f652957fba5063c2784679529c2b">cn68xxp1</a>;
<a name="l06795"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a731d2e6ea33f299b76be42be20fd9a0c">06795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a731d2e6ea33f299b76be42be20fd9a0c">cn70xx</a>;
<a name="l06796"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a852a036dba7707b4fa79fbdd02db8114">06796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a852a036dba7707b4fa79fbdd02db8114">cn70xxp1</a>;
<a name="l06797"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a24623d7e61c1f4b2b3bf915a59aa2e80">06797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a24623d7e61c1f4b2b3bf915a59aa2e80">cn73xx</a>;
<a name="l06798"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a7c695fb0284e4394da341839b0ddc85f">06798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a7c695fb0284e4394da341839b0ddc85f">cn78xx</a>;
<a name="l06799"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a8187aecb060c77dcf8959047275fe66e">06799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a8187aecb060c77dcf8959047275fe66e">cn78xxp1</a>;
<a name="l06800"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a26425930b7d96856b423301e89dd52c5">06800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a26425930b7d96856b423301e89dd52c5">cnf71xx</a>;
<a name="l06801"></a><a class="code" href="unioncvmx__lmcx__dimmx__params.html#a17a81cd731fb0f88f5954b5f71c8d376">06801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimmx__params_1_1cvmx__lmcx__dimmx__params__s.html">cvmx_lmcx_dimmx_params_s</a>       <a class="code" href="unioncvmx__lmcx__dimmx__params.html#a17a81cd731fb0f88f5954b5f71c8d376">cnf75xx</a>;
<a name="l06802"></a>06802 };
<a name="l06803"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a74fa58acf826e5df165a2a5b6e01a295">06803</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimmx__params.html" title="cvmx_lmc::_dimm::_params">cvmx_lmcx_dimmx_params</a> <a class="code" href="unioncvmx__lmcx__dimmx__params.html" title="cvmx_lmc::_dimm::_params">cvmx_lmcx_dimmx_params_t</a>;
<a name="l06804"></a>06804 <span class="comment"></span>
<a name="l06805"></a>06805 <span class="comment">/**</span>
<a name="l06806"></a>06806 <span class="comment"> * cvmx_lmc#_dimm_ctl</span>
<a name="l06807"></a>06807 <span class="comment"> *</span>
<a name="l06808"></a>06808 <span class="comment"> * Note that this CSR is only used when LMC()_CONTROL[RDIMM_ENA] = 1. During a power-up/init</span>
<a name="l06809"></a>06809 <span class="comment"> * sequence, this CSR controls LMC&apos;s write operations to the control words in the JEDEC standard</span>
<a name="l06810"></a>06810 <span class="comment"> * DDR3 SSTE32882 registering clock driver or DDR4 Register DDR4RCD01 on an RDIMM.</span>
<a name="l06811"></a>06811 <span class="comment"> */</span>
<a name="l06812"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html">06812</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimm__ctl.html" title="cvmx_lmc::_dimm_ctl">cvmx_lmcx_dimm_ctl</a> {
<a name="l06813"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#afcb138b9aba62bc48d56a58b3a313bc4">06813</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#afcb138b9aba62bc48d56a58b3a313bc4">u64</a>;
<a name="l06814"></a><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">06814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a> {
<a name="l06815"></a>06815 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06816"></a>06816 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#aad928a42abbc8842fe406dbe4d5adf5f">reserved_46_63</a>               : 18;
<a name="l06817"></a>06817     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#ae19fe4c057f5841c7be7caf109fba48f">parity</a>                       : 1;  <span class="comment">/**&lt; &quot;Parity. The Par_In input of a registered DIMM should be tied off. LMC adjusts the value</span>
<a name="l06818"></a>06818 <span class="comment">                                                         of the DDR_WE_L (DWE#) pin during DDR3 register part control word writes to ensure the</span>
<a name="l06819"></a>06819 <span class="comment">                                                         parity is observed correctly by the receiving DDR3 SSTE32882 or DDR4 DDR4RCD01 register</span>
<a name="l06820"></a>06820 <span class="comment">                                                         part. When Par_In is grounded, PARITY should be cleared to 0.&quot; */</span>
<a name="l06821"></a>06821     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#a4a52f9f418081a0b133567a441caa54e">tcws</a>                         : 13; <span class="comment">/**&lt; LMC waits for this time period before and after a RDIMM control word access during a</span>
<a name="l06822"></a>06822 <span class="comment">                                                         power-up/init SEQUENCE. TCWS is in multiples of 8 CK cycles.</span>
<a name="l06823"></a>06823 <span class="comment">                                                         Set TCWS (CSR field) = RNDUP[TCWS(ns)/(8 * TCYC(ns))], where TCWS is the desired time</span>
<a name="l06824"></a>06824 <span class="comment">                                                         (ns), and TCYC(ns) is the DDR clock frequency (not data rate).</span>
<a name="l06825"></a>06825 <span class="comment">                                                         TYP = 0x4E0 (equivalent to 15 us) when changing clock timing (RC2.DBA1, RC6.DA4, RC10.DA3,</span>
<a name="l06826"></a>06826 <span class="comment">                                                         RC10.DA4, RC11.DA3, and RC11.DA4)</span>
<a name="l06827"></a>06827 <span class="comment">                                                         TYP = 0x8, otherwise</span>
<a name="l06828"></a>06828 <span class="comment">                                                         0x0 = Reserved. */</span>
<a name="l06829"></a>06829     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#ac853b9c6cca9f11315327cc6495cfe2f">dimm1_wmask</a>                  : 16; <span class="comment">/**&lt; DIMM1 write mask. If (DIMM1_WMASK[n] = 1), write DIMM1.RCn. */</span>
<a name="l06830"></a>06830     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#a74ed1cbd13105db12dce4664572c44d1">dimm0_wmask</a>                  : 16; <span class="comment">/**&lt; DIMM0 write mask. If (DIMM0_WMASK[n] = 1), write DIMM0.RCn. */</span>
<a name="l06831"></a>06831 <span class="preprocessor">#else</span>
<a name="l06832"></a><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#a74ed1cbd13105db12dce4664572c44d1">06832</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#a74ed1cbd13105db12dce4664572c44d1">dimm0_wmask</a>                  : 16;
<a name="l06833"></a><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#ac853b9c6cca9f11315327cc6495cfe2f">06833</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#ac853b9c6cca9f11315327cc6495cfe2f">dimm1_wmask</a>                  : 16;
<a name="l06834"></a><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#a4a52f9f418081a0b133567a441caa54e">06834</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#a4a52f9f418081a0b133567a441caa54e">tcws</a>                         : 13;
<a name="l06835"></a><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#ae19fe4c057f5841c7be7caf109fba48f">06835</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#ae19fe4c057f5841c7be7caf109fba48f">parity</a>                       : 1;
<a name="l06836"></a><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#aad928a42abbc8842fe406dbe4d5adf5f">06836</a>     uint64_t <a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html#aad928a42abbc8842fe406dbe4d5adf5f">reserved_46_63</a>               : 18;
<a name="l06837"></a>06837 <span class="preprocessor">#endif</span>
<a name="l06838"></a>06838 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a8f0bc116bd493c2a39dd8b7f1515cab7">s</a>;
<a name="l06839"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a07a25a1e238dc013b08457f6a74bd792">06839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a07a25a1e238dc013b08457f6a74bd792">cn61xx</a>;
<a name="l06840"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ad91dfe3dd2f643cc8448535abe0acddd">06840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ad91dfe3dd2f643cc8448535abe0acddd">cn63xx</a>;
<a name="l06841"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a13e95ea8cf0f08fbaa91f807dc3aa8e2">06841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a13e95ea8cf0f08fbaa91f807dc3aa8e2">cn63xxp1</a>;
<a name="l06842"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#aeb4f9bfaf3b5fab551f2b835ef4f829b">06842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#aeb4f9bfaf3b5fab551f2b835ef4f829b">cn66xx</a>;
<a name="l06843"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#af7a312cef25069f8b1fb0689b4c2399d">06843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#af7a312cef25069f8b1fb0689b4c2399d">cn68xx</a>;
<a name="l06844"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a5f923228e2b35f287c643d2ac222120d">06844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a5f923228e2b35f287c643d2ac222120d">cn68xxp1</a>;
<a name="l06845"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a0040dc54a11b7a07fa40555283dc003c">06845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a0040dc54a11b7a07fa40555283dc003c">cn70xx</a>;
<a name="l06846"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#add1fd7115f50a9ea892d97698814e755">06846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#add1fd7115f50a9ea892d97698814e755">cn70xxp1</a>;
<a name="l06847"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a8b1c98e50427ba5659d352c4e4621bdf">06847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a8b1c98e50427ba5659d352c4e4621bdf">cn73xx</a>;
<a name="l06848"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ada5a61368a997f99a935010252b321d2">06848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ada5a61368a997f99a935010252b321d2">cn78xx</a>;
<a name="l06849"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a49018952fd9985d7ad14cdfba04268df">06849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#a49018952fd9985d7ad14cdfba04268df">cn78xxp1</a>;
<a name="l06850"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ad0d5c19d0dd2e94a6dcdc7570986c140">06850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ad0d5c19d0dd2e94a6dcdc7570986c140">cnf71xx</a>;
<a name="l06851"></a><a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ac48830f93f03a39d398ac379e2be26b8">06851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dimm__ctl_1_1cvmx__lmcx__dimm__ctl__s.html">cvmx_lmcx_dimm_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__dimm__ctl.html#ac48830f93f03a39d398ac379e2be26b8">cnf75xx</a>;
<a name="l06852"></a>06852 };
<a name="l06853"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a0f6a23afcafdb9481a0324ec131774f3">06853</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dimm__ctl.html" title="cvmx_lmc::_dimm_ctl">cvmx_lmcx_dimm_ctl</a> <a class="code" href="unioncvmx__lmcx__dimm__ctl.html" title="cvmx_lmc::_dimm_ctl">cvmx_lmcx_dimm_ctl_t</a>;
<a name="l06854"></a>06854 <span class="comment"></span>
<a name="l06855"></a>06855 <span class="comment">/**</span>
<a name="l06856"></a>06856 <span class="comment"> * cvmx_lmc#_dll_ctl</span>
<a name="l06857"></a>06857 <span class="comment"> *</span>
<a name="l06858"></a>06858 <span class="comment"> * LMC_DLL_CTL = LMC DLL control and DCLK reset</span>
<a name="l06859"></a>06859 <span class="comment"> *</span>
<a name="l06860"></a>06860 <span class="comment"> */</span>
<a name="l06861"></a><a class="code" href="unioncvmx__lmcx__dll__ctl.html">06861</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dll__ctl.html" title="cvmx_lmc::_dll_ctl">cvmx_lmcx_dll_ctl</a> {
<a name="l06862"></a><a class="code" href="unioncvmx__lmcx__dll__ctl.html#ad217c36dd7e0c2cd1b34882e5a26e56f">06862</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dll__ctl.html#ad217c36dd7e0c2cd1b34882e5a26e56f">u64</a>;
<a name="l06863"></a><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html">06863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html">cvmx_lmcx_dll_ctl_s</a> {
<a name="l06864"></a>06864 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06865"></a>06865 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a77c926131be5bb043a498749de1b43d2">reserved_8_63</a>                : 56;
<a name="l06866"></a>06866     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a53a4f106ee073d3802426037f217ae26">dreset</a>                       : 1;  <span class="comment">/**&lt; Dclk domain reset.  The reset signal that is used by the</span>
<a name="l06867"></a>06867 <span class="comment">                                                         Dclk domain is (DRESET || ECLK_RESET). */</span>
<a name="l06868"></a>06868     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a810c4b1b9b2c2505d78a23d4fd212be2">dll90_byp</a>                    : 1;  <span class="comment">/**&lt; DDR DLL90 Bypass: When set, the DDR90 DLL is to be</span>
<a name="l06869"></a>06869 <span class="comment">                                                         bypassed and the setting is defined by DLL90_VLU */</span>
<a name="l06870"></a>06870     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#aa6d4f9ce1ebd79ff03cb332eadf521fb">dll90_ena</a>                    : 1;  <span class="comment">/**&lt; DDR Quad DLL Enable: A 0-&gt;1 transition on this bit after</span>
<a name="l06871"></a>06871 <span class="comment">                                                         DCLK init sequence resets the DDR 90 DLL. Should</span>
<a name="l06872"></a>06872 <span class="comment">                                                         happen at startup before any activity in DDR. QDLL_ENA</span>
<a name="l06873"></a>06873 <span class="comment">                                                         must not transition 1-&gt;0 outside of a DRESET sequence</span>
<a name="l06874"></a>06874 <span class="comment">                                                         (i.e. it must remain 1 until the next DRESET).</span>
<a name="l06875"></a>06875 <span class="comment">                                                         DRESET should be asserted before and for 10 usec</span>
<a name="l06876"></a>06876 <span class="comment">                                                         following the 0-&gt;1 transition on QDLL_ENA. */</span>
<a name="l06877"></a>06877     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a52f243c7e8269160875d80867aad473d">dll90_vlu</a>                    : 5;  <span class="comment">/**&lt; Contains the open loop setting value for the DDR90 delay</span>
<a name="l06878"></a>06878 <span class="comment">                                                         line. */</span>
<a name="l06879"></a>06879 <span class="preprocessor">#else</span>
<a name="l06880"></a><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a52f243c7e8269160875d80867aad473d">06880</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a52f243c7e8269160875d80867aad473d">dll90_vlu</a>                    : 5;
<a name="l06881"></a><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#aa6d4f9ce1ebd79ff03cb332eadf521fb">06881</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#aa6d4f9ce1ebd79ff03cb332eadf521fb">dll90_ena</a>                    : 1;
<a name="l06882"></a><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a810c4b1b9b2c2505d78a23d4fd212be2">06882</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a810c4b1b9b2c2505d78a23d4fd212be2">dll90_byp</a>                    : 1;
<a name="l06883"></a><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a53a4f106ee073d3802426037f217ae26">06883</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a53a4f106ee073d3802426037f217ae26">dreset</a>                       : 1;
<a name="l06884"></a><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a77c926131be5bb043a498749de1b43d2">06884</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html#a77c926131be5bb043a498749de1b43d2">reserved_8_63</a>                : 56;
<a name="l06885"></a>06885 <span class="preprocessor">#endif</span>
<a name="l06886"></a>06886 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl.html#aaa0e036f0fb543d140859f29c5f6b574">s</a>;
<a name="l06887"></a><a class="code" href="unioncvmx__lmcx__dll__ctl.html#aa30658b434e8ad8a0d60bc2d0abe9ad1">06887</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html">cvmx_lmcx_dll_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__dll__ctl.html#aa30658b434e8ad8a0d60bc2d0abe9ad1">cn52xx</a>;
<a name="l06888"></a><a class="code" href="unioncvmx__lmcx__dll__ctl.html#a94831b83ce286e3fede2550b19059059">06888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html">cvmx_lmcx_dll_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__dll__ctl.html#a94831b83ce286e3fede2550b19059059">cn52xxp1</a>;
<a name="l06889"></a><a class="code" href="unioncvmx__lmcx__dll__ctl.html#a6c71fe9d64998dd531b571585eb4f6b5">06889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html">cvmx_lmcx_dll_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__dll__ctl.html#a6c71fe9d64998dd531b571585eb4f6b5">cn56xx</a>;
<a name="l06890"></a><a class="code" href="unioncvmx__lmcx__dll__ctl.html#abba941e2a5b9aef9dfbd89df188a468b">06890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl_1_1cvmx__lmcx__dll__ctl__s.html">cvmx_lmcx_dll_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__dll__ctl.html#abba941e2a5b9aef9dfbd89df188a468b">cn56xxp1</a>;
<a name="l06891"></a>06891 };
<a name="l06892"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a5b2cdfcc57d62d994620ce3ccf1990ae">06892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dll__ctl.html" title="cvmx_lmc::_dll_ctl">cvmx_lmcx_dll_ctl</a> <a class="code" href="unioncvmx__lmcx__dll__ctl.html" title="cvmx_lmc::_dll_ctl">cvmx_lmcx_dll_ctl_t</a>;
<a name="l06893"></a>06893 <span class="comment"></span>
<a name="l06894"></a>06894 <span class="comment">/**</span>
<a name="l06895"></a>06895 <span class="comment"> * cvmx_lmc#_dll_ctl2</span>
<a name="l06896"></a>06896 <span class="comment"> *</span>
<a name="l06897"></a>06897 <span class="comment"> * See LMC Initialization Sequence for the initialization sequence.</span>
<a name="l06898"></a>06898 <span class="comment"> *</span>
<a name="l06899"></a>06899 <span class="comment"> */</span>
<a name="l06900"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html">06900</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dll__ctl2.html" title="cvmx_lmc::_dll_ctl2">cvmx_lmcx_dll_ctl2</a> {
<a name="l06901"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a8cd36e20ea6552d80e947ec092562a0a">06901</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a8cd36e20ea6552d80e947ec092562a0a">u64</a>;
<a name="l06902"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__s.html">06902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__s.html">cvmx_lmcx_dll_ctl2_s</a> {
<a name="l06903"></a>06903 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06904"></a>06904 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__s.html#abf42a9767ef9eb53046ff9e8147dbcdc">reserved_0_63</a>                : 64;
<a name="l06905"></a>06905 <span class="preprocessor">#else</span>
<a name="l06906"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__s.html#abf42a9767ef9eb53046ff9e8147dbcdc">06906</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__s.html#abf42a9767ef9eb53046ff9e8147dbcdc">reserved_0_63</a>                : 64;
<a name="l06907"></a>06907 <span class="preprocessor">#endif</span>
<a name="l06908"></a>06908 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#aee616bad56d30b160e3519c2b272c8f3">s</a>;
<a name="l06909"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html">06909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html">cvmx_lmcx_dll_ctl2_cn61xx</a> {
<a name="l06910"></a>06910 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06911"></a>06911 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#aeae321f6fbf33a6eeabbd769134530be">reserved_16_63</a>               : 48;
<a name="l06912"></a>06912     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a19ddc04c63aa3d666787880d3eb50cfb">intf_en</a>                      : 1;  <span class="comment">/**&lt; Interface Enable */</span>
<a name="l06913"></a>06913     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#ad5217e6dee975440c1ffd5302c3d9d51">dll_bringup</a>                  : 1;  <span class="comment">/**&lt; DLL Bringup */</span>
<a name="l06914"></a>06914     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a6e0ad73e4ebbfc2dc8f58acec114db7f">dreset</a>                       : 1;  <span class="comment">/**&lt; Dclk domain reset.  The reset signal that is used by the</span>
<a name="l06915"></a>06915 <span class="comment">                                                         Dclk domain is (DRESET || ECLK_RESET). */</span>
<a name="l06916"></a>06916     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a552bb5b4383ec60a839c5674b45a5eb8">quad_dll_ena</a>                 : 1;  <span class="comment">/**&lt; DLL Enable */</span>
<a name="l06917"></a>06917     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a8ca2242d84fb8dc35c85076e4996282d">byp_sel</a>                      : 4;  <span class="comment">/**&lt; Bypass select</span>
<a name="l06918"></a>06918 <span class="comment">                                                         0000 : no byte</span>
<a name="l06919"></a>06919 <span class="comment">                                                         0001 : byte 0</span>
<a name="l06920"></a>06920 <span class="comment">                                                         - ...</span>
<a name="l06921"></a>06921 <span class="comment">                                                         1001 : byte 8</span>
<a name="l06922"></a>06922 <span class="comment">                                                         1010 : all bytes</span>
<a name="l06923"></a>06923 <span class="comment">                                                         1011-1111 : Reserved */</span>
<a name="l06924"></a>06924     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a41c6e92bb492da55f6832451251f9645">byp_setting</a>                  : 8;  <span class="comment">/**&lt; Bypass setting</span>
<a name="l06925"></a>06925 <span class="comment">                                                         DDR3-1600: 00100010</span>
<a name="l06926"></a>06926 <span class="comment">                                                         DDR3-1333: 00110010</span>
<a name="l06927"></a>06927 <span class="comment">                                                         DDR3-1066: 01001011</span>
<a name="l06928"></a>06928 <span class="comment">                                                         DDR3-800 : 01110101</span>
<a name="l06929"></a>06929 <span class="comment">                                                         DDR3-667 : 10010110</span>
<a name="l06930"></a>06930 <span class="comment">                                                         DDR3-600 : 10101100 */</span>
<a name="l06931"></a>06931 <span class="preprocessor">#else</span>
<a name="l06932"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a41c6e92bb492da55f6832451251f9645">06932</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a41c6e92bb492da55f6832451251f9645">byp_setting</a>                  : 8;
<a name="l06933"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a8ca2242d84fb8dc35c85076e4996282d">06933</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a8ca2242d84fb8dc35c85076e4996282d">byp_sel</a>                      : 4;
<a name="l06934"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a552bb5b4383ec60a839c5674b45a5eb8">06934</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a552bb5b4383ec60a839c5674b45a5eb8">quad_dll_ena</a>                 : 1;
<a name="l06935"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a6e0ad73e4ebbfc2dc8f58acec114db7f">06935</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a6e0ad73e4ebbfc2dc8f58acec114db7f">dreset</a>                       : 1;
<a name="l06936"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#ad5217e6dee975440c1ffd5302c3d9d51">06936</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#ad5217e6dee975440c1ffd5302c3d9d51">dll_bringup</a>                  : 1;
<a name="l06937"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a19ddc04c63aa3d666787880d3eb50cfb">06937</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#a19ddc04c63aa3d666787880d3eb50cfb">intf_en</a>                      : 1;
<a name="l06938"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#aeae321f6fbf33a6eeabbd769134530be">06938</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html#aeae321f6fbf33a6eeabbd769134530be">reserved_16_63</a>               : 48;
<a name="l06939"></a>06939 <span class="preprocessor">#endif</span>
<a name="l06940"></a>06940 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a2f43cb611782d6ea871a5359a074a414">cn61xx</a>;
<a name="l06941"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html">06941</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html">cvmx_lmcx_dll_ctl2_cn63xx</a> {
<a name="l06942"></a>06942 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06943"></a>06943 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ad9c050a9057aa548301f308714925303">reserved_15_63</a>               : 49;
<a name="l06944"></a>06944     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ac2a707ad54cd97f6bd3a6bf2f1ce4792">dll_bringup</a>                  : 1;  <span class="comment">/**&lt; DLL Bringup */</span>
<a name="l06945"></a>06945     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ab317941d31c811414233f9e656493f45">dreset</a>                       : 1;  <span class="comment">/**&lt; Dclk domain reset.  The reset signal that is used by the</span>
<a name="l06946"></a>06946 <span class="comment">                                                         Dclk domain is (DRESET || ECLK_RESET). */</span>
<a name="l06947"></a>06947     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ace79dbeef484249447689e3478943e09">quad_dll_ena</a>                 : 1;  <span class="comment">/**&lt; DLL Enable */</span>
<a name="l06948"></a>06948     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ade665ed1038eebe4504c633a3d672082">byp_sel</a>                      : 4;  <span class="comment">/**&lt; Bypass select</span>
<a name="l06949"></a>06949 <span class="comment">                                                         0000 : no byte</span>
<a name="l06950"></a>06950 <span class="comment">                                                         0001 : byte 0</span>
<a name="l06951"></a>06951 <span class="comment">                                                         - ...</span>
<a name="l06952"></a>06952 <span class="comment">                                                         1001 : byte 8</span>
<a name="l06953"></a>06953 <span class="comment">                                                         1010 : all bytes</span>
<a name="l06954"></a>06954 <span class="comment">                                                         1011-1111 : Reserved */</span>
<a name="l06955"></a>06955     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ae1e46ffcf07ffb9122dfe0a325390a4c">byp_setting</a>                  : 8;  <span class="comment">/**&lt; Bypass setting</span>
<a name="l06956"></a>06956 <span class="comment">                                                         DDR3-1600: 00100010</span>
<a name="l06957"></a>06957 <span class="comment">                                                         DDR3-1333: 00110010</span>
<a name="l06958"></a>06958 <span class="comment">                                                         DDR3-1066: 01001011</span>
<a name="l06959"></a>06959 <span class="comment">                                                         DDR3-800 : 01110101</span>
<a name="l06960"></a>06960 <span class="comment">                                                         DDR3-667 : 10010110</span>
<a name="l06961"></a>06961 <span class="comment">                                                         DDR3-600 : 10101100 */</span>
<a name="l06962"></a>06962 <span class="preprocessor">#else</span>
<a name="l06963"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ae1e46ffcf07ffb9122dfe0a325390a4c">06963</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ae1e46ffcf07ffb9122dfe0a325390a4c">byp_setting</a>                  : 8;
<a name="l06964"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ade665ed1038eebe4504c633a3d672082">06964</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ade665ed1038eebe4504c633a3d672082">byp_sel</a>                      : 4;
<a name="l06965"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ace79dbeef484249447689e3478943e09">06965</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ace79dbeef484249447689e3478943e09">quad_dll_ena</a>                 : 1;
<a name="l06966"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ab317941d31c811414233f9e656493f45">06966</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ab317941d31c811414233f9e656493f45">dreset</a>                       : 1;
<a name="l06967"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ac2a707ad54cd97f6bd3a6bf2f1ce4792">06967</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ac2a707ad54cd97f6bd3a6bf2f1ce4792">dll_bringup</a>                  : 1;
<a name="l06968"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ad9c050a9057aa548301f308714925303">06968</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html#ad9c050a9057aa548301f308714925303">reserved_15_63</a>               : 49;
<a name="l06969"></a>06969 <span class="preprocessor">#endif</span>
<a name="l06970"></a>06970 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a6595e76c24421023b2fec1c57b82562b">cn63xx</a>;
<a name="l06971"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a4883dd41aea7b75f91f3509bf1aa6547">06971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html">cvmx_lmcx_dll_ctl2_cn63xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a4883dd41aea7b75f91f3509bf1aa6547">cn63xxp1</a>;
<a name="l06972"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a308f3ae6a8c16d9141bc35d1b68ea3a2">06972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn63xx.html">cvmx_lmcx_dll_ctl2_cn63xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a308f3ae6a8c16d9141bc35d1b68ea3a2">cn66xx</a>;
<a name="l06973"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a220cb9e6670bcd30738a05d3fd602601">06973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html">cvmx_lmcx_dll_ctl2_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a220cb9e6670bcd30738a05d3fd602601">cn68xx</a>;
<a name="l06974"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a1ffaa54bc4093ee2d37bb7dd4c6f63c6">06974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html">cvmx_lmcx_dll_ctl2_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a1ffaa54bc4093ee2d37bb7dd4c6f63c6">cn68xxp1</a>;
<a name="l06975"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html">06975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html">cvmx_lmcx_dll_ctl2_cn70xx</a> {
<a name="l06976"></a>06976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l06977"></a>06977 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a155f867696ef917e889ee1a4e5ac34d7">reserved_17_63</a>               : 47;
<a name="l06978"></a>06978     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a78545cc7b4b6049851e49ca0c8a7735f">intf_en</a>                      : 1;  <span class="comment">/**&lt; Interface enable. */</span>
<a name="l06979"></a>06979     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a70c8ba9a5c635bc1f60c266a3490df98">dll_bringup</a>                  : 1;  <span class="comment">/**&lt; DLL bring up. */</span>
<a name="l06980"></a>06980     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a91d549cbf74886c1fc09374d49780610">dreset</a>                       : 1;  <span class="comment">/**&lt; System-memory-clock domain reset. The reset signal that is used by the system-memory-clock</span>
<a name="l06981"></a>06981 <span class="comment">                                                         domain is</span>
<a name="l06982"></a>06982 <span class="comment">                                                         (DRESET -OR- core-clock reset). */</span>
<a name="l06983"></a>06983     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a79e1555f80c0584cbf44913760f21db6">quad_dll_ena</a>                 : 1;  <span class="comment">/**&lt; DLL enable. */</span>
<a name="l06984"></a>06984     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#ae3364d71acc8a65e2154332465a88f8c">byp_sel</a>                      : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l06985"></a>06985     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a3f476823b316eef5a89308072328de75">byp_setting</a>                  : 9;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l06986"></a>06986 <span class="preprocessor">#else</span>
<a name="l06987"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a3f476823b316eef5a89308072328de75">06987</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a3f476823b316eef5a89308072328de75">byp_setting</a>                  : 9;
<a name="l06988"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#ae3364d71acc8a65e2154332465a88f8c">06988</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#ae3364d71acc8a65e2154332465a88f8c">byp_sel</a>                      : 4;
<a name="l06989"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a79e1555f80c0584cbf44913760f21db6">06989</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a79e1555f80c0584cbf44913760f21db6">quad_dll_ena</a>                 : 1;
<a name="l06990"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a91d549cbf74886c1fc09374d49780610">06990</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a91d549cbf74886c1fc09374d49780610">dreset</a>                       : 1;
<a name="l06991"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a70c8ba9a5c635bc1f60c266a3490df98">06991</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a70c8ba9a5c635bc1f60c266a3490df98">dll_bringup</a>                  : 1;
<a name="l06992"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a78545cc7b4b6049851e49ca0c8a7735f">06992</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a78545cc7b4b6049851e49ca0c8a7735f">intf_en</a>                      : 1;
<a name="l06993"></a><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a155f867696ef917e889ee1a4e5ac34d7">06993</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html#a155f867696ef917e889ee1a4e5ac34d7">reserved_17_63</a>               : 47;
<a name="l06994"></a>06994 <span class="preprocessor">#endif</span>
<a name="l06995"></a>06995 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a6f6f93914db8247c135375e1ed5bc1cc">cn70xx</a>;
<a name="l06996"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#ab01b622f4d38cefa32bdd156f5cb561a">06996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html">cvmx_lmcx_dll_ctl2_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#ab01b622f4d38cefa32bdd156f5cb561a">cn70xxp1</a>;
<a name="l06997"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a72051d7cd93129ddccf30e3d7fe742cf">06997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html">cvmx_lmcx_dll_ctl2_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a72051d7cd93129ddccf30e3d7fe742cf">cn73xx</a>;
<a name="l06998"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#afeaaa93a9176eebfc86774adcc8b551e">06998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html">cvmx_lmcx_dll_ctl2_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#afeaaa93a9176eebfc86774adcc8b551e">cn78xx</a>;
<a name="l06999"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#ada4e21c420a9142e71b93eabb54acd46">06999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html">cvmx_lmcx_dll_ctl2_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#ada4e21c420a9142e71b93eabb54acd46">cn78xxp1</a>;
<a name="l07000"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#af68ecec5e726b3a07614e1aa075fc15b">07000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn61xx.html">cvmx_lmcx_dll_ctl2_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#af68ecec5e726b3a07614e1aa075fc15b">cnf71xx</a>;
<a name="l07001"></a><a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a5578d2718635ce3a0da6f47781c65c6f">07001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl2_1_1cvmx__lmcx__dll__ctl2__cn70xx.html">cvmx_lmcx_dll_ctl2_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl2.html#a5578d2718635ce3a0da6f47781c65c6f">cnf75xx</a>;
<a name="l07002"></a>07002 };
<a name="l07003"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a69a0166163dead27b730bdf2660df611">07003</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dll__ctl2.html" title="cvmx_lmc::_dll_ctl2">cvmx_lmcx_dll_ctl2</a> <a class="code" href="unioncvmx__lmcx__dll__ctl2.html" title="cvmx_lmc::_dll_ctl2">cvmx_lmcx_dll_ctl2_t</a>;
<a name="l07004"></a>07004 <span class="comment"></span>
<a name="l07005"></a>07005 <span class="comment">/**</span>
<a name="l07006"></a>07006 <span class="comment"> * cvmx_lmc#_dll_ctl3</span>
<a name="l07007"></a>07007 <span class="comment"> *</span>
<a name="l07008"></a>07008 <span class="comment"> * LMC_DLL_CTL3 = LMC DLL control and DCLK reset</span>
<a name="l07009"></a>07009 <span class="comment"> *</span>
<a name="l07010"></a>07010 <span class="comment"> */</span>
<a name="l07011"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html">07011</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dll__ctl3.html" title="cvmx_lmc::_dll_ctl3">cvmx_lmcx_dll_ctl3</a> {
<a name="l07012"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a77de68e8570da294868147ce3f2751e3">07012</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a77de68e8570da294868147ce3f2751e3">u64</a>;
<a name="l07013"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html">07013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html">cvmx_lmcx_dll_ctl3_s</a> {
<a name="l07014"></a>07014 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07015"></a>07015 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#abef93048c33e9609f7dd4e732eb0b354">reserved_50_63</a>               : 14;
<a name="l07016"></a>07016     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a51e7b166d636e45aaff9bd56c18df6f6">wr_deskew_ena</a>                : 1;  <span class="comment">/**&lt; When set, it enables the write bit deskew feature. */</span>
<a name="l07017"></a>07017     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a64153fa9a75f8a7ac1d78f33b6fec9e7">wr_deskew_ld</a>                 : 1;  <span class="comment">/**&lt; When set, the bit deskew settings in DLL_CTL3[OFFSET] gets loaded to</span>
<a name="l07018"></a>07018 <span class="comment">                                                         the designated byte DLL_CTL3[BYTE_SEL] and bit DLL_CTL3[BIT_SELECT]</span>
<a name="l07019"></a>07019 <span class="comment">                                                         for write bit deskew. This is a oneshot and clears itself each time</span>
<a name="l07020"></a>07020 <span class="comment">                                                         it is set. */</span>
<a name="l07021"></a>07021     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a43c0073da27c662766bf00e3168cf567">bit_select</a>                   : 4;  <span class="comment">/**&lt; 0x0-0x7 = Selects bit 0 - bit 8 for write deskew setting assignment.</span>
<a name="l07022"></a>07022 <span class="comment">                                                         0x8 = Selects dbi for write deskew setting assignment.</span>
<a name="l07023"></a>07023 <span class="comment">                                                         0x9 = No-op.</span>
<a name="l07024"></a>07024 <span class="comment">                                                         0xA = Reuse deskew setting on.</span>
<a name="l07025"></a>07025 <span class="comment">                                                         0xB = Reuse deskew setting off.</span>
<a name="l07026"></a>07026 <span class="comment">                                                         0xC = Vref bypass setting load.</span>
<a name="l07027"></a>07027 <span class="comment">                                                         0xD = Vref bypass on.</span>
<a name="l07028"></a>07028 <span class="comment">                                                         0xE = Vref bypass off.</span>
<a name="l07029"></a>07029 <span class="comment">                                                         0xF = Bit select reset. Clear write deskew settings to default value 0x40 in each DQ bit.</span>
<a name="l07030"></a>07030 <span class="comment">                                                         Also sets Vref bypass to off and deskew reuse setting to off. */</span>
<a name="l07031"></a>07031     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#ab13e22150dc78fb43fad92539cffc899">reserved_0_43</a>                : 44;
<a name="l07032"></a>07032 <span class="preprocessor">#else</span>
<a name="l07033"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#ab13e22150dc78fb43fad92539cffc899">07033</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#ab13e22150dc78fb43fad92539cffc899">reserved_0_43</a>                : 44;
<a name="l07034"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a43c0073da27c662766bf00e3168cf567">07034</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a43c0073da27c662766bf00e3168cf567">bit_select</a>                   : 4;
<a name="l07035"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a64153fa9a75f8a7ac1d78f33b6fec9e7">07035</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a64153fa9a75f8a7ac1d78f33b6fec9e7">wr_deskew_ld</a>                 : 1;
<a name="l07036"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a51e7b166d636e45aaff9bd56c18df6f6">07036</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#a51e7b166d636e45aaff9bd56c18df6f6">wr_deskew_ena</a>                : 1;
<a name="l07037"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#abef93048c33e9609f7dd4e732eb0b354">07037</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__s.html#abef93048c33e9609f7dd4e732eb0b354">reserved_50_63</a>               : 14;
<a name="l07038"></a>07038 <span class="preprocessor">#endif</span>
<a name="l07039"></a>07039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a2365584b99d2293193993699b1c38605">s</a>;
<a name="l07040"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html">07040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html">cvmx_lmcx_dll_ctl3_cn61xx</a> {
<a name="l07041"></a>07041 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07042"></a>07042 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a9f36a81a169460cfbb10a871be1a4729">reserved_41_63</a>               : 23;
<a name="l07043"></a>07043     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a2031871ccc6a0a511158e0542eaf03bf">dclk90_fwd</a>                   : 1;  <span class="comment">/**&lt; Forward setting</span>
<a name="l07044"></a>07044 <span class="comment">                                                         0 : disable</span>
<a name="l07045"></a>07045 <span class="comment">                                                         1 : forward (generates a 1 cycle pulse to forward setting)</span>
<a name="l07046"></a>07046 <span class="comment">                                                         This register is oneshot and clears itself each time</span>
<a name="l07047"></a>07047 <span class="comment">                                                         it is set */</span>
<a name="l07048"></a>07048     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#aed37fdef9ddc8bda10a01cfe9205a949">ddr_90_dly_byp</a>               : 1;  <span class="comment">/**&lt; Bypass DDR90_DLY in Clock Tree */</span>
<a name="l07049"></a>07049     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a9bb95efc820a7367c31d6cf6c9ff8b1a">dclk90_recal_dis</a>             : 1;  <span class="comment">/**&lt; Disable periodic recalibration of DDR90 Delay Line in */</span>
<a name="l07050"></a>07050     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#aa00f8075e3208e8ad302acb0614d9bb3">dclk90_byp_sel</a>               : 1;  <span class="comment">/**&lt; Bypass Setting Select for DDR90 Delay Line */</span>
<a name="l07051"></a>07051     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#ae212433df573a7fd01f3b19a91e9a7c1">dclk90_byp_setting</a>           : 8;  <span class="comment">/**&lt; Bypass Setting for DDR90 Delay Line */</span>
<a name="l07052"></a>07052     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a073429b263ad6db0866ed72df525f18d">dll_fast</a>                     : 1;  <span class="comment">/**&lt; DLL lock</span>
<a name="l07053"></a>07053 <span class="comment">                                                         0 = DLL locked */</span>
<a name="l07054"></a>07054     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a8b1310ac980cb09dd4f018aabaa13f76">dll90_setting</a>                : 8;  <span class="comment">/**&lt; Encoded DLL settings. Works in conjuction with</span>
<a name="l07055"></a>07055 <span class="comment">                                                         DLL90_BYTE_SEL */</span>
<a name="l07056"></a>07056     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a0bb0d666358f1f27e466f99c67433146">fine_tune_mode</a>               : 1;  <span class="comment">/**&lt; DLL Fine Tune Mode</span>
<a name="l07057"></a>07057 <span class="comment">                                                         0 = disabled</span>
<a name="l07058"></a>07058 <span class="comment">                                                         1 = enable.</span>
<a name="l07059"></a>07059 <span class="comment">                                                         When enabled, calibrate internal PHY DLL every</span>
<a name="l07060"></a>07060 <span class="comment">                                                         LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l07061"></a>07061     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#ab0cab5f09acc3c9884689002d487a310">dll_mode</a>                     : 1;  <span class="comment">/**&lt; DLL Mode */</span>
<a name="l07062"></a>07062     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#acc48de9b701c6108a449f38709f880a6">dll90_byte_sel</a>               : 4;  <span class="comment">/**&lt; Observe DLL settings for selected byte</span>
<a name="l07063"></a>07063 <span class="comment">                                                         0001 : byte 0</span>
<a name="l07064"></a>07064 <span class="comment">                                                         - ...</span>
<a name="l07065"></a>07065 <span class="comment">                                                         1001 : byte 8</span>
<a name="l07066"></a>07066 <span class="comment">                                                         0000,1010-1111 : Reserved */</span>
<a name="l07067"></a>07067     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a3960887070e8892337c2fbdd2e7cab2b">offset_ena</a>                   : 1;  <span class="comment">/**&lt; Offset enable</span>
<a name="l07068"></a>07068 <span class="comment">                                                         0 = disable</span>
<a name="l07069"></a>07069 <span class="comment">                                                         1 = enable */</span>
<a name="l07070"></a>07070     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a640ffc0c30d63d61bf242fc3bcd79df8">load_offset</a>                  : 1;  <span class="comment">/**&lt; Load offset</span>
<a name="l07071"></a>07071 <span class="comment">                                                         0 : disable</span>
<a name="l07072"></a>07072 <span class="comment">                                                         1 : load (generates a 1 cycle pulse to the PHY)</span>
<a name="l07073"></a>07073 <span class="comment">                                                         This register is oneshot and clears itself each time</span>
<a name="l07074"></a>07074 <span class="comment">                                                         it is set */</span>
<a name="l07075"></a>07075     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a7fe1aee328eab0e0fcee59780dd4ae48">mode_sel</a>                     : 2;  <span class="comment">/**&lt; Mode select</span>
<a name="l07076"></a>07076 <span class="comment">                                                         00 : reset</span>
<a name="l07077"></a>07077 <span class="comment">                                                         01 : write</span>
<a name="l07078"></a>07078 <span class="comment">                                                         10 : read</span>
<a name="l07079"></a>07079 <span class="comment">                                                         11 : write &amp; read */</span>
<a name="l07080"></a>07080     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a2f8fa37b8a6f764124cda75e97926d64">byte_sel</a>                     : 4;  <span class="comment">/**&lt; Byte select</span>
<a name="l07081"></a>07081 <span class="comment">                                                         0000 : no byte</span>
<a name="l07082"></a>07082 <span class="comment">                                                         0001 : byte 0</span>
<a name="l07083"></a>07083 <span class="comment">                                                         - ...</span>
<a name="l07084"></a>07084 <span class="comment">                                                         1001 : byte 8</span>
<a name="l07085"></a>07085 <span class="comment">                                                         1010 : all bytes</span>
<a name="l07086"></a>07086 <span class="comment">                                                         1011-1111 : Reserved */</span>
<a name="l07087"></a>07087     uint64_t offset                       : 6;  <span class="comment">/**&lt; Write/read offset setting</span>
<a name="l07088"></a>07088 <span class="comment">                                                         [4:0] : offset</span>
<a name="l07089"></a>07089 <span class="comment">                                                         [5]   : 0 = increment, 1 = decrement</span>
<a name="l07090"></a>07090 <span class="comment">                                                         Not a 2&apos;s complement value */</span>
<a name="l07091"></a>07091 <span class="preprocessor">#else</span>
<a name="l07092"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a0d9de302531af266edd09adb064be9e6">07092</a> <span class="preprocessor"></span>    uint64_t offset                       : 6;
<a name="l07093"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a2f8fa37b8a6f764124cda75e97926d64">07093</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a2f8fa37b8a6f764124cda75e97926d64">byte_sel</a>                     : 4;
<a name="l07094"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a7fe1aee328eab0e0fcee59780dd4ae48">07094</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a7fe1aee328eab0e0fcee59780dd4ae48">mode_sel</a>                     : 2;
<a name="l07095"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a640ffc0c30d63d61bf242fc3bcd79df8">07095</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a640ffc0c30d63d61bf242fc3bcd79df8">load_offset</a>                  : 1;
<a name="l07096"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a3960887070e8892337c2fbdd2e7cab2b">07096</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a3960887070e8892337c2fbdd2e7cab2b">offset_ena</a>                   : 1;
<a name="l07097"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#acc48de9b701c6108a449f38709f880a6">07097</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#acc48de9b701c6108a449f38709f880a6">dll90_byte_sel</a>               : 4;
<a name="l07098"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#ab0cab5f09acc3c9884689002d487a310">07098</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#ab0cab5f09acc3c9884689002d487a310">dll_mode</a>                     : 1;
<a name="l07099"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a0bb0d666358f1f27e466f99c67433146">07099</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a0bb0d666358f1f27e466f99c67433146">fine_tune_mode</a>               : 1;
<a name="l07100"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a8b1310ac980cb09dd4f018aabaa13f76">07100</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a8b1310ac980cb09dd4f018aabaa13f76">dll90_setting</a>                : 8;
<a name="l07101"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a073429b263ad6db0866ed72df525f18d">07101</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a073429b263ad6db0866ed72df525f18d">dll_fast</a>                     : 1;
<a name="l07102"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#ae212433df573a7fd01f3b19a91e9a7c1">07102</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#ae212433df573a7fd01f3b19a91e9a7c1">dclk90_byp_setting</a>           : 8;
<a name="l07103"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#aa00f8075e3208e8ad302acb0614d9bb3">07103</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#aa00f8075e3208e8ad302acb0614d9bb3">dclk90_byp_sel</a>               : 1;
<a name="l07104"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a9bb95efc820a7367c31d6cf6c9ff8b1a">07104</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a9bb95efc820a7367c31d6cf6c9ff8b1a">dclk90_recal_dis</a>             : 1;
<a name="l07105"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#aed37fdef9ddc8bda10a01cfe9205a949">07105</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#aed37fdef9ddc8bda10a01cfe9205a949">ddr_90_dly_byp</a>               : 1;
<a name="l07106"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a2031871ccc6a0a511158e0542eaf03bf">07106</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a2031871ccc6a0a511158e0542eaf03bf">dclk90_fwd</a>                   : 1;
<a name="l07107"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a9f36a81a169460cfbb10a871be1a4729">07107</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html#a9f36a81a169460cfbb10a871be1a4729">reserved_41_63</a>               : 23;
<a name="l07108"></a>07108 <span class="preprocessor">#endif</span>
<a name="l07109"></a>07109 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a6f1503d8e4a9bf4a3e3e7c370e9619c7">cn61xx</a>;
<a name="l07110"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html">07110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html">cvmx_lmcx_dll_ctl3_cn63xx</a> {
<a name="l07111"></a>07111 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07112"></a>07112 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a833cc8540636c918b67e0f38b562fb7c">reserved_29_63</a>               : 35;
<a name="l07113"></a>07113     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#aedf433f7345e68c126b5d9626b9e7316">dll_fast</a>                     : 1;  <span class="comment">/**&lt; DLL lock</span>
<a name="l07114"></a>07114 <span class="comment">                                                         0 = DLL locked */</span>
<a name="l07115"></a>07115     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a6d4658a3fb36bf9ad92105b23805da00">dll90_setting</a>                : 8;  <span class="comment">/**&lt; Encoded DLL settings. Works in conjuction with</span>
<a name="l07116"></a>07116 <span class="comment">                                                         DLL90_BYTE_SEL */</span>
<a name="l07117"></a>07117     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a307fb866542a2484203c424e97224b29">fine_tune_mode</a>               : 1;  <span class="comment">/**&lt; DLL Fine Tune Mode</span>
<a name="l07118"></a>07118 <span class="comment">                                                         0 = disabled</span>
<a name="l07119"></a>07119 <span class="comment">                                                         1 = enable.</span>
<a name="l07120"></a>07120 <span class="comment">                                                         When enabled, calibrate internal PHY DLL every</span>
<a name="l07121"></a>07121 <span class="comment">                                                         LMC*_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l07122"></a>07122     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a69b5941b01b28a36b68ad7af4197a89b">dll_mode</a>                     : 1;  <span class="comment">/**&lt; DLL Mode */</span>
<a name="l07123"></a>07123     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a539b8966f200ac36c0a6d9928f911f41">dll90_byte_sel</a>               : 4;  <span class="comment">/**&lt; Observe DLL settings for selected byte</span>
<a name="l07124"></a>07124 <span class="comment">                                                         0001 : byte 0</span>
<a name="l07125"></a>07125 <span class="comment">                                                         - ...</span>
<a name="l07126"></a>07126 <span class="comment">                                                         1001 : byte 8</span>
<a name="l07127"></a>07127 <span class="comment">                                                         0000,1010-1111 : Reserved */</span>
<a name="l07128"></a>07128     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a973832f96bdfba865a81372ae3c68ded">offset_ena</a>                   : 1;  <span class="comment">/**&lt; Offset enable</span>
<a name="l07129"></a>07129 <span class="comment">                                                         0 = disable</span>
<a name="l07130"></a>07130 <span class="comment">                                                         1 = enable */</span>
<a name="l07131"></a>07131     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a319db9cc680fbe51418b69ad0c29f698">load_offset</a>                  : 1;  <span class="comment">/**&lt; Load offset</span>
<a name="l07132"></a>07132 <span class="comment">                                                         0 : disable</span>
<a name="l07133"></a>07133 <span class="comment">                                                         1 : load (generates a 1 cycle pulse to the PHY)</span>
<a name="l07134"></a>07134 <span class="comment">                                                         This register is oneshot and clears itself each time</span>
<a name="l07135"></a>07135 <span class="comment">                                                         it is set */</span>
<a name="l07136"></a>07136     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a1ca0104ce63aed1e00340f644e5f33e0">mode_sel</a>                     : 2;  <span class="comment">/**&lt; Mode select</span>
<a name="l07137"></a>07137 <span class="comment">                                                         00 : reset</span>
<a name="l07138"></a>07138 <span class="comment">                                                         01 : write</span>
<a name="l07139"></a>07139 <span class="comment">                                                         10 : read</span>
<a name="l07140"></a>07140 <span class="comment">                                                         11 : write &amp; read */</span>
<a name="l07141"></a>07141     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#ab06f455c9d767a7841770524d988347f">byte_sel</a>                     : 4;  <span class="comment">/**&lt; Byte select</span>
<a name="l07142"></a>07142 <span class="comment">                                                         0000 : no byte</span>
<a name="l07143"></a>07143 <span class="comment">                                                         0001 : byte 0</span>
<a name="l07144"></a>07144 <span class="comment">                                                         - ...</span>
<a name="l07145"></a>07145 <span class="comment">                                                         1001 : byte 8</span>
<a name="l07146"></a>07146 <span class="comment">                                                         1010 : all bytes</span>
<a name="l07147"></a>07147 <span class="comment">                                                         1011-1111 : Reserved */</span>
<a name="l07148"></a>07148     uint64_t offset                       : 6;  <span class="comment">/**&lt; Write/read offset setting</span>
<a name="l07149"></a>07149 <span class="comment">                                                         [4:0] : offset</span>
<a name="l07150"></a>07150 <span class="comment">                                                         [5]   : 0 = increment, 1 = decrement</span>
<a name="l07151"></a>07151 <span class="comment">                                                         Not a 2&apos;s complement value */</span>
<a name="l07152"></a>07152 <span class="preprocessor">#else</span>
<a name="l07153"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#ad36763191e67817f7c4847b8ca8becab">07153</a> <span class="preprocessor"></span>    uint64_t offset                       : 6;
<a name="l07154"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#ab06f455c9d767a7841770524d988347f">07154</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#ab06f455c9d767a7841770524d988347f">byte_sel</a>                     : 4;
<a name="l07155"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a1ca0104ce63aed1e00340f644e5f33e0">07155</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a1ca0104ce63aed1e00340f644e5f33e0">mode_sel</a>                     : 2;
<a name="l07156"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a319db9cc680fbe51418b69ad0c29f698">07156</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a319db9cc680fbe51418b69ad0c29f698">load_offset</a>                  : 1;
<a name="l07157"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a973832f96bdfba865a81372ae3c68ded">07157</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a973832f96bdfba865a81372ae3c68ded">offset_ena</a>                   : 1;
<a name="l07158"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a539b8966f200ac36c0a6d9928f911f41">07158</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a539b8966f200ac36c0a6d9928f911f41">dll90_byte_sel</a>               : 4;
<a name="l07159"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a69b5941b01b28a36b68ad7af4197a89b">07159</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a69b5941b01b28a36b68ad7af4197a89b">dll_mode</a>                     : 1;
<a name="l07160"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a307fb866542a2484203c424e97224b29">07160</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a307fb866542a2484203c424e97224b29">fine_tune_mode</a>               : 1;
<a name="l07161"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a6d4658a3fb36bf9ad92105b23805da00">07161</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a6d4658a3fb36bf9ad92105b23805da00">dll90_setting</a>                : 8;
<a name="l07162"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#aedf433f7345e68c126b5d9626b9e7316">07162</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#aedf433f7345e68c126b5d9626b9e7316">dll_fast</a>                     : 1;
<a name="l07163"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a833cc8540636c918b67e0f38b562fb7c">07163</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html#a833cc8540636c918b67e0f38b562fb7c">reserved_29_63</a>               : 35;
<a name="l07164"></a>07164 <span class="preprocessor">#endif</span>
<a name="l07165"></a>07165 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a932ce29d66927d5118e782efbbae06f8">cn63xx</a>;
<a name="l07166"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a485c85b9d2d24582e102c210ce930af0">07166</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html">cvmx_lmcx_dll_ctl3_cn63xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a485c85b9d2d24582e102c210ce930af0">cn63xxp1</a>;
<a name="l07167"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#add5b2839fb0ee851b0e1a5bcc8e5ede5">07167</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn63xx.html">cvmx_lmcx_dll_ctl3_cn63xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#add5b2839fb0ee851b0e1a5bcc8e5ede5">cn66xx</a>;
<a name="l07168"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a19887dfe78bbb6ca88dd3e7a8339e5ba">07168</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html">cvmx_lmcx_dll_ctl3_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a19887dfe78bbb6ca88dd3e7a8339e5ba">cn68xx</a>;
<a name="l07169"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#aff45390e4b605d4a89798f8e3886cc95">07169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html">cvmx_lmcx_dll_ctl3_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#aff45390e4b605d4a89798f8e3886cc95">cn68xxp1</a>;
<a name="l07170"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html">07170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html">cvmx_lmcx_dll_ctl3_cn70xx</a> {
<a name="l07171"></a>07171 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07172"></a>07172 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a2c0b23c9c0b5fa08cc8831c145b6be25">reserved_44_63</a>               : 20;
<a name="l07173"></a>07173     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a44eb9e7a921078325cb65edb51c23ec4">dclk90_fwd</a>                   : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07174"></a>07174     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a15248402aa0ea6021dc1ca853f9af477">ddr_90_dly_byp</a>               : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07175"></a>07175     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ab47283374193986a7694e81260214cb2">dclk90_recal_dis</a>             : 1;  <span class="comment">/**&lt; Disable periodic recalibration of DDR90 delay line in. */</span>
<a name="l07176"></a>07176     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a230a3e739705222ad3febdcf8388c504">dclk90_byp_sel</a>               : 1;  <span class="comment">/**&lt; Bypass setting select for DDR90 delay line. */</span>
<a name="l07177"></a>07177     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a10791f76bc45797a4b510944430e9d6a">dclk90_byp_setting</a>           : 9;  <span class="comment">/**&lt; Bypass setting for DDR90 delay line. */</span>
<a name="l07178"></a>07178     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a3eda965157efc9684ea920b17a1537ca">dll_fast</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07179"></a>07179     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a77924553b49bf355b0c074b5e899c889">dll90_setting</a>                : 9;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07180"></a>07180     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ac05688694cd4189492fa71f967218e42">fine_tune_mode</a>               : 1;  <span class="comment">/**&lt; DLL fine tune mode. 0 = disabled; 1 = enable. When enabled, calibrate internal PHY DLL</span>
<a name="l07181"></a>07181 <span class="comment">                                                         every LMC(0..0)_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l07182"></a>07182     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ac43f81562c68a611b2e9bbc19261eb94">dll_mode</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07183"></a>07183     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a0664cabaa7ae0cb0f68ced3064f00835">dll90_byte_sel</a>               : 4;  <span class="comment">/**&lt; Observe DLL settings for selected byte.</span>
<a name="l07184"></a>07184 <span class="comment">                                                         - 0011: byte 4</span>
<a name="l07185"></a>07185 <span class="comment">                                                         - 0100: byte 3</span>
<a name="l07186"></a>07186 <span class="comment">                                                         - 0101: byte 2</span>
<a name="l07187"></a>07187 <span class="comment">                                                         - 0110: byte 1</span>
<a name="l07188"></a>07188 <span class="comment">                                                         - 0111: byte 0</span>
<a name="l07189"></a>07189 <span class="comment">                                                         0000-0010,1000-1111: Reserved */</span>
<a name="l07190"></a>07190     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a6787c1bb2e4a6036d9424c3455494804">offset_ena</a>                   : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07191"></a>07191     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ab00a8f0d894d61a71ed98b96c74bfcf2">load_offset</a>                  : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07192"></a>07192     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a6f68da35a1b89e2833c8abd51077c4a1">mode_sel</a>                     : 2;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07193"></a>07193     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a92fd4e6d5fc81804d90ae83636c88da0">byte_sel</a>                     : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07194"></a>07194     uint64_t offset                       : 7;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07195"></a>07195 <span class="preprocessor">#else</span>
<a name="l07196"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#afb06b54649bf5491d6e7dd5e8a28d82c">07196</a> <span class="preprocessor"></span>    uint64_t offset                       : 7;
<a name="l07197"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a92fd4e6d5fc81804d90ae83636c88da0">07197</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a92fd4e6d5fc81804d90ae83636c88da0">byte_sel</a>                     : 4;
<a name="l07198"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a6f68da35a1b89e2833c8abd51077c4a1">07198</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a6f68da35a1b89e2833c8abd51077c4a1">mode_sel</a>                     : 2;
<a name="l07199"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ab00a8f0d894d61a71ed98b96c74bfcf2">07199</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ab00a8f0d894d61a71ed98b96c74bfcf2">load_offset</a>                  : 1;
<a name="l07200"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a6787c1bb2e4a6036d9424c3455494804">07200</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a6787c1bb2e4a6036d9424c3455494804">offset_ena</a>                   : 1;
<a name="l07201"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a0664cabaa7ae0cb0f68ced3064f00835">07201</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a0664cabaa7ae0cb0f68ced3064f00835">dll90_byte_sel</a>               : 4;
<a name="l07202"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ac43f81562c68a611b2e9bbc19261eb94">07202</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ac43f81562c68a611b2e9bbc19261eb94">dll_mode</a>                     : 1;
<a name="l07203"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ac05688694cd4189492fa71f967218e42">07203</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ac05688694cd4189492fa71f967218e42">fine_tune_mode</a>               : 1;
<a name="l07204"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a77924553b49bf355b0c074b5e899c889">07204</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a77924553b49bf355b0c074b5e899c889">dll90_setting</a>                : 9;
<a name="l07205"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a3eda965157efc9684ea920b17a1537ca">07205</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a3eda965157efc9684ea920b17a1537ca">dll_fast</a>                     : 1;
<a name="l07206"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a10791f76bc45797a4b510944430e9d6a">07206</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a10791f76bc45797a4b510944430e9d6a">dclk90_byp_setting</a>           : 9;
<a name="l07207"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a230a3e739705222ad3febdcf8388c504">07207</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a230a3e739705222ad3febdcf8388c504">dclk90_byp_sel</a>               : 1;
<a name="l07208"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ab47283374193986a7694e81260214cb2">07208</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#ab47283374193986a7694e81260214cb2">dclk90_recal_dis</a>             : 1;
<a name="l07209"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a15248402aa0ea6021dc1ca853f9af477">07209</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a15248402aa0ea6021dc1ca853f9af477">ddr_90_dly_byp</a>               : 1;
<a name="l07210"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a44eb9e7a921078325cb65edb51c23ec4">07210</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a44eb9e7a921078325cb65edb51c23ec4">dclk90_fwd</a>                   : 1;
<a name="l07211"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a2c0b23c9c0b5fa08cc8831c145b6be25">07211</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html#a2c0b23c9c0b5fa08cc8831c145b6be25">reserved_44_63</a>               : 20;
<a name="l07212"></a>07212 <span class="preprocessor">#endif</span>
<a name="l07213"></a>07213 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a65c0d3785b0ce15a02f363b37171509d">cn70xx</a>;
<a name="l07214"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a4ff42cf6513fd69766b64f5729ce0579">07214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn70xx.html">cvmx_lmcx_dll_ctl3_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a4ff42cf6513fd69766b64f5729ce0579">cn70xxp1</a>;
<a name="l07215"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html">07215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html">cvmx_lmcx_dll_ctl3_cn73xx</a> {
<a name="l07216"></a>07216 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07217"></a>07217 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a0cd9f236ffaf10ffa3143265c07e71d0">reserved_50_63</a>               : 14;
<a name="l07218"></a>07218     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a196d8ca5c1a3880024c90553b4094a29">wr_deskew_ena</a>                : 1;  <span class="comment">/**&lt; When set, it enables the write bit deskew feature. */</span>
<a name="l07219"></a>07219     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a37cb06beb9029044f7a4893d2ac4098b">wr_deskew_ld</a>                 : 1;  <span class="comment">/**&lt; When set, the bit deskew settings in DLL_CTL3[OFFSET] gets loaded to</span>
<a name="l07220"></a>07220 <span class="comment">                                                         the designated byte DLL_CTL3[BYTE_SEL] and bit DLL_CTL3[BIT_SELECT]</span>
<a name="l07221"></a>07221 <span class="comment">                                                         for write bit deskew. This is a oneshot and clears itself each time</span>
<a name="l07222"></a>07222 <span class="comment">                                                         it is set. */</span>
<a name="l07223"></a>07223     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a164dd782e0037039e1e0bb1498c5e4c3">bit_select</a>                   : 4;  <span class="comment">/**&lt; 0x0-0x7 = Selects bit 0 - bit 8 for write deskew setting assignment.</span>
<a name="l07224"></a>07224 <span class="comment">                                                         0x8 = Selects dbi for write deskew setting assignment.</span>
<a name="l07225"></a>07225 <span class="comment">                                                         0x9 = No-op.</span>
<a name="l07226"></a>07226 <span class="comment">                                                         0xA = Reuse deskew setting on.</span>
<a name="l07227"></a>07227 <span class="comment">                                                         0xB = Reuse deskew setting off.</span>
<a name="l07228"></a>07228 <span class="comment">                                                         0xC = Vref bypass setting load.</span>
<a name="l07229"></a>07229 <span class="comment">                                                         0xD = Vref bypass on.</span>
<a name="l07230"></a>07230 <span class="comment">                                                         0xE = Vref bypass off.</span>
<a name="l07231"></a>07231 <span class="comment">                                                         0xF = Bit select reset. Clear write deskew settings to default value 0x40 in each DQ bit.</span>
<a name="l07232"></a>07232 <span class="comment">                                                         Also sets Vref bypass to off and deskew reuse setting to off. */</span>
<a name="l07233"></a>07233     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ad4865c2dc47a566b529f8bf2d25c022b">dclk90_fwd</a>                   : 1;  <span class="comment">/**&lt; When set to one, clock-delay information is forwarded to the neighboring LMC. See LMC CK</span>
<a name="l07234"></a>07234 <span class="comment">                                                         Locak Initialization step for the LMC bring-up sequence. */</span>
<a name="l07235"></a>07235     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab09aa91d5150a82b7695fda28369ef44">ddr_90_dly_byp</a>               : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07236"></a>07236     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a0023921877150329e26008303a7e5dbc">dclk90_recal_dis</a>             : 1;  <span class="comment">/**&lt; Disable periodic recalibration of DDR90 delay line in. */</span>
<a name="l07237"></a>07237     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#aa1624e12b55ac443de8691647064efb6">dclk90_byp_sel</a>               : 1;  <span class="comment">/**&lt; Bypass setting select for DDR90 delay line. */</span>
<a name="l07238"></a>07238     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#acfd4c9c851e1fb90b77bf1bd5b90f3d8">dclk90_byp_setting</a>           : 9;  <span class="comment">/**&lt; Bypass setting for DDR90 delay line. */</span>
<a name="l07239"></a>07239     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ac232fc437a3cad4a44079db92d1f7eda">dll_fast</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07240"></a>07240     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab0e25c86b60d2ff6743e888945754296">dll90_setting</a>                : 9;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07241"></a>07241     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a7d62864d9d3baab68c1968e3c839dd98">fine_tune_mode</a>               : 1;  <span class="comment">/**&lt; DLL fine tune mode. 0 = disabled; 1 = enable. When enabled, calibrate internal PHY DLL</span>
<a name="l07242"></a>07242 <span class="comment">                                                         every LMC()_CONFIG[REF_ZQCS_INT] CK cycles. */</span>
<a name="l07243"></a>07243     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#abd7835c6eb21c3843c7e63b54575fbaa">dll_mode</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07244"></a>07244     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1089d78a50344aedc08c200643b9c345">dll90_byte_sel</a>               : 4;  <span class="comment">/**&lt; Observe DLL settings for selected byte.</span>
<a name="l07245"></a>07245 <span class="comment">                                                         0x0 = byte 0.</span>
<a name="l07246"></a>07246 <span class="comment">                                                         0x1 = byte 1.</span>
<a name="l07247"></a>07247 <span class="comment">                                                         - ...</span>
<a name="l07248"></a>07248 <span class="comment">                                                         0x8: byte 8.</span>
<a name="l07249"></a>07249 <span class="comment">                                                         0x9-0xF: reserved. */</span>
<a name="l07250"></a>07250     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1863fdc2fe32dea7a8abe8930d1c025e">offset_ena</a>                   : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07251"></a>07251     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a90774389432e617ca4c5bc25f7975d57">load_offset</a>                  : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07252"></a>07252     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1131319a76eebc02fb73aee0ac2a297a">mode_sel</a>                     : 2;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07253"></a>07253     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab93211b388a807bbc3a85a4816cdd8a8">byte_sel</a>                     : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07254"></a>07254     uint64_t offset                       : 7;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l07255"></a>07255 <span class="preprocessor">#else</span>
<a name="l07256"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a78290fd54d975b921199152f84c320ad">07256</a> <span class="preprocessor"></span>    uint64_t offset                       : 7;
<a name="l07257"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab93211b388a807bbc3a85a4816cdd8a8">07257</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab93211b388a807bbc3a85a4816cdd8a8">byte_sel</a>                     : 4;
<a name="l07258"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1131319a76eebc02fb73aee0ac2a297a">07258</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1131319a76eebc02fb73aee0ac2a297a">mode_sel</a>                     : 2;
<a name="l07259"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a90774389432e617ca4c5bc25f7975d57">07259</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a90774389432e617ca4c5bc25f7975d57">load_offset</a>                  : 1;
<a name="l07260"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1863fdc2fe32dea7a8abe8930d1c025e">07260</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1863fdc2fe32dea7a8abe8930d1c025e">offset_ena</a>                   : 1;
<a name="l07261"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1089d78a50344aedc08c200643b9c345">07261</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a1089d78a50344aedc08c200643b9c345">dll90_byte_sel</a>               : 4;
<a name="l07262"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#abd7835c6eb21c3843c7e63b54575fbaa">07262</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#abd7835c6eb21c3843c7e63b54575fbaa">dll_mode</a>                     : 1;
<a name="l07263"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a7d62864d9d3baab68c1968e3c839dd98">07263</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a7d62864d9d3baab68c1968e3c839dd98">fine_tune_mode</a>               : 1;
<a name="l07264"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab0e25c86b60d2ff6743e888945754296">07264</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab0e25c86b60d2ff6743e888945754296">dll90_setting</a>                : 9;
<a name="l07265"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ac232fc437a3cad4a44079db92d1f7eda">07265</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ac232fc437a3cad4a44079db92d1f7eda">dll_fast</a>                     : 1;
<a name="l07266"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#acfd4c9c851e1fb90b77bf1bd5b90f3d8">07266</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#acfd4c9c851e1fb90b77bf1bd5b90f3d8">dclk90_byp_setting</a>           : 9;
<a name="l07267"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#aa1624e12b55ac443de8691647064efb6">07267</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#aa1624e12b55ac443de8691647064efb6">dclk90_byp_sel</a>               : 1;
<a name="l07268"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a0023921877150329e26008303a7e5dbc">07268</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a0023921877150329e26008303a7e5dbc">dclk90_recal_dis</a>             : 1;
<a name="l07269"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab09aa91d5150a82b7695fda28369ef44">07269</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ab09aa91d5150a82b7695fda28369ef44">ddr_90_dly_byp</a>               : 1;
<a name="l07270"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ad4865c2dc47a566b529f8bf2d25c022b">07270</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#ad4865c2dc47a566b529f8bf2d25c022b">dclk90_fwd</a>                   : 1;
<a name="l07271"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a164dd782e0037039e1e0bb1498c5e4c3">07271</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a164dd782e0037039e1e0bb1498c5e4c3">bit_select</a>                   : 4;
<a name="l07272"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a37cb06beb9029044f7a4893d2ac4098b">07272</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a37cb06beb9029044f7a4893d2ac4098b">wr_deskew_ld</a>                 : 1;
<a name="l07273"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a196d8ca5c1a3880024c90553b4094a29">07273</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a196d8ca5c1a3880024c90553b4094a29">wr_deskew_ena</a>                : 1;
<a name="l07274"></a><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a0cd9f236ffaf10ffa3143265c07e71d0">07274</a>     uint64_t <a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html#a0cd9f236ffaf10ffa3143265c07e71d0">reserved_50_63</a>               : 14;
<a name="l07275"></a>07275 <span class="preprocessor">#endif</span>
<a name="l07276"></a>07276 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a81176a6d2142b0a6882cfb1133ef34d9">cn73xx</a>;
<a name="l07277"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#ae64941527edf503ffd3f95b07141740c">07277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html">cvmx_lmcx_dll_ctl3_cn73xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#ae64941527edf503ffd3f95b07141740c">cn78xx</a>;
<a name="l07278"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#aab08356fc611a8faba647f003a5615b5">07278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html">cvmx_lmcx_dll_ctl3_cn73xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#aab08356fc611a8faba647f003a5615b5">cn78xxp1</a>;
<a name="l07279"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a4f9fc268d5b14414860c8c3a848cb248">07279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn61xx.html">cvmx_lmcx_dll_ctl3_cn61xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#a4f9fc268d5b14414860c8c3a848cb248">cnf71xx</a>;
<a name="l07280"></a><a class="code" href="unioncvmx__lmcx__dll__ctl3.html#ae981a4abd6322ddb2a1a7b69d20b23f8">07280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dll__ctl3_1_1cvmx__lmcx__dll__ctl3__cn73xx.html">cvmx_lmcx_dll_ctl3_cn73xx</a>      <a class="code" href="unioncvmx__lmcx__dll__ctl3.html#ae981a4abd6322ddb2a1a7b69d20b23f8">cnf75xx</a>;
<a name="l07281"></a>07281 };
<a name="l07282"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a2dc1923102f5029b7c4f6674b16b747a">07282</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dll__ctl3.html" title="cvmx_lmc::_dll_ctl3">cvmx_lmcx_dll_ctl3</a> <a class="code" href="unioncvmx__lmcx__dll__ctl3.html" title="cvmx_lmc::_dll_ctl3">cvmx_lmcx_dll_ctl3_t</a>;
<a name="l07283"></a>07283 <span class="comment"></span>
<a name="l07284"></a>07284 <span class="comment">/**</span>
<a name="l07285"></a>07285 <span class="comment"> * cvmx_lmc#_dual_memcfg</span>
<a name="l07286"></a>07286 <span class="comment"> *</span>
<a name="l07287"></a>07287 <span class="comment"> * This register controls certain parameters of dual-memory configuration.</span>
<a name="l07288"></a>07288 <span class="comment"> *</span>
<a name="l07289"></a>07289 <span class="comment"> * This register enables the design to have two separate memory configurations, selected</span>
<a name="l07290"></a>07290 <span class="comment"> * dynamically by the reference address. Note however, that both configurations share</span>
<a name="l07291"></a>07291 <span class="comment"> * LMC()_CONTROL[XOR_BANK], LMC()_CONFIG [PBANK_LSB], LMC()_CONFIG[RANK_ENA], and all</span>
<a name="l07292"></a>07292 <span class="comment"> * timing parameters.</span>
<a name="l07293"></a>07293 <span class="comment"> *</span>
<a name="l07294"></a>07294 <span class="comment"> * In this description:</span>
<a name="l07295"></a>07295 <span class="comment"> * * config0 refers to the normal memory configuration that is defined by the</span>
<a name="l07296"></a>07296 <span class="comment"> * LMC()_CONFIG[ROW_LSB] parameter</span>
<a name="l07297"></a>07297 <span class="comment"> * * config1 refers to the dual (or second) memory configuration that is defined by this</span>
<a name="l07298"></a>07298 <span class="comment"> * register.</span>
<a name="l07299"></a>07299 <span class="comment"> */</span>
<a name="l07300"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html">07300</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dual__memcfg.html" title="cvmx_lmc::_dual_memcfg">cvmx_lmcx_dual_memcfg</a> {
<a name="l07301"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a45376a7a31a871e27b2ebbdf291bfb92">07301</a>     uint64_t <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a45376a7a31a871e27b2ebbdf291bfb92">u64</a>;
<a name="l07302"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">07302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a> {
<a name="l07303"></a>07303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07304"></a>07304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#add3bf249118ada236f44f55f7a908234">reserved_20_63</a>               : 44;
<a name="l07305"></a>07305     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#aabe60a9c7a8a9e9a47b72b9e32cbf97a">bank8</a>                        : 1;  <span class="comment">/**&lt; See LMC_DDR2_CTL[BANK8] */</span>
<a name="l07306"></a>07306     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#a3125b05b330652c8ae583cf19b3dc8bd">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Encoding used to determine which memory address bit position represents the low order DDR</span>
<a name="l07307"></a>07307 <span class="comment">                                                         ROW address. Refer to</span>
<a name="l07308"></a>07308 <span class="comment">                                                         LMC()_CONFIG[ROW_LSB].</span>
<a name="l07309"></a>07309 <span class="comment">                                                         Refer to cache-block read transaction example. */</span>
<a name="l07310"></a>07310     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#ae52e8b8f828aa59f0eda0e8fd64d3fee">reserved_8_15</a>                : 8;
<a name="l07311"></a>07311     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#a833bbb7e65a54b2acbdee65f7ee33b08">cs_mask</a>                      : 8;  <span class="comment">/**&lt; Chip-select mask. This mask corresponds to the four chip-select signals for a memory</span>
<a name="l07312"></a>07312 <span class="comment">                                                         configuration. Each reference address asserts one of the chip-select signals. If that</span>
<a name="l07313"></a>07313 <span class="comment">                                                         chip-select signal has its corresponding CS_MASK bit set, then the config1 parameters are</span>
<a name="l07314"></a>07314 <span class="comment">                                                         used, otherwise the config0 parameters are used. */</span>
<a name="l07315"></a>07315 <span class="preprocessor">#else</span>
<a name="l07316"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#a833bbb7e65a54b2acbdee65f7ee33b08">07316</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#a833bbb7e65a54b2acbdee65f7ee33b08">cs_mask</a>                      : 8;
<a name="l07317"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#ae52e8b8f828aa59f0eda0e8fd64d3fee">07317</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#ae52e8b8f828aa59f0eda0e8fd64d3fee">reserved_8_15</a>                : 8;
<a name="l07318"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#a3125b05b330652c8ae583cf19b3dc8bd">07318</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#a3125b05b330652c8ae583cf19b3dc8bd">row_lsb</a>                      : 3;
<a name="l07319"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#aabe60a9c7a8a9e9a47b72b9e32cbf97a">07319</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#aabe60a9c7a8a9e9a47b72b9e32cbf97a">bank8</a>                        : 1;
<a name="l07320"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#add3bf249118ada236f44f55f7a908234">07320</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html#add3bf249118ada236f44f55f7a908234">reserved_20_63</a>               : 44;
<a name="l07321"></a>07321 <span class="preprocessor">#endif</span>
<a name="l07322"></a>07322 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a48bbc5e46681adb2671f95dd7a186f14">s</a>;
<a name="l07323"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#aec10b4667a2d47f283923bd30636e7d0">07323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a>        <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#aec10b4667a2d47f283923bd30636e7d0">cn50xx</a>;
<a name="l07324"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a9e5750803d2e940fdcca5506b1e759e1">07324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a>        <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a9e5750803d2e940fdcca5506b1e759e1">cn52xx</a>;
<a name="l07325"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#ac94f08c2d5932c9ea3ef31283f83c47b">07325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a>        <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#ac94f08c2d5932c9ea3ef31283f83c47b">cn52xxp1</a>;
<a name="l07326"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a57ba55f42cae690718a98558e26e3ec4">07326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a>        <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a57ba55f42cae690718a98558e26e3ec4">cn56xx</a>;
<a name="l07327"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#af82b6be7711fe4b096dadff5402287e4">07327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a>        <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#af82b6be7711fe4b096dadff5402287e4">cn56xxp1</a>;
<a name="l07328"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a29b21cf0cdd6b29089da2952753ca4b8">07328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a>        <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a29b21cf0cdd6b29089da2952753ca4b8">cn58xx</a>;
<a name="l07329"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a97a58e9d4fe436ec96a154a880de5dc6">07329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__s.html">cvmx_lmcx_dual_memcfg_s</a>        <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a97a58e9d4fe436ec96a154a880de5dc6">cn58xxp1</a>;
<a name="l07330"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">07330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">cvmx_lmcx_dual_memcfg_cn61xx</a> {
<a name="l07331"></a>07331 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07332"></a>07332 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#ab22dbcc3dc20fea069475dd3e4ad4681">reserved_19_63</a>               : 45;
<a name="l07333"></a>07333     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a58c121f789e22ba4ca9aab96d6ff635f">row_lsb</a>                      : 3;  <span class="comment">/**&lt; See LMC*_CONFIG[ROW_LSB] */</span>
<a name="l07334"></a>07334     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a6cf9eb3deee895f15384047703c134b8">reserved_8_15</a>                : 8;
<a name="l07335"></a>07335     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a76f4465906d32eaf62473d23eb6458db">cs_mask</a>                      : 8;  <span class="comment">/**&lt; Chip select mask.</span>
<a name="l07336"></a>07336 <span class="comment">                                                         This mask corresponds to the 8 chip selects for a memory</span>
<a name="l07337"></a>07337 <span class="comment">                                                         configuration.  Each reference address will assert one of</span>
<a name="l07338"></a>07338 <span class="comment">                                                         the chip selects.  If that chip select has its</span>
<a name="l07339"></a>07339 <span class="comment">                                                         corresponding CS_MASK bit set, then the &quot;config1&quot;</span>
<a name="l07340"></a>07340 <span class="comment">                                                         parameters are used, otherwise the &quot;config0&quot; parameters</span>
<a name="l07341"></a>07341 <span class="comment">                                                         are used.  See additional notes below.</span>
<a name="l07342"></a>07342 <span class="comment">                                                         [7:4] *UNUSED IN 6xxx* */</span>
<a name="l07343"></a>07343 <span class="preprocessor">#else</span>
<a name="l07344"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a76f4465906d32eaf62473d23eb6458db">07344</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a76f4465906d32eaf62473d23eb6458db">cs_mask</a>                      : 8;
<a name="l07345"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a6cf9eb3deee895f15384047703c134b8">07345</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a6cf9eb3deee895f15384047703c134b8">reserved_8_15</a>                : 8;
<a name="l07346"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a58c121f789e22ba4ca9aab96d6ff635f">07346</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#a58c121f789e22ba4ca9aab96d6ff635f">row_lsb</a>                      : 3;
<a name="l07347"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#ab22dbcc3dc20fea069475dd3e4ad4681">07347</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html#ab22dbcc3dc20fea069475dd3e4ad4681">reserved_19_63</a>               : 45;
<a name="l07348"></a>07348 <span class="preprocessor">#endif</span>
<a name="l07349"></a>07349 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a45bdb8667bda809841c20a4efa8e21f5">cn61xx</a>;
<a name="l07350"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a27ee2182fe13b2c49254d2ff8981129f">07350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">cvmx_lmcx_dual_memcfg_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a27ee2182fe13b2c49254d2ff8981129f">cn63xx</a>;
<a name="l07351"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#ac4bed948ced7e8a7c9c01fec13bcef1a">07351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">cvmx_lmcx_dual_memcfg_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#ac4bed948ced7e8a7c9c01fec13bcef1a">cn63xxp1</a>;
<a name="l07352"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a0a904ea6ff26d98a525ab826f1dea874">07352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">cvmx_lmcx_dual_memcfg_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a0a904ea6ff26d98a525ab826f1dea874">cn66xx</a>;
<a name="l07353"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a7278ac43a0ef0b1ebc2fd41136252b88">07353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">cvmx_lmcx_dual_memcfg_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a7278ac43a0ef0b1ebc2fd41136252b88">cn68xx</a>;
<a name="l07354"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a9ad88a78c02636e74da218c570fc829a">07354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">cvmx_lmcx_dual_memcfg_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a9ad88a78c02636e74da218c570fc829a">cn68xxp1</a>;
<a name="l07355"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html">07355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html">cvmx_lmcx_dual_memcfg_cn70xx</a> {
<a name="l07356"></a>07356 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07357"></a>07357 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#af96e3f23f3c16c95ac4299eb69ecee75">reserved_19_63</a>               : 45;
<a name="l07358"></a>07358     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a24f9d09ed9e5aa3952badda0b9bdcb57">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Encoding used to determine which memory address bit position represents the low order DDR</span>
<a name="l07359"></a>07359 <span class="comment">                                                         ROW address. Refer to</span>
<a name="l07360"></a>07360 <span class="comment">                                                         LMC(0..0)_CONFIG[ROW_LSB].</span>
<a name="l07361"></a>07361 <span class="comment">                                                         Refer to cache-block read transaction example. */</span>
<a name="l07362"></a>07362     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a331486d959471b0f030c4b5293979a39">reserved_4_15</a>                : 12;
<a name="l07363"></a>07363     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a14d2f376d4011bdc75a00733f24464c0">cs_mask</a>                      : 4;  <span class="comment">/**&lt; Chip-select mask. This mask corresponds to the four chip-select signals for a memory</span>
<a name="l07364"></a>07364 <span class="comment">                                                         configuration. Each reference address asserts one of the chip-select signals. If that</span>
<a name="l07365"></a>07365 <span class="comment">                                                         chip-select signal has its corresponding CS_MASK bit set, then the config1 parameters are</span>
<a name="l07366"></a>07366 <span class="comment">                                                         used, otherwise the config0 parameters are used. */</span>
<a name="l07367"></a>07367 <span class="preprocessor">#else</span>
<a name="l07368"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a14d2f376d4011bdc75a00733f24464c0">07368</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a14d2f376d4011bdc75a00733f24464c0">cs_mask</a>                      : 4;
<a name="l07369"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a331486d959471b0f030c4b5293979a39">07369</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a331486d959471b0f030c4b5293979a39">reserved_4_15</a>                : 12;
<a name="l07370"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a24f9d09ed9e5aa3952badda0b9bdcb57">07370</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#a24f9d09ed9e5aa3952badda0b9bdcb57">row_lsb</a>                      : 3;
<a name="l07371"></a><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#af96e3f23f3c16c95ac4299eb69ecee75">07371</a>     uint64_t <a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html#af96e3f23f3c16c95ac4299eb69ecee75">reserved_19_63</a>               : 45;
<a name="l07372"></a>07372 <span class="preprocessor">#endif</span>
<a name="l07373"></a>07373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#ae1784e2e233358189288291d88208fa7">cn70xx</a>;
<a name="l07374"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a70d4d3f64d730ec0ab31c6e22836d24a">07374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html">cvmx_lmcx_dual_memcfg_cn70xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a70d4d3f64d730ec0ab31c6e22836d24a">cn70xxp1</a>;
<a name="l07375"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a43377947351d9c33556f221f585c005c">07375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html">cvmx_lmcx_dual_memcfg_cn70xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a43377947351d9c33556f221f585c005c">cn73xx</a>;
<a name="l07376"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a2d0d4ebb5b8f0b9716175d6d71bb7157">07376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html">cvmx_lmcx_dual_memcfg_cn70xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a2d0d4ebb5b8f0b9716175d6d71bb7157">cn78xx</a>;
<a name="l07377"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a27dbcdc33d0d3c844c603c2ed55a1fcf">07377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html">cvmx_lmcx_dual_memcfg_cn70xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a27dbcdc33d0d3c844c603c2ed55a1fcf">cn78xxp1</a>;
<a name="l07378"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a80714e4027569889c6dc105cd2e7023d">07378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn61xx.html">cvmx_lmcx_dual_memcfg_cn61xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a80714e4027569889c6dc105cd2e7023d">cnf71xx</a>;
<a name="l07379"></a><a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a86466dcf1b622fbdd28d3690acc305ae">07379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__dual__memcfg_1_1cvmx__lmcx__dual__memcfg__cn70xx.html">cvmx_lmcx_dual_memcfg_cn70xx</a>   <a class="code" href="unioncvmx__lmcx__dual__memcfg.html#a86466dcf1b622fbdd28d3690acc305ae">cnf75xx</a>;
<a name="l07380"></a>07380 };
<a name="l07381"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad1e3efa92a43b25de8fe65e4bc43bdae">07381</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__dual__memcfg.html" title="cvmx_lmc::_dual_memcfg">cvmx_lmcx_dual_memcfg</a> <a class="code" href="unioncvmx__lmcx__dual__memcfg.html" title="cvmx_lmc::_dual_memcfg">cvmx_lmcx_dual_memcfg_t</a>;
<a name="l07382"></a>07382 <span class="comment"></span>
<a name="l07383"></a>07383 <span class="comment">/**</span>
<a name="l07384"></a>07384 <span class="comment"> * cvmx_lmc#_ecc_parity_test</span>
<a name="l07385"></a>07385 <span class="comment"> *</span>
<a name="l07386"></a>07386 <span class="comment"> * This register has bits to control the generation of ECC and Command Address parity errors.</span>
<a name="l07387"></a>07387 <span class="comment"> * ECC error is generated by enabling [CA_PARITY_CORRUPT_ENA] and selecting any of the</span>
<a name="l07388"></a>07388 <span class="comment"> * [ECC_CORRUPT_IDX] index of the dataword from the cacheline to be corrupted.</span>
<a name="l07389"></a>07389 <span class="comment"> * User needs to select which bit of the 128-bits dataword to corrupt by asserting any of the</span>
<a name="l07390"></a>07390 <span class="comment"> * CHAR_MASK0 and CHAR_MASK2 bits. (CHAR_MASK0 and CHAR_MASK2 corresponds to the lower and upper</span>
<a name="l07391"></a>07391 <span class="comment"> * 64-bit signal that can corrupt any individual bit of the data).</span>
<a name="l07392"></a>07392 <span class="comment"> *</span>
<a name="l07393"></a>07393 <span class="comment"> * Command Address parity error is generated by enabling [CA_PARITY_CORRUPT_ENA] and</span>
<a name="l07394"></a>07394 <span class="comment"> * selecting the DDR command that the parity is to be corrupted with through [CA_PARITY_SEL].</span>
<a name="l07395"></a>07395 <span class="comment"> */</span>
<a name="l07396"></a><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html">07396</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html" title="cvmx_lmc::_ecc_parity_test">cvmx_lmcx_ecc_parity_test</a> {
<a name="l07397"></a><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#ae3149ca5169cfa2b6d4469debdcaf6f9">07397</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#ae3149ca5169cfa2b6d4469debdcaf6f9">u64</a>;
<a name="l07398"></a><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html">07398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html">cvmx_lmcx_ecc_parity_test_s</a> {
<a name="l07399"></a>07399 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07400"></a>07400 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a7b7d8495676a4a76b15ee909a7ebbe0e">reserved_12_63</a>               : 52;
<a name="l07401"></a>07401     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#ad6b35785edc3e5fc68df59f3c3d023d9">ecc_corrupt_ena</a>              : 1;  <span class="comment">/**&lt; Enables the ECC data corruption. */</span>
<a name="l07402"></a>07402     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a3cb227fcbab2bdc69d9e44262b71d58a">ecc_corrupt_idx</a>              : 3;  <span class="comment">/**&lt; Selects the cacheline index that the dataword is to be corrupted with. */</span>
<a name="l07403"></a>07403     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#ab993ef5a19ae2825c1d83effdad633ce">reserved_6_7</a>                 : 2;
<a name="l07404"></a>07404     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a029a9502b4c1b5f943227e729f06b072">ca_parity_corrupt_ena</a>        : 1;  <span class="comment">/**&lt; Enables the CA parity bit corruption. */</span>
<a name="l07405"></a>07405     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a9b786a3f02db733899e19969989f1ec5">ca_parity_sel</a>                : 5;  <span class="comment">/**&lt; Selects the type of DDR command to corrupt the parity bit.</span>
<a name="l07406"></a>07406 <span class="comment">                                                         0x0  = No command selected.</span>
<a name="l07407"></a>07407 <span class="comment">                                                         0x1  = NOP.</span>
<a name="l07408"></a>07408 <span class="comment">                                                         0x2  = ACT.</span>
<a name="l07409"></a>07409 <span class="comment">                                                         0x3  = REF.</span>
<a name="l07410"></a>07410 <span class="comment">                                                         0x4  = WRS4.</span>
<a name="l07411"></a>07411 <span class="comment">                                                         0x5  = WRS8.</span>
<a name="l07412"></a>07412 <span class="comment">                                                         0x6  = WRAS4.</span>
<a name="l07413"></a>07413 <span class="comment">                                                         0x7  = WRAS8.</span>
<a name="l07414"></a>07414 <span class="comment">                                                         0x8  = RDS4.</span>
<a name="l07415"></a>07415 <span class="comment">                                                         0x9  = RDS8.</span>
<a name="l07416"></a>07416 <span class="comment">                                                         0xa  = RDAS4.</span>
<a name="l07417"></a>07417 <span class="comment">                                                         0xb  = RDAS8.</span>
<a name="l07418"></a>07418 <span class="comment">                                                         0xc  = SRE.</span>
<a name="l07419"></a>07419 <span class="comment">                                                         0xd  = SRX.</span>
<a name="l07420"></a>07420 <span class="comment">                                                         0xe  = PRE.</span>
<a name="l07421"></a>07421 <span class="comment">                                                         0xf  = PREA.</span>
<a name="l07422"></a>07422 <span class="comment">                                                         0x10 = MRS.</span>
<a name="l07423"></a>07423 <span class="comment">                                                         0x11-0x13 = Reserved.</span>
<a name="l07424"></a>07424 <span class="comment">                                                         0x14 = ZQCL.</span>
<a name="l07425"></a>07425 <span class="comment">                                                         0x15 = ZQCS.</span>
<a name="l07426"></a>07426 <span class="comment">                                                         0x16-0x16 = Reserved. */</span>
<a name="l07427"></a>07427 <span class="preprocessor">#else</span>
<a name="l07428"></a><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a9b786a3f02db733899e19969989f1ec5">07428</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a9b786a3f02db733899e19969989f1ec5">ca_parity_sel</a>                : 5;
<a name="l07429"></a><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a029a9502b4c1b5f943227e729f06b072">07429</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a029a9502b4c1b5f943227e729f06b072">ca_parity_corrupt_ena</a>        : 1;
<a name="l07430"></a><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#ab993ef5a19ae2825c1d83effdad633ce">07430</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#ab993ef5a19ae2825c1d83effdad633ce">reserved_6_7</a>                 : 2;
<a name="l07431"></a><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a3cb227fcbab2bdc69d9e44262b71d58a">07431</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a3cb227fcbab2bdc69d9e44262b71d58a">ecc_corrupt_idx</a>              : 3;
<a name="l07432"></a><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#ad6b35785edc3e5fc68df59f3c3d023d9">07432</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#ad6b35785edc3e5fc68df59f3c3d023d9">ecc_corrupt_ena</a>              : 1;
<a name="l07433"></a><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a7b7d8495676a4a76b15ee909a7ebbe0e">07433</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html#a7b7d8495676a4a76b15ee909a7ebbe0e">reserved_12_63</a>               : 52;
<a name="l07434"></a>07434 <span class="preprocessor">#endif</span>
<a name="l07435"></a>07435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#a599e8cb91c1810f65e3450ca87e81238">s</a>;
<a name="l07436"></a><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#ad3a5aaa650dd7575b009e139a1464b6b">07436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html">cvmx_lmcx_ecc_parity_test_s</a>    <a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#ad3a5aaa650dd7575b009e139a1464b6b">cn73xx</a>;
<a name="l07437"></a><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#adaf6145eb3205288490e01ba8faa635a">07437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html">cvmx_lmcx_ecc_parity_test_s</a>    <a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#adaf6145eb3205288490e01ba8faa635a">cn78xx</a>;
<a name="l07438"></a><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#af695f41316c3b91b58e9256c811ddf8b">07438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html">cvmx_lmcx_ecc_parity_test_s</a>    <a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#af695f41316c3b91b58e9256c811ddf8b">cn78xxp1</a>;
<a name="l07439"></a><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#a7d8bdef9c79230aa99d66c6a798ec413">07439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__parity__test_1_1cvmx__lmcx__ecc__parity__test__s.html">cvmx_lmcx_ecc_parity_test_s</a>    <a class="code" href="unioncvmx__lmcx__ecc__parity__test.html#a7d8bdef9c79230aa99d66c6a798ec413">cnf75xx</a>;
<a name="l07440"></a>07440 };
<a name="l07441"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8e1830a2abc5a1a11ff0668644811dfa">07441</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ecc__parity__test.html" title="cvmx_lmc::_ecc_parity_test">cvmx_lmcx_ecc_parity_test</a> <a class="code" href="unioncvmx__lmcx__ecc__parity__test.html" title="cvmx_lmc::_ecc_parity_test">cvmx_lmcx_ecc_parity_test_t</a>;
<a name="l07442"></a>07442 <span class="comment"></span>
<a name="l07443"></a>07443 <span class="comment">/**</span>
<a name="l07444"></a>07444 <span class="comment"> * cvmx_lmc#_ecc_synd</span>
<a name="l07445"></a>07445 <span class="comment"> *</span>
<a name="l07446"></a>07446 <span class="comment"> * LMC_ECC_SYND = MRD ECC Syndromes</span>
<a name="l07447"></a>07447 <span class="comment"> *</span>
<a name="l07448"></a>07448 <span class="comment"> */</span>
<a name="l07449"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html">07449</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ecc__synd.html" title="cvmx_lmc::_ecc_synd">cvmx_lmcx_ecc_synd</a> {
<a name="l07450"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a7f19c047597fbef136126bc9900b90f7">07450</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a7f19c047597fbef136126bc9900b90f7">u64</a>;
<a name="l07451"></a><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">07451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a> {
<a name="l07452"></a>07452 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07453"></a>07453 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#a4fe75b610988794f7e6ad7334bde61f7">reserved_32_63</a>               : 32;
<a name="l07454"></a>07454     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#a1aad33d455f5946f3f3dae768e3fcb1f">mrdsyn3</a>                      : 8;  <span class="comment">/**&lt; MRD ECC syndrome quad 3. [MRDSYN3] corresponds to DQ[63:0]_c1_p1, or in 32-bit mode</span>
<a name="l07455"></a>07455 <span class="comment">                                                         DQ[31:0]_c3_p1/0, where _cC_pP denotes cycle C and phase P. */</span>
<a name="l07456"></a>07456     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#abc8d7df88339a2ef952e6e07651409f6">mrdsyn2</a>                      : 8;  <span class="comment">/**&lt; MRD ECC syndrome quad 2. [MRDSYN2] corresponds to DQ[63:0]_c1_p0, or in 32-bit mode</span>
<a name="l07457"></a>07457 <span class="comment">                                                         DQ[31:0]_c2_p1/0, where _cC_pP denotes cycle C and phase P. */</span>
<a name="l07458"></a>07458     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#adb8cd5ca149aa5799e39ea49a6f875ad">mrdsyn1</a>                      : 8;  <span class="comment">/**&lt; MRD ECC syndrome quad 1. [MRDSYN1] corresponds to DQ[63:0]_c0_p1, or in 32-bit mode</span>
<a name="l07459"></a>07459 <span class="comment">                                                         DQ[31:0]_c1_p1/0, where _cC_pP denotes cycle C and phase P. */</span>
<a name="l07460"></a>07460     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#ab5c6f6a3438f8ecca641084bdb2ab17c">mrdsyn0</a>                      : 8;  <span class="comment">/**&lt; MRD ECC syndrome quad 0. [MRDSYN0] corresponds to DQ[63:0]_c0_p0, or in 32-bit mode</span>
<a name="l07461"></a>07461 <span class="comment">                                                         DQ[31:0]_c0_p1/0, where _cC_pP denotes cycle C and phase P. */</span>
<a name="l07462"></a>07462 <span class="preprocessor">#else</span>
<a name="l07463"></a><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#ab5c6f6a3438f8ecca641084bdb2ab17c">07463</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#ab5c6f6a3438f8ecca641084bdb2ab17c">mrdsyn0</a>                      : 8;
<a name="l07464"></a><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#adb8cd5ca149aa5799e39ea49a6f875ad">07464</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#adb8cd5ca149aa5799e39ea49a6f875ad">mrdsyn1</a>                      : 8;
<a name="l07465"></a><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#abc8d7df88339a2ef952e6e07651409f6">07465</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#abc8d7df88339a2ef952e6e07651409f6">mrdsyn2</a>                      : 8;
<a name="l07466"></a><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#a1aad33d455f5946f3f3dae768e3fcb1f">07466</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#a1aad33d455f5946f3f3dae768e3fcb1f">mrdsyn3</a>                      : 8;
<a name="l07467"></a><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#a4fe75b610988794f7e6ad7334bde61f7">07467</a>     uint64_t <a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html#a4fe75b610988794f7e6ad7334bde61f7">reserved_32_63</a>               : 32;
<a name="l07468"></a>07468 <span class="preprocessor">#endif</span>
<a name="l07469"></a>07469 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a598590bd03242c6aa64d2d3d03d1a1da">s</a>;
<a name="l07470"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a706908c49879c761468984a5b203749f">07470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a706908c49879c761468984a5b203749f">cn30xx</a>;
<a name="l07471"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a831fb48b3e93a290d5bae7d04ab329f8">07471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a831fb48b3e93a290d5bae7d04ab329f8">cn31xx</a>;
<a name="l07472"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a606d783a888079b14c93886b1f090655">07472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a606d783a888079b14c93886b1f090655">cn38xx</a>;
<a name="l07473"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a38c18ad9596734c992facdbf592da028">07473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a38c18ad9596734c992facdbf592da028">cn38xxp2</a>;
<a name="l07474"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a233fafee1d3c9d3994b1f24a9afdf207">07474</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a233fafee1d3c9d3994b1f24a9afdf207">cn50xx</a>;
<a name="l07475"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#ade6dee62ea8c8c8ffadd6d4ee5cf3668">07475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#ade6dee62ea8c8c8ffadd6d4ee5cf3668">cn52xx</a>;
<a name="l07476"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#ae5d05eb6a3f5ffb1710fb9c08c0dd535">07476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#ae5d05eb6a3f5ffb1710fb9c08c0dd535">cn52xxp1</a>;
<a name="l07477"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a1fdf9e085f4313ee6766e593a515145f">07477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a1fdf9e085f4313ee6766e593a515145f">cn56xx</a>;
<a name="l07478"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#ad6d326d65fe4ec6049cc0ea4d2d18689">07478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#ad6d326d65fe4ec6049cc0ea4d2d18689">cn56xxp1</a>;
<a name="l07479"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#ab2e0f34f71f8e0f875088f17410f1b52">07479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#ab2e0f34f71f8e0f875088f17410f1b52">cn58xx</a>;
<a name="l07480"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a32994d6378ab8c74527e7359782ee30a">07480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a32994d6378ab8c74527e7359782ee30a">cn58xxp1</a>;
<a name="l07481"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#af5f53a36a8d784c93ade002e7489de20">07481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#af5f53a36a8d784c93ade002e7489de20">cn61xx</a>;
<a name="l07482"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a628d3cb4150ea46ae38ff2036a0ee646">07482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a628d3cb4150ea46ae38ff2036a0ee646">cn63xx</a>;
<a name="l07483"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a72d56d13d4a51635161a076457bbd6b1">07483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a72d56d13d4a51635161a076457bbd6b1">cn63xxp1</a>;
<a name="l07484"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a6a9ad8775837206f6c11a4811f6a4fd7">07484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a6a9ad8775837206f6c11a4811f6a4fd7">cn66xx</a>;
<a name="l07485"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a21377382821575a005b837cd15487667">07485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a21377382821575a005b837cd15487667">cn68xx</a>;
<a name="l07486"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#abe33f11efc910f3ea83bef390efb3059">07486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#abe33f11efc910f3ea83bef390efb3059">cn68xxp1</a>;
<a name="l07487"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a9c28970f6f94a4d04106ddf09900953d">07487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a9c28970f6f94a4d04106ddf09900953d">cn70xx</a>;
<a name="l07488"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#addad2e39869f9c87bd6ac999c5458943">07488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#addad2e39869f9c87bd6ac999c5458943">cn70xxp1</a>;
<a name="l07489"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#aac81ca43ae3bd5e25fac07918d1a126d">07489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#aac81ca43ae3bd5e25fac07918d1a126d">cn73xx</a>;
<a name="l07490"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a8fa8a3417eeaea328a9d119f490b393b">07490</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a8fa8a3417eeaea328a9d119f490b393b">cn78xx</a>;
<a name="l07491"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a1fb10096072df177d00592fa83c62026">07491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a1fb10096072df177d00592fa83c62026">cn78xxp1</a>;
<a name="l07492"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a4ae220af5904a41034e4f49e90f783b3">07492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a4ae220af5904a41034e4f49e90f783b3">cnf71xx</a>;
<a name="l07493"></a><a class="code" href="unioncvmx__lmcx__ecc__synd.html#a5c0b1d1155ea07ac10efd74a52218418">07493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ecc__synd_1_1cvmx__lmcx__ecc__synd__s.html">cvmx_lmcx_ecc_synd_s</a>           <a class="code" href="unioncvmx__lmcx__ecc__synd.html#a5c0b1d1155ea07ac10efd74a52218418">cnf75xx</a>;
<a name="l07494"></a>07494 };
<a name="l07495"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a91fb66315bd3af324c7cde2de0645f27">07495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ecc__synd.html" title="cvmx_lmc::_ecc_synd">cvmx_lmcx_ecc_synd</a> <a class="code" href="unioncvmx__lmcx__ecc__synd.html" title="cvmx_lmc::_ecc_synd">cvmx_lmcx_ecc_synd_t</a>;
<a name="l07496"></a>07496 <span class="comment"></span>
<a name="l07497"></a>07497 <span class="comment">/**</span>
<a name="l07498"></a>07498 <span class="comment"> * cvmx_lmc#_ext_config</span>
<a name="l07499"></a>07499 <span class="comment"> *</span>
<a name="l07500"></a>07500 <span class="comment"> * This register has additional configuration and control bits for the LMC.</span>
<a name="l07501"></a>07501 <span class="comment"> *</span>
<a name="l07502"></a>07502 <span class="comment"> */</span>
<a name="l07503"></a><a class="code" href="unioncvmx__lmcx__ext__config.html">07503</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ext__config.html" title="cvmx_lmc::_ext_config">cvmx_lmcx_ext_config</a> {
<a name="l07504"></a><a class="code" href="unioncvmx__lmcx__ext__config.html#aab86739667718400d295104e897a0ac4">07504</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ext__config.html#aab86739667718400d295104e897a0ac4">u64</a>;
<a name="l07505"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html">07505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html">cvmx_lmcx_ext_config_s</a> {
<a name="l07506"></a>07506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07507"></a>07507 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a7d0929604cf1abff1c4106dbd2f5f948">reserved_61_63</a>               : 3;
<a name="l07508"></a>07508     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a69e2c022827c29f1a949cedac52f4978">bc4_dqs_ena</a>                  : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07509"></a>07509     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#acc2464c0c2dd04e8c490d3abb52458bb">ref_block</a>                    : 1;  <span class="comment">/**&lt; When set, LMC is blocked to initiate any refresh sequence. LMC then will only</span>
<a name="l07510"></a>07510 <span class="comment">                                                         allow refresh sequence to start when LMC()_REF_STATUS[REF_COUNT] has</span>
<a name="l07511"></a>07511 <span class="comment">                                                         reached the maximum value of 0x7. */</span>
<a name="l07512"></a>07512     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a57385eaaa6c467d680ec5618e869d230">mrs_side</a>                     : 1;  <span class="comment">/**&lt; Only applies when EXT_CONFIG[MRS_ONE_SIDE] is set.</span>
<a name="l07513"></a>07513 <span class="comment">                                                         0 = MRS command is sent to the A side of an RDIMM.</span>
<a name="l07514"></a>07514 <span class="comment">                                                         1 = MRS command is sent to the B side of an RDIMM. */</span>
<a name="l07515"></a>07515     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a383b5d3a6b8d10d5aa44a89989c1d5a9">mrs_one_side</a>                 : 1;  <span class="comment">/**&lt; Only applies to DDR4 RDIMM.</span>
<a name="l07516"></a>07516 <span class="comment">                                                         When set, MRS commands are directed to either the A or B</span>
<a name="l07517"></a>07517 <span class="comment">                                                         side of the RCD.</span>
<a name="l07518"></a>07518 <span class="comment">                                                         PDA operation is NOT allowed when this bit is set. In</span>
<a name="l07519"></a>07519 <span class="comment">                                                         other words, MR_MPR_CTL[MR_WR_PDA_ENABLE]</span>
<a name="l07520"></a>07520 <span class="comment">                                                         must be cleared before running MRW sequence with this</span>
<a name="l07521"></a>07521 <span class="comment">                                                         bit turned on. */</span>
<a name="l07522"></a>07522     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a97f4381a62179aa536249b22de059f75">mrs_bside_invert_disable</a>     : 1;  <span class="comment">/**&lt; When set, the command decoder cancels the auto inversion of</span>
<a name="l07523"></a>07523 <span class="comment">                                                         A3-A9, A11, A13, A17, BA0, BA1 and BG0 during MRS/MRS_PDA</span>
<a name="l07524"></a>07524 <span class="comment">                                                         command to the B side of the RDIMM.</span>
<a name="l07525"></a>07525 <span class="comment">                                                         When set, make sure that the RCD&apos;s control word</span>
<a name="l07526"></a>07526 <span class="comment">                                                         RC00 DA[0] = 1 so that the output inversion is disabled in</span>
<a name="l07527"></a>07527 <span class="comment">                                                         the DDR4 RCD. */</span>
<a name="l07528"></a>07528     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a72921c2ec861ca5dc19a95463c881ffa">dimm_sel_invert_off</a>          : 1;  <span class="comment">/**&lt; During coalesce_address_mode, the default logic would be to invert</span>
<a name="l07529"></a>07529 <span class="comment">                                                         the pbank bit whenever NXM[MEM_MSB_D1_R0] &gt; NXM[MEM_MSB_D0_R0].</span>
<a name="l07530"></a>07530 <span class="comment">                                                         When this bit is set to 1, it disables this default behaviour.</span>
<a name="l07531"></a>07531 <span class="comment">                                                         This configuration has lower priority compared to</span>
<a name="l07532"></a>07532 <span class="comment">                                                         [DIMM_SEL_FORCE_INVERT]. */</span>
<a name="l07533"></a>07533     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a094c35941fad75f092403f1c035033cc">dimm_sel_force_invert</a>        : 1;  <span class="comment">/**&lt; When set to 1, this bit forces the pbank bit to be inverted</span>
<a name="l07534"></a>07534 <span class="comment">                                                         when in coalesce_address_mode. That is, pbank value of 0 selects</span>
<a name="l07535"></a>07535 <span class="comment">                                                         DIMM1 instead of DIMM0.</span>
<a name="l07536"></a>07536 <span class="comment">                                                         Intended to be use for the case of DIMM1 having bigger rank/s</span>
<a name="l07537"></a>07537 <span class="comment">                                                         than DIMM0. This bit has priority over [DIMM_SEL_INVERT_OFF]. */</span>
<a name="l07538"></a>07538     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a4f2d26761d5aafee849f8f43a9ba70e5">coalesce_address_mode</a>        : 1;  <span class="comment">/**&lt; When set to 1, LMC coalesces the L2C+LMC internal address mapping</span>
<a name="l07539"></a>07539 <span class="comment">                                                         to create a uniform memory space that are free from holes in</span>
<a name="l07540"></a>07540 <span class="comment">                                                         between ranks. When different size DIMMs are used, the DIMM with</span>
<a name="l07541"></a>07541 <span class="comment">                                                         the higher capacity is mapped to the lower address space. */</span>
<a name="l07542"></a>07542     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#afd2024a0802d348c0babaa41a16938d9">dimm1_cid</a>                    : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07543"></a>07543     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a93e7346114ec85384a19d9e557fa1dc1">dimm0_cid</a>                    : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07544"></a>07544     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6a54b6d8748f1a7f22af0db40e84b5a7">rcd_parity_check</a>             : 1;  <span class="comment">/**&lt; Enables the one cycle delay of the CA parity output. This MUST be set to 1 when using DDR4</span>
<a name="l07545"></a>07545 <span class="comment">                                                         RDIMM AND parity checking in RCD is enabled (RC0E DA0 = 1). Set this to 0 otherwise.</span>
<a name="l07546"></a>07546 <span class="comment">                                                         To enable the parity checking in RCD, set this bit first BEFORE issuing the RCW write RC0E</span>
<a name="l07547"></a>07547 <span class="comment">                                                         DA0 = 1. */</span>
<a name="l07548"></a>07548     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a0a7e21fcbaf4c5bd61c845c01b717e16">reserved_46_47</a>               : 2;
<a name="l07549"></a>07549     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a779139c17ff0dd14358aa4b4ef0b985a">error_alert_n_sample</a>         : 1;  <span class="comment">/**&lt; Read to get a sample of the DDR*_ERROR_ALERT_L signal. */</span>
<a name="l07550"></a>07550     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ae3e3aa3e365ef48bd266d26d6887207a">ea_int_polarity</a>              : 1;  <span class="comment">/**&lt; Set to invert DDR*_ERROR_ALERT_L interrupt polarity. When clear, interrupt is signaled on</span>
<a name="l07551"></a>07551 <span class="comment">                                                         the rising edge of DDR*_ERROR_ALERT_L. When set, interrupt is signalled on the falling</span>
<a name="l07552"></a>07552 <span class="comment">                                                         edge of DDR*_ERROR_ALERT_L. */</span>
<a name="l07553"></a>07553     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#adcbb80913fa299dd1bb24766e63d3257">reserved_43_43</a>               : 1;
<a name="l07554"></a>07554     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a64ef5d666da84a1361d26e426eee7549">par_addr_mask</a>                : 3;  <span class="comment">/**&lt; Mask applied to parity for address bits 14, 13, and 12. Clear to exclude these address</span>
<a name="l07555"></a>07555 <span class="comment">                                                         bits from the parity calculation, necessary if the DRAM device does not have these pins. */</span>
<a name="l07556"></a>07556     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ac989732e457a85f4f791bdc041a3ace7">reserved_38_39</a>               : 2;
<a name="l07557"></a>07557     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6cc97057074a1efbba5d8e66006b7a26">mrs_cmd_override</a>             : 1;  <span class="comment">/**&lt; Set to override the behavior of MRS and RCW operations.</span>
<a name="l07558"></a>07558 <span class="comment">                                                         If this bit is set, the override behavior is governed by the control field</span>
<a name="l07559"></a>07559 <span class="comment">                                                         [MRS_CMD_SELECT]. See LMC()_EXT_CONFIG[MRS_CMD_SELECT] for detail.</span>
<a name="l07560"></a>07560 <span class="comment">                                                         If this bit is cleared, select operation where signals other than CS are active before</span>
<a name="l07561"></a>07561 <span class="comment">                                                         and after the CS_N active cycle (except for the case when interfacing with DDR3 RDIMM). */</span>
<a name="l07562"></a>07562     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#abe2f51ba7e5068ac997b3121a8135618">mrs_cmd_select</a>               : 1;  <span class="comment">/**&lt; When [MRS_CMD_OVERRIDE] is set, use this bit to select which style of operation for MRS</span>
<a name="l07563"></a>07563 <span class="comment">                                                         and</span>
<a name="l07564"></a>07564 <span class="comment">                                                         RCW commands.</span>
<a name="l07565"></a>07565 <span class="comment">                                                         If this bit is clear, select operation where signals other than CS are active before and</span>
<a name="l07566"></a>07566 <span class="comment">                                                         after the CS_N active cycle.</span>
<a name="l07567"></a>07567 <span class="comment">                                                         When this bit is set, select the operation where the other command signals (DDR*_RAS_L,</span>
<a name="l07568"></a>07568 <span class="comment">                                                         DDR*_CAS_L, DDR*_WE_L, DDR*_A&lt;15:0&gt;, etc) all are active only during the cycle where the</span>
<a name="l07569"></a>07569 <span class="comment">                                                         CS_N is also active. */</span>
<a name="l07570"></a>07570     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#af1709c651a2a24c4d56910b4aa007cb6">reserved_33_35</a>               : 3;
<a name="l07571"></a>07571     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#afa26aafbd5d616e3378c1778bd3243c7">invert_data</a>                  : 1;  <span class="comment">/**&lt; Set this bit to cause all data to be inverted before writing or reading to/from DRAM. This</span>
<a name="l07572"></a>07572 <span class="comment">                                                         effectively uses the scramble logic to instead invert all the data, so this bit must not</span>
<a name="l07573"></a>07573 <span class="comment">                                                         be set if data scrambling is enabled. May be useful if data inversion will result in lower</span>
<a name="l07574"></a>07574 <span class="comment">                                                         power. */</span>
<a name="l07575"></a>07575     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a2e04d77a1a19b3bcb6c0c514198e9549">reserved_30_31</a>               : 2;
<a name="l07576"></a>07576     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a7d16a872e5455637d7667258d285bd37">cmd_rti</a>                      : 1;  <span class="comment">/**&lt; Set this bit to change the behavior of the LMC to return to a completely idle command (no</span>
<a name="l07577"></a>07577 <span class="comment">                                                         CS active, no command pins active, and address/bank address/bank group all low) on the</span>
<a name="l07578"></a>07578 <span class="comment">                                                         interface after an active command, rather than only forcing the CS inactive between</span>
<a name="l07579"></a>07579 <span class="comment">                                                         commands. */</span>
<a name="l07580"></a>07580     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a8016c21c59635f43f4f868400672b82c">cal_ena</a>                      : 1;  <span class="comment">/**&lt; Set to cause LMC to operate in CAL mode. First set LMC()_MODEREG_PARAMS3[CAL], then</span>
<a name="l07581"></a>07581 <span class="comment">                                                         set CAL_ENA. */</span>
<a name="l07582"></a>07582     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a5aeac786e1a334f243c57613c00a7349">reserved_27_27</a>               : 1;
<a name="l07583"></a>07583     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a1d0a39f2f0591d085ee653402277ddb3">par_include_a17</a>              : 1;  <span class="comment">/**&lt; If set, include A17 in parity calculations in DDR4 mode. */</span>
<a name="l07584"></a>07584     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ae9075b83beff7eebe25c970d5bc17970">par_include_bg1</a>              : 1;  <span class="comment">/**&lt; If set, include BG1 in parity calculations in DDR4 mode. */</span>
<a name="l07585"></a>07585     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a452f08373037e72fea04828495d85579">gen_par</a>                      : 1;  <span class="comment">/**&lt; Enable parity generation in the DRAM commands; must be set prior to enabling parity in</span>
<a name="l07586"></a>07586 <span class="comment">                                                         register or DRAM devices. */</span>
<a name="l07587"></a>07587     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a9787c2bec7ea29ec644c214f5653326d">reserved_21_23</a>               : 3;
<a name="l07588"></a>07588     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6249e4e65310f41f8d0386dd5209a81f">vrefint_seq_deskew</a>           : 1;  <span class="comment">/**&lt; Personality bit to change the operation of what is normally the internal Vref training</span>
<a name="l07589"></a>07589 <span class="comment">                                                         sequence into the deskew training sequence. */</span>
<a name="l07590"></a>07590     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a25da43371ab84f679f0bfc4dd5f6a0fe">read_ena_bprch</a>               : 1;  <span class="comment">/**&lt; Enable pad receiver one cycle longer than normal during read operations. */</span>
<a name="l07591"></a>07591     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ad9c1fbf4e0c61ea5b78a2f9d37320f29">read_ena_fprch</a>               : 1;  <span class="comment">/**&lt; Enable pad receiver starting one cycle earlier than normal during read operations. */</span>
<a name="l07592"></a>07592     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a38d92767ed495d78fefbe44be600ef57">slot_ctl_reset_force</a>         : 1;  <span class="comment">/**&lt; Write 1 to reset the slot-control override for all slot-control registers. After writing a</span>
<a name="l07593"></a>07593 <span class="comment">                                                         1 to this bit, slot-control registers will update with changes made to other timing-</span>
<a name="l07594"></a>07594 <span class="comment">                                                         control registers. This is a one-shot operation; it automatically returns to 0 after a</span>
<a name="l07595"></a>07595 <span class="comment">                                                         write to 1. */</span>
<a name="l07596"></a>07596     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a2133ce609b8d79d6d75feed70c96ac1d">ref_int_lsbs</a>                 : 9;  <span class="comment">/**&lt; Refresh-interval value least-significant bits. The default is 0x0.</span>
<a name="l07597"></a>07597 <span class="comment">                                                         Refresh interval is represented in number of 512 CK cycle increments and is controlled by</span>
<a name="l07598"></a>07598 <span class="comment">                                                         LMC()_CONFIG[REF_ZQCS_INT]. More precise refresh interval however (in number of</span>
<a name="l07599"></a>07599 <span class="comment">                                                         1 CK cycle) can be achieved by setting this field to a nonzero value. */</span>
<a name="l07600"></a>07600     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a031494dfd0c1507e936fc2d1717dfa01">drive_ena_bprch</a>              : 1;  <span class="comment">/**&lt; Drive DQx for one cycle longer than normal during write operations. */</span>
<a name="l07601"></a>07601     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a26ea00eaab5952cc5bb9ba43e4848a4c">drive_ena_fprch</a>              : 1;  <span class="comment">/**&lt; Drive DQx starting one cycle earlier than normal during write operations. */</span>
<a name="l07602"></a>07602     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#adfa6f4db3a8f87177a09a7d0518e20c5">dlcram_flip_synd</a>             : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07603"></a>07603     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a095ba4ec20c297bcc2b974cf73172111">dlcram_cor_dis</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07604"></a>07604     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a79d04a81fa606d0ab57ecaec0bb7a4af">dlc_nxm_rd</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07605"></a>07605     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#acab142600d9c676c458b9828cd1080ac">l2c_nxm_rd</a>                   : 1;  <span class="comment">/**&lt; When set, enable NXM events for L2C read operations. */</span>
<a name="l07606"></a>07606     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a8646bacdcc9fda4d6a6c348f5a655ce7">l2c_nxm_wr</a>                   : 1;  <span class="comment">/**&lt; When set, enable NXM events for L2C write operations. */</span>
<a name="l07607"></a>07607 <span class="preprocessor">#else</span>
<a name="l07608"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a8646bacdcc9fda4d6a6c348f5a655ce7">07608</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a8646bacdcc9fda4d6a6c348f5a655ce7">l2c_nxm_wr</a>                   : 1;
<a name="l07609"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#acab142600d9c676c458b9828cd1080ac">07609</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#acab142600d9c676c458b9828cd1080ac">l2c_nxm_rd</a>                   : 1;
<a name="l07610"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a79d04a81fa606d0ab57ecaec0bb7a4af">07610</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a79d04a81fa606d0ab57ecaec0bb7a4af">dlc_nxm_rd</a>                   : 1;
<a name="l07611"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a095ba4ec20c297bcc2b974cf73172111">07611</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a095ba4ec20c297bcc2b974cf73172111">dlcram_cor_dis</a>               : 1;
<a name="l07612"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#adfa6f4db3a8f87177a09a7d0518e20c5">07612</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#adfa6f4db3a8f87177a09a7d0518e20c5">dlcram_flip_synd</a>             : 2;
<a name="l07613"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a26ea00eaab5952cc5bb9ba43e4848a4c">07613</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a26ea00eaab5952cc5bb9ba43e4848a4c">drive_ena_fprch</a>              : 1;
<a name="l07614"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a031494dfd0c1507e936fc2d1717dfa01">07614</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a031494dfd0c1507e936fc2d1717dfa01">drive_ena_bprch</a>              : 1;
<a name="l07615"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a2133ce609b8d79d6d75feed70c96ac1d">07615</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a2133ce609b8d79d6d75feed70c96ac1d">ref_int_lsbs</a>                 : 9;
<a name="l07616"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a38d92767ed495d78fefbe44be600ef57">07616</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a38d92767ed495d78fefbe44be600ef57">slot_ctl_reset_force</a>         : 1;
<a name="l07617"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ad9c1fbf4e0c61ea5b78a2f9d37320f29">07617</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ad9c1fbf4e0c61ea5b78a2f9d37320f29">read_ena_fprch</a>               : 1;
<a name="l07618"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a25da43371ab84f679f0bfc4dd5f6a0fe">07618</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a25da43371ab84f679f0bfc4dd5f6a0fe">read_ena_bprch</a>               : 1;
<a name="l07619"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6249e4e65310f41f8d0386dd5209a81f">07619</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6249e4e65310f41f8d0386dd5209a81f">vrefint_seq_deskew</a>           : 1;
<a name="l07620"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a9787c2bec7ea29ec644c214f5653326d">07620</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a9787c2bec7ea29ec644c214f5653326d">reserved_21_23</a>               : 3;
<a name="l07621"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a452f08373037e72fea04828495d85579">07621</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a452f08373037e72fea04828495d85579">gen_par</a>                      : 1;
<a name="l07622"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ae9075b83beff7eebe25c970d5bc17970">07622</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ae9075b83beff7eebe25c970d5bc17970">par_include_bg1</a>              : 1;
<a name="l07623"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a1d0a39f2f0591d085ee653402277ddb3">07623</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a1d0a39f2f0591d085ee653402277ddb3">par_include_a17</a>              : 1;
<a name="l07624"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a5aeac786e1a334f243c57613c00a7349">07624</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a5aeac786e1a334f243c57613c00a7349">reserved_27_27</a>               : 1;
<a name="l07625"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a8016c21c59635f43f4f868400672b82c">07625</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a8016c21c59635f43f4f868400672b82c">cal_ena</a>                      : 1;
<a name="l07626"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a7d16a872e5455637d7667258d285bd37">07626</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a7d16a872e5455637d7667258d285bd37">cmd_rti</a>                      : 1;
<a name="l07627"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a2e04d77a1a19b3bcb6c0c514198e9549">07627</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a2e04d77a1a19b3bcb6c0c514198e9549">reserved_30_31</a>               : 2;
<a name="l07628"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#afa26aafbd5d616e3378c1778bd3243c7">07628</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#afa26aafbd5d616e3378c1778bd3243c7">invert_data</a>                  : 1;
<a name="l07629"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#af1709c651a2a24c4d56910b4aa007cb6">07629</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#af1709c651a2a24c4d56910b4aa007cb6">reserved_33_35</a>               : 3;
<a name="l07630"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#abe2f51ba7e5068ac997b3121a8135618">07630</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#abe2f51ba7e5068ac997b3121a8135618">mrs_cmd_select</a>               : 1;
<a name="l07631"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6cc97057074a1efbba5d8e66006b7a26">07631</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6cc97057074a1efbba5d8e66006b7a26">mrs_cmd_override</a>             : 1;
<a name="l07632"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ac989732e457a85f4f791bdc041a3ace7">07632</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ac989732e457a85f4f791bdc041a3ace7">reserved_38_39</a>               : 2;
<a name="l07633"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a64ef5d666da84a1361d26e426eee7549">07633</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a64ef5d666da84a1361d26e426eee7549">par_addr_mask</a>                : 3;
<a name="l07634"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#adcbb80913fa299dd1bb24766e63d3257">07634</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#adcbb80913fa299dd1bb24766e63d3257">reserved_43_43</a>               : 1;
<a name="l07635"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ae3e3aa3e365ef48bd266d26d6887207a">07635</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#ae3e3aa3e365ef48bd266d26d6887207a">ea_int_polarity</a>              : 1;
<a name="l07636"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a779139c17ff0dd14358aa4b4ef0b985a">07636</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a779139c17ff0dd14358aa4b4ef0b985a">error_alert_n_sample</a>         : 1;
<a name="l07637"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a0a7e21fcbaf4c5bd61c845c01b717e16">07637</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a0a7e21fcbaf4c5bd61c845c01b717e16">reserved_46_47</a>               : 2;
<a name="l07638"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6a54b6d8748f1a7f22af0db40e84b5a7">07638</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a6a54b6d8748f1a7f22af0db40e84b5a7">rcd_parity_check</a>             : 1;
<a name="l07639"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a93e7346114ec85384a19d9e557fa1dc1">07639</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a93e7346114ec85384a19d9e557fa1dc1">dimm0_cid</a>                    : 2;
<a name="l07640"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#afd2024a0802d348c0babaa41a16938d9">07640</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#afd2024a0802d348c0babaa41a16938d9">dimm1_cid</a>                    : 2;
<a name="l07641"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a4f2d26761d5aafee849f8f43a9ba70e5">07641</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a4f2d26761d5aafee849f8f43a9ba70e5">coalesce_address_mode</a>        : 1;
<a name="l07642"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a094c35941fad75f092403f1c035033cc">07642</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a094c35941fad75f092403f1c035033cc">dimm_sel_force_invert</a>        : 1;
<a name="l07643"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a72921c2ec861ca5dc19a95463c881ffa">07643</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a72921c2ec861ca5dc19a95463c881ffa">dimm_sel_invert_off</a>          : 1;
<a name="l07644"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a97f4381a62179aa536249b22de059f75">07644</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a97f4381a62179aa536249b22de059f75">mrs_bside_invert_disable</a>     : 1;
<a name="l07645"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a383b5d3a6b8d10d5aa44a89989c1d5a9">07645</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a383b5d3a6b8d10d5aa44a89989c1d5a9">mrs_one_side</a>                 : 1;
<a name="l07646"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a57385eaaa6c467d680ec5618e869d230">07646</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a57385eaaa6c467d680ec5618e869d230">mrs_side</a>                     : 1;
<a name="l07647"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#acc2464c0c2dd04e8c490d3abb52458bb">07647</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#acc2464c0c2dd04e8c490d3abb52458bb">ref_block</a>                    : 1;
<a name="l07648"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a69e2c022827c29f1a949cedac52f4978">07648</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a69e2c022827c29f1a949cedac52f4978">bc4_dqs_ena</a>                  : 1;
<a name="l07649"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a7d0929604cf1abff1c4106dbd2f5f948">07649</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html#a7d0929604cf1abff1c4106dbd2f5f948">reserved_61_63</a>               : 3;
<a name="l07650"></a>07650 <span class="preprocessor">#endif</span>
<a name="l07651"></a>07651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ext__config.html#a5b25104aba5abfc2a14b16a70f08f957">s</a>;
<a name="l07652"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html">07652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html">cvmx_lmcx_ext_config_cn70xx</a> {
<a name="l07653"></a>07653 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07654"></a>07654 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a2f7a8b8b8148aaf1407e43991c5f5d21">reserved_21_63</a>               : 43;
<a name="l07655"></a>07655     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a07b023d027f0d531bf9c95fcb2ee3f06">vrefint_seq_deskew</a>           : 1;  <span class="comment">/**&lt; Personality bit to change the operation of what is normally the internal Vref training</span>
<a name="l07656"></a>07656 <span class="comment">                                                         sequence into the deskew training sequence. */</span>
<a name="l07657"></a>07657     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#ad7c5659e8a4dd106574f98d8c3400f14">read_ena_bprch</a>               : 1;  <span class="comment">/**&lt; Enable pad receiver one cycle longer than normal during read operations. */</span>
<a name="l07658"></a>07658     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a556633ec95f637dab10ee07f50f012b5">read_ena_fprch</a>               : 1;  <span class="comment">/**&lt; Enable pad receiver starting one cycle earlier than normal during read operations. */</span>
<a name="l07659"></a>07659     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#ab4d81e214cb49f1df99a76cfd8456a75">slot_ctl_reset_force</a>         : 1;  <span class="comment">/**&lt; Write 1 to reset the slot-control override for all slot-control registers. After writing a</span>
<a name="l07660"></a>07660 <span class="comment">                                                         1 to this bit, slot-control registers will update with changes made to other timing-</span>
<a name="l07661"></a>07661 <span class="comment">                                                         control registers. This is a one-shot operation; it automatically returns to 0 after a</span>
<a name="l07662"></a>07662 <span class="comment">                                                         write to 1. */</span>
<a name="l07663"></a>07663     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#abd93aa63e8bf1af95b8645b440e72601">ref_int_lsbs</a>                 : 9;  <span class="comment">/**&lt; Refresh-interval value least-significant bits. The default is 0x0; but it can be set to a</span>
<a name="l07664"></a>07664 <span class="comment">                                                         non-zero value to get a more precise refresh interval. */</span>
<a name="l07665"></a>07665     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a2e5b2f2f4d0cf8c5d2439e306e9b839a">drive_ena_bprch</a>              : 1;  <span class="comment">/**&lt; Drive DQx for one cycle longer than normal during write operations. */</span>
<a name="l07666"></a>07666     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a4293fa6c45379e2d1a95815076f182ae">drive_ena_fprch</a>              : 1;  <span class="comment">/**&lt; Drive DQx starting one cycle earlier than normal during write operations. */</span>
<a name="l07667"></a>07667     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a5f2abdaeb60a816e533d9aa69e468b17">dlcram_flip_synd</a>             : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07668"></a>07668     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a7d21824c743fd745dc81bb8b0240f76d">dlcram_cor_dis</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07669"></a>07669     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a5d2f436abfbf584eee455636c7ce8d4f">dlc_nxm_rd</a>                   : 1;  <span class="comment">/**&lt; When set, enable NXM events for HFA read operations. */</span>
<a name="l07670"></a>07670     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a354e5b5ab5cc6aea0b52700e35d9dcda">l2c_nxm_rd</a>                   : 1;  <span class="comment">/**&lt; When set, enable NXM events for L2C read operations. */</span>
<a name="l07671"></a>07671     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a550bce3b195eb5ab737680eabe143f08">l2c_nxm_wr</a>                   : 1;  <span class="comment">/**&lt; When set, enable NXM events for L2C write operations. */</span>
<a name="l07672"></a>07672 <span class="preprocessor">#else</span>
<a name="l07673"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a550bce3b195eb5ab737680eabe143f08">07673</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a550bce3b195eb5ab737680eabe143f08">l2c_nxm_wr</a>                   : 1;
<a name="l07674"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a354e5b5ab5cc6aea0b52700e35d9dcda">07674</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a354e5b5ab5cc6aea0b52700e35d9dcda">l2c_nxm_rd</a>                   : 1;
<a name="l07675"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a5d2f436abfbf584eee455636c7ce8d4f">07675</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a5d2f436abfbf584eee455636c7ce8d4f">dlc_nxm_rd</a>                   : 1;
<a name="l07676"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a7d21824c743fd745dc81bb8b0240f76d">07676</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a7d21824c743fd745dc81bb8b0240f76d">dlcram_cor_dis</a>               : 1;
<a name="l07677"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a5f2abdaeb60a816e533d9aa69e468b17">07677</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a5f2abdaeb60a816e533d9aa69e468b17">dlcram_flip_synd</a>             : 2;
<a name="l07678"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a4293fa6c45379e2d1a95815076f182ae">07678</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a4293fa6c45379e2d1a95815076f182ae">drive_ena_fprch</a>              : 1;
<a name="l07679"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a2e5b2f2f4d0cf8c5d2439e306e9b839a">07679</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a2e5b2f2f4d0cf8c5d2439e306e9b839a">drive_ena_bprch</a>              : 1;
<a name="l07680"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#abd93aa63e8bf1af95b8645b440e72601">07680</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#abd93aa63e8bf1af95b8645b440e72601">ref_int_lsbs</a>                 : 9;
<a name="l07681"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#ab4d81e214cb49f1df99a76cfd8456a75">07681</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#ab4d81e214cb49f1df99a76cfd8456a75">slot_ctl_reset_force</a>         : 1;
<a name="l07682"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a556633ec95f637dab10ee07f50f012b5">07682</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a556633ec95f637dab10ee07f50f012b5">read_ena_fprch</a>               : 1;
<a name="l07683"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#ad7c5659e8a4dd106574f98d8c3400f14">07683</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#ad7c5659e8a4dd106574f98d8c3400f14">read_ena_bprch</a>               : 1;
<a name="l07684"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a07b023d027f0d531bf9c95fcb2ee3f06">07684</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a07b023d027f0d531bf9c95fcb2ee3f06">vrefint_seq_deskew</a>           : 1;
<a name="l07685"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a2f7a8b8b8148aaf1407e43991c5f5d21">07685</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html#a2f7a8b8b8148aaf1407e43991c5f5d21">reserved_21_63</a>               : 43;
<a name="l07686"></a>07686 <span class="preprocessor">#endif</span>
<a name="l07687"></a>07687 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ext__config.html#ae1ed302082502cf3fdc11aa01e4b8341">cn70xx</a>;
<a name="l07688"></a><a class="code" href="unioncvmx__lmcx__ext__config.html#ab13a36b2c3528c67234e167f88a1823e">07688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn70xx.html">cvmx_lmcx_ext_config_cn70xx</a>    <a class="code" href="unioncvmx__lmcx__ext__config.html#ab13a36b2c3528c67234e167f88a1823e">cn70xxp1</a>;
<a name="l07689"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html">07689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html">cvmx_lmcx_ext_config_cn73xx</a> {
<a name="l07690"></a>07690 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07691"></a>07691 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aa99ffbe7a7d92b68128c9f0fc19b1bca">reserved_60_63</a>               : 4;
<a name="l07692"></a>07692     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a811971be9a5fe641d610b20cdc3c2204">ref_block</a>                    : 1;  <span class="comment">/**&lt; When set, LMC is blocked to initiate any refresh sequence. LMC then will only</span>
<a name="l07693"></a>07693 <span class="comment">                                                         allow refresh sequence to start when LMC()_REF_STATUS[REF_COUNT] has</span>
<a name="l07694"></a>07694 <span class="comment">                                                         reached the maximum value of 0x7. */</span>
<a name="l07695"></a>07695     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a338472cf76e50df0924f48d733ab9775">mrs_side</a>                     : 1;  <span class="comment">/**&lt; Only applies when EXT_CONFIG[MRS_ONE_SIDE] is set.</span>
<a name="l07696"></a>07696 <span class="comment">                                                         0 = MRS command is sent to the A side of an RDIMM.</span>
<a name="l07697"></a>07697 <span class="comment">                                                         1 = MRS command is sent to the B side of an RDIMM. */</span>
<a name="l07698"></a>07698     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad97b3a1f4f8cd8eac61012d38c81eee4">mrs_one_side</a>                 : 1;  <span class="comment">/**&lt; Only applies to DDR4 RDIMM.</span>
<a name="l07699"></a>07699 <span class="comment">                                                         When set, MRS commands are directed to either the A or B</span>
<a name="l07700"></a>07700 <span class="comment">                                                         side of the RCD.</span>
<a name="l07701"></a>07701 <span class="comment">                                                         PDA operation is NOT allowed when this bit is set. In</span>
<a name="l07702"></a>07702 <span class="comment">                                                         other words, [MR_WR_PDA_ENABLE]</span>
<a name="l07703"></a>07703 <span class="comment">                                                         must be cleared before running MRW sequence with this</span>
<a name="l07704"></a>07704 <span class="comment">                                                         bit turned on. */</span>
<a name="l07705"></a>07705     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab18ad0fadd6e1425a0e01f50fbf719b1">mrs_bside_invert_disable</a>     : 1;  <span class="comment">/**&lt; When set, the command decoder cancels the auto inversion of</span>
<a name="l07706"></a>07706 <span class="comment">                                                         A3-A9, A11, A13, A17, BA0, BA1 and BG0 during MRS/MRS_PDA</span>
<a name="l07707"></a>07707 <span class="comment">                                                         command to the B side of the RDIMM.</span>
<a name="l07708"></a>07708 <span class="comment">                                                         When set, make sure that the RCD&apos;s control word</span>
<a name="l07709"></a>07709 <span class="comment">                                                         RC00 DA[0] = 1 so that the output inversion is disabled in</span>
<a name="l07710"></a>07710 <span class="comment">                                                         the DDR4 RCD. */</span>
<a name="l07711"></a>07711     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a28b1754ec04202bc481e48ea21b77c74">dimm_sel_invert_off</a>          : 1;  <span class="comment">/**&lt; During coalesce_address_mode, the default logic would be to invert</span>
<a name="l07712"></a>07712 <span class="comment">                                                         the pbank bit whenever [MEM_MSB_D1_R0] &gt; [MEM_MSB_D0_R0].</span>
<a name="l07713"></a>07713 <span class="comment">                                                         When this bit is set to one, it disables this default behavior.</span>
<a name="l07714"></a>07714 <span class="comment">                                                         This configuration has lower priority compared to</span>
<a name="l07715"></a>07715 <span class="comment">                                                         [DIMM_SEL_FORCE_INVERT]. */</span>
<a name="l07716"></a>07716     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a96538484b184da4003d79b63afd2b7b5">dimm_sel_force_invert</a>        : 1;  <span class="comment">/**&lt; When set to one, this bit forces the pbank bit to be inverted</span>
<a name="l07717"></a>07717 <span class="comment">                                                         when in coalesce_address_mode. That is, pbank value of zero selects</span>
<a name="l07718"></a>07718 <span class="comment">                                                         DIMM1 instead of DIMM0.</span>
<a name="l07719"></a>07719 <span class="comment">                                                         Intended to be used for the case of DIMM1 having bigger rank/s</span>
<a name="l07720"></a>07720 <span class="comment">                                                         than DIMM0. This bit has priority over [DIMM_SEL_INVERT_OFF]. */</span>
<a name="l07721"></a>07721     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a78b063388200a2b7b3fcd157ef82d8bd">coalesce_address_mode</a>        : 1;  <span class="comment">/**&lt; When set to 1, LMC coalesces the L2C+LMC internal address mapping</span>
<a name="l07722"></a>07722 <span class="comment">                                                         to create a uniform memory space that are free from holes in</span>
<a name="l07723"></a>07723 <span class="comment">                                                         between ranks. When different size DIMMs are used, the DIMM with</span>
<a name="l07724"></a>07724 <span class="comment">                                                         the higher capacity is mapped to the lower address space. */</span>
<a name="l07725"></a>07725     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad3ed8197094e4e76e71ac6f7a333d21e">dimm1_cid</a>                    : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07726"></a>07726     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a10b6171689ff991923ad15d5d5d314be">dimm0_cid</a>                    : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07727"></a>07727     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a682a7a41c4e6b3d981ea66b40dc3ef97">rcd_parity_check</a>             : 1;  <span class="comment">/**&lt; Enables the one cycle delay of the CA parity output. This MUST be set to one</span>
<a name="l07728"></a>07728 <span class="comment">                                                         when using DDR4 RDIMM AND parity checking in RCD is enabled (RC0E DA0 = 1). Set</span>
<a name="l07729"></a>07729 <span class="comment">                                                         this to zero otherwise. To enable the parity checking in RCD, set this bit first</span>
<a name="l07730"></a>07730 <span class="comment">                                                         BEFORE issuing the RCW write RC0E DA0 = 1. */</span>
<a name="l07731"></a>07731     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a3225852f5fa79bbb893ecbefcaf9f7a5">reserved_46_47</a>               : 2;
<a name="l07732"></a>07732     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#afae64c05637da8111f386b751b2884e1">error_alert_n_sample</a>         : 1;  <span class="comment">/**&lt; Read to get a sample of the DDR*_ERROR_ALERT_L signal. */</span>
<a name="l07733"></a>07733     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a90c01be8d2ca16446500a56816b45774">ea_int_polarity</a>              : 1;  <span class="comment">/**&lt; Set to invert DDR*_ERROR_ALERT_L interrupt polarity. When clear, interrupt is signaled on</span>
<a name="l07734"></a>07734 <span class="comment">                                                         the rising edge of DDR*_ERROR_ALERT_L. When set, interrupt is signalled on the falling</span>
<a name="l07735"></a>07735 <span class="comment">                                                         edge of DDR*_ERROR_ALERT_L. */</span>
<a name="l07736"></a>07736     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a8311abf8370420ff31542361fc9b1875">reserved_43_43</a>               : 1;
<a name="l07737"></a>07737     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a816753153ca5cee233125a04b37f33c1">par_addr_mask</a>                : 3;  <span class="comment">/**&lt; Mask applied to parity for address bits 14, 13, and 12. Clear to exclude these address</span>
<a name="l07738"></a>07738 <span class="comment">                                                         bits from the parity calculation, necessary if the DRAM device does not have these pins. */</span>
<a name="l07739"></a>07739     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a461b851bccb1eb90be362ca7f11ed523">reserved_38_39</a>               : 2;
<a name="l07740"></a>07740     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a47d5638ebf175b9aebd8ac4831f0b6ae">mrs_cmd_override</a>             : 1;  <span class="comment">/**&lt; Set to override the behavior of MRS and RCW operations.</span>
<a name="l07741"></a>07741 <span class="comment">                                                         If this bit is set, the override behavior is governed by the control field</span>
<a name="l07742"></a>07742 <span class="comment">                                                         [MRS_CMD_SELECT]. See LMC()_EXT_CONFIG[MRS_CMD_SELECT] for detail.</span>
<a name="l07743"></a>07743 <span class="comment">                                                         If this bit is cleared, select operation where signals other than CS are active before</span>
<a name="l07744"></a>07744 <span class="comment">                                                         and after the CS_N active cycle (except for the case when interfacing with DDR3 RDIMM). */</span>
<a name="l07745"></a>07745     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a6e96ee0e0b3f9008a088e7166d67f30f">mrs_cmd_select</a>               : 1;  <span class="comment">/**&lt; When [MRS_CMD_OVERRIDE] is set, use this bit to select which style of operation for MRS</span>
<a name="l07746"></a>07746 <span class="comment">                                                         and</span>
<a name="l07747"></a>07747 <span class="comment">                                                         RCW commands.</span>
<a name="l07748"></a>07748 <span class="comment">                                                         If this bit is clear, select operation where signals other than CS are active before and</span>
<a name="l07749"></a>07749 <span class="comment">                                                         after the CS_N active cycle.</span>
<a name="l07750"></a>07750 <span class="comment">                                                         When this bit is set, select the operation where the other command signals (DDR*_RAS_L,</span>
<a name="l07751"></a>07751 <span class="comment">                                                         DDR*_CAS_L, DDR*_WE_L, DDR*_A&lt;15:0&gt;, etc.) all are active only during the cycle where the</span>
<a name="l07752"></a>07752 <span class="comment">                                                         CS_N is also active. */</span>
<a name="l07753"></a>07753     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab0b1f932ba184753b06dd9e5679ffc5f">reserved_33_35</a>               : 3;
<a name="l07754"></a>07754     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a98b39e009592398a82ef0ff46b73cefc">invert_data</a>                  : 1;  <span class="comment">/**&lt; Set this bit to cause all data to be inverted before writing or reading to/from DRAM. This</span>
<a name="l07755"></a>07755 <span class="comment">                                                         effectively uses the scramble logic to instead invert all the data, so this bit must not</span>
<a name="l07756"></a>07756 <span class="comment">                                                         be set if data scrambling is enabled. May be useful if data inversion will result in lower</span>
<a name="l07757"></a>07757 <span class="comment">                                                         power. */</span>
<a name="l07758"></a>07758     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a4217a4ea63b5cf5efa9f969138a23a08">reserved_30_31</a>               : 2;
<a name="l07759"></a>07759     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a568d3cddb505b9e2898c930733a30e4c">cmd_rti</a>                      : 1;  <span class="comment">/**&lt; Set this bit to change the behavior of the LMC to return to a completely idle command (no</span>
<a name="l07760"></a>07760 <span class="comment">                                                         CS active, no command pins active, and address/bank address/bank group all low) on the</span>
<a name="l07761"></a>07761 <span class="comment">                                                         interface after an active command, rather than only forcing the CS inactive between</span>
<a name="l07762"></a>07762 <span class="comment">                                                         commands. */</span>
<a name="l07763"></a>07763     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a704c3d3af1513bce73770b6c1c081390">cal_ena</a>                      : 1;  <span class="comment">/**&lt; Set to cause LMC to operate in CAL mode. First set LMC()_MODEREG_PARAMS3[CAL], then</span>
<a name="l07764"></a>07764 <span class="comment">                                                         set CAL_ENA. */</span>
<a name="l07765"></a>07765     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a49dfc508446965524c0fdaa4ba5315e2">reserved_27_27</a>               : 1;
<a name="l07766"></a>07766     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aec798bc1a854a7933a1b29a2fe8f6695">par_include_a17</a>              : 1;  <span class="comment">/**&lt; If set, include A17 in parity calculations in DDR4 mode. */</span>
<a name="l07767"></a>07767     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aed92e18a547a22e4ca2b1a8143ead9ce">par_include_bg1</a>              : 1;  <span class="comment">/**&lt; If set, include BG1 in parity calculations in DDR4 mode. */</span>
<a name="l07768"></a>07768     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a4ba6750369d4b41e443b4a672d05b408">gen_par</a>                      : 1;  <span class="comment">/**&lt; Enable parity generation in the DRAM commands; must be set prior to enabling parity in</span>
<a name="l07769"></a>07769 <span class="comment">                                                         register or DRAM devices. */</span>
<a name="l07770"></a>07770     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a609de6404305145a4dd469b3e40a7c77">reserved_21_23</a>               : 3;
<a name="l07771"></a>07771     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a964772b34364eda57dc884a634805621">vrefint_seq_deskew</a>           : 1;  <span class="comment">/**&lt; Personality bit to change the operation of what is normally the internal Vref training</span>
<a name="l07772"></a>07772 <span class="comment">                                                         sequence into the deskew training sequence. */</span>
<a name="l07773"></a>07773     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a03eb977a49e8d8755d247c00f96f2d46">read_ena_bprch</a>               : 1;  <span class="comment">/**&lt; Enable pad receiver one cycle longer than normal during read operations. */</span>
<a name="l07774"></a>07774     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a6257ca7f6bfc47113125d8074734d7f7">read_ena_fprch</a>               : 1;  <span class="comment">/**&lt; Enable pad receiver starting one cycle earlier than normal during read operations. */</span>
<a name="l07775"></a>07775     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a2ee8b00d9401902860c1b488151270e9">slot_ctl_reset_force</a>         : 1;  <span class="comment">/**&lt; Write 1 to reset the slot-control override for all slot-control registers. After writing a</span>
<a name="l07776"></a>07776 <span class="comment">                                                         1 to this bit, slot-control registers will update with changes made to other timing-</span>
<a name="l07777"></a>07777 <span class="comment">                                                         control registers. This is a one-shot operation; it automatically returns to 0 after a</span>
<a name="l07778"></a>07778 <span class="comment">                                                         write to 1. */</span>
<a name="l07779"></a>07779     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad36daa08f8a80af6bac8ed532560baf8">ref_int_lsbs</a>                 : 9;  <span class="comment">/**&lt; Refresh-interval value least-significant bits. The default is 0x0.</span>
<a name="l07780"></a>07780 <span class="comment">                                                         Refresh interval is represented in number of 512 CK cycle increments and is controlled by</span>
<a name="l07781"></a>07781 <span class="comment">                                                         LMC()_CONFIG[REF_ZQCS_INT]. More precise refresh interval however (in number of</span>
<a name="l07782"></a>07782 <span class="comment">                                                         1 CK cycle) can be achieved by setting this field to a nonzero value. */</span>
<a name="l07783"></a>07783     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aeff5149f5bb47417ec0c0ed9a29486c3">drive_ena_bprch</a>              : 1;  <span class="comment">/**&lt; Drive DQx for one cycle longer than normal during write operations. */</span>
<a name="l07784"></a>07784     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad5ccbe0f5388e1cda10b23c67089a1ce">drive_ena_fprch</a>              : 1;  <span class="comment">/**&lt; Drive DQx starting one cycle earlier than normal during write operations. */</span>
<a name="l07785"></a>07785     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#afb1f18b594ee84ebb7d242cb32d2d0c6">dlcram_flip_synd</a>             : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07786"></a>07786     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab95673b90f2de6841e1e64744ee47a66">dlcram_cor_dis</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07787"></a>07787     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a037b7eb330261a6dff3f50ebe320697b">dlc_nxm_rd</a>                   : 1;  <span class="comment">/**&lt; When set, enable NXM events for HFA read operations. */</span>
<a name="l07788"></a>07788     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a57eb077ab03369dd418af4fc1edac987">l2c_nxm_rd</a>                   : 1;  <span class="comment">/**&lt; When set, corresponding LMC()_INT[NXM_WR_ERR] will be set and LMC()_NXM_FADR will be</span>
<a name="l07789"></a>07789 <span class="comment">                                                         loaded for L2C NXM read operations. NXM read operations may occur during normal operation</span>
<a name="l07790"></a>07790 <span class="comment">                                                         (due to prefetches), so [L2C_NXM_RD] should not be set during normal operation to allow</span>
<a name="l07791"></a>07791 <span class="comment">                                                         LMC()_INT[NXM_WR_ERR] to indicate NXM writes. */</span>
<a name="l07792"></a>07792     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab76419e087f80c484ecea6781021a8eb">l2c_nxm_wr</a>                   : 1;  <span class="comment">/**&lt; When set, corresponding LMC()_INT[NXM_WR_ERR] will be set and LMC()_NXM_FADR will be</span>
<a name="l07793"></a>07793 <span class="comment">                                                         loaded for L2C NXM write operations. NXM writes are generally an indication of</span>
<a name="l07794"></a>07794 <span class="comment">                                                         failure, so [L2C_NXM_WR] can generally be set. */</span>
<a name="l07795"></a>07795 <span class="preprocessor">#else</span>
<a name="l07796"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab76419e087f80c484ecea6781021a8eb">07796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab76419e087f80c484ecea6781021a8eb">l2c_nxm_wr</a>                   : 1;
<a name="l07797"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a57eb077ab03369dd418af4fc1edac987">07797</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a57eb077ab03369dd418af4fc1edac987">l2c_nxm_rd</a>                   : 1;
<a name="l07798"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a037b7eb330261a6dff3f50ebe320697b">07798</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a037b7eb330261a6dff3f50ebe320697b">dlc_nxm_rd</a>                   : 1;
<a name="l07799"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab95673b90f2de6841e1e64744ee47a66">07799</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab95673b90f2de6841e1e64744ee47a66">dlcram_cor_dis</a>               : 1;
<a name="l07800"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#afb1f18b594ee84ebb7d242cb32d2d0c6">07800</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#afb1f18b594ee84ebb7d242cb32d2d0c6">dlcram_flip_synd</a>             : 2;
<a name="l07801"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad5ccbe0f5388e1cda10b23c67089a1ce">07801</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad5ccbe0f5388e1cda10b23c67089a1ce">drive_ena_fprch</a>              : 1;
<a name="l07802"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aeff5149f5bb47417ec0c0ed9a29486c3">07802</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aeff5149f5bb47417ec0c0ed9a29486c3">drive_ena_bprch</a>              : 1;
<a name="l07803"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad36daa08f8a80af6bac8ed532560baf8">07803</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad36daa08f8a80af6bac8ed532560baf8">ref_int_lsbs</a>                 : 9;
<a name="l07804"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a2ee8b00d9401902860c1b488151270e9">07804</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a2ee8b00d9401902860c1b488151270e9">slot_ctl_reset_force</a>         : 1;
<a name="l07805"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a6257ca7f6bfc47113125d8074734d7f7">07805</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a6257ca7f6bfc47113125d8074734d7f7">read_ena_fprch</a>               : 1;
<a name="l07806"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a03eb977a49e8d8755d247c00f96f2d46">07806</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a03eb977a49e8d8755d247c00f96f2d46">read_ena_bprch</a>               : 1;
<a name="l07807"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a964772b34364eda57dc884a634805621">07807</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a964772b34364eda57dc884a634805621">vrefint_seq_deskew</a>           : 1;
<a name="l07808"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a609de6404305145a4dd469b3e40a7c77">07808</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a609de6404305145a4dd469b3e40a7c77">reserved_21_23</a>               : 3;
<a name="l07809"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a4ba6750369d4b41e443b4a672d05b408">07809</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a4ba6750369d4b41e443b4a672d05b408">gen_par</a>                      : 1;
<a name="l07810"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aed92e18a547a22e4ca2b1a8143ead9ce">07810</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aed92e18a547a22e4ca2b1a8143ead9ce">par_include_bg1</a>              : 1;
<a name="l07811"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aec798bc1a854a7933a1b29a2fe8f6695">07811</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aec798bc1a854a7933a1b29a2fe8f6695">par_include_a17</a>              : 1;
<a name="l07812"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a49dfc508446965524c0fdaa4ba5315e2">07812</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a49dfc508446965524c0fdaa4ba5315e2">reserved_27_27</a>               : 1;
<a name="l07813"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a704c3d3af1513bce73770b6c1c081390">07813</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a704c3d3af1513bce73770b6c1c081390">cal_ena</a>                      : 1;
<a name="l07814"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a568d3cddb505b9e2898c930733a30e4c">07814</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a568d3cddb505b9e2898c930733a30e4c">cmd_rti</a>                      : 1;
<a name="l07815"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a4217a4ea63b5cf5efa9f969138a23a08">07815</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a4217a4ea63b5cf5efa9f969138a23a08">reserved_30_31</a>               : 2;
<a name="l07816"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a98b39e009592398a82ef0ff46b73cefc">07816</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a98b39e009592398a82ef0ff46b73cefc">invert_data</a>                  : 1;
<a name="l07817"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab0b1f932ba184753b06dd9e5679ffc5f">07817</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab0b1f932ba184753b06dd9e5679ffc5f">reserved_33_35</a>               : 3;
<a name="l07818"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a6e96ee0e0b3f9008a088e7166d67f30f">07818</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a6e96ee0e0b3f9008a088e7166d67f30f">mrs_cmd_select</a>               : 1;
<a name="l07819"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a47d5638ebf175b9aebd8ac4831f0b6ae">07819</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a47d5638ebf175b9aebd8ac4831f0b6ae">mrs_cmd_override</a>             : 1;
<a name="l07820"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a461b851bccb1eb90be362ca7f11ed523">07820</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a461b851bccb1eb90be362ca7f11ed523">reserved_38_39</a>               : 2;
<a name="l07821"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a816753153ca5cee233125a04b37f33c1">07821</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a816753153ca5cee233125a04b37f33c1">par_addr_mask</a>                : 3;
<a name="l07822"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a8311abf8370420ff31542361fc9b1875">07822</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a8311abf8370420ff31542361fc9b1875">reserved_43_43</a>               : 1;
<a name="l07823"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a90c01be8d2ca16446500a56816b45774">07823</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a90c01be8d2ca16446500a56816b45774">ea_int_polarity</a>              : 1;
<a name="l07824"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#afae64c05637da8111f386b751b2884e1">07824</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#afae64c05637da8111f386b751b2884e1">error_alert_n_sample</a>         : 1;
<a name="l07825"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a3225852f5fa79bbb893ecbefcaf9f7a5">07825</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a3225852f5fa79bbb893ecbefcaf9f7a5">reserved_46_47</a>               : 2;
<a name="l07826"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a682a7a41c4e6b3d981ea66b40dc3ef97">07826</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a682a7a41c4e6b3d981ea66b40dc3ef97">rcd_parity_check</a>             : 1;
<a name="l07827"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a10b6171689ff991923ad15d5d5d314be">07827</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a10b6171689ff991923ad15d5d5d314be">dimm0_cid</a>                    : 2;
<a name="l07828"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad3ed8197094e4e76e71ac6f7a333d21e">07828</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad3ed8197094e4e76e71ac6f7a333d21e">dimm1_cid</a>                    : 2;
<a name="l07829"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a78b063388200a2b7b3fcd157ef82d8bd">07829</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a78b063388200a2b7b3fcd157ef82d8bd">coalesce_address_mode</a>        : 1;
<a name="l07830"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a96538484b184da4003d79b63afd2b7b5">07830</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a96538484b184da4003d79b63afd2b7b5">dimm_sel_force_invert</a>        : 1;
<a name="l07831"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a28b1754ec04202bc481e48ea21b77c74">07831</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a28b1754ec04202bc481e48ea21b77c74">dimm_sel_invert_off</a>          : 1;
<a name="l07832"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab18ad0fadd6e1425a0e01f50fbf719b1">07832</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ab18ad0fadd6e1425a0e01f50fbf719b1">mrs_bside_invert_disable</a>     : 1;
<a name="l07833"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad97b3a1f4f8cd8eac61012d38c81eee4">07833</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#ad97b3a1f4f8cd8eac61012d38c81eee4">mrs_one_side</a>                 : 1;
<a name="l07834"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a338472cf76e50df0924f48d733ab9775">07834</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a338472cf76e50df0924f48d733ab9775">mrs_side</a>                     : 1;
<a name="l07835"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a811971be9a5fe641d610b20cdc3c2204">07835</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#a811971be9a5fe641d610b20cdc3c2204">ref_block</a>                    : 1;
<a name="l07836"></a><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aa99ffbe7a7d92b68128c9f0fc19b1bca">07836</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html#aa99ffbe7a7d92b68128c9f0fc19b1bca">reserved_60_63</a>               : 4;
<a name="l07837"></a>07837 <span class="preprocessor">#endif</span>
<a name="l07838"></a>07838 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ext__config.html#a595d140e46317f25b21576a75e910105">cn73xx</a>;
<a name="l07839"></a><a class="code" href="unioncvmx__lmcx__ext__config.html#ababc6fc7544b54a43a40dd395b06311d">07839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html">cvmx_lmcx_ext_config_s</a>         <a class="code" href="unioncvmx__lmcx__ext__config.html#ababc6fc7544b54a43a40dd395b06311d">cn78xx</a>;
<a name="l07840"></a><a class="code" href="unioncvmx__lmcx__ext__config.html#ad677b2f379256dcc0c0d3f05d5275009">07840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__s.html">cvmx_lmcx_ext_config_s</a>         <a class="code" href="unioncvmx__lmcx__ext__config.html#ad677b2f379256dcc0c0d3f05d5275009">cn78xxp1</a>;
<a name="l07841"></a><a class="code" href="unioncvmx__lmcx__ext__config.html#ab0488ec2a42c591568ae91fdf6d232e6">07841</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config_1_1cvmx__lmcx__ext__config__cn73xx.html">cvmx_lmcx_ext_config_cn73xx</a>    <a class="code" href="unioncvmx__lmcx__ext__config.html#ab0488ec2a42c591568ae91fdf6d232e6">cnf75xx</a>;
<a name="l07842"></a>07842 };
<a name="l07843"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a304aa63fc7370042cc0c809a1bec0167">07843</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ext__config.html" title="cvmx_lmc::_ext_config">cvmx_lmcx_ext_config</a> <a class="code" href="unioncvmx__lmcx__ext__config.html" title="cvmx_lmc::_ext_config">cvmx_lmcx_ext_config_t</a>;
<a name="l07844"></a>07844 <span class="comment"></span>
<a name="l07845"></a>07845 <span class="comment">/**</span>
<a name="l07846"></a>07846 <span class="comment"> * cvmx_lmc#_ext_config2</span>
<a name="l07847"></a>07847 <span class="comment"> *</span>
<a name="l07848"></a>07848 <span class="comment"> * This register has additional configuration and control bits for the LMC.</span>
<a name="l07849"></a>07849 <span class="comment"> *</span>
<a name="l07850"></a>07850 <span class="comment"> */</span>
<a name="l07851"></a><a class="code" href="unioncvmx__lmcx__ext__config2.html">07851</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ext__config2.html" title="cvmx_lmc::_ext_config2">cvmx_lmcx_ext_config2</a> {
<a name="l07852"></a><a class="code" href="unioncvmx__lmcx__ext__config2.html#a6078d303c0baff6cbfb4b49e6ec077c5">07852</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ext__config2.html#a6078d303c0baff6cbfb4b49e6ec077c5">u64</a>;
<a name="l07853"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html">07853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html">cvmx_lmcx_ext_config2_s</a> {
<a name="l07854"></a>07854 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07855"></a>07855 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a0d6bd6b7578047ec89577facf662fbd4">reserved_27_63</a>               : 37;
<a name="l07856"></a>07856     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a6c390d2561aa3de9038b2febb5a55007">sref_auto_idle_thres</a>         : 5;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07857"></a>07857     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ac0a0dbf06de354a60a7256b57cfb6bb8">sref_auto_enable</a>             : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07858"></a>07858     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a90dd27e0b130af4520c0a2cea4d800e9">delay_unload_r3</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07859"></a>07859     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a529892c236837a50ec331c620798ca0d">delay_unload_r2</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07860"></a>07860     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a6229d82a86bfdc40db5cc1e269f59fcb">delay_unload_r1</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07861"></a>07861     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a7ec2e7df02ad605d1d115b2426b0b7ee">delay_unload_r0</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07862"></a>07862     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#af13b5572141c421c8efc5cde10798bfb">early_dqx2</a>                   : 1;  <span class="comment">/**&lt; Similar to LMC()_CONFIG[EARLY_DQX]. This field provides an additional setting to send DQx</span>
<a name="l07863"></a>07863 <span class="comment">                                                         signals one more CK cycle earlier on top of LMC()_CONFIG[EARLY_DQX]. */</span>
<a name="l07864"></a>07864     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a507dab99af91d0236a790131e4b7f3bd">xor_bank_sel</a>                 : 4;  <span class="comment">/**&lt; When LMC()_CONTROL[XOR_BANK] is set to 1, this field selects which</span>
<a name="l07865"></a>07865 <span class="comment">                                                          L2C-LMC address bits are used to XOR the bank bits with.</span>
<a name="l07866"></a>07866 <span class="comment">                                                          The address selection is as follows:</span>
<a name="l07867"></a>07867 <span class="comment">                                                         - 0:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;15:12&gt;</span>
<a name="l07868"></a>07868 <span class="comment">                                                         - 1:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;14:11&gt;</span>
<a name="l07869"></a>07869 <span class="comment">                                                         - 2:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;16:13&gt;</span>
<a name="l07870"></a>07870 <span class="comment">                                                         - 3:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;17:14&gt;</span>
<a name="l07871"></a>07871 <span class="comment">                                                         - 4:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;18:15&gt;</span>
<a name="l07872"></a>07872 <span class="comment">                                                         - 5:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;19:16&gt;</span>
<a name="l07873"></a>07873 <span class="comment">                                                         - 6:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;23:20&gt;</span>
<a name="l07874"></a>07874 <span class="comment">                                                         - 7:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;24:21&gt;</span>
<a name="l07875"></a>07875 <span class="comment">                                                         - 8:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;27:24&gt;</span>
<a name="l07876"></a>07876 <span class="comment">                                                         - 9:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;28:25&gt;</span>
<a name="l07877"></a>07877 <span class="comment">                                                          - 10: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;31:28&gt;</span>
<a name="l07878"></a>07878 <span class="comment">                                                          - 11: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;32:29&gt;</span>
<a name="l07879"></a>07879 <span class="comment">                                                          - 12: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;33:30&gt;</span>
<a name="l07880"></a>07880 <span class="comment">                                                          - 13: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;36:33&gt;</span>
<a name="l07881"></a>07881 <span class="comment">                                                          - 14: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;37:34&gt;</span>
<a name="l07882"></a>07882 <span class="comment">                                                          - 15: Reserved. */</span>
<a name="l07883"></a>07883     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a3b4e6efe7f5dd858d072b108f0204965">reserved_10_11</a>               : 2;
<a name="l07884"></a>07884     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#acd2fddecbc33de9212003b19f7f3e2dd">row_col_switch</a>               : 1;  <span class="comment">/**&lt; When set, the memory address bit position that represents bit 4 of the COLUMN</span>
<a name="l07885"></a>07885 <span class="comment">                                                         address (bit 5 in 32-bit mode) becomes the low order DDR ROW address bit.</span>
<a name="l07886"></a>07886 <span class="comment">                                                         The upper DDR COLUMN address portion is selected using LMC()_CONFIG[ROW_LSB]</span>
<a name="l07887"></a>07887 <span class="comment">                                                         (and LMC()_DUAL_MEMCFG[ROW_LSB] for dual-memory configuration).</span>
<a name="l07888"></a>07888 <span class="comment">                                                         It is recommended to set this bit to 1 when TRR_ON is set. */</span>
<a name="l07889"></a>07889     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ac8a0786905fcde7a96c7459b9d1c6da1">trr_on</a>                       : 1;  <span class="comment">/**&lt; When set, this enables row activates counts of the</span>
<a name="l07890"></a>07890 <span class="comment">                                                         DRAM used in target row refresh mode. This bit can</span>
<a name="l07891"></a>07891 <span class="comment">                                                         be safely set after the LMC()_EXT_CONFIG2[MACRAM_SCRUB_DONE]</span>
<a name="l07892"></a>07892 <span class="comment">                                                         has a value of 1. */</span>
<a name="l07893"></a>07893     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a622517d72e986c2296fad829d18eeeb3">mac</a>                          : 3;  <span class="comment">/**&lt; Sets the maximum number of activates allowed within a tMAW interval.</span>
<a name="l07894"></a>07894 <span class="comment">                                                         0x0 = 100K.</span>
<a name="l07895"></a>07895 <span class="comment">                                                         0x1 = 400K/2.</span>
<a name="l07896"></a>07896 <span class="comment">                                                         0x2 = 500K/2.</span>
<a name="l07897"></a>07897 <span class="comment">                                                         0x3 = 600K/2.</span>
<a name="l07898"></a>07898 <span class="comment">                                                         0x4 = 700K/2.</span>
<a name="l07899"></a>07899 <span class="comment">                                                         0x5 = 800K/2.</span>
<a name="l07900"></a>07900 <span class="comment">                                                         0x6 = 900K/2.</span>
<a name="l07901"></a>07901 <span class="comment">                                                         0x7 = 1000K/2. */</span>
<a name="l07902"></a>07902     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a5152608507a744300f4e8524e9442dfe">macram_scrub_done</a>            : 1;  <span class="comment">/**&lt; Maximum activate count memory scrub complete indication;</span>
<a name="l07903"></a>07903 <span class="comment">                                                         1 means the memory has been scrubbed to all zero. */</span>
<a name="l07904"></a>07904     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#abe92ab90b12dc0f9d1a797be172b7532">macram_scrub</a>                 : 1;  <span class="comment">/**&lt; When set, the maximum activate count memory will be scrubbed to all zero values. This</span>
<a name="l07905"></a>07905 <span class="comment">                                                         should be done before enabling TRR mode by setting LMC()_EXT_CONFIG2[TRR_ON].</span>
<a name="l07906"></a>07906 <span class="comment">                                                         This is a one-shot operation; it automatically returns to 0 after a write to 1. */</span>
<a name="l07907"></a>07907     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a5b1be10abed94ec635e5da371db8b496">macram_flip_synd</a>             : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07908"></a>07908     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ae1890c6e57e84d3919618dc4fea16fe6">macram_cor_dis</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07909"></a>07909 <span class="preprocessor">#else</span>
<a name="l07910"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ae1890c6e57e84d3919618dc4fea16fe6">07910</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ae1890c6e57e84d3919618dc4fea16fe6">macram_cor_dis</a>               : 1;
<a name="l07911"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a5b1be10abed94ec635e5da371db8b496">07911</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a5b1be10abed94ec635e5da371db8b496">macram_flip_synd</a>             : 2;
<a name="l07912"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#abe92ab90b12dc0f9d1a797be172b7532">07912</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#abe92ab90b12dc0f9d1a797be172b7532">macram_scrub</a>                 : 1;
<a name="l07913"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a5152608507a744300f4e8524e9442dfe">07913</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a5152608507a744300f4e8524e9442dfe">macram_scrub_done</a>            : 1;
<a name="l07914"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a622517d72e986c2296fad829d18eeeb3">07914</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a622517d72e986c2296fad829d18eeeb3">mac</a>                          : 3;
<a name="l07915"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ac8a0786905fcde7a96c7459b9d1c6da1">07915</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ac8a0786905fcde7a96c7459b9d1c6da1">trr_on</a>                       : 1;
<a name="l07916"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#acd2fddecbc33de9212003b19f7f3e2dd">07916</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#acd2fddecbc33de9212003b19f7f3e2dd">row_col_switch</a>               : 1;
<a name="l07917"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a3b4e6efe7f5dd858d072b108f0204965">07917</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a3b4e6efe7f5dd858d072b108f0204965">reserved_10_11</a>               : 2;
<a name="l07918"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a507dab99af91d0236a790131e4b7f3bd">07918</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a507dab99af91d0236a790131e4b7f3bd">xor_bank_sel</a>                 : 4;
<a name="l07919"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#af13b5572141c421c8efc5cde10798bfb">07919</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#af13b5572141c421c8efc5cde10798bfb">early_dqx2</a>                   : 1;
<a name="l07920"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a7ec2e7df02ad605d1d115b2426b0b7ee">07920</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a7ec2e7df02ad605d1d115b2426b0b7ee">delay_unload_r0</a>              : 1;
<a name="l07921"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a6229d82a86bfdc40db5cc1e269f59fcb">07921</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a6229d82a86bfdc40db5cc1e269f59fcb">delay_unload_r1</a>              : 1;
<a name="l07922"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a529892c236837a50ec331c620798ca0d">07922</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a529892c236837a50ec331c620798ca0d">delay_unload_r2</a>              : 1;
<a name="l07923"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a90dd27e0b130af4520c0a2cea4d800e9">07923</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a90dd27e0b130af4520c0a2cea4d800e9">delay_unload_r3</a>              : 1;
<a name="l07924"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ac0a0dbf06de354a60a7256b57cfb6bb8">07924</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#ac0a0dbf06de354a60a7256b57cfb6bb8">sref_auto_enable</a>             : 1;
<a name="l07925"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a6c390d2561aa3de9038b2febb5a55007">07925</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a6c390d2561aa3de9038b2febb5a55007">sref_auto_idle_thres</a>         : 5;
<a name="l07926"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a0d6bd6b7578047ec89577facf662fbd4">07926</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html#a0d6bd6b7578047ec89577facf662fbd4">reserved_27_63</a>               : 37;
<a name="l07927"></a>07927 <span class="preprocessor">#endif</span>
<a name="l07928"></a>07928 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ext__config2.html#a0fdc80b1ab4e1be062fc8ca3c9c86b9c">s</a>;
<a name="l07929"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html">07929</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html">cvmx_lmcx_ext_config2_cn73xx</a> {
<a name="l07930"></a>07930 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07931"></a>07931 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a205459a2d7e4762a69b56a0f7cd0bff0">reserved_10_63</a>               : 54;
<a name="l07932"></a>07932     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a86e04a35b6f372c3d8c5a622362510cd">row_col_switch</a>               : 1;  <span class="comment">/**&lt; When set, the memory address bit position that represents bit 4 of the COLUMN</span>
<a name="l07933"></a>07933 <span class="comment">                                                         address (bit 5 in 32-bit mode) becomes the low order DDR ROW address bit.</span>
<a name="l07934"></a>07934 <span class="comment">                                                         The upper DDR COLUMN address portion is selected using LMC()_CONFIG[ROW_LSB]</span>
<a name="l07935"></a>07935 <span class="comment">                                                         (and LMC()_DUAL_MEMCFG[ROW_LSB] for dual-memory configuration).</span>
<a name="l07936"></a>07936 <span class="comment">                                                         It is recommended to set this bit to one when TRR_ON is set. */</span>
<a name="l07937"></a>07937     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a7ffbbd7677e90c81a05df0faa78c5058">trr_on</a>                       : 1;  <span class="comment">/**&lt; When set, this enables row activates counts of the</span>
<a name="l07938"></a>07938 <span class="comment">                                                         DRAM used in target row refresh mode. This bit can</span>
<a name="l07939"></a>07939 <span class="comment">                                                         be safely set after the LMC()_EXT_CONFIG2[MACRAM_SCRUB_DONE]</span>
<a name="l07940"></a>07940 <span class="comment">                                                         has a value of 1. */</span>
<a name="l07941"></a>07941     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a2b595b341b2ca1a47efa7b1b902c3559">mac</a>                          : 3;  <span class="comment">/**&lt; Sets the maximum number of activates allowed within a tMAW interval.</span>
<a name="l07942"></a>07942 <span class="comment">                                                         0x0 = 100K.</span>
<a name="l07943"></a>07943 <span class="comment">                                                         0x1 = 400K/2.</span>
<a name="l07944"></a>07944 <span class="comment">                                                         0x2 = 500K/2.</span>
<a name="l07945"></a>07945 <span class="comment">                                                         0x3 = 600K/2.</span>
<a name="l07946"></a>07946 <span class="comment">                                                         0x4 = 700K/2.</span>
<a name="l07947"></a>07947 <span class="comment">                                                         0x5 = 800K/2.</span>
<a name="l07948"></a>07948 <span class="comment">                                                         0x6 = 900K/2.</span>
<a name="l07949"></a>07949 <span class="comment">                                                         0x7 = 1000K/2. */</span>
<a name="l07950"></a>07950     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a7ceca013717efa63d85a977aeba679a0">macram_scrub_done</a>            : 1;  <span class="comment">/**&lt; Maximum activate count memory scrub complete indication;</span>
<a name="l07951"></a>07951 <span class="comment">                                                         1 means the memory has been scrubbed to all zero. */</span>
<a name="l07952"></a>07952     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a5526fea381a731247d3b149e16e41872">macram_scrub</a>                 : 1;  <span class="comment">/**&lt; When set, the maximum activate count memory will be scrubbed to all zero values. This</span>
<a name="l07953"></a>07953 <span class="comment">                                                         should be done before enabling TRR mode by setting LMC()_EXT_CONFIG2[TRR_ON].</span>
<a name="l07954"></a>07954 <span class="comment">                                                         This is a one-shot operation; it automatically returns to 0 after a write to 1. */</span>
<a name="l07955"></a>07955     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a6ad7d188b105acab1860ec39233c3a69">macram_flip_synd</a>             : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07956"></a>07956     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a52f027208a8f69e325a7fac996738c8d">macram_cor_dis</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l07957"></a>07957 <span class="preprocessor">#else</span>
<a name="l07958"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a52f027208a8f69e325a7fac996738c8d">07958</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a52f027208a8f69e325a7fac996738c8d">macram_cor_dis</a>               : 1;
<a name="l07959"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a6ad7d188b105acab1860ec39233c3a69">07959</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a6ad7d188b105acab1860ec39233c3a69">macram_flip_synd</a>             : 2;
<a name="l07960"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a5526fea381a731247d3b149e16e41872">07960</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a5526fea381a731247d3b149e16e41872">macram_scrub</a>                 : 1;
<a name="l07961"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a7ceca013717efa63d85a977aeba679a0">07961</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a7ceca013717efa63d85a977aeba679a0">macram_scrub_done</a>            : 1;
<a name="l07962"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a2b595b341b2ca1a47efa7b1b902c3559">07962</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a2b595b341b2ca1a47efa7b1b902c3559">mac</a>                          : 3;
<a name="l07963"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a7ffbbd7677e90c81a05df0faa78c5058">07963</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a7ffbbd7677e90c81a05df0faa78c5058">trr_on</a>                       : 1;
<a name="l07964"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a86e04a35b6f372c3d8c5a622362510cd">07964</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a86e04a35b6f372c3d8c5a622362510cd">row_col_switch</a>               : 1;
<a name="l07965"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a205459a2d7e4762a69b56a0f7cd0bff0">07965</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cn73xx.html#a205459a2d7e4762a69b56a0f7cd0bff0">reserved_10_63</a>               : 54;
<a name="l07966"></a>07966 <span class="preprocessor">#endif</span>
<a name="l07967"></a>07967 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ext__config2.html#aebb587c289faad6a241b7e1cad1974b3">cn73xx</a>;
<a name="l07968"></a><a class="code" href="unioncvmx__lmcx__ext__config2.html#abf39942a143a1d37bdd945f21fdff89d">07968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__s.html">cvmx_lmcx_ext_config2_s</a>        <a class="code" href="unioncvmx__lmcx__ext__config2.html#abf39942a143a1d37bdd945f21fdff89d">cn78xx</a>;
<a name="l07969"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html">07969</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html">cvmx_lmcx_ext_config2_cnf75xx</a> {
<a name="l07970"></a>07970 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l07971"></a>07971 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a99f45240f62673e6d4458e517ef9fd6c">reserved_21_63</a>               : 43;
<a name="l07972"></a>07972     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa8c652580cf76ec174daf9aa6f783560">delay_unload_r3</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07973"></a>07973     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a0e234be4f5fed56f58e7ee41c0b8ec52">delay_unload_r2</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07974"></a>07974     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a787917c455168e63a09ad0d61997ca54">delay_unload_r1</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07975"></a>07975     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#ae76f0fb0db12af63d1e6885733400d16">delay_unload_r0</a>              : 1;  <span class="comment">/**&lt; Reserved, MBZ. */</span>
<a name="l07976"></a>07976     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a5b858dda37d25fc8d5c1dba5b5d2d4b3">early_dqx2</a>                   : 1;  <span class="comment">/**&lt; Similar to LMC()_CONFIG[EARLY_DQX]. This field provides an additional setting to send DQx</span>
<a name="l07977"></a>07977 <span class="comment">                                                         signals one more CK cycle earlier on top of LMC()_CONFIG[EARLY_DQX]. */</span>
<a name="l07978"></a>07978     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa7b15c8542d9154b24f1137a0eeef571">xor_bank_sel</a>                 : 4;  <span class="comment">/**&lt; When LMC()_CONTROL[XOR_BANK] is set to 1, this field selects which</span>
<a name="l07979"></a>07979 <span class="comment">                                                          L2C-LMC address bits are used to XOR the bank bits with.</span>
<a name="l07980"></a>07980 <span class="comment">                                                          The address selection is as follows:</span>
<a name="l07981"></a>07981 <span class="comment">                                                         - 0:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;15:12&gt;</span>
<a name="l07982"></a>07982 <span class="comment">                                                         - 1:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;14:11&gt;</span>
<a name="l07983"></a>07983 <span class="comment">                                                         - 2:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;16:13&gt;</span>
<a name="l07984"></a>07984 <span class="comment">                                                         - 3:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;17:14&gt;</span>
<a name="l07985"></a>07985 <span class="comment">                                                         - 4:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;18:15&gt;</span>
<a name="l07986"></a>07986 <span class="comment">                                                         - 5:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;19:16&gt;</span>
<a name="l07987"></a>07987 <span class="comment">                                                         - 6:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;23:20&gt;</span>
<a name="l07988"></a>07988 <span class="comment">                                                         - 7:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;24:21&gt;</span>
<a name="l07989"></a>07989 <span class="comment">                                                         - 8:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;27:24&gt;</span>
<a name="l07990"></a>07990 <span class="comment">                                                         - 9:  bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;28:25&gt;</span>
<a name="l07991"></a>07991 <span class="comment">                                                          - 10: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;31:28&gt;</span>
<a name="l07992"></a>07992 <span class="comment">                                                          - 11: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;32:29&gt;</span>
<a name="l07993"></a>07993 <span class="comment">                                                          - 12: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;33:30&gt;</span>
<a name="l07994"></a>07994 <span class="comment">                                                          - 13: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;36:33&gt;</span>
<a name="l07995"></a>07995 <span class="comment">                                                          - 14: bank&lt;3:0&gt; = address&lt;10:7&gt; ^ address&lt;37:34&gt;</span>
<a name="l07996"></a>07996 <span class="comment">                                                          - 15: Reserved. */</span>
<a name="l07997"></a>07997     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a634725edde55ea627e4a405810dbf82a">reserved_10_11</a>               : 2;
<a name="l07998"></a>07998     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a22d6757c64c87aec620ad13077a974c7">row_col_switch</a>               : 1;  <span class="comment">/**&lt; When set, the memory address bit position that represents bit 4 of the COLUMN</span>
<a name="l07999"></a>07999 <span class="comment">                                                         address (bit 5 in 32-bit mode) becomes the low order DDR ROW address bit.</span>
<a name="l08000"></a>08000 <span class="comment">                                                         The upper DDR COLUMN address portion is selected using LMC()_CONFIG[ROW_LSB]</span>
<a name="l08001"></a>08001 <span class="comment">                                                         (and LMC()_DUAL_MEMCFG[ROW_LSB] for dual-memory configuration).</span>
<a name="l08002"></a>08002 <span class="comment">                                                         It is recommended to set this bit to 1 when TRR_ON is set. */</span>
<a name="l08003"></a>08003     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a0c28ff03d1fc09df70974c79a6f6b529">trr_on</a>                       : 1;  <span class="comment">/**&lt; When set, this enables row activates counts of the</span>
<a name="l08004"></a>08004 <span class="comment">                                                         DRAM used in target row refresh mode. This bit can</span>
<a name="l08005"></a>08005 <span class="comment">                                                         be safely set after the LMC()_EXT_CONFIG2[MACRAM_SCRUB_DONE]</span>
<a name="l08006"></a>08006 <span class="comment">                                                         has a value of 1. */</span>
<a name="l08007"></a>08007     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#ad72af8e12615c4eb034803a2b52ef797">mac</a>                          : 3;  <span class="comment">/**&lt; Sets the maximum number of activates allowed within a tMAW interval.</span>
<a name="l08008"></a>08008 <span class="comment">                                                         0x0 = 100K.</span>
<a name="l08009"></a>08009 <span class="comment">                                                         0x1 = 400K/2.</span>
<a name="l08010"></a>08010 <span class="comment">                                                         0x2 = 500K/2.</span>
<a name="l08011"></a>08011 <span class="comment">                                                         0x3 = 600K/2.</span>
<a name="l08012"></a>08012 <span class="comment">                                                         0x4 = 700K/2.</span>
<a name="l08013"></a>08013 <span class="comment">                                                         0x5 = 800K/2.</span>
<a name="l08014"></a>08014 <span class="comment">                                                         0x6 = 900K/2.</span>
<a name="l08015"></a>08015 <span class="comment">                                                         0x7 = 1000K/2. */</span>
<a name="l08016"></a>08016     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#afd6ce5013898ad3e60e65aa2b7e5943e">macram_scrub_done</a>            : 1;  <span class="comment">/**&lt; Maximum activate count memory scrub complete indication;</span>
<a name="l08017"></a>08017 <span class="comment">                                                         1 means the memory has been scrubbed to all zero. */</span>
<a name="l08018"></a>08018     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a9318251f23b73742e6f5ed02ad5370ba">macram_scrub</a>                 : 1;  <span class="comment">/**&lt; When set, the maximum activate count memory will be scrubbed to all zero values. This</span>
<a name="l08019"></a>08019 <span class="comment">                                                         should be done before enabling TRR mode by setting LMC()_EXT_CONFIG2[TRR_ON].</span>
<a name="l08020"></a>08020 <span class="comment">                                                         This is a one-shot operation; it automatically returns to 0 after a write to 1. */</span>
<a name="l08021"></a>08021     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa6b50be7a476694331f2110efdf84c7c">macram_flip_synd</a>             : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08022"></a>08022     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a4babb4432789b06ac5ca55919b1b8a21">macram_cor_dis</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08023"></a>08023 <span class="preprocessor">#else</span>
<a name="l08024"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a4babb4432789b06ac5ca55919b1b8a21">08024</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a4babb4432789b06ac5ca55919b1b8a21">macram_cor_dis</a>               : 1;
<a name="l08025"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa6b50be7a476694331f2110efdf84c7c">08025</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa6b50be7a476694331f2110efdf84c7c">macram_flip_synd</a>             : 2;
<a name="l08026"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a9318251f23b73742e6f5ed02ad5370ba">08026</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a9318251f23b73742e6f5ed02ad5370ba">macram_scrub</a>                 : 1;
<a name="l08027"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#afd6ce5013898ad3e60e65aa2b7e5943e">08027</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#afd6ce5013898ad3e60e65aa2b7e5943e">macram_scrub_done</a>            : 1;
<a name="l08028"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#ad72af8e12615c4eb034803a2b52ef797">08028</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#ad72af8e12615c4eb034803a2b52ef797">mac</a>                          : 3;
<a name="l08029"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a0c28ff03d1fc09df70974c79a6f6b529">08029</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a0c28ff03d1fc09df70974c79a6f6b529">trr_on</a>                       : 1;
<a name="l08030"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a22d6757c64c87aec620ad13077a974c7">08030</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a22d6757c64c87aec620ad13077a974c7">row_col_switch</a>               : 1;
<a name="l08031"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a634725edde55ea627e4a405810dbf82a">08031</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a634725edde55ea627e4a405810dbf82a">reserved_10_11</a>               : 2;
<a name="l08032"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa7b15c8542d9154b24f1137a0eeef571">08032</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa7b15c8542d9154b24f1137a0eeef571">xor_bank_sel</a>                 : 4;
<a name="l08033"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a5b858dda37d25fc8d5c1dba5b5d2d4b3">08033</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a5b858dda37d25fc8d5c1dba5b5d2d4b3">early_dqx2</a>                   : 1;
<a name="l08034"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#ae76f0fb0db12af63d1e6885733400d16">08034</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#ae76f0fb0db12af63d1e6885733400d16">delay_unload_r0</a>              : 1;
<a name="l08035"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a787917c455168e63a09ad0d61997ca54">08035</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a787917c455168e63a09ad0d61997ca54">delay_unload_r1</a>              : 1;
<a name="l08036"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a0e234be4f5fed56f58e7ee41c0b8ec52">08036</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a0e234be4f5fed56f58e7ee41c0b8ec52">delay_unload_r2</a>              : 1;
<a name="l08037"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa8c652580cf76ec174daf9aa6f783560">08037</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#aa8c652580cf76ec174daf9aa6f783560">delay_unload_r3</a>              : 1;
<a name="l08038"></a><a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a99f45240f62673e6d4458e517ef9fd6c">08038</a>     uint64_t <a class="code" href="structcvmx__lmcx__ext__config2_1_1cvmx__lmcx__ext__config2__cnf75xx.html#a99f45240f62673e6d4458e517ef9fd6c">reserved_21_63</a>               : 43;
<a name="l08039"></a>08039 <span class="preprocessor">#endif</span>
<a name="l08040"></a>08040 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ext__config2.html#a22b5648b6396cad0e5f5867981397b0a">cnf75xx</a>;
<a name="l08041"></a>08041 };
<a name="l08042"></a><a class="code" href="cvmx-lmcx-defs_8h.html#adf6d0003f47bde5cae0bc993e0b711ba">08042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ext__config2.html" title="cvmx_lmc::_ext_config2">cvmx_lmcx_ext_config2</a> <a class="code" href="unioncvmx__lmcx__ext__config2.html" title="cvmx_lmc::_ext_config2">cvmx_lmcx_ext_config2_t</a>;
<a name="l08043"></a>08043 <span class="comment"></span>
<a name="l08044"></a>08044 <span class="comment">/**</span>
<a name="l08045"></a>08045 <span class="comment"> * cvmx_lmc#_fadr</span>
<a name="l08046"></a>08046 <span class="comment"> *</span>
<a name="l08047"></a>08047 <span class="comment"> * This register only captures the first transaction with ECC errors. A DED error can over-write</span>
<a name="l08048"></a>08048 <span class="comment"> * this register with its failing addresses if the first error was a SEC. If you write</span>
<a name="l08049"></a>08049 <span class="comment"> * LMC()_INT -&gt; SEC_ERR/DED_ERR, it clears the error bits and captures the next failing</span>
<a name="l08050"></a>08050 <span class="comment"> * address. If FDIMM is 1, that means the error is in the high DIMM.</span>
<a name="l08051"></a>08051 <span class="comment"> * LMC()_FADR captures the failing pre-scrambled address location (split into DIMM, bunk,</span>
<a name="l08052"></a>08052 <span class="comment"> * bank, etc). If scrambling is off, then LMC()_FADR will also capture the failing physical</span>
<a name="l08053"></a>08053 <span class="comment"> * location in the DRAM parts. LMC()_SCRAMBLED_FADR captures the actual failing address</span>
<a name="l08054"></a>08054 <span class="comment"> * location in the physical DRAM parts, i.e.,</span>
<a name="l08055"></a>08055 <span class="comment"> * * If scrambling is on, LMC()_SCRAMBLED_FADR contains the failing physical location in the</span>
<a name="l08056"></a>08056 <span class="comment"> * DRAM parts (split into DIMM, bunk, bank, etc.)</span>
<a name="l08057"></a>08057 <span class="comment"> * If scrambling is off, the pre-scramble and post-scramble addresses are the same; and so the</span>
<a name="l08058"></a>08058 <span class="comment"> * contents of LMC()_SCRAMBLED_FADR match the contents of LMC()_FADR.</span>
<a name="l08059"></a>08059 <span class="comment"> */</span>
<a name="l08060"></a><a class="code" href="unioncvmx__lmcx__fadr.html">08060</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__fadr.html" title="cvmx_lmc::_fadr">cvmx_lmcx_fadr</a> {
<a name="l08061"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a2df4b00b3a5e6460cf25570bb276bdda">08061</a>     uint64_t <a class="code" href="unioncvmx__lmcx__fadr.html#a2df4b00b3a5e6460cf25570bb276bdda">u64</a>;
<a name="l08062"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html">08062</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html">cvmx_lmcx_fadr_s</a> {
<a name="l08063"></a>08063 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08064"></a>08064 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#aeb768063fd7ad9a499050c9bae7ba6d0">reserved_43_63</a>               : 21;
<a name="l08065"></a>08065     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#a339d6fd660b59343ca908a2842c08686">fcid</a>                         : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08066"></a>08066     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#ad25f12893f4a18a434cace1251180d19">fill_order</a>                   : 2;  <span class="comment">/**&lt; Fill order for failing transaction. */</span>
<a name="l08067"></a>08067     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#a2e3d03e19bfce2bb4ab8e4b41c3344e3">reserved_0_37</a>                : 38;
<a name="l08068"></a>08068 <span class="preprocessor">#else</span>
<a name="l08069"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#a2e3d03e19bfce2bb4ab8e4b41c3344e3">08069</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#a2e3d03e19bfce2bb4ab8e4b41c3344e3">reserved_0_37</a>                : 38;
<a name="l08070"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#ad25f12893f4a18a434cace1251180d19">08070</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#ad25f12893f4a18a434cace1251180d19">fill_order</a>                   : 2;
<a name="l08071"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#a339d6fd660b59343ca908a2842c08686">08071</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#a339d6fd660b59343ca908a2842c08686">fcid</a>                         : 3;
<a name="l08072"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#aeb768063fd7ad9a499050c9bae7ba6d0">08072</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__s.html#aeb768063fd7ad9a499050c9bae7ba6d0">reserved_43_63</a>               : 21;
<a name="l08073"></a>08073 <span class="preprocessor">#endif</span>
<a name="l08074"></a>08074 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__fadr.html#aeb3526f0ff12690e70977df18bfa6737">s</a>;
<a name="l08075"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">08075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a> {
<a name="l08076"></a>08076 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08077"></a>08077 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a634ea8cdc8a695b7823aeef87a96daea">reserved_32_63</a>               : 32;
<a name="l08078"></a>08078     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#ae93601e030f7ee7421c0bec48cb95468">fdimm</a>                        : 2;  <span class="comment">/**&lt; Failing DIMM# */</span>
<a name="l08079"></a>08079     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a75a7713b3db3453dfe47c4eb005f3b18">fbunk</a>                        : 1;  <span class="comment">/**&lt; Failing Rank */</span>
<a name="l08080"></a>08080     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a876361dbd1dad58b20b5e4b33323569a">fbank</a>                        : 3;  <span class="comment">/**&lt; Failing Bank[2:0] */</span>
<a name="l08081"></a>08081     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a97259b62f621d1e1c1cb062feb785a0f">frow</a>                         : 14; <span class="comment">/**&lt; Failing Row Address[13:0] */</span>
<a name="l08082"></a>08082     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a18e61d2bda4920cc299a06a3f2ad9aad">fcol</a>                         : 12; <span class="comment">/**&lt; Failing Column Start Address[11:0]</span>
<a name="l08083"></a>08083 <span class="comment">                                                         Represents the Failing read&apos;s starting column address</span>
<a name="l08084"></a>08084 <span class="comment">                                                         (and not the exact column address in which the SEC/DED</span>
<a name="l08085"></a>08085 <span class="comment">                                                         was detected) */</span>
<a name="l08086"></a>08086 <span class="preprocessor">#else</span>
<a name="l08087"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a18e61d2bda4920cc299a06a3f2ad9aad">08087</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a18e61d2bda4920cc299a06a3f2ad9aad">fcol</a>                         : 12;
<a name="l08088"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a97259b62f621d1e1c1cb062feb785a0f">08088</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a97259b62f621d1e1c1cb062feb785a0f">frow</a>                         : 14;
<a name="l08089"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a876361dbd1dad58b20b5e4b33323569a">08089</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a876361dbd1dad58b20b5e4b33323569a">fbank</a>                        : 3;
<a name="l08090"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a75a7713b3db3453dfe47c4eb005f3b18">08090</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a75a7713b3db3453dfe47c4eb005f3b18">fbunk</a>                        : 1;
<a name="l08091"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#ae93601e030f7ee7421c0bec48cb95468">08091</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#ae93601e030f7ee7421c0bec48cb95468">fdimm</a>                        : 2;
<a name="l08092"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a634ea8cdc8a695b7823aeef87a96daea">08092</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html#a634ea8cdc8a695b7823aeef87a96daea">reserved_32_63</a>               : 32;
<a name="l08093"></a>08093 <span class="preprocessor">#endif</span>
<a name="l08094"></a>08094 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__fadr.html#a7a222d98176a547bcc69c6d68ac9c870">cn30xx</a>;
<a name="l08095"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a43c81362de95293d063c22ed612ef004">08095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a43c81362de95293d063c22ed612ef004">cn31xx</a>;
<a name="l08096"></a><a class="code" href="unioncvmx__lmcx__fadr.html#ad604e682263914660908c5e73e05536c">08096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#ad604e682263914660908c5e73e05536c">cn38xx</a>;
<a name="l08097"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a5d7ecfd9ebe838fc95935d75890b256b">08097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a5d7ecfd9ebe838fc95935d75890b256b">cn38xxp2</a>;
<a name="l08098"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a543bcc47396fe1ea6d5eb0ee678f6a2b">08098</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a543bcc47396fe1ea6d5eb0ee678f6a2b">cn50xx</a>;
<a name="l08099"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a123c57098f4f1cac290a5bea022a6680">08099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a123c57098f4f1cac290a5bea022a6680">cn52xx</a>;
<a name="l08100"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a7820f22deeae82f2e38f6d3d4ecb34fd">08100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a7820f22deeae82f2e38f6d3d4ecb34fd">cn52xxp1</a>;
<a name="l08101"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a452f55f8c469e47ad28485d3e00d907a">08101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a452f55f8c469e47ad28485d3e00d907a">cn56xx</a>;
<a name="l08102"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a1272adb055aa39b580dda96c490652bb">08102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a1272adb055aa39b580dda96c490652bb">cn56xxp1</a>;
<a name="l08103"></a><a class="code" href="unioncvmx__lmcx__fadr.html#ac7331aa5693e94703b536722439dbb95">08103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#ac7331aa5693e94703b536722439dbb95">cn58xx</a>;
<a name="l08104"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a9c8649dd5182ed9cba368bc2eec2da42">08104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn30xx.html">cvmx_lmcx_fadr_cn30xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a9c8649dd5182ed9cba368bc2eec2da42">cn58xxp1</a>;
<a name="l08105"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">08105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">cvmx_lmcx_fadr_cn61xx</a> {
<a name="l08106"></a>08106 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08107"></a>08107 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#a995516549f72e59ce04f1ae144c0ee22">reserved_36_63</a>               : 28;
<a name="l08108"></a>08108     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#acdfc5daf60ce891d83f4819a6e0038d5">fdimm</a>                        : 2;  <span class="comment">/**&lt; Failing DIMM# */</span>
<a name="l08109"></a>08109     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#ad461d404e7a9617b0d02722f2d3345c1">fbunk</a>                        : 1;  <span class="comment">/**&lt; Failing Rank */</span>
<a name="l08110"></a>08110     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#af51e657811d7c61bcaa874a818aa13e9">fbank</a>                        : 3;  <span class="comment">/**&lt; Failing Bank[2:0] */</span>
<a name="l08111"></a>08111     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#af09713f502f2d7b3573cc808d7e79711">frow</a>                         : 16; <span class="comment">/**&lt; Failing Row Address[15:0] */</span>
<a name="l08112"></a>08112     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#aba41106080a73edebf3ccf9265e2f4b8">fcol</a>                         : 14; <span class="comment">/**&lt; Failing Column Address[13:0]</span>
<a name="l08113"></a>08113 <span class="comment">                                                         Technically, represents the address of the 128b data</span>
<a name="l08114"></a>08114 <span class="comment">                                                         that had an ecc error, i.e., fcol[0] is always 0. Can</span>
<a name="l08115"></a>08115 <span class="comment">                                                         be used in conjuction with LMC*_CONFIG[DED_ERR] to</span>
<a name="l08116"></a>08116 <span class="comment">                                                         isolate the 64b chunk of data in error */</span>
<a name="l08117"></a>08117 <span class="preprocessor">#else</span>
<a name="l08118"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#aba41106080a73edebf3ccf9265e2f4b8">08118</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#aba41106080a73edebf3ccf9265e2f4b8">fcol</a>                         : 14;
<a name="l08119"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#af09713f502f2d7b3573cc808d7e79711">08119</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#af09713f502f2d7b3573cc808d7e79711">frow</a>                         : 16;
<a name="l08120"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#af51e657811d7c61bcaa874a818aa13e9">08120</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#af51e657811d7c61bcaa874a818aa13e9">fbank</a>                        : 3;
<a name="l08121"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#ad461d404e7a9617b0d02722f2d3345c1">08121</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#ad461d404e7a9617b0d02722f2d3345c1">fbunk</a>                        : 1;
<a name="l08122"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#acdfc5daf60ce891d83f4819a6e0038d5">08122</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#acdfc5daf60ce891d83f4819a6e0038d5">fdimm</a>                        : 2;
<a name="l08123"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#a995516549f72e59ce04f1ae144c0ee22">08123</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html#a995516549f72e59ce04f1ae144c0ee22">reserved_36_63</a>               : 28;
<a name="l08124"></a>08124 <span class="preprocessor">#endif</span>
<a name="l08125"></a>08125 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__fadr.html#add5e0fffe94d7a402d1c1a3626d61fac">cn61xx</a>;
<a name="l08126"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a035e859403d18bff7ad5d78f48adaee2">08126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">cvmx_lmcx_fadr_cn61xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a035e859403d18bff7ad5d78f48adaee2">cn63xx</a>;
<a name="l08127"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a6200b10cd0a41e3a690e669466db1bb0">08127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">cvmx_lmcx_fadr_cn61xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a6200b10cd0a41e3a690e669466db1bb0">cn63xxp1</a>;
<a name="l08128"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a0e08630b4bcaf89877410aa78d57a55a">08128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">cvmx_lmcx_fadr_cn61xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a0e08630b4bcaf89877410aa78d57a55a">cn66xx</a>;
<a name="l08129"></a><a class="code" href="unioncvmx__lmcx__fadr.html#ae610eb1a216a60bd9dfdf194bbd75c34">08129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">cvmx_lmcx_fadr_cn61xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#ae610eb1a216a60bd9dfdf194bbd75c34">cn68xx</a>;
<a name="l08130"></a><a class="code" href="unioncvmx__lmcx__fadr.html#ac9ee397d6c53f0238dbf895c63d4e41e">08130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">cvmx_lmcx_fadr_cn61xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#ac9ee397d6c53f0238dbf895c63d4e41e">cn68xxp1</a>;
<a name="l08131"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html">08131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html">cvmx_lmcx_fadr_cn70xx</a> {
<a name="l08132"></a>08132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08133"></a>08133 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a7688b82fb6abbcc781a76902924f2dd8">reserved_40_63</a>               : 24;
<a name="l08134"></a>08134     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a09db92c8749e8e3ea8cf00edf2696a2e">fill_order</a>                   : 2;  <span class="comment">/**&lt; Fill order for failing transaction. */</span>
<a name="l08135"></a>08135     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a261e13cc7330885a39d9d96dccb3b879">fdimm</a>                        : 1;  <span class="comment">/**&lt; Failing DIMM number. CN70XX/CN71XX only supports one DIMM, so this bit will always</span>
<a name="l08136"></a>08136 <span class="comment">                                                         return a 0. */</span>
<a name="l08137"></a>08137     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#abd817e7dbc19b6cbab594a5ef9a7e2ce">fbunk</a>                        : 1;  <span class="comment">/**&lt; Failing rank number. */</span>
<a name="l08138"></a>08138     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a63823617e2e48117a27e5d27d76a1170">fbank</a>                        : 4;  <span class="comment">/**&lt; Failing bank number. Bits &lt;3:0&gt;. */</span>
<a name="l08139"></a>08139     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a109f57f3c830b8f47ec92095c440594c">frow</a>                         : 18; <span class="comment">/**&lt; Failing row address. Bits &lt;17:0&gt;. */</span>
<a name="l08140"></a>08140     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a11fc929398a1371149563a5cbf2970a9">fcol</a>                         : 14; <span class="comment">/**&lt; Failing column address &lt;13:0&gt;. Technically, represents the address of the 64b data that</span>
<a name="l08141"></a>08141 <span class="comment">                                                         had an ECC error, i.e., FCOL[0] is always 0. Can be used in conjunction with</span>
<a name="l08142"></a>08142 <span class="comment">                                                         LMC(0..0)_INT[DED_ERR] to isolate the 64b chunk of data in error. */</span>
<a name="l08143"></a>08143 <span class="preprocessor">#else</span>
<a name="l08144"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a11fc929398a1371149563a5cbf2970a9">08144</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a11fc929398a1371149563a5cbf2970a9">fcol</a>                         : 14;
<a name="l08145"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a109f57f3c830b8f47ec92095c440594c">08145</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a109f57f3c830b8f47ec92095c440594c">frow</a>                         : 18;
<a name="l08146"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a63823617e2e48117a27e5d27d76a1170">08146</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a63823617e2e48117a27e5d27d76a1170">fbank</a>                        : 4;
<a name="l08147"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#abd817e7dbc19b6cbab594a5ef9a7e2ce">08147</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#abd817e7dbc19b6cbab594a5ef9a7e2ce">fbunk</a>                        : 1;
<a name="l08148"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a261e13cc7330885a39d9d96dccb3b879">08148</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a261e13cc7330885a39d9d96dccb3b879">fdimm</a>                        : 1;
<a name="l08149"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a09db92c8749e8e3ea8cf00edf2696a2e">08149</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a09db92c8749e8e3ea8cf00edf2696a2e">fill_order</a>                   : 2;
<a name="l08150"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a7688b82fb6abbcc781a76902924f2dd8">08150</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html#a7688b82fb6abbcc781a76902924f2dd8">reserved_40_63</a>               : 24;
<a name="l08151"></a>08151 <span class="preprocessor">#endif</span>
<a name="l08152"></a>08152 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__fadr.html#aafc437312bfd44c5255f31a0197b4c52">cn70xx</a>;
<a name="l08153"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a16f8f598f1b99bae0dd344550e53856d">08153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn70xx.html">cvmx_lmcx_fadr_cn70xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a16f8f598f1b99bae0dd344550e53856d">cn70xxp1</a>;
<a name="l08154"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html">08154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html">cvmx_lmcx_fadr_cn73xx</a> {
<a name="l08155"></a>08155 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08156"></a>08156 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a8c2cb82d225855bc087f41f1dea8eadb">reserved_43_63</a>               : 21;
<a name="l08157"></a>08157     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a4ebba8008a630ff2cc5ef4d0519c7346">fcid</a>                         : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08158"></a>08158     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a17b02f8bd8258169b761b118758ca571">fill_order</a>                   : 2;  <span class="comment">/**&lt; Fill order for failing transaction. */</span>
<a name="l08159"></a>08159     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a3f13d80d2b21c13c8631bbb6df46e9cb">fdimm</a>                        : 1;  <span class="comment">/**&lt; Failing DIMM number. */</span>
<a name="l08160"></a>08160     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a53521797f738d0b75f0fa861a7c905fa">fbunk</a>                        : 1;  <span class="comment">/**&lt; Failing rank number. */</span>
<a name="l08161"></a>08161     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a5d7cec9f951f95a67fd01c6bc93fb61e">fbank</a>                        : 4;  <span class="comment">/**&lt; Failing bank number. Bits &lt;3:0&gt;. */</span>
<a name="l08162"></a>08162     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#aae14eb809c1a0f7fb1b607b260edcd83">frow</a>                         : 18; <span class="comment">/**&lt; Failing row address. Bits &lt;17:0&gt;. */</span>
<a name="l08163"></a>08163     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a83968850b303e178510896a249bd9058">fcol</a>                         : 14; <span class="comment">/**&lt; Failing column address &lt;13:0&gt;. Technically, represents the address of the 64b data that</span>
<a name="l08164"></a>08164 <span class="comment">                                                         had an ECC error, i.e., FCOL[0] is always 0. Can be used in conjunction with</span>
<a name="l08165"></a>08165 <span class="comment">                                                         LMC()_INT[DED_ERR] to isolate the 64b chunk of data in error. */</span>
<a name="l08166"></a>08166 <span class="preprocessor">#else</span>
<a name="l08167"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a83968850b303e178510896a249bd9058">08167</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a83968850b303e178510896a249bd9058">fcol</a>                         : 14;
<a name="l08168"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#aae14eb809c1a0f7fb1b607b260edcd83">08168</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#aae14eb809c1a0f7fb1b607b260edcd83">frow</a>                         : 18;
<a name="l08169"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a5d7cec9f951f95a67fd01c6bc93fb61e">08169</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a5d7cec9f951f95a67fd01c6bc93fb61e">fbank</a>                        : 4;
<a name="l08170"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a53521797f738d0b75f0fa861a7c905fa">08170</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a53521797f738d0b75f0fa861a7c905fa">fbunk</a>                        : 1;
<a name="l08171"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a3f13d80d2b21c13c8631bbb6df46e9cb">08171</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a3f13d80d2b21c13c8631bbb6df46e9cb">fdimm</a>                        : 1;
<a name="l08172"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a17b02f8bd8258169b761b118758ca571">08172</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a17b02f8bd8258169b761b118758ca571">fill_order</a>                   : 2;
<a name="l08173"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a4ebba8008a630ff2cc5ef4d0519c7346">08173</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a4ebba8008a630ff2cc5ef4d0519c7346">fcid</a>                         : 3;
<a name="l08174"></a><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a8c2cb82d225855bc087f41f1dea8eadb">08174</a>     uint64_t <a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html#a8c2cb82d225855bc087f41f1dea8eadb">reserved_43_63</a>               : 21;
<a name="l08175"></a>08175 <span class="preprocessor">#endif</span>
<a name="l08176"></a>08176 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__fadr.html#aad3985811d37b1caea470d85f4d835ea">cn73xx</a>;
<a name="l08177"></a><a class="code" href="unioncvmx__lmcx__fadr.html#a4d903b323fd2b46e7aea7270946249fd">08177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html">cvmx_lmcx_fadr_cn73xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#a4d903b323fd2b46e7aea7270946249fd">cn78xx</a>;
<a name="l08178"></a><a class="code" href="unioncvmx__lmcx__fadr.html#ac04ea553f5d620be8f070e24d280a0d3">08178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html">cvmx_lmcx_fadr_cn73xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#ac04ea553f5d620be8f070e24d280a0d3">cn78xxp1</a>;
<a name="l08179"></a><a class="code" href="unioncvmx__lmcx__fadr.html#ae4ef3a2ccfae5b9f62c7427025f1524d">08179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn61xx.html">cvmx_lmcx_fadr_cn61xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#ae4ef3a2ccfae5b9f62c7427025f1524d">cnf71xx</a>;
<a name="l08180"></a><a class="code" href="unioncvmx__lmcx__fadr.html#aa71cecb47cf06c343f08da26e297e8de">08180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__fadr_1_1cvmx__lmcx__fadr__cn73xx.html">cvmx_lmcx_fadr_cn73xx</a>          <a class="code" href="unioncvmx__lmcx__fadr.html#aa71cecb47cf06c343f08da26e297e8de">cnf75xx</a>;
<a name="l08181"></a>08181 };
<a name="l08182"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a728dac9f42f71e9cfb949d05dc0c9580">08182</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__fadr.html" title="cvmx_lmc::_fadr">cvmx_lmcx_fadr</a> <a class="code" href="unioncvmx__lmcx__fadr.html" title="cvmx_lmc::_fadr">cvmx_lmcx_fadr_t</a>;
<a name="l08183"></a>08183 <span class="comment"></span>
<a name="l08184"></a>08184 <span class="comment">/**</span>
<a name="l08185"></a>08185 <span class="comment"> * cvmx_lmc#_general_purpose0</span>
<a name="l08186"></a>08186 <span class="comment"> */</span>
<a name="l08187"></a><a class="code" href="unioncvmx__lmcx__general__purpose0.html">08187</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__general__purpose0.html" title="cvmx_lmc::_general_purpose0">cvmx_lmcx_general_purpose0</a> {
<a name="l08188"></a><a class="code" href="unioncvmx__lmcx__general__purpose0.html#a124850e82aaacae48ecb8bfd8747af4c">08188</a>     uint64_t <a class="code" href="unioncvmx__lmcx__general__purpose0.html#a124850e82aaacae48ecb8bfd8747af4c">u64</a>;
<a name="l08189"></a><a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html">08189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html">cvmx_lmcx_general_purpose0_s</a> {
<a name="l08190"></a>08190 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08191"></a>08191 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html#a6d6e30b77b9f9abcb3206708d9c89a98">data</a>                         : 64; <span class="comment">/**&lt; General purpose data register.  See LMC()_PPR_CTL and LMC()_DBTRAIN_CTL[RW_TRAIN]. */</span>
<a name="l08192"></a>08192 <span class="preprocessor">#else</span>
<a name="l08193"></a><a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html#a6d6e30b77b9f9abcb3206708d9c89a98">08193</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html#a6d6e30b77b9f9abcb3206708d9c89a98">data</a>                         : 64;
<a name="l08194"></a>08194 <span class="preprocessor">#endif</span>
<a name="l08195"></a>08195 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__general__purpose0.html#ac9dfd777a9d8cfcc156ab348f9c06cc0">s</a>;
<a name="l08196"></a><a class="code" href="unioncvmx__lmcx__general__purpose0.html#a71050b22a7e061888b9811b633d89e99">08196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html">cvmx_lmcx_general_purpose0_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose0.html#a71050b22a7e061888b9811b633d89e99">cn73xx</a>;
<a name="l08197"></a><a class="code" href="unioncvmx__lmcx__general__purpose0.html#aea816d72c85d6d1a6329bf371f9b9e6c">08197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html">cvmx_lmcx_general_purpose0_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose0.html#aea816d72c85d6d1a6329bf371f9b9e6c">cn78xx</a>;
<a name="l08198"></a><a class="code" href="unioncvmx__lmcx__general__purpose0.html#aff69142e889133ac293f3f348d88c326">08198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose0_1_1cvmx__lmcx__general__purpose0__s.html">cvmx_lmcx_general_purpose0_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose0.html#aff69142e889133ac293f3f348d88c326">cnf75xx</a>;
<a name="l08199"></a>08199 };
<a name="l08200"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af19737c0a84bebe558c9d32be2d3891b">08200</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__general__purpose0.html" title="cvmx_lmc::_general_purpose0">cvmx_lmcx_general_purpose0</a> <a class="code" href="unioncvmx__lmcx__general__purpose0.html" title="cvmx_lmc::_general_purpose0">cvmx_lmcx_general_purpose0_t</a>;
<a name="l08201"></a>08201 <span class="comment"></span>
<a name="l08202"></a>08202 <span class="comment">/**</span>
<a name="l08203"></a>08203 <span class="comment"> * cvmx_lmc#_general_purpose1</span>
<a name="l08204"></a>08204 <span class="comment"> */</span>
<a name="l08205"></a><a class="code" href="unioncvmx__lmcx__general__purpose1.html">08205</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__general__purpose1.html" title="cvmx_lmc::_general_purpose1">cvmx_lmcx_general_purpose1</a> {
<a name="l08206"></a><a class="code" href="unioncvmx__lmcx__general__purpose1.html#a071caeb24f160af6211b4583c8acaa2d">08206</a>     uint64_t <a class="code" href="unioncvmx__lmcx__general__purpose1.html#a071caeb24f160af6211b4583c8acaa2d">u64</a>;
<a name="l08207"></a><a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html">08207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html">cvmx_lmcx_general_purpose1_s</a> {
<a name="l08208"></a>08208 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08209"></a>08209 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html#a1a777fd84af7bda9d86b25a67694aef0">data</a>                         : 64; <span class="comment">/**&lt; General purpose data register.  See LMC()_PPR_CTL and LMC()_DBTRAIN_CTL[RW_TRAIN]. */</span>
<a name="l08210"></a>08210 <span class="preprocessor">#else</span>
<a name="l08211"></a><a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html#a1a777fd84af7bda9d86b25a67694aef0">08211</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html#a1a777fd84af7bda9d86b25a67694aef0">data</a>                         : 64;
<a name="l08212"></a>08212 <span class="preprocessor">#endif</span>
<a name="l08213"></a>08213 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__general__purpose1.html#a7d093e39655655c930b626196730f12f">s</a>;
<a name="l08214"></a><a class="code" href="unioncvmx__lmcx__general__purpose1.html#a778de2a73f21e3f4d00150c39c2ce823">08214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html">cvmx_lmcx_general_purpose1_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose1.html#a778de2a73f21e3f4d00150c39c2ce823">cn73xx</a>;
<a name="l08215"></a><a class="code" href="unioncvmx__lmcx__general__purpose1.html#ad816715dee0b6ee5f30b0474878bed61">08215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html">cvmx_lmcx_general_purpose1_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose1.html#ad816715dee0b6ee5f30b0474878bed61">cn78xx</a>;
<a name="l08216"></a><a class="code" href="unioncvmx__lmcx__general__purpose1.html#af9da89859a1a6e486965d1d85b3c07a8">08216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose1_1_1cvmx__lmcx__general__purpose1__s.html">cvmx_lmcx_general_purpose1_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose1.html#af9da89859a1a6e486965d1d85b3c07a8">cnf75xx</a>;
<a name="l08217"></a>08217 };
<a name="l08218"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a75d053ec04074fc5d7323eec8bfa0d05">08218</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__general__purpose1.html" title="cvmx_lmc::_general_purpose1">cvmx_lmcx_general_purpose1</a> <a class="code" href="unioncvmx__lmcx__general__purpose1.html" title="cvmx_lmc::_general_purpose1">cvmx_lmcx_general_purpose1_t</a>;
<a name="l08219"></a>08219 <span class="comment"></span>
<a name="l08220"></a>08220 <span class="comment">/**</span>
<a name="l08221"></a>08221 <span class="comment"> * cvmx_lmc#_general_purpose2</span>
<a name="l08222"></a>08222 <span class="comment"> */</span>
<a name="l08223"></a><a class="code" href="unioncvmx__lmcx__general__purpose2.html">08223</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__general__purpose2.html" title="cvmx_lmc::_general_purpose2">cvmx_lmcx_general_purpose2</a> {
<a name="l08224"></a><a class="code" href="unioncvmx__lmcx__general__purpose2.html#a3bd8f992943c5d973c8341ee7a1853f1">08224</a>     uint64_t <a class="code" href="unioncvmx__lmcx__general__purpose2.html#a3bd8f992943c5d973c8341ee7a1853f1">u64</a>;
<a name="l08225"></a><a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html">08225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html">cvmx_lmcx_general_purpose2_s</a> {
<a name="l08226"></a>08226 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08227"></a>08227 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html#a465f00d340d776fd9c42548a7e8a709b">reserved_16_63</a>               : 48;
<a name="l08228"></a>08228     uint64_t <a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html#a0b050a75bd293093ff3d45e65513818e">data</a>                         : 16; <span class="comment">/**&lt; General purpose data register.  See LMC()_PPR_CTL and LMC()_DBTRAIN_CTL[RW_TRAIN]. */</span>
<a name="l08229"></a>08229 <span class="preprocessor">#else</span>
<a name="l08230"></a><a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html#a0b050a75bd293093ff3d45e65513818e">08230</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html#a0b050a75bd293093ff3d45e65513818e">data</a>                         : 16;
<a name="l08231"></a><a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html#a465f00d340d776fd9c42548a7e8a709b">08231</a>     uint64_t <a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html#a465f00d340d776fd9c42548a7e8a709b">reserved_16_63</a>               : 48;
<a name="l08232"></a>08232 <span class="preprocessor">#endif</span>
<a name="l08233"></a>08233 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__general__purpose2.html#ad5908031354ef5ffa43fff397e43299d">s</a>;
<a name="l08234"></a><a class="code" href="unioncvmx__lmcx__general__purpose2.html#a81505008d039c2af5501ea04fc6ec2b4">08234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html">cvmx_lmcx_general_purpose2_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose2.html#a81505008d039c2af5501ea04fc6ec2b4">cn73xx</a>;
<a name="l08235"></a><a class="code" href="unioncvmx__lmcx__general__purpose2.html#a6e535eb4867ede4e7fee224e3a8ba04c">08235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html">cvmx_lmcx_general_purpose2_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose2.html#a6e535eb4867ede4e7fee224e3a8ba04c">cn78xx</a>;
<a name="l08236"></a><a class="code" href="unioncvmx__lmcx__general__purpose2.html#a2f21cd379a2c7818800dc63390aa6aaa">08236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__general__purpose2_1_1cvmx__lmcx__general__purpose2__s.html">cvmx_lmcx_general_purpose2_s</a>   <a class="code" href="unioncvmx__lmcx__general__purpose2.html#a2f21cd379a2c7818800dc63390aa6aaa">cnf75xx</a>;
<a name="l08237"></a>08237 };
<a name="l08238"></a><a class="code" href="cvmx-lmcx-defs_8h.html#afca32f1d1a5e713efbbcd8151f8c44d9">08238</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__general__purpose2.html" title="cvmx_lmc::_general_purpose2">cvmx_lmcx_general_purpose2</a> <a class="code" href="unioncvmx__lmcx__general__purpose2.html" title="cvmx_lmc::_general_purpose2">cvmx_lmcx_general_purpose2_t</a>;
<a name="l08239"></a>08239 <span class="comment"></span>
<a name="l08240"></a>08240 <span class="comment">/**</span>
<a name="l08241"></a>08241 <span class="comment"> * cvmx_lmc#_ifb_cnt</span>
<a name="l08242"></a>08242 <span class="comment"> *</span>
<a name="l08243"></a>08243 <span class="comment"> * LMC_IFB_CNT  = Performance Counters</span>
<a name="l08244"></a>08244 <span class="comment"> *</span>
<a name="l08245"></a>08245 <span class="comment"> */</span>
<a name="l08246"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html">08246</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ifb__cnt.html" title="cvmx_lmc::_ifb_cnt">cvmx_lmcx_ifb_cnt</a> {
<a name="l08247"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#ae6577374ab17bf1bbb89e5eb7774ff00">08247</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#ae6577374ab17bf1bbb89e5eb7774ff00">u64</a>;
<a name="l08248"></a><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">08248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a> {
<a name="l08249"></a>08249 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08250"></a>08250 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html#abbfbb387b9f2f361ad811a7f13214b8d">ifbcnt</a>                       : 64; <span class="comment">/**&lt; Performance counter. 64-bit counter that increments every CK cycle that there is something</span>
<a name="l08251"></a>08251 <span class="comment">                                                         in the in-flight buffer. */</span>
<a name="l08252"></a>08252 <span class="preprocessor">#else</span>
<a name="l08253"></a><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html#abbfbb387b9f2f361ad811a7f13214b8d">08253</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html#abbfbb387b9f2f361ad811a7f13214b8d">ifbcnt</a>                       : 64;
<a name="l08254"></a>08254 <span class="preprocessor">#endif</span>
<a name="l08255"></a>08255 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#ae51853f184b9dea3dda73a98cdd818cb">s</a>;
<a name="l08256"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a8b9d1fc82a49a40273f6a745ef74d130">08256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a8b9d1fc82a49a40273f6a745ef74d130">cn61xx</a>;
<a name="l08257"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a8694c18997719eebf9094c552efad3d7">08257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a8694c18997719eebf9094c552efad3d7">cn63xx</a>;
<a name="l08258"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#ad86276a0ddcb6cf0aa63f33106650b45">08258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#ad86276a0ddcb6cf0aa63f33106650b45">cn63xxp1</a>;
<a name="l08259"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#aa8fb91f8a577bfb2a9b7ac2c60678613">08259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#aa8fb91f8a577bfb2a9b7ac2c60678613">cn66xx</a>;
<a name="l08260"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a41e62505b634013fd249a64b682ff4cb">08260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a41e62505b634013fd249a64b682ff4cb">cn68xx</a>;
<a name="l08261"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a941500396e36b86420d861da184d9f01">08261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a941500396e36b86420d861da184d9f01">cn68xxp1</a>;
<a name="l08262"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a68daa28a15ee533de6c917f711b80ecb">08262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a68daa28a15ee533de6c917f711b80ecb">cn70xx</a>;
<a name="l08263"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a28a7c9e53310ef518aefcd7bbf15b8ef">08263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a28a7c9e53310ef518aefcd7bbf15b8ef">cn70xxp1</a>;
<a name="l08264"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a62aaae006273b75327d89bfbd4a73a4e">08264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a62aaae006273b75327d89bfbd4a73a4e">cn73xx</a>;
<a name="l08265"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a3bd07f55a9ec5d860b724b5bb0a1436c">08265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a3bd07f55a9ec5d860b724b5bb0a1436c">cn78xx</a>;
<a name="l08266"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a83e8655ce61e7ddcf30416ba4043da29">08266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a83e8655ce61e7ddcf30416ba4043da29">cn78xxp1</a>;
<a name="l08267"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a5155d5fde3b0c29a2b7abc53b16f9174">08267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a5155d5fde3b0c29a2b7abc53b16f9174">cnf71xx</a>;
<a name="l08268"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a5f2022447cfe6e5e89baf10122998032">08268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt_1_1cvmx__lmcx__ifb__cnt__s.html">cvmx_lmcx_ifb_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ifb__cnt.html#a5f2022447cfe6e5e89baf10122998032">cnf75xx</a>;
<a name="l08269"></a>08269 };
<a name="l08270"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a72ab8bcde557f26a0d4a5ffe252e57c4">08270</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ifb__cnt.html" title="cvmx_lmc::_ifb_cnt">cvmx_lmcx_ifb_cnt</a> <a class="code" href="unioncvmx__lmcx__ifb__cnt.html" title="cvmx_lmc::_ifb_cnt">cvmx_lmcx_ifb_cnt_t</a>;
<a name="l08271"></a>08271 <span class="comment"></span>
<a name="l08272"></a>08272 <span class="comment">/**</span>
<a name="l08273"></a>08273 <span class="comment"> * cvmx_lmc#_ifb_cnt_hi</span>
<a name="l08274"></a>08274 <span class="comment"> *</span>
<a name="l08275"></a>08275 <span class="comment"> * LMC_IFB_CNT_HI  = Performance Counters</span>
<a name="l08276"></a>08276 <span class="comment"> *</span>
<a name="l08277"></a>08277 <span class="comment"> */</span>
<a name="l08278"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html">08278</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html" title="cvmx_lmc::_ifb_cnt_hi">cvmx_lmcx_ifb_cnt_hi</a> {
<a name="l08279"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#ace0ba7b583acb4e223bc4db71fa6383e">08279</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#ace0ba7b583acb4e223bc4db71fa6383e">u64</a>;
<a name="l08280"></a><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">08280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a> {
<a name="l08281"></a>08281 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08282"></a>08282 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html#a5dfbcf765e0fd39e79c2bc7ace22baa7">reserved_32_63</a>               : 32;
<a name="l08283"></a>08283     uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html#afb25bf1f9ab636fcbfb42b1ba817c3a8">ifbcnt_hi</a>                    : 32; <span class="comment">/**&lt; Performance Counter to measure Bus Utilization</span>
<a name="l08284"></a>08284 <span class="comment">                                                         Upper 32-bits of 64-bit counter that increments every</span>
<a name="l08285"></a>08285 <span class="comment">                                                         cycle there is something in the in-flight buffer. */</span>
<a name="l08286"></a>08286 <span class="preprocessor">#else</span>
<a name="l08287"></a><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html#afb25bf1f9ab636fcbfb42b1ba817c3a8">08287</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html#afb25bf1f9ab636fcbfb42b1ba817c3a8">ifbcnt_hi</a>                    : 32;
<a name="l08288"></a><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html#a5dfbcf765e0fd39e79c2bc7ace22baa7">08288</a>     uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html#a5dfbcf765e0fd39e79c2bc7ace22baa7">reserved_32_63</a>               : 32;
<a name="l08289"></a>08289 <span class="preprocessor">#endif</span>
<a name="l08290"></a>08290 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a055219ba5c4a40711e9688a2d6b39f93">s</a>;
<a name="l08291"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a50d207d4ea35a3854c38c4e6eede681c">08291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a50d207d4ea35a3854c38c4e6eede681c">cn30xx</a>;
<a name="l08292"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#aaa70955d93241854231f02848b729edc">08292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#aaa70955d93241854231f02848b729edc">cn31xx</a>;
<a name="l08293"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a86ba386febdbd46cca08bfee5eb93e25">08293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a86ba386febdbd46cca08bfee5eb93e25">cn38xx</a>;
<a name="l08294"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a83d42add46c629169f11d1fe2492c768">08294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a83d42add46c629169f11d1fe2492c768">cn38xxp2</a>;
<a name="l08295"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#ae86ee559331cbd1cfefd948a866cba10">08295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#ae86ee559331cbd1cfefd948a866cba10">cn50xx</a>;
<a name="l08296"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#ad68d233ac7b1ba7fb0b72d307220f697">08296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#ad68d233ac7b1ba7fb0b72d307220f697">cn52xx</a>;
<a name="l08297"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a783602a11f29484bd8776eab4ac57747">08297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a783602a11f29484bd8776eab4ac57747">cn52xxp1</a>;
<a name="l08298"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a56dbf6b7fdfc205f922eb113e5657b6f">08298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a56dbf6b7fdfc205f922eb113e5657b6f">cn56xx</a>;
<a name="l08299"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a57d8f79b3e3586c897bb9f87cf775639">08299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a57d8f79b3e3586c897bb9f87cf775639">cn56xxp1</a>;
<a name="l08300"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a38f4c2e1575f3b0de272ec227b81b9bc">08300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a38f4c2e1575f3b0de272ec227b81b9bc">cn58xx</a>;
<a name="l08301"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a0f91627aa4b3508fe321fe8ace1948a6">08301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__hi_1_1cvmx__lmcx__ifb__cnt__hi__s.html">cvmx_lmcx_ifb_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html#a0f91627aa4b3508fe321fe8ace1948a6">cn58xxp1</a>;
<a name="l08302"></a>08302 };
<a name="l08303"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aa878db24079e65b01b99ecee3c82bf04">08303</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html" title="cvmx_lmc::_ifb_cnt_hi">cvmx_lmcx_ifb_cnt_hi</a> <a class="code" href="unioncvmx__lmcx__ifb__cnt__hi.html" title="cvmx_lmc::_ifb_cnt_hi">cvmx_lmcx_ifb_cnt_hi_t</a>;
<a name="l08304"></a>08304 <span class="comment"></span>
<a name="l08305"></a>08305 <span class="comment">/**</span>
<a name="l08306"></a>08306 <span class="comment"> * cvmx_lmc#_ifb_cnt_lo</span>
<a name="l08307"></a>08307 <span class="comment"> *</span>
<a name="l08308"></a>08308 <span class="comment"> * LMC_IFB_CNT_LO  = Performance Counters</span>
<a name="l08309"></a>08309 <span class="comment"> *</span>
<a name="l08310"></a>08310 <span class="comment"> */</span>
<a name="l08311"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html">08311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html" title="cvmx_lmc::_ifb_cnt_lo">cvmx_lmcx_ifb_cnt_lo</a> {
<a name="l08312"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#ae493d5058eefa18c76e905f6630f6371">08312</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#ae493d5058eefa18c76e905f6630f6371">u64</a>;
<a name="l08313"></a><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">08313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a> {
<a name="l08314"></a>08314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08315"></a>08315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html#ae19a1defd7dc070a5c556a4d5591377f">reserved_32_63</a>               : 32;
<a name="l08316"></a>08316     uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html#a1a3487d3ef08e0b8b986d862281d6cd5">ifbcnt_lo</a>                    : 32; <span class="comment">/**&lt; Performance Counter</span>
<a name="l08317"></a>08317 <span class="comment">                                                         Low 32-bits of 64-bit counter that increments every</span>
<a name="l08318"></a>08318 <span class="comment">                                                         cycle there is something in the in-flight buffer. */</span>
<a name="l08319"></a>08319 <span class="preprocessor">#else</span>
<a name="l08320"></a><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html#a1a3487d3ef08e0b8b986d862281d6cd5">08320</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html#a1a3487d3ef08e0b8b986d862281d6cd5">ifbcnt_lo</a>                    : 32;
<a name="l08321"></a><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html#ae19a1defd7dc070a5c556a4d5591377f">08321</a>     uint64_t <a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html#ae19a1defd7dc070a5c556a4d5591377f">reserved_32_63</a>               : 32;
<a name="l08322"></a>08322 <span class="preprocessor">#endif</span>
<a name="l08323"></a>08323 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#adfd931a373682a2e828ba4d109ef88e0">s</a>;
<a name="l08324"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a6a7ed6403eea05c7e493f0237588913e">08324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a6a7ed6403eea05c7e493f0237588913e">cn30xx</a>;
<a name="l08325"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a9359af8fb70ef9eb5a8f888333a193e0">08325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a9359af8fb70ef9eb5a8f888333a193e0">cn31xx</a>;
<a name="l08326"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a3f0534629b283ca893abd039fb430445">08326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a3f0534629b283ca893abd039fb430445">cn38xx</a>;
<a name="l08327"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a38fdbb9de06df83116dc99d105c704bf">08327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a38fdbb9de06df83116dc99d105c704bf">cn38xxp2</a>;
<a name="l08328"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a2964fe3f927ac35caf766d564b7fe90e">08328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a2964fe3f927ac35caf766d564b7fe90e">cn50xx</a>;
<a name="l08329"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a40a0cde1825ab6fdc907af69ccd84522">08329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a40a0cde1825ab6fdc907af69ccd84522">cn52xx</a>;
<a name="l08330"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#af1676242493f87f1bbab2f0ace7aafd4">08330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#af1676242493f87f1bbab2f0ace7aafd4">cn52xxp1</a>;
<a name="l08331"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#accb3725d71c2366f17e4bcda931c7549">08331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#accb3725d71c2366f17e4bcda931c7549">cn56xx</a>;
<a name="l08332"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#aa2592b92fa0e4df1974f184d86172845">08332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#aa2592b92fa0e4df1974f184d86172845">cn56xxp1</a>;
<a name="l08333"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a4eef072caa066b502d78de622be184ff">08333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a4eef072caa066b502d78de622be184ff">cn58xx</a>;
<a name="l08334"></a><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a006253fd4eea46f18315f4d90ec85477">08334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ifb__cnt__lo_1_1cvmx__lmcx__ifb__cnt__lo__s.html">cvmx_lmcx_ifb_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html#a006253fd4eea46f18315f4d90ec85477">cn58xxp1</a>;
<a name="l08335"></a>08335 };
<a name="l08336"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a7f4799343d2808db8e37658999b33bb4">08336</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html" title="cvmx_lmc::_ifb_cnt_lo">cvmx_lmcx_ifb_cnt_lo</a> <a class="code" href="unioncvmx__lmcx__ifb__cnt__lo.html" title="cvmx_lmc::_ifb_cnt_lo">cvmx_lmcx_ifb_cnt_lo_t</a>;
<a name="l08337"></a>08337 <span class="comment"></span>
<a name="l08338"></a>08338 <span class="comment">/**</span>
<a name="l08339"></a>08339 <span class="comment"> * cvmx_lmc#_int</span>
<a name="l08340"></a>08340 <span class="comment"> *</span>
<a name="l08341"></a>08341 <span class="comment"> * This register contains the different interrupt-summary bits of the LMC.</span>
<a name="l08342"></a>08342 <span class="comment"> *</span>
<a name="l08343"></a>08343 <span class="comment"> */</span>
<a name="l08344"></a><a class="code" href="unioncvmx__lmcx__int.html">08344</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__int.html" title="cvmx_lmc::_int">cvmx_lmcx_int</a> {
<a name="l08345"></a><a class="code" href="unioncvmx__lmcx__int.html#a6266c9d3317e50b17260a98452fcc4e0">08345</a>     uint64_t <a class="code" href="unioncvmx__lmcx__int.html#a6266c9d3317e50b17260a98452fcc4e0">u64</a>;
<a name="l08346"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html">08346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html">cvmx_lmcx_int_s</a> {
<a name="l08347"></a>08347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08348"></a>08348 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a346236cf3bf523ada4dbbe0542177328">reserved_14_63</a>               : 50;
<a name="l08349"></a>08349     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a9484d692a833d554f263f5f0bbae1885">macram_ded_err</a>               : 1;  <span class="comment">/**&lt; MAC RAM ECC double error detect (DED). */</span>
<a name="l08350"></a>08350     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#ab055df80b098ad1a5707bc7abb2a868b">macram_sec_err</a>               : 1;  <span class="comment">/**&lt; MAC RAM ECC single error correct (SEC). */</span>
<a name="l08351"></a>08351     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a85f878c659113e6a6fdc0b79c2fb6dd8">ddr_err</a>                      : 1;  <span class="comment">/**&lt; DDR RAM error alert interrupt. */</span>
<a name="l08352"></a>08352     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a146ef0efcf8d25569d2137cbcfa15c4a">dlcram_ded_err</a>               : 1;  <span class="comment">/**&lt; DLC RAM ECC double error detect (DED). */</span>
<a name="l08353"></a>08353     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#ae3b046ce435f60e54edb80c0118e5e48">dlcram_sec_err</a>               : 1;  <span class="comment">/**&lt; DLC RAM ECC single error correct (SEC). */</span>
<a name="l08354"></a>08354     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#aed579e42d8d1f68349fbc128c873409a">ded_err</a>                      : 4;  <span class="comment">/**&lt; Double error detected (DED) of Rd Data.</span>
<a name="l08355"></a>08355 <span class="comment">                                                         In 64b mode:</span>
<a name="l08356"></a>08356 <span class="comment">                                                         _ &lt;5&gt; corresponds to DQ[63:0]_c0_p0</span>
<a name="l08357"></a>08357 <span class="comment">                                                         _ &lt;6&gt; corresponds to DQ[63:0]_c0_p1</span>
<a name="l08358"></a>08358 <span class="comment">                                                         _ &lt;7&gt; corresponds to DQ[63:0]_c1_p0</span>
<a name="l08359"></a>08359 <span class="comment">                                                         _ &lt;8&gt; corresponds to DQ[63:0]_c1_p1</span>
<a name="l08360"></a>08360 <span class="comment">                                                         _ where _cC_pP denotes cycle C and phase P.</span>
<a name="l08361"></a>08361 <span class="comment">                                                         In 32b mode, each bit corresponds to 2 phases:</span>
<a name="l08362"></a>08362 <span class="comment">                                                         _ &lt;5&gt; corresponds to DQ[31:0]_c0_p1/0</span>
<a name="l08363"></a>08363 <span class="comment">                                                         _ &lt;6&gt; corresponds to DQ[31:0]_c1_p1/0</span>
<a name="l08364"></a>08364 <span class="comment">                                                         _ &lt;7&gt; corresponds to DQ[31:0]_c2_p1/0</span>
<a name="l08365"></a>08365 <span class="comment">                                                         _ &lt;8&gt; corresponds to DQ[31:0]_c3_p1/0 */</span>
<a name="l08366"></a>08366     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a1a852666173c2a44784cad903d0d1684">sec_err</a>                      : 4;  <span class="comment">/**&lt; Single error (corrected) of Rd Data.</span>
<a name="l08367"></a>08367 <span class="comment">                                                         _ &lt;1&gt; corresponds to DQ[63:0]_c0_p0</span>
<a name="l08368"></a>08368 <span class="comment">                                                         _ &lt;2&gt; corresponds to DQ[63:0]_c0_p1</span>
<a name="l08369"></a>08369 <span class="comment">                                                         _ &lt;3&gt; corresponds to DQ[63:0]_c1_p0</span>
<a name="l08370"></a>08370 <span class="comment">                                                         _ &lt;4&gt; corresponds to DQ[63:0]_c1_p1</span>
<a name="l08371"></a>08371 <span class="comment">                                                         _ where _cC_pP denotes cycle C and phase P.</span>
<a name="l08372"></a>08372 <span class="comment">                                                         In 32b mode, each bit corresponds to 2 phases:</span>
<a name="l08373"></a>08373 <span class="comment">                                                         &lt;5&gt; corresponds to DQ[31:0]_c0_p1/0</span>
<a name="l08374"></a>08374 <span class="comment">                                                         &lt;6&gt; corresponds to DQ[31:0]_c1_p1/0</span>
<a name="l08375"></a>08375 <span class="comment">                                                         &lt;7&gt; corresponds to DQ[31:0]_c2_p1/0</span>
<a name="l08376"></a>08376 <span class="comment">                                                         &lt;8&gt; corresponds to DQ[31:0]_c3_p1/0 */</span>
<a name="l08377"></a>08377     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#aa94a12a31e0989ee35a4438ab1d9bbda">nxm_wr_err</a>                   : 1;  <span class="comment">/**&lt; Write to nonexistent memory. */</span>
<a name="l08378"></a>08378 <span class="preprocessor">#else</span>
<a name="l08379"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#aa94a12a31e0989ee35a4438ab1d9bbda">08379</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#aa94a12a31e0989ee35a4438ab1d9bbda">nxm_wr_err</a>                   : 1;
<a name="l08380"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a1a852666173c2a44784cad903d0d1684">08380</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a1a852666173c2a44784cad903d0d1684">sec_err</a>                      : 4;
<a name="l08381"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#aed579e42d8d1f68349fbc128c873409a">08381</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#aed579e42d8d1f68349fbc128c873409a">ded_err</a>                      : 4;
<a name="l08382"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#ae3b046ce435f60e54edb80c0118e5e48">08382</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#ae3b046ce435f60e54edb80c0118e5e48">dlcram_sec_err</a>               : 1;
<a name="l08383"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a146ef0efcf8d25569d2137cbcfa15c4a">08383</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a146ef0efcf8d25569d2137cbcfa15c4a">dlcram_ded_err</a>               : 1;
<a name="l08384"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a85f878c659113e6a6fdc0b79c2fb6dd8">08384</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a85f878c659113e6a6fdc0b79c2fb6dd8">ddr_err</a>                      : 1;
<a name="l08385"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#ab055df80b098ad1a5707bc7abb2a868b">08385</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#ab055df80b098ad1a5707bc7abb2a868b">macram_sec_err</a>               : 1;
<a name="l08386"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a9484d692a833d554f263f5f0bbae1885">08386</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a9484d692a833d554f263f5f0bbae1885">macram_ded_err</a>               : 1;
<a name="l08387"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a346236cf3bf523ada4dbbe0542177328">08387</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html#a346236cf3bf523ada4dbbe0542177328">reserved_14_63</a>               : 50;
<a name="l08388"></a>08388 <span class="preprocessor">#endif</span>
<a name="l08389"></a>08389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__int.html#a79c6f10781a863fddc054f6cba701954">s</a>;
<a name="l08390"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">08390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">cvmx_lmcx_int_cn61xx</a> {
<a name="l08391"></a>08391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08392"></a>08392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a549f118b2cbba6ba5722d12d3ab301c5">reserved_9_63</a>                : 55;
<a name="l08393"></a>08393     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a5e2da3c0f4670da13eec73749fcf2e63">ded_err</a>                      : 4;  <span class="comment">/**&lt; Double Error detected (DED) of Rd Data</span>
<a name="l08394"></a>08394 <span class="comment">                                                         [0] corresponds to DQ[63:0]_c0_p0</span>
<a name="l08395"></a>08395 <span class="comment">                                                         [1] corresponds to DQ[63:0]_c0_p1</span>
<a name="l08396"></a>08396 <span class="comment">                                                         [2] corresponds to DQ[63:0]_c1_p0</span>
<a name="l08397"></a>08397 <span class="comment">                                                         [3] corresponds to DQ[63:0]_c1_p1</span>
<a name="l08398"></a>08398 <span class="comment">                                                         In 32b mode, ecc is calculated on 4 cycle worth of data</span>
<a name="l08399"></a>08399 <span class="comment">                                                         [0] corresponds to [DQ[31:0]_c0_p1, DQ[31:0]_c0_p0]</span>
<a name="l08400"></a>08400 <span class="comment">                                                         [1] corresponds to [DQ[31:0]_c1_p1, DQ[31:0]_c1_p0]</span>
<a name="l08401"></a>08401 <span class="comment">                                                         [2] corresponds to [DQ[31:0]_c2_p1, DQ[31:0]_c2_p0]</span>
<a name="l08402"></a>08402 <span class="comment">                                                         [3] corresponds to [DQ[31:0]_c3_p1, DQ[31:0]_c3_p0]</span>
<a name="l08403"></a>08403 <span class="comment">                                                          where _cC_pP denotes cycle C and phase P</span>
<a name="l08404"></a>08404 <span class="comment">                                                          Write of 1 will clear the corresponding error bit */</span>
<a name="l08405"></a>08405     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a05ad48bb4ae1815d9a9da9a2025da17d">sec_err</a>                      : 4;  <span class="comment">/**&lt; Single Error (corrected) of Rd Data</span>
<a name="l08406"></a>08406 <span class="comment">                                                         [0] corresponds to DQ[63:0]_c0_p0</span>
<a name="l08407"></a>08407 <span class="comment">                                                         [1] corresponds to DQ[63:0]_c0_p1</span>
<a name="l08408"></a>08408 <span class="comment">                                                         [2] corresponds to DQ[63:0]_c1_p0</span>
<a name="l08409"></a>08409 <span class="comment">                                                         [3] corresponds to DQ[63:0]_c1_p1</span>
<a name="l08410"></a>08410 <span class="comment">                                                         In 32b mode, ecc is calculated on 4 cycle worth of data</span>
<a name="l08411"></a>08411 <span class="comment">                                                         [0] corresponds to [DQ[31:0]_c0_p1, DQ[31:0]_c0_p0]</span>
<a name="l08412"></a>08412 <span class="comment">                                                         [1] corresponds to [DQ[31:0]_c1_p1, DQ[31:0]_c1_p0]</span>
<a name="l08413"></a>08413 <span class="comment">                                                         [2] corresponds to [DQ[31:0]_c2_p1, DQ[31:0]_c2_p0]</span>
<a name="l08414"></a>08414 <span class="comment">                                                         [3] corresponds to [DQ[31:0]_c3_p1, DQ[31:0]_c3_p0]</span>
<a name="l08415"></a>08415 <span class="comment">                                                          where _cC_pP denotes cycle C and phase P</span>
<a name="l08416"></a>08416 <span class="comment">                                                          Write of 1 will clear the corresponding error bit */</span>
<a name="l08417"></a>08417     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#ad014a8c6849bf89ca6baec0326f025bd">nxm_wr_err</a>                   : 1;  <span class="comment">/**&lt; Write to non-existent memory</span>
<a name="l08418"></a>08418 <span class="comment">                                                         Write of 1 will clear the corresponding error bit */</span>
<a name="l08419"></a>08419 <span class="preprocessor">#else</span>
<a name="l08420"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#ad014a8c6849bf89ca6baec0326f025bd">08420</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#ad014a8c6849bf89ca6baec0326f025bd">nxm_wr_err</a>                   : 1;
<a name="l08421"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a05ad48bb4ae1815d9a9da9a2025da17d">08421</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a05ad48bb4ae1815d9a9da9a2025da17d">sec_err</a>                      : 4;
<a name="l08422"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a5e2da3c0f4670da13eec73749fcf2e63">08422</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a5e2da3c0f4670da13eec73749fcf2e63">ded_err</a>                      : 4;
<a name="l08423"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a549f118b2cbba6ba5722d12d3ab301c5">08423</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html#a549f118b2cbba6ba5722d12d3ab301c5">reserved_9_63</a>                : 55;
<a name="l08424"></a>08424 <span class="preprocessor">#endif</span>
<a name="l08425"></a>08425 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__int.html#a72311e619f17a6440eeb056b938f1c5d">cn61xx</a>;
<a name="l08426"></a><a class="code" href="unioncvmx__lmcx__int.html#ac2b65b45d6a3716cad4f4ce59176b070">08426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">cvmx_lmcx_int_cn61xx</a>           <a class="code" href="unioncvmx__lmcx__int.html#ac2b65b45d6a3716cad4f4ce59176b070">cn63xx</a>;
<a name="l08427"></a><a class="code" href="unioncvmx__lmcx__int.html#a870ec8ea21bc3905d6b0416f4b9c83aa">08427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">cvmx_lmcx_int_cn61xx</a>           <a class="code" href="unioncvmx__lmcx__int.html#a870ec8ea21bc3905d6b0416f4b9c83aa">cn63xxp1</a>;
<a name="l08428"></a><a class="code" href="unioncvmx__lmcx__int.html#a35e47d5f2c2b7026a88d86a88f6c97e5">08428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">cvmx_lmcx_int_cn61xx</a>           <a class="code" href="unioncvmx__lmcx__int.html#a35e47d5f2c2b7026a88d86a88f6c97e5">cn66xx</a>;
<a name="l08429"></a><a class="code" href="unioncvmx__lmcx__int.html#ab6ab2481a9d7ccbc1b8895ff05b38fab">08429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">cvmx_lmcx_int_cn61xx</a>           <a class="code" href="unioncvmx__lmcx__int.html#ab6ab2481a9d7ccbc1b8895ff05b38fab">cn68xx</a>;
<a name="l08430"></a><a class="code" href="unioncvmx__lmcx__int.html#ac96ce46e6e454d3a44aa2f50231a2d35">08430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">cvmx_lmcx_int_cn61xx</a>           <a class="code" href="unioncvmx__lmcx__int.html#ac96ce46e6e454d3a44aa2f50231a2d35">cn68xxp1</a>;
<a name="l08431"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html">08431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html">cvmx_lmcx_int_cn70xx</a> {
<a name="l08432"></a>08432 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08433"></a>08433 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a3f036b17882cc609a5581057fbe5a748">reserved_12_63</a>               : 52;
<a name="l08434"></a>08434     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a9a2c69a67ca4d5e53b88fdd73bf0b95a">ddr_err</a>                      : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08435"></a>08435     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a8ed88931d7b22ee56720ef1a0881969b">dlcram_ded_err</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08436"></a>08436     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a32346e11cd8b9dbd1cc9ce13b451f8f0">dlcram_sec_err</a>               : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l08437"></a>08437     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#aad9bbb514c92a10aad7175e9f7134f02">ded_err</a>                      : 4;  <span class="comment">/**&lt; Double error detected (DED) of Rd Data.</span>
<a name="l08438"></a>08438 <span class="comment">                                                         In 32b mode, each bit corresponds to 2 phases:</span>
<a name="l08439"></a>08439 <span class="comment">                                                         &lt;5&gt; corresponds to DQ[31:0]_c0_p1/0</span>
<a name="l08440"></a>08440 <span class="comment">                                                         &lt;6&gt; corresponds to DQ[31:0]_c1_p1/0</span>
<a name="l08441"></a>08441 <span class="comment">                                                         &lt;7&gt; corresponds to DQ[31:0]_c2_p1/0</span>
<a name="l08442"></a>08442 <span class="comment">                                                         &lt;8&gt; corresponds to DQ[31:0]_c3_p1/0 */</span>
<a name="l08443"></a>08443     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a36d9e424eb462a9f4bb80ea71375e821">sec_err</a>                      : 4;  <span class="comment">/**&lt; Single error (corrected) of Rd Data.</span>
<a name="l08444"></a>08444 <span class="comment">                                                         In 32b mode, each bit corresponds to 2 phases:</span>
<a name="l08445"></a>08445 <span class="comment">                                                         &lt;1&gt; corresponds to DQ[31:0]_c0_p1/0</span>
<a name="l08446"></a>08446 <span class="comment">                                                         &lt;2&gt; corresponds to DQ[31:0]_c1_p1/0</span>
<a name="l08447"></a>08447 <span class="comment">                                                         &lt;3&gt; corresponds to DQ[31:0]_c2_p1/0</span>
<a name="l08448"></a>08448 <span class="comment">                                                         &lt;4&gt; corresponds to DQ[31:0]_c3_p1/0 */</span>
<a name="l08449"></a>08449     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a927db3d16cd7c1a39bdd6d4d549605d8">nxm_wr_err</a>                   : 1;  <span class="comment">/**&lt; Write to nonexistent memory. */</span>
<a name="l08450"></a>08450 <span class="preprocessor">#else</span>
<a name="l08451"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a927db3d16cd7c1a39bdd6d4d549605d8">08451</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a927db3d16cd7c1a39bdd6d4d549605d8">nxm_wr_err</a>                   : 1;
<a name="l08452"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a36d9e424eb462a9f4bb80ea71375e821">08452</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a36d9e424eb462a9f4bb80ea71375e821">sec_err</a>                      : 4;
<a name="l08453"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#aad9bbb514c92a10aad7175e9f7134f02">08453</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#aad9bbb514c92a10aad7175e9f7134f02">ded_err</a>                      : 4;
<a name="l08454"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a32346e11cd8b9dbd1cc9ce13b451f8f0">08454</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a32346e11cd8b9dbd1cc9ce13b451f8f0">dlcram_sec_err</a>               : 1;
<a name="l08455"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a8ed88931d7b22ee56720ef1a0881969b">08455</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a8ed88931d7b22ee56720ef1a0881969b">dlcram_ded_err</a>               : 1;
<a name="l08456"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a9a2c69a67ca4d5e53b88fdd73bf0b95a">08456</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a9a2c69a67ca4d5e53b88fdd73bf0b95a">ddr_err</a>                      : 1;
<a name="l08457"></a><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a3f036b17882cc609a5581057fbe5a748">08457</a>     uint64_t <a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html#a3f036b17882cc609a5581057fbe5a748">reserved_12_63</a>               : 52;
<a name="l08458"></a>08458 <span class="preprocessor">#endif</span>
<a name="l08459"></a>08459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__int.html#a8232d86238115fc970a10597130a824b">cn70xx</a>;
<a name="l08460"></a><a class="code" href="unioncvmx__lmcx__int.html#ab52ba8b5b03f3d6b7a84dedc7e6621cd">08460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn70xx.html">cvmx_lmcx_int_cn70xx</a>           <a class="code" href="unioncvmx__lmcx__int.html#ab52ba8b5b03f3d6b7a84dedc7e6621cd">cn70xxp1</a>;
<a name="l08461"></a><a class="code" href="unioncvmx__lmcx__int.html#a687fc0d6fd049b81f382dc24aba88739">08461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html">cvmx_lmcx_int_s</a>                <a class="code" href="unioncvmx__lmcx__int.html#a687fc0d6fd049b81f382dc24aba88739">cn73xx</a>;
<a name="l08462"></a><a class="code" href="unioncvmx__lmcx__int.html#a2087d4b08734947a87519d49815475ed">08462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html">cvmx_lmcx_int_s</a>                <a class="code" href="unioncvmx__lmcx__int.html#a2087d4b08734947a87519d49815475ed">cn78xx</a>;
<a name="l08463"></a><a class="code" href="unioncvmx__lmcx__int.html#a055134da4aefeced56d9d6060acfe10a">08463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html">cvmx_lmcx_int_s</a>                <a class="code" href="unioncvmx__lmcx__int.html#a055134da4aefeced56d9d6060acfe10a">cn78xxp1</a>;
<a name="l08464"></a><a class="code" href="unioncvmx__lmcx__int.html#a47b172243e2a918fafcae92bcd3109e1">08464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__cn61xx.html">cvmx_lmcx_int_cn61xx</a>           <a class="code" href="unioncvmx__lmcx__int.html#a47b172243e2a918fafcae92bcd3109e1">cnf71xx</a>;
<a name="l08465"></a><a class="code" href="unioncvmx__lmcx__int.html#aa347dee9c1c80070fb386eb4e88c2696">08465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int_1_1cvmx__lmcx__int__s.html">cvmx_lmcx_int_s</a>                <a class="code" href="unioncvmx__lmcx__int.html#aa347dee9c1c80070fb386eb4e88c2696">cnf75xx</a>;
<a name="l08466"></a>08466 };
<a name="l08467"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a46f77c43dd8debc1988a8bd83ad82667">08467</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__int.html" title="cvmx_lmc::_int">cvmx_lmcx_int</a> <a class="code" href="unioncvmx__lmcx__int.html" title="cvmx_lmc::_int">cvmx_lmcx_int_t</a>;
<a name="l08468"></a>08468 <span class="comment"></span>
<a name="l08469"></a>08469 <span class="comment">/**</span>
<a name="l08470"></a>08470 <span class="comment"> * cvmx_lmc#_int_en</span>
<a name="l08471"></a>08471 <span class="comment"> *</span>
<a name="l08472"></a>08472 <span class="comment"> * Unused CSR in O75.</span>
<a name="l08473"></a>08473 <span class="comment"> *</span>
<a name="l08474"></a>08474 <span class="comment"> */</span>
<a name="l08475"></a><a class="code" href="unioncvmx__lmcx__int__en.html">08475</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__int__en.html" title="cvmx_lmc::_int_en">cvmx_lmcx_int_en</a> {
<a name="l08476"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a4172ab46463a503614b4cf4c07d2bde3">08476</a>     uint64_t <a class="code" href="unioncvmx__lmcx__int__en.html#a4172ab46463a503614b4cf4c07d2bde3">u64</a>;
<a name="l08477"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">08477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">cvmx_lmcx_int_en_s</a> {
<a name="l08478"></a>08478 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08479"></a>08479 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#ab67340a7a0928ebf2c17f640de89e28a">reserved_6_63</a>                : 58;
<a name="l08480"></a>08480     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#afe8bebb3ab3fb7f0433b41676e473cad">ddr_error_alert_ena</a>          : 1;  <span class="comment">/**&lt; DDR4 error alert interrupt enable bit. */</span>
<a name="l08481"></a>08481     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a99ae0e244814f4e0dce1206a05b5d8c3">dlcram_ded_ena</a>               : 1;  <span class="comment">/**&lt; DLC RAM ECC double error detect (DED) interrupt enable bit. */</span>
<a name="l08482"></a>08482     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#ad940792f98027eb724c49f9a970151d6">dlcram_sec_ena</a>               : 1;  <span class="comment">/**&lt; DLC RAM ECC single error correct (SEC) interrupt enable bit. */</span>
<a name="l08483"></a>08483     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#add2cfdd423cb8d07f9ca5ca58351b66d">intr_ded_ena</a>                 : 1;  <span class="comment">/**&lt; ECC double error detect (DED) interrupt enable bit. When set, the memory controller raises</span>
<a name="l08484"></a>08484 <span class="comment">                                                         a processor interrupt on detecting an uncorrectable double-bit ECC error. */</span>
<a name="l08485"></a>08485     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a9c483263b422c55f14db6b82a5e9ba05">intr_sec_ena</a>                 : 1;  <span class="comment">/**&lt; ECC single error correct (SEC) interrupt enable bit. When set, the memory controller</span>
<a name="l08486"></a>08486 <span class="comment">                                                         raises a processor interrupt on detecting a correctable single-bit ECC error. */</span>
<a name="l08487"></a>08487     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a54e55e73589bbb1199154102254e4fe6">intr_nxm_wr_ena</a>              : 1;  <span class="comment">/**&lt; Nonwrite error interrupt enable bit. When set, the memory controller raises a processor</span>
<a name="l08488"></a>08488 <span class="comment">                                                         interrupt on detecting an nonexistent memory write. */</span>
<a name="l08489"></a>08489 <span class="preprocessor">#else</span>
<a name="l08490"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a54e55e73589bbb1199154102254e4fe6">08490</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a54e55e73589bbb1199154102254e4fe6">intr_nxm_wr_ena</a>              : 1;
<a name="l08491"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a9c483263b422c55f14db6b82a5e9ba05">08491</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a9c483263b422c55f14db6b82a5e9ba05">intr_sec_ena</a>                 : 1;
<a name="l08492"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#add2cfdd423cb8d07f9ca5ca58351b66d">08492</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#add2cfdd423cb8d07f9ca5ca58351b66d">intr_ded_ena</a>                 : 1;
<a name="l08493"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#ad940792f98027eb724c49f9a970151d6">08493</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#ad940792f98027eb724c49f9a970151d6">dlcram_sec_ena</a>               : 1;
<a name="l08494"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a99ae0e244814f4e0dce1206a05b5d8c3">08494</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#a99ae0e244814f4e0dce1206a05b5d8c3">dlcram_ded_ena</a>               : 1;
<a name="l08495"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#afe8bebb3ab3fb7f0433b41676e473cad">08495</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#afe8bebb3ab3fb7f0433b41676e473cad">ddr_error_alert_ena</a>          : 1;
<a name="l08496"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#ab67340a7a0928ebf2c17f640de89e28a">08496</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html#ab67340a7a0928ebf2c17f640de89e28a">reserved_6_63</a>                : 58;
<a name="l08497"></a>08497 <span class="preprocessor">#endif</span>
<a name="l08498"></a>08498 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__int__en.html#a48ccd05c65e7c6c82d3e762f4fdbb857">s</a>;
<a name="l08499"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">08499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">cvmx_lmcx_int_en_cn61xx</a> {
<a name="l08500"></a>08500 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08501"></a>08501 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#a2c265fa2eeb47a28cb65d6266de8d488">reserved_3_63</a>                : 61;
<a name="l08502"></a>08502     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#ae0b37b06b841334863b5ac06224c12f5">intr_ded_ena</a>                 : 1;  <span class="comment">/**&lt; ECC Double Error Detect(DED) Interrupt Enable bit</span>
<a name="l08503"></a>08503 <span class="comment">                                                         When set, the memory controller raises a processor</span>
<a name="l08504"></a>08504 <span class="comment">                                                         interrupt on detecting an uncorrectable Dbl Bit ECC</span>
<a name="l08505"></a>08505 <span class="comment">                                                         error. */</span>
<a name="l08506"></a>08506     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#ab8268dc159ab001cf95d5dcc7125169c">intr_sec_ena</a>                 : 1;  <span class="comment">/**&lt; ECC Single Error Correct(SEC) Interrupt Enable bit</span>
<a name="l08507"></a>08507 <span class="comment">                                                         When set, the memory controller raises a processor</span>
<a name="l08508"></a>08508 <span class="comment">                                                         interrupt on detecting a correctable Single Bit ECC</span>
<a name="l08509"></a>08509 <span class="comment">                                                         error. */</span>
<a name="l08510"></a>08510     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#a5402f32df4625769bd9be442933d0613">intr_nxm_wr_ena</a>              : 1;  <span class="comment">/**&lt; Non Write Error Interrupt Enable bit</span>
<a name="l08511"></a>08511 <span class="comment">                                                         When set, the memory controller raises a processor</span>
<a name="l08512"></a>08512 <span class="comment">                                                         interrupt on detecting an non-existent memory write */</span>
<a name="l08513"></a>08513 <span class="preprocessor">#else</span>
<a name="l08514"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#a5402f32df4625769bd9be442933d0613">08514</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#a5402f32df4625769bd9be442933d0613">intr_nxm_wr_ena</a>              : 1;
<a name="l08515"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#ab8268dc159ab001cf95d5dcc7125169c">08515</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#ab8268dc159ab001cf95d5dcc7125169c">intr_sec_ena</a>                 : 1;
<a name="l08516"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#ae0b37b06b841334863b5ac06224c12f5">08516</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#ae0b37b06b841334863b5ac06224c12f5">intr_ded_ena</a>                 : 1;
<a name="l08517"></a><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#a2c265fa2eeb47a28cb65d6266de8d488">08517</a>     uint64_t <a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html#a2c265fa2eeb47a28cb65d6266de8d488">reserved_3_63</a>                : 61;
<a name="l08518"></a>08518 <span class="preprocessor">#endif</span>
<a name="l08519"></a>08519 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__int__en.html#afe61a45e017bc08e22bb53fb4f7a0b22">cn61xx</a>;
<a name="l08520"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a9dceef6b64d32d7dcc0f7406f2b47b7d">08520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">cvmx_lmcx_int_en_cn61xx</a>        <a class="code" href="unioncvmx__lmcx__int__en.html#a9dceef6b64d32d7dcc0f7406f2b47b7d">cn63xx</a>;
<a name="l08521"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a77105526bb6ffd9f2040b23ae2c50526">08521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">cvmx_lmcx_int_en_cn61xx</a>        <a class="code" href="unioncvmx__lmcx__int__en.html#a77105526bb6ffd9f2040b23ae2c50526">cn63xxp1</a>;
<a name="l08522"></a><a class="code" href="unioncvmx__lmcx__int__en.html#ae0077f80313b8fc72f422cfbe88f3b75">08522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">cvmx_lmcx_int_en_cn61xx</a>        <a class="code" href="unioncvmx__lmcx__int__en.html#ae0077f80313b8fc72f422cfbe88f3b75">cn66xx</a>;
<a name="l08523"></a><a class="code" href="unioncvmx__lmcx__int__en.html#ab12429ddbbc60784fed9c2f43cf92a9b">08523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">cvmx_lmcx_int_en_cn61xx</a>        <a class="code" href="unioncvmx__lmcx__int__en.html#ab12429ddbbc60784fed9c2f43cf92a9b">cn68xx</a>;
<a name="l08524"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a2b9edce2c8e43ac3c604107e52fa9a55">08524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">cvmx_lmcx_int_en_cn61xx</a>        <a class="code" href="unioncvmx__lmcx__int__en.html#a2b9edce2c8e43ac3c604107e52fa9a55">cn68xxp1</a>;
<a name="l08525"></a><a class="code" href="unioncvmx__lmcx__int__en.html#ad85a56ddb7b352e0ddf68e5d4711dd57">08525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">cvmx_lmcx_int_en_s</a>             <a class="code" href="unioncvmx__lmcx__int__en.html#ad85a56ddb7b352e0ddf68e5d4711dd57">cn70xx</a>;
<a name="l08526"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a861b7c831c73b3697326a6ded9c12159">08526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">cvmx_lmcx_int_en_s</a>             <a class="code" href="unioncvmx__lmcx__int__en.html#a861b7c831c73b3697326a6ded9c12159">cn70xxp1</a>;
<a name="l08527"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a2e7e44523160864d30f11ed689d567b0">08527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">cvmx_lmcx_int_en_s</a>             <a class="code" href="unioncvmx__lmcx__int__en.html#a2e7e44523160864d30f11ed689d567b0">cn73xx</a>;
<a name="l08528"></a><a class="code" href="unioncvmx__lmcx__int__en.html#ab664f00d6a557a4369e89d7a33cda185">08528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">cvmx_lmcx_int_en_s</a>             <a class="code" href="unioncvmx__lmcx__int__en.html#ab664f00d6a557a4369e89d7a33cda185">cn78xx</a>;
<a name="l08529"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a31884a4241a9de3ebb42f09ceca748ba">08529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">cvmx_lmcx_int_en_s</a>             <a class="code" href="unioncvmx__lmcx__int__en.html#a31884a4241a9de3ebb42f09ceca748ba">cn78xxp1</a>;
<a name="l08530"></a><a class="code" href="unioncvmx__lmcx__int__en.html#ab0a3b6ce6f203fbc173aa368ebca4c2f">08530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__cn61xx.html">cvmx_lmcx_int_en_cn61xx</a>        <a class="code" href="unioncvmx__lmcx__int__en.html#ab0a3b6ce6f203fbc173aa368ebca4c2f">cnf71xx</a>;
<a name="l08531"></a><a class="code" href="unioncvmx__lmcx__int__en.html#a4f201f304ed3f29e193b8f691ceb30f9">08531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__int__en_1_1cvmx__lmcx__int__en__s.html">cvmx_lmcx_int_en_s</a>             <a class="code" href="unioncvmx__lmcx__int__en.html#a4f201f304ed3f29e193b8f691ceb30f9">cnf75xx</a>;
<a name="l08532"></a>08532 };
<a name="l08533"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a31dcba2b92b1acccc2b84969ac568804">08533</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__int__en.html" title="cvmx_lmc::_int_en">cvmx_lmcx_int_en</a> <a class="code" href="unioncvmx__lmcx__int__en.html" title="cvmx_lmc::_int_en">cvmx_lmcx_int_en_t</a>;
<a name="l08534"></a>08534 <span class="comment"></span>
<a name="l08535"></a>08535 <span class="comment">/**</span>
<a name="l08536"></a>08536 <span class="comment"> * cvmx_lmc#_lane#_crc_swiz</span>
<a name="l08537"></a>08537 <span class="comment"> *</span>
<a name="l08538"></a>08538 <span class="comment"> * This register contains the CRC bit swizzle for even and odd ranks.</span>
<a name="l08539"></a>08539 <span class="comment"> *</span>
<a name="l08540"></a>08540 <span class="comment"> */</span>
<a name="l08541"></a><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html">08541</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html" title="cvmx_lmc::_lane::_crc_swiz">cvmx_lmcx_lanex_crc_swiz</a> {
<a name="l08542"></a><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#ae5b37da001f4ce58a5ac473648a6bf22">08542</a>     uint64_t <a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#ae5b37da001f4ce58a5ac473648a6bf22">u64</a>;
<a name="l08543"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html">08543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html">cvmx_lmcx_lanex_crc_swiz_s</a> {
<a name="l08544"></a>08544 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08545"></a>08545 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a6b98f7601032f6b9490de2089f6324c5">reserved_56_63</a>               : 8;
<a name="l08546"></a>08546     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a6a4d0c866d8ddb11f9bd38e3067480f6">r1_swiz7</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 7. */</span>
<a name="l08547"></a>08547     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#acf2c8ed9e430eb9a0f6ac2f9793780f0">r1_swiz6</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 6. */</span>
<a name="l08548"></a>08548     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#ae1360a4a964a4156dff6a8785da3df2a">r1_swiz5</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 5. */</span>
<a name="l08549"></a>08549     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#aa94b889256e5d799f65d1e26d230dcc8">r1_swiz4</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 4. */</span>
<a name="l08550"></a>08550     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a697788e4cb3a208fbf0cf5ee7eece514">r1_swiz3</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 3. */</span>
<a name="l08551"></a>08551     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a97b6adca57794c9395a55be66dd8578d">r1_swiz2</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 2. */</span>
<a name="l08552"></a>08552     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a987f9841320814dccae8a12d8cb1e4f4">r1_swiz1</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 1. */</span>
<a name="l08553"></a>08553     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#ae9ba3619367ca652ae0cf18c6316cc46">r1_swiz0</a>                     : 3;  <span class="comment">/**&lt; Bit select for odd rank, bit 0. */</span>
<a name="l08554"></a>08554     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#abaaedde47d0d01809b9b266be4cc8bfa">reserved_24_31</a>               : 8;
<a name="l08555"></a>08555     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a78e14d738a1241509a1aa424f78a0bc3">r0_swiz7</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 7. */</span>
<a name="l08556"></a>08556     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a810f673769eb701c04284f77f3dd4c3f">r0_swiz6</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 6. */</span>
<a name="l08557"></a>08557     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a201ae2c88940c977ec2fa3b5db55dd0f">r0_swiz5</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 5. */</span>
<a name="l08558"></a>08558     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a12fdac8d25dcb377acbfa865dfbdb515">r0_swiz4</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 4. */</span>
<a name="l08559"></a>08559     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#af9c3eb5a41cb75eb287efc5dc2185d34">r0_swiz3</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 3. */</span>
<a name="l08560"></a>08560     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a898bb6f7b3a9e115659096b5411c177f">r0_swiz2</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 2. */</span>
<a name="l08561"></a>08561     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a4c8d3db8ccdfaa0366741723c8f98ac5">r0_swiz1</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 1. */</span>
<a name="l08562"></a>08562     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a99ac5e04e3cb72ac1e19d724745c6741">r0_swiz0</a>                     : 3;  <span class="comment">/**&lt; Bit select for even rank, bit 0. */</span>
<a name="l08563"></a>08563 <span class="preprocessor">#else</span>
<a name="l08564"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a99ac5e04e3cb72ac1e19d724745c6741">08564</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a99ac5e04e3cb72ac1e19d724745c6741">r0_swiz0</a>                     : 3;
<a name="l08565"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a4c8d3db8ccdfaa0366741723c8f98ac5">08565</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a4c8d3db8ccdfaa0366741723c8f98ac5">r0_swiz1</a>                     : 3;
<a name="l08566"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a898bb6f7b3a9e115659096b5411c177f">08566</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a898bb6f7b3a9e115659096b5411c177f">r0_swiz2</a>                     : 3;
<a name="l08567"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#af9c3eb5a41cb75eb287efc5dc2185d34">08567</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#af9c3eb5a41cb75eb287efc5dc2185d34">r0_swiz3</a>                     : 3;
<a name="l08568"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a12fdac8d25dcb377acbfa865dfbdb515">08568</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a12fdac8d25dcb377acbfa865dfbdb515">r0_swiz4</a>                     : 3;
<a name="l08569"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a201ae2c88940c977ec2fa3b5db55dd0f">08569</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a201ae2c88940c977ec2fa3b5db55dd0f">r0_swiz5</a>                     : 3;
<a name="l08570"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a810f673769eb701c04284f77f3dd4c3f">08570</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a810f673769eb701c04284f77f3dd4c3f">r0_swiz6</a>                     : 3;
<a name="l08571"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a78e14d738a1241509a1aa424f78a0bc3">08571</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a78e14d738a1241509a1aa424f78a0bc3">r0_swiz7</a>                     : 3;
<a name="l08572"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#abaaedde47d0d01809b9b266be4cc8bfa">08572</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#abaaedde47d0d01809b9b266be4cc8bfa">reserved_24_31</a>               : 8;
<a name="l08573"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#ae9ba3619367ca652ae0cf18c6316cc46">08573</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#ae9ba3619367ca652ae0cf18c6316cc46">r1_swiz0</a>                     : 3;
<a name="l08574"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a987f9841320814dccae8a12d8cb1e4f4">08574</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a987f9841320814dccae8a12d8cb1e4f4">r1_swiz1</a>                     : 3;
<a name="l08575"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a97b6adca57794c9395a55be66dd8578d">08575</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a97b6adca57794c9395a55be66dd8578d">r1_swiz2</a>                     : 3;
<a name="l08576"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a697788e4cb3a208fbf0cf5ee7eece514">08576</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a697788e4cb3a208fbf0cf5ee7eece514">r1_swiz3</a>                     : 3;
<a name="l08577"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#aa94b889256e5d799f65d1e26d230dcc8">08577</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#aa94b889256e5d799f65d1e26d230dcc8">r1_swiz4</a>                     : 3;
<a name="l08578"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#ae1360a4a964a4156dff6a8785da3df2a">08578</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#ae1360a4a964a4156dff6a8785da3df2a">r1_swiz5</a>                     : 3;
<a name="l08579"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#acf2c8ed9e430eb9a0f6ac2f9793780f0">08579</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#acf2c8ed9e430eb9a0f6ac2f9793780f0">r1_swiz6</a>                     : 3;
<a name="l08580"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a6a4d0c866d8ddb11f9bd38e3067480f6">08580</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a6a4d0c866d8ddb11f9bd38e3067480f6">r1_swiz7</a>                     : 3;
<a name="l08581"></a><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a6b98f7601032f6b9490de2089f6324c5">08581</a>     uint64_t <a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html#a6b98f7601032f6b9490de2089f6324c5">reserved_56_63</a>               : 8;
<a name="l08582"></a>08582 <span class="preprocessor">#endif</span>
<a name="l08583"></a>08583 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#a2062b5688d9a8be85d61506170d68a1c">s</a>;
<a name="l08584"></a><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#a4c6f070c4ca7e748bdf70576b189ea12">08584</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html">cvmx_lmcx_lanex_crc_swiz_s</a>     <a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#a4c6f070c4ca7e748bdf70576b189ea12">cn73xx</a>;
<a name="l08585"></a><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#a31bf30fc8df74ed8bab2258240528d34">08585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html">cvmx_lmcx_lanex_crc_swiz_s</a>     <a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#a31bf30fc8df74ed8bab2258240528d34">cn78xx</a>;
<a name="l08586"></a><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#ac80c53506e726ed211241cbdbc294382">08586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html">cvmx_lmcx_lanex_crc_swiz_s</a>     <a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#ac80c53506e726ed211241cbdbc294382">cn78xxp1</a>;
<a name="l08587"></a><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#a847ac6fe8f0ec06a1ffbc4a8cc955555">08587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__lanex__crc__swiz_1_1cvmx__lmcx__lanex__crc__swiz__s.html">cvmx_lmcx_lanex_crc_swiz_s</a>     <a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html#a847ac6fe8f0ec06a1ffbc4a8cc955555">cnf75xx</a>;
<a name="l08588"></a>08588 };
<a name="l08589"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad23bebcffd9c136cffd17d900c6d0621">08589</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html" title="cvmx_lmc::_lane::_crc_swiz">cvmx_lmcx_lanex_crc_swiz</a> <a class="code" href="unioncvmx__lmcx__lanex__crc__swiz.html" title="cvmx_lmc::_lane::_crc_swiz">cvmx_lmcx_lanex_crc_swiz_t</a>;
<a name="l08590"></a>08590 <span class="comment"></span>
<a name="l08591"></a>08591 <span class="comment">/**</span>
<a name="l08592"></a>08592 <span class="comment"> * cvmx_lmc#_mem_cfg0</span>
<a name="l08593"></a>08593 <span class="comment"> *</span>
<a name="l08594"></a>08594 <span class="comment"> * Specify the RSL base addresses for the block</span>
<a name="l08595"></a>08595 <span class="comment"> *</span>
<a name="l08596"></a>08596 <span class="comment"> *                  LMC_MEM_CFG0 = LMC Memory Configuration Register0</span>
<a name="l08597"></a>08597 <span class="comment"> *</span>
<a name="l08598"></a>08598 <span class="comment"> * This register controls certain parameters of  Memory Configuration</span>
<a name="l08599"></a>08599 <span class="comment"> */</span>
<a name="l08600"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html">08600</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mem__cfg0.html" title="cvmx_lmc::_mem_cfg0">cvmx_lmcx_mem_cfg0</a> {
<a name="l08601"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a84b6a896432a302db1e3d442273a8232">08601</a>     uint64_t <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a84b6a896432a302db1e3d442273a8232">u64</a>;
<a name="l08602"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">08602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a> {
<a name="l08603"></a>08603 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08604"></a>08604 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a799bfe7adfad384688ed652048a5ee65">reserved_32_63</a>               : 32;
<a name="l08605"></a>08605     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a12392ce05d0c2b85b4ecb4a750374fa0">reset</a>                        : 1;  <span class="comment">/**&lt; Reset oneshot pulse for refresh counter,</span>
<a name="l08606"></a>08606 <span class="comment">                                                         and LMC_OPS_CNT_*, LMC_IFB_CNT_*, and LMC_DCLK_CNT_*</span>
<a name="l08607"></a>08607 <span class="comment">                                                         CSR&apos;s. SW should write this to a one, then re-write</span>
<a name="l08608"></a>08608 <span class="comment">                                                         it to a zero to cause the reset. */</span>
<a name="l08609"></a>08609     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a304b162248ce88077f8975f37424a063">silo_qc</a>                      : 1;  <span class="comment">/**&lt; Adds a Quarter Cycle granularity to generate</span>
<a name="l08610"></a>08610 <span class="comment">                                                         dqs pulse generation for silo.</span>
<a name="l08611"></a>08611 <span class="comment">                                                         Combination of Silo_HC and Silo_QC gives the</span>
<a name="l08612"></a>08612 <span class="comment">                                                         ability to position the read enable with quarter</span>
<a name="l08613"></a>08613 <span class="comment">                                                         cycle resolution. This is applied on all the bytes</span>
<a name="l08614"></a>08614 <span class="comment">                                                         uniformly. */</span>
<a name="l08615"></a>08615     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a992e588733d9281e057d1a06e1daa78c">bunk_ena</a>                     : 1;  <span class="comment">/**&lt; Bunk Enable aka RANK ena (for use with dual-rank DIMMs)</span>
<a name="l08616"></a>08616 <span class="comment">                                                         For dual-rank DIMMs, the bunk_ena bit will enable</span>
<a name="l08617"></a>08617 <span class="comment">                                                         the drive of the CS_N[1:0] pins based on the</span>
<a name="l08618"></a>08618 <span class="comment">                                                         (pbank_lsb-1) address bit.</span>
<a name="l08619"></a>08619 <span class="comment">                                                         Write 0 for SINGLE ranked DIMM&apos;s. */</span>
<a name="l08620"></a>08620     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#acb012716032ae4531082d4dd50f5f9ac">ded_err</a>                      : 4;  <span class="comment">/**&lt; Double Error detected (DED) of Rd Data</span>
<a name="l08621"></a>08621 <span class="comment">                                                         In 128b mode, ecc is calulated on 1 cycle worth of data</span>
<a name="l08622"></a>08622 <span class="comment">                                                         [25] corresponds to DQ[63:0], Phase0</span>
<a name="l08623"></a>08623 <span class="comment">                                                         [26] corresponds to DQ[127:64], Phase0</span>
<a name="l08624"></a>08624 <span class="comment">                                                         [27] corresponds to DQ[63:0], Phase1</span>
<a name="l08625"></a>08625 <span class="comment">                                                         [28] corresponds to DQ[127:64], Phase1</span>
<a name="l08626"></a>08626 <span class="comment">                                                         In 64b mode, ecc is calculated on 2 cycle worth of data</span>
<a name="l08627"></a>08627 <span class="comment">                                                         [25] corresponds to DQ[63:0], Phase0, cycle0</span>
<a name="l08628"></a>08628 <span class="comment">                                                         [26] corresponds to DQ[63:0], Phase0, cycle1</span>
<a name="l08629"></a>08629 <span class="comment">                                                         [27] corresponds to DQ[63:0], Phase1, cycle0</span>
<a name="l08630"></a>08630 <span class="comment">                                                         [28] corresponds to DQ[63:0], Phase1, cycle1</span>
<a name="l08631"></a>08631 <span class="comment">                                                         Write of 1 will clear the corresponding error bit */</span>
<a name="l08632"></a>08632     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a7c82557afb1f094ba2ce1a491d613197">sec_err</a>                      : 4;  <span class="comment">/**&lt; Single Error (corrected) of Rd Data</span>
<a name="l08633"></a>08633 <span class="comment">                                                         In 128b mode, ecc is calulated on 1 cycle worth of data</span>
<a name="l08634"></a>08634 <span class="comment">                                                         [21] corresponds to DQ[63:0], Phase0</span>
<a name="l08635"></a>08635 <span class="comment">                                                         [22] corresponds to DQ[127:64], Phase0</span>
<a name="l08636"></a>08636 <span class="comment">                                                         [23] corresponds to DQ[63:0], Phase1</span>
<a name="l08637"></a>08637 <span class="comment">                                                         [24] corresponds to DQ[127:64], Phase1</span>
<a name="l08638"></a>08638 <span class="comment">                                                         In 64b mode, ecc is calculated on 2 cycle worth of data</span>
<a name="l08639"></a>08639 <span class="comment">                                                         [21] corresponds to DQ[63:0], Phase0, cycle0</span>
<a name="l08640"></a>08640 <span class="comment">                                                         [22] corresponds to DQ[63:0], Phase0, cycle1</span>
<a name="l08641"></a>08641 <span class="comment">                                                         [23] corresponds to DQ[63:0], Phase1, cycle0</span>
<a name="l08642"></a>08642 <span class="comment">                                                         [24] corresponds to DQ[63:0], Phase1, cycle1</span>
<a name="l08643"></a>08643 <span class="comment">                                                         Write of 1 will clear the corresponding error bit */</span>
<a name="l08644"></a>08644     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a449c011f4b3f4446a58010000fca2460">intr_ded_ena</a>                 : 1;  <span class="comment">/**&lt; ECC Double Error Detect(DED) Interrupt Enable bit</span>
<a name="l08645"></a>08645 <span class="comment">                                                         When set, the memory controller raises a processor</span>
<a name="l08646"></a>08646 <span class="comment">                                                         interrupt on detecting an uncorrectable Dbl Bit ECC</span>
<a name="l08647"></a>08647 <span class="comment">                                                         error. */</span>
<a name="l08648"></a>08648     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a8afe3a6eb946e13d33cfe0410c61949b">intr_sec_ena</a>                 : 1;  <span class="comment">/**&lt; ECC Single Error Correct(SEC) Interrupt Enable bit</span>
<a name="l08649"></a>08649 <span class="comment">                                                         When set, the memory controller raises a processor</span>
<a name="l08650"></a>08650 <span class="comment">                                                         interrupt on detecting a correctable Single Bit ECC</span>
<a name="l08651"></a>08651 <span class="comment">                                                         error. */</span>
<a name="l08652"></a>08652     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#af9aed2fdd8e69fe30a5df79b6faabaea">tcl</a>                          : 4;  <span class="comment">/**&lt; This register is not used */</span>
<a name="l08653"></a>08653     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a19b37ac0928b05e359d640ffef0cce70">ref_int</a>                      : 6;  <span class="comment">/**&lt; Refresh interval represented in \#of 512 dclk increments.</span>
<a name="l08654"></a>08654 <span class="comment">                                                         Program this to RND-DN(tREFI/clkPeriod/512)</span>
<a name="l08655"></a>08655 <span class="comment">                                                            - 000000: RESERVED</span>
<a name="l08656"></a>08656 <span class="comment">                                                            - 000001: 1 * 512  = 512 dclks</span>
<a name="l08657"></a>08657 <span class="comment">                                                             - ...</span>
<a name="l08658"></a>08658 <span class="comment">                                                            - 111111: 63 * 512 = 32256 dclks */</span>
<a name="l08659"></a>08659     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#aac4bc6ae8def537099ff4c8cb750a054">pbank_lsb</a>                    : 4;  <span class="comment">/**&lt; Physical Bank address select</span>
<a name="l08660"></a>08660 <span class="comment">                                                                                 Reverting to the explanation for ROW_LSB,</span>
<a name="l08661"></a>08661 <span class="comment">                                                                                 PBank_LSB would be Row_LSB bit + \#rowbits</span>
<a name="l08662"></a>08662 <span class="comment">                                                                                 + \#rankbits</span>
<a name="l08663"></a>08663 <span class="comment">                                                                                 In the 512MB DIMM Example, assuming no rank bits:</span>
<a name="l08664"></a>08664 <span class="comment">                                                                                 pbank_lsb=mem_addr[15+13] for 64 b mode</span>
<a name="l08665"></a>08665 <span class="comment">                                                                                          =mem_addr[16+13] for 128b mode</span>
<a name="l08666"></a>08666 <span class="comment">                                                                                 Hence the parameter</span>
<a name="l08667"></a>08667 <span class="comment">                                                         0000:pbank[1:0] = mem_adr[28:27]    / rank = mem_adr[26] (if bunk_ena)</span>
<a name="l08668"></a>08668 <span class="comment">                                                         0001:pbank[1:0] = mem_adr[29:28]    / rank = mem_adr[27]      &quot;</span>
<a name="l08669"></a>08669 <span class="comment">                                                         0010:pbank[1:0] = mem_adr[30:29]    / rank = mem_adr[28]      &quot;</span>
<a name="l08670"></a>08670 <span class="comment">                                                         0011:pbank[1:0] = mem_adr[31:30]    / rank = mem_adr[29]      &quot;</span>
<a name="l08671"></a>08671 <span class="comment">                                                         0100:pbank[1:0] = mem_adr[32:31]    / rank = mem_adr[30]      &quot;</span>
<a name="l08672"></a>08672 <span class="comment">                                                         0101:pbank[1:0] = mem_adr[33:32]    / rank = mem_adr[31]      &quot;</span>
<a name="l08673"></a>08673 <span class="comment">                                                         0110:pbank[1:0] =[1&apos;b0,mem_adr[33]] / rank = mem_adr[32]      &quot;</span>
<a name="l08674"></a>08674 <span class="comment">                                                         0111:pbank[1:0] =[2&apos;b0]             / rank = mem_adr[33]      &quot;</span>
<a name="l08675"></a>08675 <span class="comment">                                                         1000-1111: RESERVED */</span>
<a name="l08676"></a>08676     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a953328cdddb90d7206871923bd6582b5">row_lsb</a>                      : 3;  <span class="comment">/**&lt; Encoding used to determine which memory address</span>
<a name="l08677"></a>08677 <span class="comment">                                                         bit position represents the low order DDR ROW address.</span>
<a name="l08678"></a>08678 <span class="comment">                                                         The processor&apos;s memory address[33:7] needs to be</span>
<a name="l08679"></a>08679 <span class="comment">                                                         translated to DRAM addresses (bnk,row,col,rank and dimm)</span>
<a name="l08680"></a>08680 <span class="comment">                                                         and that is a function of the following:</span>
<a name="l08681"></a>08681 <span class="comment">                                                         1. \# Banks (4 or 8) - spec&apos;d by BANK8</span>
<a name="l08682"></a>08682 <span class="comment">                                                         2. Datapath Width(64 or 128) - MODE128b</span>
<a name="l08683"></a>08683 <span class="comment">                                                         3. \# Ranks in a DIMM - spec&apos;d by BUNK_ENA</span>
<a name="l08684"></a>08684 <span class="comment">                                                         4. \# DIMM&apos;s in the system</span>
<a name="l08685"></a>08685 <span class="comment">                                                         5. \# Column Bits of the memory part - spec&apos;d indirectly</span>
<a name="l08686"></a>08686 <span class="comment">                                                         by this register.</span>
<a name="l08687"></a>08687 <span class="comment">                                                         6. \# Row Bits of the memory part - spec&apos;d indirectly</span>
<a name="l08688"></a>08688 <span class="comment">                                                         by the register below (PBANK_LSB).</span>
<a name="l08689"></a>08689 <span class="comment">                                                         Illustration: For Micron&apos;s MT18HTF6472A,512MB DDR2</span>
<a name="l08690"></a>08690 <span class="comment">                                                         Unbuffered DIMM which uses 256Mb parts (8M x 8 x 4),</span>
<a name="l08691"></a>08691 <span class="comment">                                                         \# Banks = 4 -&gt; 2 bits of BA</span>
<a name="l08692"></a>08692 <span class="comment">                                                         \# Columns = 1K -&gt; 10 bits of Col</span>
<a name="l08693"></a>08693 <span class="comment">                                                         \# Rows = 8K -&gt; 13 bits of Row</span>
<a name="l08694"></a>08694 <span class="comment">                                                         Assuming that the total Data width is 128, this is how</span>
<a name="l08695"></a>08695 <span class="comment">                                                         we arrive at row_lsb:</span>
<a name="l08696"></a>08696 <span class="comment">                                                         Col Address starts from mem_addr[4] for 128b (16Bytes)</span>
<a name="l08697"></a>08697 <span class="comment">                                                         dq width or from mem_addr[3] for 64b (8Bytes) dq width</span>
<a name="l08698"></a>08698 <span class="comment">                                                         \# col + \# bank = 12. Hence row_lsb is mem_adr[15] for</span>
<a name="l08699"></a>08699 <span class="comment">                                                         64bmode or mem_adr[16] for 128b mode. Hence row_lsb</span>
<a name="l08700"></a>08700 <span class="comment">                                                         parameter should be set to 001 (64b) or 010 (128b).</span>
<a name="l08701"></a>08701 <span class="comment">                                                              - 000: row_lsb = mem_adr[14]</span>
<a name="l08702"></a>08702 <span class="comment">                                                              - 001: row_lsb = mem_adr[15]</span>
<a name="l08703"></a>08703 <span class="comment">                                                              - 010: row_lsb = mem_adr[16]</span>
<a name="l08704"></a>08704 <span class="comment">                                                              - 011: row_lsb = mem_adr[17]</span>
<a name="l08705"></a>08705 <span class="comment">                                                              - 100: row_lsb = mem_adr[18]</span>
<a name="l08706"></a>08706 <span class="comment">                                                              - 101-111:row_lsb = RESERVED */</span>
<a name="l08707"></a>08707     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#ab2dcf616c1c4339b4797280ffc12cbe7">ecc_ena</a>                      : 1;  <span class="comment">/**&lt; ECC Enable: When set will enable the 8b ECC</span>
<a name="l08708"></a>08708 <span class="comment">                                                         check/correct logic. Should be 1 when used with DIMMs</span>
<a name="l08709"></a>08709 <span class="comment">                                                         with ECC. 0, otherwise.</span>
<a name="l08710"></a>08710 <span class="comment">                                                         When this mode is turned on, DQ[71:64] and DQ[143:137]</span>
<a name="l08711"></a>08711 <span class="comment">                                                         on writes, will contain the ECC code generated for</span>
<a name="l08712"></a>08712 <span class="comment">                                                         the lower 64 and upper 64 bits of data which will</span>
<a name="l08713"></a>08713 <span class="comment">                                                         written in the memory and then later on reads, used</span>
<a name="l08714"></a>08714 <span class="comment">                                                         to check for Single bit error (which will be auto-</span>
<a name="l08715"></a>08715 <span class="comment">                                                         corrected) and Double Bit error (which will be</span>
<a name="l08716"></a>08716 <span class="comment">                                                         reported). When not turned on, DQ[71:64] and DQ[143:137]</span>
<a name="l08717"></a>08717 <span class="comment">                                                         are driven to 0.  Please refer to SEC_ERR, DED_ERR,</span>
<a name="l08718"></a>08718 <span class="comment">                                                         LMC_FADR, and LMC_ECC_SYND registers</span>
<a name="l08719"></a>08719 <span class="comment">                                                         for diagnostics information when there is an error. */</span>
<a name="l08720"></a>08720     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a6d0cf63c4039058df5d90b287dc39de7">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory initialization</span>
<a name="l08721"></a>08721 <span class="comment">                                                         sequence. */</span>
<a name="l08722"></a>08722 <span class="preprocessor">#else</span>
<a name="l08723"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a6d0cf63c4039058df5d90b287dc39de7">08723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a6d0cf63c4039058df5d90b287dc39de7">init_start</a>                   : 1;
<a name="l08724"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#ab2dcf616c1c4339b4797280ffc12cbe7">08724</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#ab2dcf616c1c4339b4797280ffc12cbe7">ecc_ena</a>                      : 1;
<a name="l08725"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a953328cdddb90d7206871923bd6582b5">08725</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a953328cdddb90d7206871923bd6582b5">row_lsb</a>                      : 3;
<a name="l08726"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#aac4bc6ae8def537099ff4c8cb750a054">08726</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#aac4bc6ae8def537099ff4c8cb750a054">pbank_lsb</a>                    : 4;
<a name="l08727"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a19b37ac0928b05e359d640ffef0cce70">08727</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a19b37ac0928b05e359d640ffef0cce70">ref_int</a>                      : 6;
<a name="l08728"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#af9aed2fdd8e69fe30a5df79b6faabaea">08728</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#af9aed2fdd8e69fe30a5df79b6faabaea">tcl</a>                          : 4;
<a name="l08729"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a8afe3a6eb946e13d33cfe0410c61949b">08729</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a8afe3a6eb946e13d33cfe0410c61949b">intr_sec_ena</a>                 : 1;
<a name="l08730"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a449c011f4b3f4446a58010000fca2460">08730</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a449c011f4b3f4446a58010000fca2460">intr_ded_ena</a>                 : 1;
<a name="l08731"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a7c82557afb1f094ba2ce1a491d613197">08731</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a7c82557afb1f094ba2ce1a491d613197">sec_err</a>                      : 4;
<a name="l08732"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#acb012716032ae4531082d4dd50f5f9ac">08732</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#acb012716032ae4531082d4dd50f5f9ac">ded_err</a>                      : 4;
<a name="l08733"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a992e588733d9281e057d1a06e1daa78c">08733</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a992e588733d9281e057d1a06e1daa78c">bunk_ena</a>                     : 1;
<a name="l08734"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a304b162248ce88077f8975f37424a063">08734</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a304b162248ce88077f8975f37424a063">silo_qc</a>                      : 1;
<a name="l08735"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a12392ce05d0c2b85b4ecb4a750374fa0">08735</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a12392ce05d0c2b85b4ecb4a750374fa0">reset</a>                        : 1;
<a name="l08736"></a><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a799bfe7adfad384688ed652048a5ee65">08736</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html#a799bfe7adfad384688ed652048a5ee65">reserved_32_63</a>               : 32;
<a name="l08737"></a>08737 <span class="preprocessor">#endif</span>
<a name="l08738"></a>08738 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a353d83c24d939afc9b74adbd24a4603f">s</a>;
<a name="l08739"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a0febeb4c871387207db996a68aa64780">08739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a0febeb4c871387207db996a68aa64780">cn30xx</a>;
<a name="l08740"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a8a59f7bbbbc436c53037321efd77fe4e">08740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a8a59f7bbbbc436c53037321efd77fe4e">cn31xx</a>;
<a name="l08741"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a040b4a596f60b565a80ea5812fce7aa4">08741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a040b4a596f60b565a80ea5812fce7aa4">cn38xx</a>;
<a name="l08742"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a7cc59ae4ed642160e3f15ea8d4b203bf">08742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a7cc59ae4ed642160e3f15ea8d4b203bf">cn38xxp2</a>;
<a name="l08743"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#ae3eb6dbc1a1838559df3c42a8a7854f6">08743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#ae3eb6dbc1a1838559df3c42a8a7854f6">cn50xx</a>;
<a name="l08744"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#af5e651fe52ad9a318454686366df4e9f">08744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#af5e651fe52ad9a318454686366df4e9f">cn52xx</a>;
<a name="l08745"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#afa29f0602e3b953d6b78ac88e8ada179">08745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#afa29f0602e3b953d6b78ac88e8ada179">cn52xxp1</a>;
<a name="l08746"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a35d4d05f6224d8caea1c6df25f65ac4f">08746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a35d4d05f6224d8caea1c6df25f65ac4f">cn56xx</a>;
<a name="l08747"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#aa50f561e20cddc9306d58c2eeee4a028">08747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#aa50f561e20cddc9306d58c2eeee4a028">cn56xxp1</a>;
<a name="l08748"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a84c537f5d8132e5f407a8399aed53695">08748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#a84c537f5d8132e5f407a8399aed53695">cn58xx</a>;
<a name="l08749"></a><a class="code" href="unioncvmx__lmcx__mem__cfg0.html#aaef6658c5beeb1f0fd0a22f2086b668a">08749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg0_1_1cvmx__lmcx__mem__cfg0__s.html">cvmx_lmcx_mem_cfg0_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg0.html#aaef6658c5beeb1f0fd0a22f2086b668a">cn58xxp1</a>;
<a name="l08750"></a>08750 };
<a name="l08751"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a592bdf194e6a6f25a09077e4c77e167f">08751</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mem__cfg0.html" title="cvmx_lmc::_mem_cfg0">cvmx_lmcx_mem_cfg0</a> <a class="code" href="unioncvmx__lmcx__mem__cfg0.html" title="cvmx_lmc::_mem_cfg0">cvmx_lmcx_mem_cfg0_t</a>;
<a name="l08752"></a>08752 <span class="comment"></span>
<a name="l08753"></a>08753 <span class="comment">/**</span>
<a name="l08754"></a>08754 <span class="comment"> * cvmx_lmc#_mem_cfg1</span>
<a name="l08755"></a>08755 <span class="comment"> *</span>
<a name="l08756"></a>08756 <span class="comment"> * LMC_MEM_CFG1 = LMC Memory Configuration Register1</span>
<a name="l08757"></a>08757 <span class="comment"> *</span>
<a name="l08758"></a>08758 <span class="comment"> * This register controls the External Memory Configuration Timing Parameters. Please refer to the</span>
<a name="l08759"></a>08759 <span class="comment"> * appropriate DDR part spec from your memory vendor for the various values in this CSR.</span>
<a name="l08760"></a>08760 <span class="comment"> * The details of each of these timing parameters can be found in the JEDEC spec or the vendor</span>
<a name="l08761"></a>08761 <span class="comment"> * spec of the memory parts.</span>
<a name="l08762"></a>08762 <span class="comment"> */</span>
<a name="l08763"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html">08763</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mem__cfg1.html" title="cvmx_lmc::_mem_cfg1">cvmx_lmcx_mem_cfg1</a> {
<a name="l08764"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a7d973d0519d20d7711ccd7cf6dc0f64a">08764</a>     uint64_t <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a7d973d0519d20d7711ccd7cf6dc0f64a">u64</a>;
<a name="l08765"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html">08765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html">cvmx_lmcx_mem_cfg1_s</a> {
<a name="l08766"></a>08766 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08767"></a>08767 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a35d65c28456593c92e3a5ae9fd688ace">reserved_32_63</a>               : 32;
<a name="l08768"></a>08768     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a95dbddbfa4fd5ed27d28550874cb1777">comp_bypass</a>                  : 1;  <span class="comment">/**&lt; Compensation bypass. */</span>
<a name="l08769"></a>08769     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#add258f2e6c89ae8b9a8535a04b663472">trrd</a>                         : 3;  <span class="comment">/**&lt; tRRD cycles: ACT-ACT timing parameter for different</span>
<a name="l08770"></a>08770 <span class="comment">                                                         banks. (Represented in tCYC cycles == 1dclks)</span>
<a name="l08771"></a>08771 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,200MHz=3)</span>
<a name="l08772"></a>08772 <span class="comment">                                                         For DDR2, TYP=7.5ns</span>
<a name="l08773"></a>08773 <span class="comment">                                                            - 000: RESERVED</span>
<a name="l08774"></a>08774 <span class="comment">                                                            - 001: 1 tCYC</span>
<a name="l08775"></a>08775 <span class="comment">                                                            - 010: 2 tCYC</span>
<a name="l08776"></a>08776 <span class="comment">                                                            - 011: 3 tCYC</span>
<a name="l08777"></a>08777 <span class="comment">                                                            - 100: 4 tCYC</span>
<a name="l08778"></a>08778 <span class="comment">                                                            - 101: 5 tCYC</span>
<a name="l08779"></a>08779 <span class="comment">                                                            - 110: 6 tCYC</span>
<a name="l08780"></a>08780 <span class="comment">                                                            - 111: 7 tCYC */</span>
<a name="l08781"></a>08781     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a23c20e8541bb7cc33380e4fbc43f654f">caslat</a>                       : 3;  <span class="comment">/**&lt; CAS Latency Encoding which is loaded into each DDR</span>
<a name="l08782"></a>08782 <span class="comment">                                                         SDRAM device (MRS[6:4]) upon power-up (INIT_START=1).</span>
<a name="l08783"></a>08783 <span class="comment">                                                         (Represented in tCYC cycles == 1 dclks)</span>
<a name="l08784"></a>08784 <span class="comment">                                                            000 RESERVED</span>
<a name="l08785"></a>08785 <span class="comment">                                                            001 RESERVED</span>
<a name="l08786"></a>08786 <span class="comment">                                                            010 2.0 tCYC</span>
<a name="l08787"></a>08787 <span class="comment">                                                            011 3.0 tCYC</span>
<a name="l08788"></a>08788 <span class="comment">                                                            100 4.0 tCYC</span>
<a name="l08789"></a>08789 <span class="comment">                                                            101 5.0 tCYC</span>
<a name="l08790"></a>08790 <span class="comment">                                                            110 6.0 tCYC</span>
<a name="l08791"></a>08791 <span class="comment">                                                            111 RESERVED</span>
<a name="l08792"></a>08792 <span class="comment">                                                         eg). The parameters TSKW, SILO_HC, and SILO_QC can</span>
<a name="l08793"></a>08793 <span class="comment">                                                         account for 1/4 cycle granularity in board/etch delays. */</span>
<a name="l08794"></a>08794     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a3e46025577d876ca369953834922f76b">tmrd</a>                         : 3;  <span class="comment">/**&lt; tMRD Cycles</span>
<a name="l08795"></a>08795 <span class="comment">                                                         (Represented in dclk tCYC)</span>
<a name="l08796"></a>08796 <span class="comment">                                                         For DDR2, its TYP 2*tCYC)</span>
<a name="l08797"></a>08797 <span class="comment">                                                             - 000: RESERVED</span>
<a name="l08798"></a>08798 <span class="comment">                                                             - 001: 1</span>
<a name="l08799"></a>08799 <span class="comment">                                                             - 010: 2</span>
<a name="l08800"></a>08800 <span class="comment">                                                             - 011: 3</span>
<a name="l08801"></a>08801 <span class="comment">                                                             - 100: 4</span>
<a name="l08802"></a>08802 <span class="comment">                                                             - 101-111: RESERVED */</span>
<a name="l08803"></a>08803     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a235515a5b56dbfbeccfd75cb51549707">trfc</a>                         : 5;  <span class="comment">/**&lt; Indicates tRFC constraints.</span>
<a name="l08804"></a>08804 <span class="comment">                                                         Set TRFC (CSR field) = RNDUP[tRFC(ns)/4*tcyc(ns)],</span>
<a name="l08805"></a>08805 <span class="comment">                                                         where tRFC is from the DDR2 spec, and tcyc(ns)</span>
<a name="l08806"></a>08806 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l08807"></a>08807 <span class="comment">                                                         For example, with 2Gb, DDR2-667 parts,</span>
<a name="l08808"></a>08808 <span class="comment">                                                         typ tRFC=195ns, so TRFC (CSR field) = 0x11.</span>
<a name="l08809"></a>08809 <span class="comment">                                                             TRFC (binary): Corresponding tRFC Cycles</span>
<a name="l08810"></a>08810 <span class="comment">                                                             ----------------------------------------</span>
<a name="l08811"></a>08811 <span class="comment">                                                             - 00000-00001: RESERVED</span>
<a name="l08812"></a>08812 <span class="comment">                                                             - 00010: 0-8</span>
<a name="l08813"></a>08813 <span class="comment">                                                             - 00011: 9-12</span>
<a name="l08814"></a>08814 <span class="comment">                                                             - 00100: 13-16</span>
<a name="l08815"></a>08815 <span class="comment">                                                             - ...</span>
<a name="l08816"></a>08816 <span class="comment">                                                             - 11110: 117-120</span>
<a name="l08817"></a>08817 <span class="comment">                                                             - 11111: 121-124 */</span>
<a name="l08818"></a>08818     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a0d511b8ac7a3e3c852b5bb5b25530be0">trp</a>                          : 4;  <span class="comment">/**&lt; tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)]</span>
<a name="l08819"></a>08819 <span class="comment">                                                         (Represented in tCYC cycles == 1dclk)</span>
<a name="l08820"></a>08820 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)</span>
<a name="l08821"></a>08821 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l08822"></a>08822 <span class="comment">                                                             - 0001: 1</span>
<a name="l08823"></a>08823 <span class="comment">                                                             - ...</span>
<a name="l08824"></a>08824 <span class="comment">                                                             - 1001: 9</span>
<a name="l08825"></a>08825 <span class="comment">                                                             - 1010-1111: RESERVED</span>
<a name="l08826"></a>08826 <span class="comment">                                                         When using parts with 8 banks (LMC_DDR2_CTL-&gt;BANK8</span>
<a name="l08827"></a>08827 <span class="comment">                                                         is 1), load tRP cycles + 1 into this register. */</span>
<a name="l08828"></a>08828     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#ace943d932d5106e2f7d993377709e1c9">twtr</a>                         : 4;  <span class="comment">/**&lt; tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)]</span>
<a name="l08829"></a>08829 <span class="comment">                                                         Last Wr Data to Rd Command time.</span>
<a name="l08830"></a>08830 <span class="comment">                                                         (Represented in tCYC cycles == 1dclks)</span>
<a name="l08831"></a>08831 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,400MHz=6, for TYP)</span>
<a name="l08832"></a>08832 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l08833"></a>08833 <span class="comment">                                                             - 0001: 1</span>
<a name="l08834"></a>08834 <span class="comment">                                                             - ...</span>
<a name="l08835"></a>08835 <span class="comment">                                                             - 0111: 7</span>
<a name="l08836"></a>08836 <span class="comment">                                                             - 1000-1111: RESERVED */</span>
<a name="l08837"></a>08837     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a6f7552633e5d17a84cd8888334f00be8">trcd</a>                         : 4;  <span class="comment">/**&lt; tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)]</span>
<a name="l08838"></a>08838 <span class="comment">                                                         (Represented in tCYC cycles == 1dclk)</span>
<a name="l08839"></a>08839 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)</span>
<a name="l08840"></a>08840 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l08841"></a>08841 <span class="comment">                                                             - 0001: 2 (2 is the smallest value allowed)</span>
<a name="l08842"></a>08842 <span class="comment">                                                             - 0002: 2</span>
<a name="l08843"></a>08843 <span class="comment">                                                             - ...</span>
<a name="l08844"></a>08844 <span class="comment">                                                             - 1001: 9</span>
<a name="l08845"></a>08845 <span class="comment">                                                             - 1010-1111: RESERVED</span>
<a name="l08846"></a>08846 <span class="comment">                                                         In 2T mode, make this register TRCD-1, not going</span>
<a name="l08847"></a>08847 <span class="comment">                                                         below 2. */</span>
<a name="l08848"></a>08848     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#ae4316aeb63ffe2ec932b8d499903d995">tras</a>                         : 5;  <span class="comment">/**&lt; tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)]</span>
<a name="l08849"></a>08849 <span class="comment">                                                         (Represented in tCYC cycles == 1 dclk)</span>
<a name="l08850"></a>08850 <span class="comment">                                                             - 00000-0001: RESERVED</span>
<a name="l08851"></a>08851 <span class="comment">                                                             - 00010: 2</span>
<a name="l08852"></a>08852 <span class="comment">                                                             - ...</span>
<a name="l08853"></a>08853 <span class="comment">                                                             - 11111: 31 */</span>
<a name="l08854"></a>08854 <span class="preprocessor">#else</span>
<a name="l08855"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#ae4316aeb63ffe2ec932b8d499903d995">08855</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#ae4316aeb63ffe2ec932b8d499903d995">tras</a>                         : 5;
<a name="l08856"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a6f7552633e5d17a84cd8888334f00be8">08856</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a6f7552633e5d17a84cd8888334f00be8">trcd</a>                         : 4;
<a name="l08857"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#ace943d932d5106e2f7d993377709e1c9">08857</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#ace943d932d5106e2f7d993377709e1c9">twtr</a>                         : 4;
<a name="l08858"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a0d511b8ac7a3e3c852b5bb5b25530be0">08858</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a0d511b8ac7a3e3c852b5bb5b25530be0">trp</a>                          : 4;
<a name="l08859"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a235515a5b56dbfbeccfd75cb51549707">08859</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a235515a5b56dbfbeccfd75cb51549707">trfc</a>                         : 5;
<a name="l08860"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a3e46025577d876ca369953834922f76b">08860</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a3e46025577d876ca369953834922f76b">tmrd</a>                         : 3;
<a name="l08861"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a23c20e8541bb7cc33380e4fbc43f654f">08861</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a23c20e8541bb7cc33380e4fbc43f654f">caslat</a>                       : 3;
<a name="l08862"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#add258f2e6c89ae8b9a8535a04b663472">08862</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#add258f2e6c89ae8b9a8535a04b663472">trrd</a>                         : 3;
<a name="l08863"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a95dbddbfa4fd5ed27d28550874cb1777">08863</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a95dbddbfa4fd5ed27d28550874cb1777">comp_bypass</a>                  : 1;
<a name="l08864"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a35d65c28456593c92e3a5ae9fd688ace">08864</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html#a35d65c28456593c92e3a5ae9fd688ace">reserved_32_63</a>               : 32;
<a name="l08865"></a>08865 <span class="preprocessor">#endif</span>
<a name="l08866"></a>08866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a76a279e6838bce9051c8a0608ea0c9a7">s</a>;
<a name="l08867"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#aae64d85549ad8da00a6694618f3be621">08867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html">cvmx_lmcx_mem_cfg1_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#aae64d85549ad8da00a6694618f3be621">cn30xx</a>;
<a name="l08868"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#ae65ad7f87b336223754c4947c3a3963c">08868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html">cvmx_lmcx_mem_cfg1_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#ae65ad7f87b336223754c4947c3a3963c">cn31xx</a>;
<a name="l08869"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">08869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a> {
<a name="l08870"></a>08870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08871"></a>08871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#adea5a2b4256a7c9f5c26a45ac8539c30">reserved_31_63</a>               : 33;
<a name="l08872"></a>08872     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a57e89358a6056e45440ca798dc52901d">trrd</a>                         : 3;  <span class="comment">/**&lt; tRRD cycles: ACT-ACT timing parameter for different</span>
<a name="l08873"></a>08873 <span class="comment">                                                         banks. (Represented in tCYC cycles == 1dclks)</span>
<a name="l08874"></a>08874 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,200MHz=3)</span>
<a name="l08875"></a>08875 <span class="comment">                                                         For DDR2, TYP=7.5ns</span>
<a name="l08876"></a>08876 <span class="comment">                                                            - 000: RESERVED</span>
<a name="l08877"></a>08877 <span class="comment">                                                            - 001: 1 tCYC</span>
<a name="l08878"></a>08878 <span class="comment">                                                            - 010: 2 tCYC</span>
<a name="l08879"></a>08879 <span class="comment">                                                            - 011: 3 tCYC</span>
<a name="l08880"></a>08880 <span class="comment">                                                            - 100: 4 tCYC</span>
<a name="l08881"></a>08881 <span class="comment">                                                            - 101: 5 tCYC</span>
<a name="l08882"></a>08882 <span class="comment">                                                            - 110-111: RESERVED */</span>
<a name="l08883"></a>08883     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a1a1e210a95eb84cd3219d5885ac59181">caslat</a>                       : 3;  <span class="comment">/**&lt; CAS Latency Encoding which is loaded into each DDR</span>
<a name="l08884"></a>08884 <span class="comment">                                                         SDRAM device (MRS[6:4]) upon power-up (INIT_START=1).</span>
<a name="l08885"></a>08885 <span class="comment">                                                         (Represented in tCYC cycles == 1 dclks)</span>
<a name="l08886"></a>08886 <span class="comment">                                                            000 RESERVED</span>
<a name="l08887"></a>08887 <span class="comment">                                                            001 RESERVED</span>
<a name="l08888"></a>08888 <span class="comment">                                                            010 2.0 tCYC</span>
<a name="l08889"></a>08889 <span class="comment">                                                            011 3.0 tCYC</span>
<a name="l08890"></a>08890 <span class="comment">                                                            100 4.0 tCYC</span>
<a name="l08891"></a>08891 <span class="comment">                                                            101 5.0 tCYC</span>
<a name="l08892"></a>08892 <span class="comment">                                                            110 6.0 tCYC (DDR2)</span>
<a name="l08893"></a>08893 <span class="comment">                                                                2.5 tCYC (DDR1)</span>
<a name="l08894"></a>08894 <span class="comment">                                                            111 RESERVED</span>
<a name="l08895"></a>08895 <span class="comment">                                                         eg). The parameters TSKW, SILO_HC, and SILO_QC can</span>
<a name="l08896"></a>08896 <span class="comment">                                                         account for 1/4 cycle granularity in board/etch delays. */</span>
<a name="l08897"></a>08897     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a64eca20f192158fe7b7e1b8b8c5b2e36">tmrd</a>                         : 3;  <span class="comment">/**&lt; tMRD Cycles</span>
<a name="l08898"></a>08898 <span class="comment">                                                         (Represented in dclk tCYC)</span>
<a name="l08899"></a>08899 <span class="comment">                                                         For DDR2, its TYP 2*tCYC)</span>
<a name="l08900"></a>08900 <span class="comment">                                                             - 000: RESERVED</span>
<a name="l08901"></a>08901 <span class="comment">                                                             - 001: 1</span>
<a name="l08902"></a>08902 <span class="comment">                                                             - 010: 2</span>
<a name="l08903"></a>08903 <span class="comment">                                                             - 011: 3</span>
<a name="l08904"></a>08904 <span class="comment">                                                             - 100: 4</span>
<a name="l08905"></a>08905 <span class="comment">                                                             - 101-111: RESERVED */</span>
<a name="l08906"></a>08906     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#ae71e6a95ef870907215a4bb4ab1beb85">trfc</a>                         : 5;  <span class="comment">/**&lt; Indicates tRFC constraints.</span>
<a name="l08907"></a>08907 <span class="comment">                                                         Set TRFC (CSR field) = RNDUP[tRFC(ns)/4*tcyc(ns)],</span>
<a name="l08908"></a>08908 <span class="comment">                                                         where tRFC is from the DDR2 spec, and tcyc(ns)</span>
<a name="l08909"></a>08909 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l08910"></a>08910 <span class="comment">                                                         For example, with 2Gb, DDR2-667 parts,</span>
<a name="l08911"></a>08911 <span class="comment">                                                         typ tRFC=195ns, so TRFC (CSR field) = 0x11.</span>
<a name="l08912"></a>08912 <span class="comment">                                                             TRFC (binary): Corresponding tRFC Cycles</span>
<a name="l08913"></a>08913 <span class="comment">                                                             ----------------------------------------</span>
<a name="l08914"></a>08914 <span class="comment">                                                             - 00000-00001: RESERVED</span>
<a name="l08915"></a>08915 <span class="comment">                                                             - 00010: 0-8</span>
<a name="l08916"></a>08916 <span class="comment">                                                             - 00011: 9-12</span>
<a name="l08917"></a>08917 <span class="comment">                                                             - 00100: 13-16</span>
<a name="l08918"></a>08918 <span class="comment">                                                             - ...</span>
<a name="l08919"></a>08919 <span class="comment">                                                             - 11110: 117-120</span>
<a name="l08920"></a>08920 <span class="comment">                                                             - 11111: 121-124 */</span>
<a name="l08921"></a>08921     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#afe77c83a20f90e8c42fd46ca84a4fc05">trp</a>                          : 4;  <span class="comment">/**&lt; tRP Cycles = RNDUP[tRP(ns)/tcyc(ns)]</span>
<a name="l08922"></a>08922 <span class="comment">                                                         (Represented in tCYC cycles == 1dclk)</span>
<a name="l08923"></a>08923 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)</span>
<a name="l08924"></a>08924 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l08925"></a>08925 <span class="comment">                                                             - 0001: 1</span>
<a name="l08926"></a>08926 <span class="comment">                                                             - ...</span>
<a name="l08927"></a>08927 <span class="comment">                                                             - 0111: 7</span>
<a name="l08928"></a>08928 <span class="comment">                                                             - 1000-1111: RESERVED</span>
<a name="l08929"></a>08929 <span class="comment">                                                         When using parts with 8 banks (LMC_DDR2_CTL-&gt;BANK8</span>
<a name="l08930"></a>08930 <span class="comment">                                                         is 1), load tRP cycles + 1 into this register. */</span>
<a name="l08931"></a>08931     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#ae61a10c29ef6a0031f3af8ea8fd728a1">twtr</a>                         : 4;  <span class="comment">/**&lt; tWTR Cycles = RNDUP[tWTR(ns)/tcyc(ns)]</span>
<a name="l08932"></a>08932 <span class="comment">                                                         Last Wr Data to Rd Command time.</span>
<a name="l08933"></a>08933 <span class="comment">                                                         (Represented in tCYC cycles == 1dclks)</span>
<a name="l08934"></a>08934 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,400MHz=6, for TYP)</span>
<a name="l08935"></a>08935 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l08936"></a>08936 <span class="comment">                                                             - 0001: 1</span>
<a name="l08937"></a>08937 <span class="comment">                                                             - ...</span>
<a name="l08938"></a>08938 <span class="comment">                                                             - 0111: 7</span>
<a name="l08939"></a>08939 <span class="comment">                                                             - 1000-1111: RESERVED */</span>
<a name="l08940"></a>08940     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a32ee08816bcaa5d4c2e5b141052e6e64">trcd</a>                         : 4;  <span class="comment">/**&lt; tRCD Cycles = RNDUP[tRCD(ns)/tcyc(ns)]</span>
<a name="l08941"></a>08941 <span class="comment">                                                         (Represented in tCYC cycles == 1dclk)</span>
<a name="l08942"></a>08942 <span class="comment">                                                         TYP=15ns (66MHz=1,167MHz=3,400MHz=6 for TYP)</span>
<a name="l08943"></a>08943 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l08944"></a>08944 <span class="comment">                                                             - 0001: 2 (2 is the smallest value allowed)</span>
<a name="l08945"></a>08945 <span class="comment">                                                             - 0002: 2</span>
<a name="l08946"></a>08946 <span class="comment">                                                             - ...</span>
<a name="l08947"></a>08947 <span class="comment">                                                             - 0111: 7</span>
<a name="l08948"></a>08948 <span class="comment">                                                             - 1110-1111: RESERVED</span>
<a name="l08949"></a>08949 <span class="comment">                                                         In 2T mode, make this register TRCD-1, not going</span>
<a name="l08950"></a>08950 <span class="comment">                                                         below 2. */</span>
<a name="l08951"></a>08951     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a6efcc7f6db95e2226a2a4ee3835222db">tras</a>                         : 5;  <span class="comment">/**&lt; tRAS Cycles = RNDUP[tRAS(ns)/tcyc(ns)]</span>
<a name="l08952"></a>08952 <span class="comment">                                                         (Represented in tCYC cycles == 1 dclk)</span>
<a name="l08953"></a>08953 <span class="comment">                                                         For DDR-I mode:</span>
<a name="l08954"></a>08954 <span class="comment">                                                         TYP=45ns (66MHz=3,167MHz=8,400MHz=18</span>
<a name="l08955"></a>08955 <span class="comment">                                                             - 00000-0001: RESERVED</span>
<a name="l08956"></a>08956 <span class="comment">                                                             - 00010: 2</span>
<a name="l08957"></a>08957 <span class="comment">                                                             - ...</span>
<a name="l08958"></a>08958 <span class="comment">                                                             - 10100: 20</span>
<a name="l08959"></a>08959 <span class="comment">                                                             - 10101-11111: RESERVED */</span>
<a name="l08960"></a>08960 <span class="preprocessor">#else</span>
<a name="l08961"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a6efcc7f6db95e2226a2a4ee3835222db">08961</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a6efcc7f6db95e2226a2a4ee3835222db">tras</a>                         : 5;
<a name="l08962"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a32ee08816bcaa5d4c2e5b141052e6e64">08962</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a32ee08816bcaa5d4c2e5b141052e6e64">trcd</a>                         : 4;
<a name="l08963"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#ae61a10c29ef6a0031f3af8ea8fd728a1">08963</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#ae61a10c29ef6a0031f3af8ea8fd728a1">twtr</a>                         : 4;
<a name="l08964"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#afe77c83a20f90e8c42fd46ca84a4fc05">08964</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#afe77c83a20f90e8c42fd46ca84a4fc05">trp</a>                          : 4;
<a name="l08965"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#ae71e6a95ef870907215a4bb4ab1beb85">08965</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#ae71e6a95ef870907215a4bb4ab1beb85">trfc</a>                         : 5;
<a name="l08966"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a64eca20f192158fe7b7e1b8b8c5b2e36">08966</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a64eca20f192158fe7b7e1b8b8c5b2e36">tmrd</a>                         : 3;
<a name="l08967"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a1a1e210a95eb84cd3219d5885ac59181">08967</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a1a1e210a95eb84cd3219d5885ac59181">caslat</a>                       : 3;
<a name="l08968"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a57e89358a6056e45440ca798dc52901d">08968</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#a57e89358a6056e45440ca798dc52901d">trrd</a>                         : 3;
<a name="l08969"></a><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#adea5a2b4256a7c9f5c26a45ac8539c30">08969</a>     uint64_t <a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html#adea5a2b4256a7c9f5c26a45ac8539c30">reserved_31_63</a>               : 33;
<a name="l08970"></a>08970 <span class="preprocessor">#endif</span>
<a name="l08971"></a>08971 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a1c1fef21ebbf237364f38dfb285b6ad3">cn38xx</a>;
<a name="l08972"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a6f69da6a019e13d2dc2699e2fc9ae0fb">08972</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a>      <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a6f69da6a019e13d2dc2699e2fc9ae0fb">cn38xxp2</a>;
<a name="l08973"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a89ea06176593d99d584094d3d40905bf">08973</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__s.html">cvmx_lmcx_mem_cfg1_s</a>           <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a89ea06176593d99d584094d3d40905bf">cn50xx</a>;
<a name="l08974"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#ac20296a00fa7f3aeb2f8388d9a921bd4">08974</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a>      <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#ac20296a00fa7f3aeb2f8388d9a921bd4">cn52xx</a>;
<a name="l08975"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a8ffacf5ca51a233e4092977299795d85">08975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a>      <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a8ffacf5ca51a233e4092977299795d85">cn52xxp1</a>;
<a name="l08976"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a3c6f88f8ededd9d32b762220136f3dc2">08976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a>      <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a3c6f88f8ededd9d32b762220136f3dc2">cn56xx</a>;
<a name="l08977"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#aea8373cc5c35f014787ac64ce1f7ba15">08977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a>      <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#aea8373cc5c35f014787ac64ce1f7ba15">cn56xxp1</a>;
<a name="l08978"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a19b4a59d4f6d54c49f7a90a8143256a2">08978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a>      <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a19b4a59d4f6d54c49f7a90a8143256a2">cn58xx</a>;
<a name="l08979"></a><a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a84e1978e4a480afa7fb58a966f30786a">08979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mem__cfg1_1_1cvmx__lmcx__mem__cfg1__cn38xx.html">cvmx_lmcx_mem_cfg1_cn38xx</a>      <a class="code" href="unioncvmx__lmcx__mem__cfg1.html#a84e1978e4a480afa7fb58a966f30786a">cn58xxp1</a>;
<a name="l08980"></a>08980 };
<a name="l08981"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ada060979f591c9c28cd90822a80b22f8">08981</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mem__cfg1.html" title="cvmx_lmc::_mem_cfg1">cvmx_lmcx_mem_cfg1</a> <a class="code" href="unioncvmx__lmcx__mem__cfg1.html" title="cvmx_lmc::_mem_cfg1">cvmx_lmcx_mem_cfg1_t</a>;
<a name="l08982"></a>08982 <span class="comment"></span>
<a name="l08983"></a>08983 <span class="comment">/**</span>
<a name="l08984"></a>08984 <span class="comment"> * cvmx_lmc#_modereg_params0</span>
<a name="l08985"></a>08985 <span class="comment"> *</span>
<a name="l08986"></a>08986 <span class="comment"> * These parameters are written into the DDR3/DDR4 MR0, MR1, MR2 and MR3 registers.</span>
<a name="l08987"></a>08987 <span class="comment"> *</span>
<a name="l08988"></a>08988 <span class="comment"> */</span>
<a name="l08989"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html">08989</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params0.html" title="cvmx_lmc::_modereg_params0">cvmx_lmcx_modereg_params0</a> {
<a name="l08990"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#ae3ebd57179d56a0e4d238bd3cb60ffcd">08990</a>     uint64_t <a class="code" href="unioncvmx__lmcx__modereg__params0.html#ae3ebd57179d56a0e4d238bd3cb60ffcd">u64</a>;
<a name="l08991"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html">08991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html">cvmx_lmcx_modereg_params0_s</a> {
<a name="l08992"></a>08992 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l08993"></a>08993 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#accb2ab7b96b455fdde472c457f9f6fd5">reserved_28_63</a>               : 36;
<a name="l08994"></a>08994     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#af12f794984d34e2351a999a588ec23d6">wrp_ext</a>                      : 1;  <span class="comment">/**&lt; A 1 bit extension to the WRP register. */</span>
<a name="l08995"></a>08995     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a468d2b5bf969bd5705f6e86509db8fb2">cl_ext</a>                       : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l08996"></a>08996     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a25c35218f6eb4899e868cc37fdc694b1">al_ext</a>                       : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l08997"></a>08997     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a67ef81c584fd69d0f663824fa4fceb46">ppd</a>                          : 1;  <span class="comment">/**&lt; DLL control for precharge powerdown.</span>
<a name="l08998"></a>08998 <span class="comment">                                                         0 = Slow exit (DLL off).</span>
<a name="l08999"></a>08999 <span class="comment">                                                         1 = Fast exit (DLL on).</span>
<a name="l09000"></a>09000 <span class="comment">                                                         LMC writes this value to MR0[PPD] in the selected DDR3/DDR4 parts during power-up/init</span>
<a name="l09001"></a>09001 <span class="comment">                                                         and, if</span>
<a name="l09002"></a>09002 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh exit instruction sequences. See</span>
<a name="l09003"></a>09003 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK]. This value must</span>
<a name="l09004"></a>09004 <span class="comment">                                                         equal</span>
<a name="l09005"></a>09005 <span class="comment">                                                         the MR0[PPD] value in all the DDR3/DDR4 parts attached to all ranks during normal</span>
<a name="l09006"></a>09006 <span class="comment">                                                         operation. */</span>
<a name="l09007"></a>09007     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a01d45e541024f1c695c3c6747efa5567">wrp</a>                          : 3;  <span class="comment">/**&lt; Write recovery for auto precharge. Should be programmed to be equal to or greater than</span>
<a name="l09008"></a>09008 <span class="comment">                                                         RNDUP[TWR(ns) / Tcyc(ns)].</span>
<a name="l09009"></a>09009 <span class="comment">                                                         DDR3:</span>
<a name="l09010"></a>09010 <span class="comment">                                                         0x0 = 16.</span>
<a name="l09011"></a>09011 <span class="comment">                                                         0x1 = 5.</span>
<a name="l09012"></a>09012 <span class="comment">                                                         0x2 = 6.</span>
<a name="l09013"></a>09013 <span class="comment">                                                         0x3 = 7.</span>
<a name="l09014"></a>09014 <span class="comment">                                                         0x4 = 8.</span>
<a name="l09015"></a>09015 <span class="comment">                                                         0x5 = 10.</span>
<a name="l09016"></a>09016 <span class="comment">                                                         0x6 = 12.</span>
<a name="l09017"></a>09017 <span class="comment">                                                         0x7 = 14.</span>
<a name="l09018"></a>09018 <span class="comment">                                                         DDR4:</span>
<a name="l09019"></a>09019 <span class="comment">                                                         0x0 = 10.</span>
<a name="l09020"></a>09020 <span class="comment">                                                         0x1 = 12.</span>
<a name="l09021"></a>09021 <span class="comment">                                                         0x2 = 14.</span>
<a name="l09022"></a>09022 <span class="comment">                                                         0x3 = 16.</span>
<a name="l09023"></a>09023 <span class="comment">                                                         0x4 = 18.</span>
<a name="l09024"></a>09024 <span class="comment">                                                         0x5 = 20.</span>
<a name="l09025"></a>09025 <span class="comment">                                                         0x6 = 24.</span>
<a name="l09026"></a>09026 <span class="comment">                                                         0x7 = 22.</span>
<a name="l09027"></a>09027 <span class="comment">                                                         0x8-0xf = Reserved. (Note that LMC()_MODEREG_PARAMS0[WRP_EXT] = 1).</span>
<a name="l09028"></a>09028 <span class="comment">                                                         LMC writes this value to MR0[WR] in the selected DDR3/DDR4 parts during power-up/init and,</span>
<a name="l09029"></a>09029 <span class="comment">                                                         if</span>
<a name="l09030"></a>09030 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh exit instruction sequences. See</span>
<a name="l09031"></a>09031 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK]. This value must</span>
<a name="l09032"></a>09032 <span class="comment">                                                         equal</span>
<a name="l09033"></a>09033 <span class="comment">                                                         the MR0[WR] value in all the DDR3/DDR4 parts attached to all ranks during normal</span>
<a name="l09034"></a>09034 <span class="comment">                                                         operation. */</span>
<a name="l09035"></a>09035     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a74c465ceb0b8b71a35ff168da46964cb">dllr</a>                         : 1;  <span class="comment">/**&lt; DLL reset. LMC writes this value to MR0[DLL] in the selected DDR3/DDR4 parts during power-</span>
<a name="l09036"></a>09036 <span class="comment">                                                         up/init and, if LMC()_CONFIG [SREF_WITH_DLL] is set, self-refresh exit instruction</span>
<a name="l09037"></a>09037 <span class="comment">                                                         sequences. See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK].</span>
<a name="l09038"></a>09038 <span class="comment">                                                         The MR0[DLL] value must be 0 in all the DDR3/DDR4 parts attached to all ranks during</span>
<a name="l09039"></a>09039 <span class="comment">                                                         normal operation. */</span>
<a name="l09040"></a>09040     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a9697c822b4778cbad3619b321ba0eab4">tm</a>                           : 1;  <span class="comment">/**&lt; Test mode. LMC writes this value to MR0[TM] in the selected DDR3/DDR4 parts during power-</span>
<a name="l09041"></a>09041 <span class="comment">                                                         up/init and, if LMC()_CONFIG [SREF_WITH_DLL] is set, self-refresh exit instruction</span>
<a name="l09042"></a>09042 <span class="comment">                                                         sequences. See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK].</span>
<a name="l09043"></a>09043 <span class="comment">                                                         The MR0[TM] value must be 0 in all the DDR3/DDR4 parts attached to all ranks during normal</span>
<a name="l09044"></a>09044 <span class="comment">                                                         operation. */</span>
<a name="l09045"></a>09045     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a600e58b07c68c3122e42e39ae895ff31">rbt</a>                          : 1;  <span class="comment">/**&lt; Read burst. Type 1 = interleaved (fixed). LMC writes this value to MR0[RBT] in the</span>
<a name="l09046"></a>09046 <span class="comment">                                                         selected DDR3/DDR4 parts during power-up/init and, if LMC()_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09047"></a>09047 <span class="comment">                                                         self-refresh exit instruction sequences. See LMC()_CONFIG[SEQ_SEL,INIT_START,</span>
<a name="l09048"></a>09048 <span class="comment">                                                         RANKMASK]. The MR0[RBT] value must be 1 in all the DDR3/DDR4 parts attached to all ranks</span>
<a name="l09049"></a>09049 <span class="comment">                                                         during normal operation. */</span>
<a name="l09050"></a>09050     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a81b9c812873b52692226d58c8ef78465">cl</a>                           : 4;  <span class="comment">/**&lt; CAS latency.</span>
<a name="l09051"></a>09051 <span class="comment">                                                         In DDR3 mode:</span>
<a name="l09052"></a>09052 <span class="comment">                                                         0x2 = 5. 0x1 = 12.</span>
<a name="l09053"></a>09053 <span class="comment">                                                         0x4 = 6. 0x3 = 13.</span>
<a name="l09054"></a>09054 <span class="comment">                                                         0x6 = 7. 0x5 = 14.</span>
<a name="l09055"></a>09055 <span class="comment">                                                         0x8 = 8. 0x7 = 15.</span>
<a name="l09056"></a>09056 <span class="comment">                                                         0xA = 9. 0x9 = 16.</span>
<a name="l09057"></a>09057 <span class="comment">                                                         0xC = 10.</span>
<a name="l09058"></a>09058 <span class="comment">                                                         0xE = 11.</span>
<a name="l09059"></a>09059 <span class="comment">                                                         0x0, 0xB, 0xD, 0xF = Reserved.</span>
<a name="l09060"></a>09060 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l09061"></a>09061 <span class="comment">                                                         0x0 =  9. 0x1 = 10.</span>
<a name="l09062"></a>09062 <span class="comment">                                                         0x2 = 11. 0x3 = 12.</span>
<a name="l09063"></a>09063 <span class="comment">                                                         0x4 = 13. 0x5 = 14.</span>
<a name="l09064"></a>09064 <span class="comment">                                                         0x6 = 15. 0x7 = 16.</span>
<a name="l09065"></a>09065 <span class="comment">                                                         0x8 = 18. 0x9 = 20.</span>
<a name="l09066"></a>09066 <span class="comment">                                                         0xA = 22. 0xB = 24.</span>
<a name="l09067"></a>09067 <span class="comment">                                                         0xD = 17, 0xE = 19.</span>
<a name="l09068"></a>09068 <span class="comment">                                                         0xF = 21, 0xC = Reserved.</span>
<a name="l09069"></a>09069 <span class="comment">                                                         LMC writes this value to MR0[CAS Latency / CL] in the selected DDR3 parts during power-</span>
<a name="l09070"></a>09070 <span class="comment">                                                         up/init and, if LMC()_CONFIG [SREF_WITH_DLL] is set, self-refresh exit instruction</span>
<a name="l09071"></a>09071 <span class="comment">                                                         sequences. See LMC()_CONFIG[SEQ_SEL,INIT_START,RANKMASK]. This value must equal the</span>
<a name="l09072"></a>09072 <span class="comment">                                                         MR0[CAS Latency / CL] value in all the DDR3/4 parts attached to all ranks during normal</span>
<a name="l09073"></a>09073 <span class="comment">                                                         operation.</span>
<a name="l09074"></a>09074 <span class="comment">                                                         tCL must be programmed to greater than or equal to tCWL for proper LMC operation. */</span>
<a name="l09075"></a>09075     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a4c418f7ddfc2e639c220cee95d6b819e">bl</a>                           : 2;  <span class="comment">/**&lt; Burst length.</span>
<a name="l09076"></a>09076 <span class="comment">                                                         0x0 = 8 (fixed).</span>
<a name="l09077"></a>09077 <span class="comment">                                                         0x1 = 4 or 8 (on-the-fly).</span>
<a name="l09078"></a>09078 <span class="comment">                                                         LMC writes this value to MR0[BL] in the selected DDR3 parts during power-up/init and, if</span>
<a name="l09079"></a>09079 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh exit instruction sequences. See</span>
<a name="l09080"></a>09080 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK]. The MR0[BL] value</span>
<a name="l09081"></a>09081 <span class="comment">                                                         must be 1 in all the DDR3/4 parts attached to all ranks during normal operation. */</span>
<a name="l09082"></a>09082     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#aca09b76a01bc6099976b7921292c1abc">qoff</a>                         : 1;  <span class="comment">/**&lt; Qoff enable. 0: enable; 1: disable.</span>
<a name="l09083"></a>09083 <span class="comment">                                                         LMC writes this value to MR1[Qoff] in the DDR3 parts in the selected ranks during power-</span>
<a name="l09084"></a>09084 <span class="comment">                                                         up/init, write-leveling, and if LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry</span>
<a name="l09085"></a>09085 <span class="comment">                                                         and exit instruction sequences. See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and</span>
<a name="l09086"></a>09086 <span class="comment">                                                         LMC()_CONFIG[RANKMASK,INIT_STATUS] and LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. The</span>
<a name="l09087"></a>09087 <span class="comment">                                                         MR1[Qoff] value must be 0 in all the DDR3 parts attached to all ranks during normal</span>
<a name="l09088"></a>09088 <span class="comment">                                                         operation. */</span>
<a name="l09089"></a>09089     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a3a7ec008b72188c727b6067b449ed819">tdqs</a>                         : 1;  <span class="comment">/**&lt; TDQS enable. 0: disable. LMC writes this value to MR1[TDQS] in the DDR3 parts in the</span>
<a name="l09090"></a>09090 <span class="comment">                                                         selected ranks during power-up/init, write-leveling, and, if</span>
<a name="l09091"></a>09091 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09092"></a>09092 <span class="comment">                                                         See LMC()_CONFIG[SEQ_SEL, INIT_START,RANKMASK,INIT_STATUS] and</span>
<a name="l09093"></a>09093 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09094"></a>09094     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a733d70b895246a547d1bb3fc4b3b3269">wlev</a>                         : 1;  <span class="comment">/**&lt; Write leveling enable. 0: disable. LMC writes MR1[Level]=0 in the DDR3 parts in the</span>
<a name="l09095"></a>09095 <span class="comment">                                                         selected ranks during power-up/init, write-leveling, and, if</span>
<a name="l09096"></a>09096 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit sequences. (Write</span>
<a name="l09097"></a>09097 <span class="comment">                                                         leveling can only be initiated via the write leveling instruction sequence.) See</span>
<a name="l09098"></a>09098 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK,INIT_STATUS] and</span>
<a name="l09099"></a>09099 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. */</span>
<a name="l09100"></a>09100     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a768a19eb9155f7d88619d86d1e65cb1a">al</a>                           : 2;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l09101"></a>09101     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a72b5e33b1a8187c46bc6d2e7f103a796">dll</a>                          : 1;  <span class="comment">/**&lt; DLL Enable. 0: enable; 1: disable. LMC writes this value to MR1[DLL] in the selected DDR3</span>
<a name="l09102"></a>09102 <span class="comment">                                                         parts during power-up/init, write-leveling, and, if LMC()_CONFIG[SREF_WITH_DLL] is</span>
<a name="l09103"></a>09103 <span class="comment">                                                         set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09104"></a>09104 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START]</span>
<a name="l09105"></a>09105 <span class="comment">                                                         and LMC()_CONFIG[RANKMASK] and LMC()_RESET_CTL [DDR3PWARM,DDR3PSOFT]. This value</span>
<a name="l09106"></a>09106 <span class="comment">                                                         must equal the MR1[DLL] value in all the DDR3 parts attached to all ranks during normal</span>
<a name="l09107"></a>09107 <span class="comment">                                                         operation. In DLL-off mode, CL/CWL must be programmed equal to 6/6, respectively, as per</span>
<a name="l09108"></a>09108 <span class="comment">                                                         the JEDEC DDR3 specifications. */</span>
<a name="l09109"></a>09109     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#aece50ad783e6673b9fa67392ed1a2461">mpr</a>                          : 1;  <span class="comment">/**&lt; MPR. LMC writes this value to MR3[MPR] in the selected DDR3 parts during power-up/init,</span>
<a name="l09110"></a>09110 <span class="comment">                                                         read-leveling, and, if LMC()_CONFIG [SREF_WITH_DLL] is set, self-refresh exit</span>
<a name="l09111"></a>09111 <span class="comment">                                                         instruction sequences. (LMC also writes MR3[MPR] = 1 at the beginning of the read-leveling</span>
<a name="l09112"></a>09112 <span class="comment">                                                         instruction sequence. Read-leveling should only be initiated via the read-leveling</span>
<a name="l09113"></a>09113 <span class="comment">                                                         instruction sequence.) See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and</span>
<a name="l09114"></a>09114 <span class="comment">                                                         LMC()_CONFIG[RANKMASK].</span>
<a name="l09115"></a>09115 <span class="comment">                                                         The MR3[MPR] value must be 0 in all the DDR3 parts attached to all ranks during normal</span>
<a name="l09116"></a>09116 <span class="comment">                                                         operation. */</span>
<a name="l09117"></a>09117     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#afc7a52d88fc56e1ce21a1e7c7954338c">mprloc</a>                       : 2;  <span class="comment">/**&lt; MPR location. LMC writes this value to MR3[MPRLoc] in the selected DDR3 parts during</span>
<a name="l09118"></a>09118 <span class="comment">                                                         power-up/init, read-leveling, and, if LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh</span>
<a name="l09119"></a>09119 <span class="comment">                                                         exit instruction sequences. (LMC also writes MR3[MPRLoc] = 0 at the beginning of the read-</span>
<a name="l09120"></a>09120 <span class="comment">                                                         leveling instruction sequence.) See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and</span>
<a name="l09121"></a>09121 <span class="comment">                                                         LMC()_CONFIG[RANKMASK]. The MR3[MPRLoc] value must be 0 in all the DDR3 parts attached</span>
<a name="l09122"></a>09122 <span class="comment">                                                         to all ranks during normal operation. */</span>
<a name="l09123"></a>09123     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a5cc4b32537ca323d9600122823d91f50">cwl</a>                          : 3;  <span class="comment">/**&lt; CAS write latency.</span>
<a name="l09124"></a>09124 <span class="comment">                                                         In DDR3 mode:</span>
<a name="l09125"></a>09125 <span class="comment">                                                         0x0 = 5.</span>
<a name="l09126"></a>09126 <span class="comment">                                                         0x1 = 6.</span>
<a name="l09127"></a>09127 <span class="comment">                                                         0x2 = 7.</span>
<a name="l09128"></a>09128 <span class="comment">                                                         0x3 = 8.</span>
<a name="l09129"></a>09129 <span class="comment">                                                         0x4 = 9.</span>
<a name="l09130"></a>09130 <span class="comment">                                                         0x5 = 10.</span>
<a name="l09131"></a>09131 <span class="comment">                                                         0x6 = 11.</span>
<a name="l09132"></a>09132 <span class="comment">                                                         0x7 = 12.</span>
<a name="l09133"></a>09133 <span class="comment">                                                         In DDR4 mode:</span>
<a name="l09134"></a>09134 <span class="comment">                                                         0x0 = 9.</span>
<a name="l09135"></a>09135 <span class="comment">                                                         0x1 = 10.</span>
<a name="l09136"></a>09136 <span class="comment">                                                         0x2 = 11.</span>
<a name="l09137"></a>09137 <span class="comment">                                                         0x3 = 12.</span>
<a name="l09138"></a>09138 <span class="comment">                                                         0x4 = 13.</span>
<a name="l09139"></a>09139 <span class="comment">                                                         0x5 = 16.</span>
<a name="l09140"></a>09140 <span class="comment">                                                         0x6 = 18.</span>
<a name="l09141"></a>09141 <span class="comment">                                                         0x7 = Reserved.</span>
<a name="l09142"></a>09142 <span class="comment">                                                         LMC writes this value to MR2[CWL] in the selected DDR3 parts during power-up/init, write</span>
<a name="l09143"></a>09143 <span class="comment">                                                         leveling, and, if LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit</span>
<a name="l09144"></a>09144 <span class="comment">                                                         instruction sequences. See LMC()_CONFIG[SEQ_SEL, INIT_START,RANKMASK] and</span>
<a name="l09145"></a>09145 <span class="comment">                                                         LMC()_RESET_CTL [DDR3PWARM, DDR3PSOFT]. This value must equal the MR2[CWL] value in</span>
<a name="l09146"></a>09146 <span class="comment">                                                         all the DDR3 parts attached to all ranks during normal operation.</span>
<a name="l09147"></a>09147 <span class="comment">                                                         tCWL must be programmed to less than or equal to tCL for proper LMC operation. */</span>
<a name="l09148"></a>09148 <span class="preprocessor">#else</span>
<a name="l09149"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a5cc4b32537ca323d9600122823d91f50">09149</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a5cc4b32537ca323d9600122823d91f50">cwl</a>                          : 3;
<a name="l09150"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#afc7a52d88fc56e1ce21a1e7c7954338c">09150</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#afc7a52d88fc56e1ce21a1e7c7954338c">mprloc</a>                       : 2;
<a name="l09151"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#aece50ad783e6673b9fa67392ed1a2461">09151</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#aece50ad783e6673b9fa67392ed1a2461">mpr</a>                          : 1;
<a name="l09152"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a72b5e33b1a8187c46bc6d2e7f103a796">09152</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a72b5e33b1a8187c46bc6d2e7f103a796">dll</a>                          : 1;
<a name="l09153"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a768a19eb9155f7d88619d86d1e65cb1a">09153</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a768a19eb9155f7d88619d86d1e65cb1a">al</a>                           : 2;
<a name="l09154"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a733d70b895246a547d1bb3fc4b3b3269">09154</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a733d70b895246a547d1bb3fc4b3b3269">wlev</a>                         : 1;
<a name="l09155"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a3a7ec008b72188c727b6067b449ed819">09155</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a3a7ec008b72188c727b6067b449ed819">tdqs</a>                         : 1;
<a name="l09156"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#aca09b76a01bc6099976b7921292c1abc">09156</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#aca09b76a01bc6099976b7921292c1abc">qoff</a>                         : 1;
<a name="l09157"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a4c418f7ddfc2e639c220cee95d6b819e">09157</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a4c418f7ddfc2e639c220cee95d6b819e">bl</a>                           : 2;
<a name="l09158"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a81b9c812873b52692226d58c8ef78465">09158</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a81b9c812873b52692226d58c8ef78465">cl</a>                           : 4;
<a name="l09159"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a600e58b07c68c3122e42e39ae895ff31">09159</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a600e58b07c68c3122e42e39ae895ff31">rbt</a>                          : 1;
<a name="l09160"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a9697c822b4778cbad3619b321ba0eab4">09160</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a9697c822b4778cbad3619b321ba0eab4">tm</a>                           : 1;
<a name="l09161"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a74c465ceb0b8b71a35ff168da46964cb">09161</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a74c465ceb0b8b71a35ff168da46964cb">dllr</a>                         : 1;
<a name="l09162"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a01d45e541024f1c695c3c6747efa5567">09162</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a01d45e541024f1c695c3c6747efa5567">wrp</a>                          : 3;
<a name="l09163"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a67ef81c584fd69d0f663824fa4fceb46">09163</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a67ef81c584fd69d0f663824fa4fceb46">ppd</a>                          : 1;
<a name="l09164"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a25c35218f6eb4899e868cc37fdc694b1">09164</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a25c35218f6eb4899e868cc37fdc694b1">al_ext</a>                       : 1;
<a name="l09165"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a468d2b5bf969bd5705f6e86509db8fb2">09165</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#a468d2b5bf969bd5705f6e86509db8fb2">cl_ext</a>                       : 1;
<a name="l09166"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#af12f794984d34e2351a999a588ec23d6">09166</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#af12f794984d34e2351a999a588ec23d6">wrp_ext</a>                      : 1;
<a name="l09167"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#accb2ab7b96b455fdde472c457f9f6fd5">09167</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html#accb2ab7b96b455fdde472c457f9f6fd5">reserved_28_63</a>               : 36;
<a name="l09168"></a>09168 <span class="preprocessor">#endif</span>
<a name="l09169"></a>09169 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params0.html#ab7a9c86babe395ddb02955d8cf03f54f">s</a>;
<a name="l09170"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">09170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> {
<a name="l09171"></a>09171 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09172"></a>09172 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a3eca1a81ac6a92033913a30b754ee381">reserved_25_63</a>               : 39;
<a name="l09173"></a>09173     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a9fdbaca6a4227fe2ba603139e9814fbf">ppd</a>                          : 1;  <span class="comment">/**&lt; DLL Control for precharge powerdown</span>
<a name="l09174"></a>09174 <span class="comment">                                                         0 = Slow exit (DLL off)</span>
<a name="l09175"></a>09175 <span class="comment">                                                         1 = Fast exit (DLL on)</span>
<a name="l09176"></a>09176 <span class="comment">                                                         LMC writes this value to MR0[PPD] in the selected DDR3 parts</span>
<a name="l09177"></a>09177 <span class="comment">                                                         during power-up/init and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09178"></a>09178 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09179"></a>09179 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09180"></a>09180 <span class="comment">                                                         This value must equal the MR0[PPD] value in all the DDR3</span>
<a name="l09181"></a>09181 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09182"></a>09182     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#acc32ff3ccd0cee284c164ec1a64eee6e">wrp</a>                          : 3;  <span class="comment">/**&lt; Write recovery for auto precharge</span>
<a name="l09183"></a>09183 <span class="comment">                                                         Should be programmed to be equal to or greater than</span>
<a name="l09184"></a>09184 <span class="comment">                                                         RNDUP[tWR(ns)/tCYC(ns)]</span>
<a name="l09185"></a>09185 <span class="comment">                                                         000 = 5</span>
<a name="l09186"></a>09186 <span class="comment">                                                         001 = 5</span>
<a name="l09187"></a>09187 <span class="comment">                                                         010 = 6</span>
<a name="l09188"></a>09188 <span class="comment">                                                         011 = 7</span>
<a name="l09189"></a>09189 <span class="comment">                                                         100 = 8</span>
<a name="l09190"></a>09190 <span class="comment">                                                         101 = 10</span>
<a name="l09191"></a>09191 <span class="comment">                                                         110 = 12</span>
<a name="l09192"></a>09192 <span class="comment">                                                         111 = 14</span>
<a name="l09193"></a>09193 <span class="comment">                                                         LMC writes this value to MR0[WR] in the selected DDR3 parts</span>
<a name="l09194"></a>09194 <span class="comment">                                                         during power-up/init and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09195"></a>09195 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09196"></a>09196 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09197"></a>09197 <span class="comment">                                                         This value must equal the MR0[WR] value in all the DDR3</span>
<a name="l09198"></a>09198 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09199"></a>09199     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a5b150e4377fd960b670e5249dc1f81f9">dllr</a>                         : 1;  <span class="comment">/**&lt; DLL Reset</span>
<a name="l09200"></a>09200 <span class="comment">                                                         LMC writes this value to MR0[DLL] in the selected DDR3 parts</span>
<a name="l09201"></a>09201 <span class="comment">                                                         during power-up/init and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09202"></a>09202 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09203"></a>09203 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09204"></a>09204 <span class="comment">                                                         The MR0[DLL] value must be 0 in all the DDR3</span>
<a name="l09205"></a>09205 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09206"></a>09206     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a244e17be336154fff90de011a84b0b3f">tm</a>                           : 1;  <span class="comment">/**&lt; Test Mode</span>
<a name="l09207"></a>09207 <span class="comment">                                                         LMC writes this value to MR0[TM] in the selected DDR3 parts</span>
<a name="l09208"></a>09208 <span class="comment">                                                         during power-up/init and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09209"></a>09209 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09210"></a>09210 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09211"></a>09211 <span class="comment">                                                         The MR0[TM] value must be 0 in all the DDR3</span>
<a name="l09212"></a>09212 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09213"></a>09213     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a88fbacbae71863c915c83fd7c26d3673">rbt</a>                          : 1;  <span class="comment">/**&lt; Read Burst Type</span>
<a name="l09214"></a>09214 <span class="comment">                                                         1 = interleaved (fixed)</span>
<a name="l09215"></a>09215 <span class="comment">                                                         LMC writes this value to MR0[RBT] in the selected DDR3 parts</span>
<a name="l09216"></a>09216 <span class="comment">                                                         during power-up/init and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09217"></a>09217 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09218"></a>09218 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09219"></a>09219 <span class="comment">                                                         The MR0[RBT] value must be 1 in all the DDR3</span>
<a name="l09220"></a>09220 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09221"></a>09221     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a82491de9c6e21ad527e99e8a85835b55">cl</a>                           : 4;  <span class="comment">/**&lt; CAS Latency</span>
<a name="l09222"></a>09222 <span class="comment">                                                         0010 = 5</span>
<a name="l09223"></a>09223 <span class="comment">                                                         0100 = 6</span>
<a name="l09224"></a>09224 <span class="comment">                                                         0110 = 7</span>
<a name="l09225"></a>09225 <span class="comment">                                                         1000 = 8</span>
<a name="l09226"></a>09226 <span class="comment">                                                         1010 = 9</span>
<a name="l09227"></a>09227 <span class="comment">                                                         1100 = 10</span>
<a name="l09228"></a>09228 <span class="comment">                                                         1110 = 11</span>
<a name="l09229"></a>09229 <span class="comment">                                                         0001 = 12</span>
<a name="l09230"></a>09230 <span class="comment">                                                         0011 = 13</span>
<a name="l09231"></a>09231 <span class="comment">                                                         0101 = 14</span>
<a name="l09232"></a>09232 <span class="comment">                                                         0111 = 15</span>
<a name="l09233"></a>09233 <span class="comment">                                                         1001 = 16</span>
<a name="l09234"></a>09234 <span class="comment">                                                         0000, 1011, 1101, 1111 = Reserved</span>
<a name="l09235"></a>09235 <span class="comment">                                                         LMC writes this value to MR0[CAS Latency / CL] in the selected DDR3 parts</span>
<a name="l09236"></a>09236 <span class="comment">                                                         during power-up/init and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09237"></a>09237 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09238"></a>09238 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09239"></a>09239 <span class="comment">                                                         This value must equal the MR0[CAS Latency / CL] value in all the DDR3</span>
<a name="l09240"></a>09240 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09241"></a>09241     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a1cfa86c664344b85846d43c95185327c">bl</a>                           : 2;  <span class="comment">/**&lt; Burst Length</span>
<a name="l09242"></a>09242 <span class="comment">                                                         0 = 8 (fixed)</span>
<a name="l09243"></a>09243 <span class="comment">                                                         LMC writes this value to MR0[BL] in the selected DDR3 parts</span>
<a name="l09244"></a>09244 <span class="comment">                                                         during power-up/init and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09245"></a>09245 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09246"></a>09246 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09247"></a>09247 <span class="comment">                                                         The MR0[BL] value must be 0 in all the DDR3</span>
<a name="l09248"></a>09248 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09249"></a>09249     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a29edca0881d85fe85f17a27836bcdbc2">qoff</a>                         : 1;  <span class="comment">/**&lt; Qoff Enable</span>
<a name="l09250"></a>09250 <span class="comment">                                                         0 = enable</span>
<a name="l09251"></a>09251 <span class="comment">                                                         1 = disable</span>
<a name="l09252"></a>09252 <span class="comment">                                                         LMC writes this value to MR1[Qoff] in the DDR3 parts in the selected ranks</span>
<a name="l09253"></a>09253 <span class="comment">                                                         during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09254"></a>09254 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09255"></a>09255 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK,INIT_STATUS] and</span>
<a name="l09256"></a>09256 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09257"></a>09257 <span class="comment">                                                         The MR1[Qoff] value must be 0 in all the DDR3</span>
<a name="l09258"></a>09258 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09259"></a>09259     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#ac805533e2ac72738cf4067add933c9f5">tdqs</a>                         : 1;  <span class="comment">/**&lt; TDQS Enable</span>
<a name="l09260"></a>09260 <span class="comment">                                                         0 = disable</span>
<a name="l09261"></a>09261 <span class="comment">                                                         LMC writes this value to MR1[TDQS] in the DDR3 parts in the selected ranks</span>
<a name="l09262"></a>09262 <span class="comment">                                                         during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09263"></a>09263 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09264"></a>09264 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK,INIT_STATUS] and</span>
<a name="l09265"></a>09265 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09266"></a>09266     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a105a00ca99d6eefde398185d3f068705">wlev</a>                         : 1;  <span class="comment">/**&lt; Write Leveling Enable</span>
<a name="l09267"></a>09267 <span class="comment">                                                         0 = disable</span>
<a name="l09268"></a>09268 <span class="comment">                                                         LMC writes MR1[Level]=0 in the DDR3 parts in the selected ranks</span>
<a name="l09269"></a>09269 <span class="comment">                                                         during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09270"></a>09270 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09271"></a>09271 <span class="comment">                                                         (Write-leveling can only be initiated via the</span>
<a name="l09272"></a>09272 <span class="comment">                                                         write-leveling instruction sequence.)</span>
<a name="l09273"></a>09273 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK,INIT_STATUS] and</span>
<a name="l09274"></a>09274 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09275"></a>09275     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a89f83f010293e1211c85b762c450b121">al</a>                           : 2;  <span class="comment">/**&lt; Additive Latency</span>
<a name="l09276"></a>09276 <span class="comment">                                                         00 = 0</span>
<a name="l09277"></a>09277 <span class="comment">                                                         01 = CL-1</span>
<a name="l09278"></a>09278 <span class="comment">                                                         10 = CL-2</span>
<a name="l09279"></a>09279 <span class="comment">                                                         11 = Reserved</span>
<a name="l09280"></a>09280 <span class="comment">                                                         LMC writes this value to MR1[AL] in the selected DDR3 parts</span>
<a name="l09281"></a>09281 <span class="comment">                                                         during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09282"></a>09282 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09283"></a>09283 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09284"></a>09284 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09285"></a>09285 <span class="comment">                                                         This value must equal the MR1[AL] value in all the DDR3</span>
<a name="l09286"></a>09286 <span class="comment">                                                         parts attached to all ranks during normal operation.</span>
<a name="l09287"></a>09287 <span class="comment">                                                         See also LMC*_CONTROL[POCAS]. */</span>
<a name="l09288"></a>09288     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a45a0837c3a0eafabb1c44dfc7d11b785">dll</a>                          : 1;  <span class="comment">/**&lt; DLL Enable</span>
<a name="l09289"></a>09289 <span class="comment">                                                         0 = enable</span>
<a name="l09290"></a>09290 <span class="comment">                                                         1 = disable.</span>
<a name="l09291"></a>09291 <span class="comment">                                                         LMC writes this value to MR1[DLL] in the selected DDR3 parts</span>
<a name="l09292"></a>09292 <span class="comment">                                                         during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09293"></a>09293 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09294"></a>09294 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09295"></a>09295 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09296"></a>09296 <span class="comment">                                                         This value must equal the MR1[DLL] value in all the DDR3</span>
<a name="l09297"></a>09297 <span class="comment">                                                         parts attached to all ranks during normal operation.</span>
<a name="l09298"></a>09298 <span class="comment">                                                         In dll-off mode, CL/CWL must be programmed</span>
<a name="l09299"></a>09299 <span class="comment">                                                         equal to 6/6, respectively, as per the DDR3 specifications. */</span>
<a name="l09300"></a>09300     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#ac20ee9ca7eac756ffc46fa0282ad1be4">mpr</a>                          : 1;  <span class="comment">/**&lt; MPR</span>
<a name="l09301"></a>09301 <span class="comment">                                                         LMC writes this value to MR3[MPR] in the selected DDR3 parts</span>
<a name="l09302"></a>09302 <span class="comment">                                                         during power-up/init, read-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09303"></a>09303 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09304"></a>09304 <span class="comment">                                                         (LMC also writes MR3[MPR]=1 at the beginning of the</span>
<a name="l09305"></a>09305 <span class="comment">                                                         read-leveling instruction sequence. Read-leveling should only be initiated via the</span>
<a name="l09306"></a>09306 <span class="comment">                                                         read-leveling instruction sequence.)</span>
<a name="l09307"></a>09307 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09308"></a>09308 <span class="comment">                                                         The MR3[MPR] value must be 0 in all the DDR3</span>
<a name="l09309"></a>09309 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09310"></a>09310     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a160899dc783b2c284bd3c9a4219ee298">mprloc</a>                       : 2;  <span class="comment">/**&lt; MPR Location</span>
<a name="l09311"></a>09311 <span class="comment">                                                         LMC writes this value to MR3[MPRLoc] in the selected DDR3 parts</span>
<a name="l09312"></a>09312 <span class="comment">                                                         during power-up/init, read-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09313"></a>09313 <span class="comment">                                                         self-refresh exit instruction sequences.</span>
<a name="l09314"></a>09314 <span class="comment">                                                         (LMC also writes MR3[MPRLoc]=0 at the beginning of the</span>
<a name="l09315"></a>09315 <span class="comment">                                                         read-leveling instruction sequence.)</span>
<a name="l09316"></a>09316 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK].</span>
<a name="l09317"></a>09317 <span class="comment">                                                         The MR3[MPRLoc] value must be 0 in all the DDR3</span>
<a name="l09318"></a>09318 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09319"></a>09319     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a0a16fd196e477194f9ddb06180a0cfd0">cwl</a>                          : 3;  <span class="comment">/**&lt; CAS Write Latency</span>
<a name="l09320"></a>09320 <span class="comment">                                                         - 000: 5</span>
<a name="l09321"></a>09321 <span class="comment">                                                         - 001: 6</span>
<a name="l09322"></a>09322 <span class="comment">                                                         - 010: 7</span>
<a name="l09323"></a>09323 <span class="comment">                                                         - 011: 8</span>
<a name="l09324"></a>09324 <span class="comment">                                                         - 100: 9</span>
<a name="l09325"></a>09325 <span class="comment">                                                         - 101: 10</span>
<a name="l09326"></a>09326 <span class="comment">                                                         - 110: 11</span>
<a name="l09327"></a>09327 <span class="comment">                                                         - 111: 12</span>
<a name="l09328"></a>09328 <span class="comment">                                                         LMC writes this value to MR2[CWL] in the selected DDR3 parts</span>
<a name="l09329"></a>09329 <span class="comment">                                                         during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09330"></a>09330 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09331"></a>09331 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09332"></a>09332 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09333"></a>09333 <span class="comment">                                                         This value must equal the MR2[CWL] value in all the DDR3</span>
<a name="l09334"></a>09334 <span class="comment">                                                         parts attached to all ranks during normal operation. */</span>
<a name="l09335"></a>09335 <span class="preprocessor">#else</span>
<a name="l09336"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a0a16fd196e477194f9ddb06180a0cfd0">09336</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a0a16fd196e477194f9ddb06180a0cfd0">cwl</a>                          : 3;
<a name="l09337"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a160899dc783b2c284bd3c9a4219ee298">09337</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a160899dc783b2c284bd3c9a4219ee298">mprloc</a>                       : 2;
<a name="l09338"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#ac20ee9ca7eac756ffc46fa0282ad1be4">09338</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#ac20ee9ca7eac756ffc46fa0282ad1be4">mpr</a>                          : 1;
<a name="l09339"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a45a0837c3a0eafabb1c44dfc7d11b785">09339</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a45a0837c3a0eafabb1c44dfc7d11b785">dll</a>                          : 1;
<a name="l09340"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a89f83f010293e1211c85b762c450b121">09340</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a89f83f010293e1211c85b762c450b121">al</a>                           : 2;
<a name="l09341"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a105a00ca99d6eefde398185d3f068705">09341</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a105a00ca99d6eefde398185d3f068705">wlev</a>                         : 1;
<a name="l09342"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#ac805533e2ac72738cf4067add933c9f5">09342</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#ac805533e2ac72738cf4067add933c9f5">tdqs</a>                         : 1;
<a name="l09343"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a29edca0881d85fe85f17a27836bcdbc2">09343</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a29edca0881d85fe85f17a27836bcdbc2">qoff</a>                         : 1;
<a name="l09344"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a1cfa86c664344b85846d43c95185327c">09344</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a1cfa86c664344b85846d43c95185327c">bl</a>                           : 2;
<a name="l09345"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a82491de9c6e21ad527e99e8a85835b55">09345</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a82491de9c6e21ad527e99e8a85835b55">cl</a>                           : 4;
<a name="l09346"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a88fbacbae71863c915c83fd7c26d3673">09346</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a88fbacbae71863c915c83fd7c26d3673">rbt</a>                          : 1;
<a name="l09347"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a244e17be336154fff90de011a84b0b3f">09347</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a244e17be336154fff90de011a84b0b3f">tm</a>                           : 1;
<a name="l09348"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a5b150e4377fd960b670e5249dc1f81f9">09348</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a5b150e4377fd960b670e5249dc1f81f9">dllr</a>                         : 1;
<a name="l09349"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#acc32ff3ccd0cee284c164ec1a64eee6e">09349</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#acc32ff3ccd0cee284c164ec1a64eee6e">wrp</a>                          : 3;
<a name="l09350"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a9fdbaca6a4227fe2ba603139e9814fbf">09350</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a9fdbaca6a4227fe2ba603139e9814fbf">ppd</a>                          : 1;
<a name="l09351"></a><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a3eca1a81ac6a92033913a30b754ee381">09351</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html#a3eca1a81ac6a92033913a30b754ee381">reserved_25_63</a>               : 39;
<a name="l09352"></a>09352 <span class="preprocessor">#endif</span>
<a name="l09353"></a>09353 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params0.html#ab0a787b2e2c01255792a8ac699388cef">cn61xx</a>;
<a name="l09354"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a9e7af0e73a4c1a04246a9e00c845538a">09354</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a9e7af0e73a4c1a04246a9e00c845538a">cn63xx</a>;
<a name="l09355"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a95b7e20cf3b1bc9ff44f6780928ad000">09355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a95b7e20cf3b1bc9ff44f6780928ad000">cn63xxp1</a>;
<a name="l09356"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a24a08ea4c6060bf6fc5ab4e131498f1c">09356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a24a08ea4c6060bf6fc5ab4e131498f1c">cn66xx</a>;
<a name="l09357"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#aaaa83fa5b2a82f2cf17cdd9633c2ce68">09357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#aaaa83fa5b2a82f2cf17cdd9633c2ce68">cn68xx</a>;
<a name="l09358"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a3950737bde7e492bf08de8c0ad0b0635">09358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a3950737bde7e492bf08de8c0ad0b0635">cn68xxp1</a>;
<a name="l09359"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#af80cd7543a9642334e5cfb436b98d6f7">09359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#af80cd7543a9642334e5cfb436b98d6f7">cn70xx</a>;
<a name="l09360"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#ad8ea4f135745918aae1d4b0f0ce9ce63">09360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#ad8ea4f135745918aae1d4b0f0ce9ce63">cn70xxp1</a>;
<a name="l09361"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a72d6fd507e2eb0c8f86a52eb73f6e390">09361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html">cvmx_lmcx_modereg_params0_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a72d6fd507e2eb0c8f86a52eb73f6e390">cn73xx</a>;
<a name="l09362"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a2fb30ee419cafb65d604cbcbe89259ea">09362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html">cvmx_lmcx_modereg_params0_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a2fb30ee419cafb65d604cbcbe89259ea">cn78xx</a>;
<a name="l09363"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a1d0302688ac9b9263659157e28005234">09363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html">cvmx_lmcx_modereg_params0_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a1d0302688ac9b9263659157e28005234">cn78xxp1</a>;
<a name="l09364"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a65dac06e3e1164e2d457a83faa2928c3">09364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__cn61xx.html">cvmx_lmcx_modereg_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a65dac06e3e1164e2d457a83faa2928c3">cnf71xx</a>;
<a name="l09365"></a><a class="code" href="unioncvmx__lmcx__modereg__params0.html#a8aeb38e22f12a633859d8b20300a6fb4">09365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params0_1_1cvmx__lmcx__modereg__params0__s.html">cvmx_lmcx_modereg_params0_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params0.html#a8aeb38e22f12a633859d8b20300a6fb4">cnf75xx</a>;
<a name="l09366"></a>09366 };
<a name="l09367"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a2e2cbedd2d52d197978d257855260149">09367</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params0.html" title="cvmx_lmc::_modereg_params0">cvmx_lmcx_modereg_params0</a> <a class="code" href="unioncvmx__lmcx__modereg__params0.html" title="cvmx_lmc::_modereg_params0">cvmx_lmcx_modereg_params0_t</a>;
<a name="l09368"></a>09368 <span class="comment"></span>
<a name="l09369"></a>09369 <span class="comment">/**</span>
<a name="l09370"></a>09370 <span class="comment"> * cvmx_lmc#_modereg_params1</span>
<a name="l09371"></a>09371 <span class="comment"> *</span>
<a name="l09372"></a>09372 <span class="comment"> * These parameters are written into the DDR3 MR0, MR1, MR2 and MR3 registers.</span>
<a name="l09373"></a>09373 <span class="comment"> *</span>
<a name="l09374"></a>09374 <span class="comment"> */</span>
<a name="l09375"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html">09375</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params1.html" title="cvmx_lmc::_modereg_params1">cvmx_lmcx_modereg_params1</a> {
<a name="l09376"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#a267c6820dfcb0df708ba3467fc53d5f0">09376</a>     uint64_t <a class="code" href="unioncvmx__lmcx__modereg__params1.html#a267c6820dfcb0df708ba3467fc53d5f0">u64</a>;
<a name="l09377"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html">09377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html">cvmx_lmcx_modereg_params1_s</a> {
<a name="l09378"></a>09378 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09379"></a>09379 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a3b132157fed880ffd8d6c3776fbce7d5">reserved_55_63</a>               : 9;
<a name="l09380"></a>09380     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a2ebb9fd3518f6de3f5a4f8a0bb5fe5af">rtt_wr_11_ext</a>                : 1;  <span class="comment">/**&lt; RTT_WR rank 3 extension bit for DDR4. */</span>
<a name="l09381"></a>09381     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ad88b746c260c728d51b31615983f1e12">rtt_wr_10_ext</a>                : 1;  <span class="comment">/**&lt; RTT_WR rank 2 extension bit for DDR4. */</span>
<a name="l09382"></a>09382     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a65b0f5e86af7d21b6697a8d8c67871bf">rtt_wr_01_ext</a>                : 1;  <span class="comment">/**&lt; RTT_WR rank 1 extension bit for DDR4. */</span>
<a name="l09383"></a>09383     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a280adc111e301e8b681d5857c88e17bc">rtt_wr_00_ext</a>                : 1;  <span class="comment">/**&lt; RTT_WR rank 0 extension bit for DDR4. */</span>
<a name="l09384"></a>09384     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#af9b1f12b0c8461cfbf3de5a3d7b668c4">db_output_impedance</a>          : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l09385"></a>09385     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ac9028a184bcef0a920eda6198aad3b89">rtt_nom_11</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM rank 3. LMC writes this value to MR1[RTT_NOM] in the rank 3 (i.e. DIMM1_CS1) DDR3</span>
<a name="l09386"></a>09386 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09387"></a>09387 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09388"></a>09388 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09389"></a>09389 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. Per JEDEC DDR3 specifications, if RTT_NOM is</span>
<a name="l09390"></a>09390 <span class="comment">                                                         used during write operations, only values MR1[RTT_NOM] = 1 (RZQ/4), 2 (RZQ/2), or 3</span>
<a name="l09391"></a>09391 <span class="comment">                                                         (RZQ/6) are allowed. Otherwise, values MR1[RTT_NOM] = 4 (RZQ/12) and 5 (RZQ/8) are also</span>
<a name="l09392"></a>09392 <span class="comment">                                                         allowed. */</span>
<a name="l09393"></a>09393     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a9749bf84de18399d1a8d248b1b0d8e11">dic_11</a>                       : 2;  <span class="comment">/**&lt; Output driver impedance control rank 3. LMC writes this value to MR1[D.I.C.] in the rank 3</span>
<a name="l09394"></a>09394 <span class="comment">                                                         (i.e. DIMM1_CS1) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09395"></a>09395 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09396"></a>09396 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09397"></a>09397 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. */</span>
<a name="l09398"></a>09398     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a5e28ec3c5cb84b1dc064da7f7a3ea1a4">rtt_wr_11</a>                    : 2;  <span class="comment">/**&lt; RTT_WR rank 3. LMC writes this value to MR2[Rtt_WR] in the rank 3 (i.e. DIMM1_CS1) DDR3</span>
<a name="l09399"></a>09399 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09400"></a>09400 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09401"></a>09401 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09402"></a>09402 <span class="comment">                                                         LMC()_RESET_CTL [DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09403"></a>09403     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab13f95b21587bebefc48238bfd89dbec">srt_11</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range rank 3. LMC writes this value to MR2[SRT] in the rank 3</span>
<a name="l09404"></a>09404 <span class="comment">                                                         (i.e. DIMM1_CS1) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09405"></a>09405 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09406"></a>09406 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START], LMC()_CONFIG[RANKMASK] and</span>
<a name="l09407"></a>09407 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09408"></a>09408     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a66d2bbe33d4366457dbbebf9e36f8eed">asr_11</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh rank 3. LMC writes this value to MR2[ASR] in the rank 3 (i.e. DIMM1_CS1)</span>
<a name="l09409"></a>09409 <span class="comment">                                                         DDR3 parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09410"></a>09410 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09411"></a>09411 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START], LMC()_CONFIG[RANKMASK] and</span>
<a name="l09412"></a>09412 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09413"></a>09413     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a08b0fa962db4f8a199451c55b053ed87">pasr_11</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh rank 3. LMC writes this value to MR2[PASR] in the rank 3 (i.e.</span>
<a name="l09414"></a>09414 <span class="comment">                                                         DIMM1_CS1) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09415"></a>09415 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09416"></a>09416 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09417"></a>09417 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09418"></a>09418     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ace7f7da3484d3b8409cbdaa451ec18cd">rtt_nom_10</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM rank 2. LMC writes this value to MR1[Rtt_Nom] in the rank 2 (i.e. DIMM1_CS0) DDR3</span>
<a name="l09419"></a>09419 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09420"></a>09420 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09421"></a>09421 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09422"></a>09422 <span class="comment">                                                         LMC()_RESET_CTL [DDR3PWARM, DDR3PSOFT]. Per JEDEC DDR3 specifications, if RTT_NOM</span>
<a name="l09423"></a>09423 <span class="comment">                                                         is used during write operations, only values MR1[RTT_NOM] = 1 (RZQ/4), 2 (RZQ/2), or</span>
<a name="l09424"></a>09424 <span class="comment">                                                         3 (RZQ/6) are allowed. Otherwise, values MR1[RTT_NOM] = 4 (RZQ/12) and 5 (RZQ/8) are</span>
<a name="l09425"></a>09425 <span class="comment">                                                         also allowed. */</span>
<a name="l09426"></a>09426     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a3f935dd5e0014bc7cb1059589a331f61">dic_10</a>                       : 2;  <span class="comment">/**&lt; Output driver impedance control rank 2. LMC writes this value to MR1[D.I.C.] in the rank 2</span>
<a name="l09427"></a>09427 <span class="comment">                                                         (i.e. DIMM1_CS0) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09428"></a>09428 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09429"></a>09429 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09430"></a>09430 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09431"></a>09431     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#aeb4c1b30ac64ac2b74db6ced911d887e">rtt_wr_10</a>                    : 2;  <span class="comment">/**&lt; RTT_WR rank 2. LMC writes this value to MR2[Rtt_WR] in the rank 2 (i.e. DIMM1_CS0) DDR3</span>
<a name="l09432"></a>09432 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09433"></a>09433 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09434"></a>09434 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09435"></a>09435 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. */</span>
<a name="l09436"></a>09436     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a1b94c2d3b5b5bf996483e9f1f56463dc">srt_10</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range rank 2. LMC writes this value to MR2[SRT] in the rank 2</span>
<a name="l09437"></a>09437 <span class="comment">                                                         (i.e. DIMM1_CS0) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09438"></a>09438 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09439"></a>09439 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09440"></a>09440 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09441"></a>09441     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a295116096f12aef7a69326894cce254d">asr_10</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh rank 2. LMC writes this value to MR2[ASR] in the rank 2 (i.e. DIMM1_CS0)</span>
<a name="l09442"></a>09442 <span class="comment">                                                         DDR3 parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09443"></a>09443 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09444"></a>09444 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09445"></a>09445 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. */</span>
<a name="l09446"></a>09446     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab446a4a73c43e788ba81e634bc877247">pasr_10</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh rank 2. LMC writes this value to MR2[PASR] in the rank 2 (i.e.</span>
<a name="l09447"></a>09447 <span class="comment">                                                         DIMM1_CS0) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09448"></a>09448 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09449"></a>09449 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09450"></a>09450 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09451"></a>09451     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a2d0ab3ed39bef77f7730e8e2422a6e1d">rtt_nom_01</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM rank 1. LMC writes this value to MR1[RTT_NOM] in the rank 1 (i.e. DIMM0_CS1) DDR3</span>
<a name="l09452"></a>09452 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09453"></a>09453 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09454"></a>09454 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09455"></a>09455 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. Per JEDEC DDR3 specifications, if RTT_NOM is</span>
<a name="l09456"></a>09456 <span class="comment">                                                         used during write operations, only values MR1[RTT_NOM] = 1 (RZQ/4), 2 (RZQ/2), or 3</span>
<a name="l09457"></a>09457 <span class="comment">                                                         (RZQ/6) are allowed. Otherwise, values MR1[RTT_NOM] = 4 (RZQ/12) and 5 (RZQ/8) are also</span>
<a name="l09458"></a>09458 <span class="comment">                                                         allowed. */</span>
<a name="l09459"></a>09459     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#abd3af006ff32d970bb028d1390cf77fd">dic_01</a>                       : 2;  <span class="comment">/**&lt; Output driver impedance control rank 1. LMC writes this value to MR1[D.I.C.] in the rank 1</span>
<a name="l09460"></a>09460 <span class="comment">                                                         (i.e. DIMM0_CS1) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09461"></a>09461 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09462"></a>09462 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09463"></a>09463 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09464"></a>09464     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a838a8a703313f7b085f418b115074a73">rtt_wr_01</a>                    : 2;  <span class="comment">/**&lt; RTT_WR rank 1. LMC writes this value to MR2[RTT_WR] in the rank 1 (i.e. DIMM0_CS1) DDR3</span>
<a name="l09465"></a>09465 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09466"></a>09466 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09467"></a>09467 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09468"></a>09468 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. */</span>
<a name="l09469"></a>09469     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#adf951dbac713d8635de0ad1fd26980c4">srt_01</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range rank 1. LMC writes this value to MR2[SRT] in the rank 1</span>
<a name="l09470"></a>09470 <span class="comment">                                                         (i.e. DIMM0_CS1) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09471"></a>09471 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09472"></a>09472 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09473"></a>09473 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09474"></a>09474     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ad93e9d9abfe0f8ff2eb2ffe7f3dc727c">asr_01</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh rank 1. LMC writes this value to MR2[ASR] in the rank 1 (i.e. DIMM0_CS1)</span>
<a name="l09475"></a>09475 <span class="comment">                                                         DDR3 parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09476"></a>09476 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09477"></a>09477 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09478"></a>09478 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. */</span>
<a name="l09479"></a>09479     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab2677a3f101a62dbe7371aa0c57bc10d">pasr_01</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh rank 1. LMC writes this value to MR2[PASR] in the rank 1 (i.e.</span>
<a name="l09480"></a>09480 <span class="comment">                                                         DIMM0_CS1) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09481"></a>09481 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09482"></a>09482 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09483"></a>09483 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09484"></a>09484     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#acacec004283fcc791cfffa42fcf1cca7">rtt_nom_00</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM rank 0. LMC writes this value to MR1[RTT_NOM] in the rank 0 (i.e. DIMM0_CS0) DDR3</span>
<a name="l09485"></a>09485 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09486"></a>09486 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09487"></a>09487 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09488"></a>09488 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. Per JEDEC DDR3 specifications, if RTT_NOM is</span>
<a name="l09489"></a>09489 <span class="comment">                                                         used during write operations, only values MR1[RTT_NOM] = 1 (RZQ/4), 2 (RZQ/2),</span>
<a name="l09490"></a>09490 <span class="comment">                                                         or 3 (RZQ/6) are allowed. Otherwise, values MR1[RTT_NOM] = 4 (RZQ/12) and 5 (RZQ/8)</span>
<a name="l09491"></a>09491 <span class="comment">                                                         are also allowed. */</span>
<a name="l09492"></a>09492     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a8c5b4f80c2aa3914515bda06c9c63ac3">dic_00</a>                       : 2;  <span class="comment">/**&lt; Output driver impedance control rank 0. LMC writes this value to MR1[D.I.C.] in the rank 0</span>
<a name="l09493"></a>09493 <span class="comment">                                                         (i.e. DIMM0_CS0) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09494"></a>09494 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09495"></a>09495 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09496"></a>09496 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09497"></a>09497     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#abb3357da007b1bbe7554b39bfb65611a">rtt_wr_00</a>                    : 2;  <span class="comment">/**&lt; RTT_WR rank 0. LMC writes this value to MR2[RTT_WR] in the rank 0 (i.e. DIMM0_CS0) DDR3</span>
<a name="l09498"></a>09498 <span class="comment">                                                         parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09499"></a>09499 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09500"></a>09500 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09501"></a>09501 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM, DDR3PSOFT]. */</span>
<a name="l09502"></a>09502     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a08d562d606e208dda540eb9a8c75327c">srt_00</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range rank 0. LMC writes this value to MR2[SRT] in the rank 0</span>
<a name="l09503"></a>09503 <span class="comment">                                                         (i.e. DIMM0_CS0) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09504"></a>09504 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09505"></a>09505 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09506"></a>09506 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09507"></a>09507     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a958e6baccd33a483d770dd8b063eb564">asr_00</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh rank 0. LMC writes this value to MR2[ASR] in the rank 0 (i.e. DIMM0_CS0)</span>
<a name="l09508"></a>09508 <span class="comment">                                                         DDR3 parts when selected during power-up/init, write-leveling, and, if LMC()_CONFIG</span>
<a name="l09509"></a>09509 <span class="comment">                                                         [SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences. See</span>
<a name="l09510"></a>09510 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09511"></a>09511 <span class="comment">                                                         LMC()_RESET_CTL [DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09512"></a>09512     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab9da400b4009ef6fcfef7158c6538bf9">pasr_00</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh rank 0. LMC writes this value to MR2[PASR] in the rank 0 (i.e.</span>
<a name="l09513"></a>09513 <span class="comment">                                                         DIMM0_CS0) DDR3 parts when selected during power-up/init, write-leveling, and, if</span>
<a name="l09514"></a>09514 <span class="comment">                                                         LMC()_CONFIG[SREF_WITH_DLL] is set, self-refresh entry and exit instruction sequences.</span>
<a name="l09515"></a>09515 <span class="comment">                                                         See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] and LMC()_CONFIG[RANKMASK] and</span>
<a name="l09516"></a>09516 <span class="comment">                                                         LMC()_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09517"></a>09517 <span class="preprocessor">#else</span>
<a name="l09518"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab9da400b4009ef6fcfef7158c6538bf9">09518</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab9da400b4009ef6fcfef7158c6538bf9">pasr_00</a>                      : 3;
<a name="l09519"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a958e6baccd33a483d770dd8b063eb564">09519</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a958e6baccd33a483d770dd8b063eb564">asr_00</a>                       : 1;
<a name="l09520"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a08d562d606e208dda540eb9a8c75327c">09520</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a08d562d606e208dda540eb9a8c75327c">srt_00</a>                       : 1;
<a name="l09521"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#abb3357da007b1bbe7554b39bfb65611a">09521</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#abb3357da007b1bbe7554b39bfb65611a">rtt_wr_00</a>                    : 2;
<a name="l09522"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a8c5b4f80c2aa3914515bda06c9c63ac3">09522</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a8c5b4f80c2aa3914515bda06c9c63ac3">dic_00</a>                       : 2;
<a name="l09523"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#acacec004283fcc791cfffa42fcf1cca7">09523</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#acacec004283fcc791cfffa42fcf1cca7">rtt_nom_00</a>                   : 3;
<a name="l09524"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab2677a3f101a62dbe7371aa0c57bc10d">09524</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab2677a3f101a62dbe7371aa0c57bc10d">pasr_01</a>                      : 3;
<a name="l09525"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ad93e9d9abfe0f8ff2eb2ffe7f3dc727c">09525</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ad93e9d9abfe0f8ff2eb2ffe7f3dc727c">asr_01</a>                       : 1;
<a name="l09526"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#adf951dbac713d8635de0ad1fd26980c4">09526</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#adf951dbac713d8635de0ad1fd26980c4">srt_01</a>                       : 1;
<a name="l09527"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a838a8a703313f7b085f418b115074a73">09527</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a838a8a703313f7b085f418b115074a73">rtt_wr_01</a>                    : 2;
<a name="l09528"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#abd3af006ff32d970bb028d1390cf77fd">09528</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#abd3af006ff32d970bb028d1390cf77fd">dic_01</a>                       : 2;
<a name="l09529"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a2d0ab3ed39bef77f7730e8e2422a6e1d">09529</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a2d0ab3ed39bef77f7730e8e2422a6e1d">rtt_nom_01</a>                   : 3;
<a name="l09530"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab446a4a73c43e788ba81e634bc877247">09530</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab446a4a73c43e788ba81e634bc877247">pasr_10</a>                      : 3;
<a name="l09531"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a295116096f12aef7a69326894cce254d">09531</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a295116096f12aef7a69326894cce254d">asr_10</a>                       : 1;
<a name="l09532"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a1b94c2d3b5b5bf996483e9f1f56463dc">09532</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a1b94c2d3b5b5bf996483e9f1f56463dc">srt_10</a>                       : 1;
<a name="l09533"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#aeb4c1b30ac64ac2b74db6ced911d887e">09533</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#aeb4c1b30ac64ac2b74db6ced911d887e">rtt_wr_10</a>                    : 2;
<a name="l09534"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a3f935dd5e0014bc7cb1059589a331f61">09534</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a3f935dd5e0014bc7cb1059589a331f61">dic_10</a>                       : 2;
<a name="l09535"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ace7f7da3484d3b8409cbdaa451ec18cd">09535</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ace7f7da3484d3b8409cbdaa451ec18cd">rtt_nom_10</a>                   : 3;
<a name="l09536"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a08b0fa962db4f8a199451c55b053ed87">09536</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a08b0fa962db4f8a199451c55b053ed87">pasr_11</a>                      : 3;
<a name="l09537"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a66d2bbe33d4366457dbbebf9e36f8eed">09537</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a66d2bbe33d4366457dbbebf9e36f8eed">asr_11</a>                       : 1;
<a name="l09538"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab13f95b21587bebefc48238bfd89dbec">09538</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ab13f95b21587bebefc48238bfd89dbec">srt_11</a>                       : 1;
<a name="l09539"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a5e28ec3c5cb84b1dc064da7f7a3ea1a4">09539</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a5e28ec3c5cb84b1dc064da7f7a3ea1a4">rtt_wr_11</a>                    : 2;
<a name="l09540"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a9749bf84de18399d1a8d248b1b0d8e11">09540</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a9749bf84de18399d1a8d248b1b0d8e11">dic_11</a>                       : 2;
<a name="l09541"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ac9028a184bcef0a920eda6198aad3b89">09541</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ac9028a184bcef0a920eda6198aad3b89">rtt_nom_11</a>                   : 3;
<a name="l09542"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#af9b1f12b0c8461cfbf3de5a3d7b668c4">09542</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#af9b1f12b0c8461cfbf3de5a3d7b668c4">db_output_impedance</a>          : 3;
<a name="l09543"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a280adc111e301e8b681d5857c88e17bc">09543</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a280adc111e301e8b681d5857c88e17bc">rtt_wr_00_ext</a>                : 1;
<a name="l09544"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a65b0f5e86af7d21b6697a8d8c67871bf">09544</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a65b0f5e86af7d21b6697a8d8c67871bf">rtt_wr_01_ext</a>                : 1;
<a name="l09545"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ad88b746c260c728d51b31615983f1e12">09545</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#ad88b746c260c728d51b31615983f1e12">rtt_wr_10_ext</a>                : 1;
<a name="l09546"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a2ebb9fd3518f6de3f5a4f8a0bb5fe5af">09546</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a2ebb9fd3518f6de3f5a4f8a0bb5fe5af">rtt_wr_11_ext</a>                : 1;
<a name="l09547"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a3b132157fed880ffd8d6c3776fbce7d5">09547</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html#a3b132157fed880ffd8d6c3776fbce7d5">reserved_55_63</a>               : 9;
<a name="l09548"></a>09548 <span class="preprocessor">#endif</span>
<a name="l09549"></a>09549 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params1.html#a68d03e1fcd318e4f1230e82834d2a677">s</a>;
<a name="l09550"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">09550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> {
<a name="l09551"></a>09551 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09552"></a>09552 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af614eecddab050352108a5887c46dcd3">reserved_48_63</a>               : 16;
<a name="l09553"></a>09553     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5f55e76166ad92577dfd51c961e0062e">rtt_nom_11</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM Rank 3</span>
<a name="l09554"></a>09554 <span class="comment">                                                         LMC writes this value to MR1[Rtt_Nom] in the rank 3 (i.e. DIMM1_CS1) DDR3 parts</span>
<a name="l09555"></a>09555 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09556"></a>09556 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09557"></a>09557 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09558"></a>09558 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09559"></a>09559 <span class="comment">                                                         Per JEDEC DDR3 specifications, if RTT_Nom is used during writes,</span>
<a name="l09560"></a>09560 <span class="comment">                                                         only values MR1[Rtt_Nom] = 1 (RQZ/4), 2 (RQZ/2), or 3 (RQZ/6) are allowed.</span>
<a name="l09561"></a>09561 <span class="comment">                                                         Otherwise, values MR1[Rtt_Nom] = 4 (RQZ/12) and 5 (RQZ/8) are also allowed. */</span>
<a name="l09562"></a>09562     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a7a83cc9bb224f3c6f1eac69030165772">dic_11</a>                       : 2;  <span class="comment">/**&lt; Output Driver Impedance Control Rank 3</span>
<a name="l09563"></a>09563 <span class="comment">                                                         LMC writes this value to MR1[D.I.C.] in the rank 3 (i.e. DIMM1_CS1) DDR3 parts</span>
<a name="l09564"></a>09564 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09565"></a>09565 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09566"></a>09566 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09567"></a>09567 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09568"></a>09568     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a90ca4d3ee235363c2d1481beb854da27">rtt_wr_11</a>                    : 2;  <span class="comment">/**&lt; RTT_WR Rank 3</span>
<a name="l09569"></a>09569 <span class="comment">                                                         LMC writes this value to MR2[Rtt_WR] in the rank 3 (i.e. DIMM1_CS1) DDR3 parts</span>
<a name="l09570"></a>09570 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09571"></a>09571 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09572"></a>09572 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09573"></a>09573 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09574"></a>09574     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ab31e155ae1a986acf93c96e2c2588f01">srt_11</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range Rank 3</span>
<a name="l09575"></a>09575 <span class="comment">                                                         LMC writes this value to MR2[SRT] in the rank 3 (i.e. DIMM1_CS1) DDR3 parts</span>
<a name="l09576"></a>09576 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09577"></a>09577 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09578"></a>09578 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09579"></a>09579 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09580"></a>09580     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a2086c654019c92aff3f6db5fe55432c0">asr_11</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh Rank 3</span>
<a name="l09581"></a>09581 <span class="comment">                                                         LMC writes this value to MR2[ASR] in the rank 3 (i.e. DIMM1_CS1) DDR3 parts</span>
<a name="l09582"></a>09582 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09583"></a>09583 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09584"></a>09584 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09585"></a>09585 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09586"></a>09586     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5845bad4b0cf84d09bfd3699712f37f5">pasr_11</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh Rank 3</span>
<a name="l09587"></a>09587 <span class="comment">                                                         LMC writes this value to MR2[PASR] in the rank 3 (i.e. DIMM1_CS1) DDR3 parts</span>
<a name="l09588"></a>09588 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09589"></a>09589 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09590"></a>09590 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09591"></a>09591 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09592"></a>09592     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af725dce5ddc4ccbf6d1bef7999c28dca">rtt_nom_10</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM Rank 2</span>
<a name="l09593"></a>09593 <span class="comment">                                                         LMC writes this value to MR1[Rtt_Nom] in the rank 2 (i.e. DIMM1_CS0) DDR3 parts</span>
<a name="l09594"></a>09594 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09595"></a>09595 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09596"></a>09596 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09597"></a>09597 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09598"></a>09598 <span class="comment">                                                         Per JEDEC DDR3 specifications, if RTT_Nom is used during writes,</span>
<a name="l09599"></a>09599 <span class="comment">                                                         only values MR1[Rtt_Nom] = 1 (RQZ/4), 2 (RQZ/2), or 3 (RQZ/6) are allowed.</span>
<a name="l09600"></a>09600 <span class="comment">                                                         Otherwise, values MR1[Rtt_Nom] = 4 (RQZ/12) and 5 (RQZ/8) are also allowed. */</span>
<a name="l09601"></a>09601     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a28a9e059f5e72fb432a5b40df15e1eb5">dic_10</a>                       : 2;  <span class="comment">/**&lt; Output Driver Impedance Control Rank 2</span>
<a name="l09602"></a>09602 <span class="comment">                                                         LMC writes this value to MR1[D.I.C.] in the rank 2 (i.e. DIMM1_CS0) DDR3 parts</span>
<a name="l09603"></a>09603 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09604"></a>09604 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09605"></a>09605 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09606"></a>09606 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09607"></a>09607     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#afb15fc6613b2916b2298b69bfc937799">rtt_wr_10</a>                    : 2;  <span class="comment">/**&lt; RTT_WR Rank 2</span>
<a name="l09608"></a>09608 <span class="comment">                                                         LMC writes this value to MR2[Rtt_WR] in the rank 2 (i.e. DIMM1_CS0) DDR3 parts</span>
<a name="l09609"></a>09609 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09610"></a>09610 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09611"></a>09611 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09612"></a>09612 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09613"></a>09613     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ade7efdb537272516631d5cda9a4cfadb">srt_10</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range Rank 2</span>
<a name="l09614"></a>09614 <span class="comment">                                                         LMC writes this value to MR2[SRT] in the rank 2 (i.e. DIMM1_CS0) DDR3 parts</span>
<a name="l09615"></a>09615 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09616"></a>09616 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09617"></a>09617 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09618"></a>09618 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09619"></a>09619     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5a4216c065613b02a1604869e3db2b6e">asr_10</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh Rank 2</span>
<a name="l09620"></a>09620 <span class="comment">                                                         LMC writes this value to MR2[ASR] in the rank 2 (i.e. DIMM1_CS0) DDR3 parts</span>
<a name="l09621"></a>09621 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09622"></a>09622 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09623"></a>09623 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09624"></a>09624 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09625"></a>09625     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#adc6155d466b7a4bc727de841e6accbb4">pasr_10</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh Rank 2</span>
<a name="l09626"></a>09626 <span class="comment">                                                         LMC writes this value to MR2[PASR] in the rank 2 (i.e. DIMM1_CS0) DDR3 parts</span>
<a name="l09627"></a>09627 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09628"></a>09628 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09629"></a>09629 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09630"></a>09630 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09631"></a>09631     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af9b81938de1c4b17c1bb70f282dbfab3">rtt_nom_01</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM Rank 1</span>
<a name="l09632"></a>09632 <span class="comment">                                                         LMC writes this value to MR1[Rtt_Nom] in the rank 1 (i.e. DIMM0_CS1) DDR3 parts</span>
<a name="l09633"></a>09633 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09634"></a>09634 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09635"></a>09635 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09636"></a>09636 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09637"></a>09637 <span class="comment">                                                         Per JEDEC DDR3 specifications, if RTT_Nom is used during writes,</span>
<a name="l09638"></a>09638 <span class="comment">                                                         only values MR1[Rtt_Nom] = 1 (RQZ/4), 2 (RQZ/2), or 3 (RQZ/6) are allowed.</span>
<a name="l09639"></a>09639 <span class="comment">                                                         Otherwise, values MR1[Rtt_Nom] = 4 (RQZ/12) and 5 (RQZ/8) are also allowed. */</span>
<a name="l09640"></a>09640     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a35c1e6e3ac98fbc168ca326b41fc38f7">dic_01</a>                       : 2;  <span class="comment">/**&lt; Output Driver Impedance Control Rank 1</span>
<a name="l09641"></a>09641 <span class="comment">                                                         LMC writes this value to MR1[D.I.C.] in the rank 1 (i.e. DIMM0_CS1) DDR3 parts</span>
<a name="l09642"></a>09642 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09643"></a>09643 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09644"></a>09644 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09645"></a>09645 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09646"></a>09646     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#adf95513ae86330febc9c7e7ad107584c">rtt_wr_01</a>                    : 2;  <span class="comment">/**&lt; RTT_WR Rank 1</span>
<a name="l09647"></a>09647 <span class="comment">                                                         LMC writes this value to MR2[Rtt_WR] in the rank 1 (i.e. DIMM0_CS1) DDR3 parts</span>
<a name="l09648"></a>09648 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09649"></a>09649 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09650"></a>09650 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09651"></a>09651 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09652"></a>09652     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#aba7781e0482f051ccc4d4b9458b21c39">srt_01</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range Rank 1</span>
<a name="l09653"></a>09653 <span class="comment">                                                         LMC writes this value to MR2[SRT] in the rank 1 (i.e. DIMM0_CS1) DDR3 parts</span>
<a name="l09654"></a>09654 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09655"></a>09655 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09656"></a>09656 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09657"></a>09657 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09658"></a>09658     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a9817cf4cf7052f7f4ce0a401c3b5cd6d">asr_01</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh Rank 1</span>
<a name="l09659"></a>09659 <span class="comment">                                                         LMC writes this value to MR2[ASR] in the rank 1 (i.e. DIMM0_CS1) DDR3 parts</span>
<a name="l09660"></a>09660 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09661"></a>09661 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09662"></a>09662 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09663"></a>09663 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09664"></a>09664     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ab670be9b980ca096b741ce9b4fa1e338">pasr_01</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh Rank 1</span>
<a name="l09665"></a>09665 <span class="comment">                                                         LMC writes this value to MR2[PASR] in the rank 1 (i.e. DIMM0_CS1) DDR3 parts</span>
<a name="l09666"></a>09666 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09667"></a>09667 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09668"></a>09668 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09669"></a>09669 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09670"></a>09670     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a483bb194f66cf40d460f7c5b6a8704e5">rtt_nom_00</a>                   : 3;  <span class="comment">/**&lt; RTT_NOM Rank 0</span>
<a name="l09671"></a>09671 <span class="comment">                                                         LMC writes this value to MR1[Rtt_Nom] in the rank 0 (i.e. DIMM0_CS0) DDR3 parts</span>
<a name="l09672"></a>09672 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09673"></a>09673 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09674"></a>09674 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09675"></a>09675 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT].</span>
<a name="l09676"></a>09676 <span class="comment">                                                         Per JEDEC DDR3 specifications, if RTT_Nom is used during writes,</span>
<a name="l09677"></a>09677 <span class="comment">                                                         only values MR1[Rtt_Nom] = 1 (RQZ/4), 2 (RQZ/2), or 3 (RQZ/6) are allowed.</span>
<a name="l09678"></a>09678 <span class="comment">                                                         Otherwise, values MR1[Rtt_Nom] = 4 (RQZ/12) and 5 (RQZ/8) are also allowed. */</span>
<a name="l09679"></a>09679     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a6fa2532dec012be0772d649503bbd3cb">dic_00</a>                       : 2;  <span class="comment">/**&lt; Output Driver Impedance Control Rank 0</span>
<a name="l09680"></a>09680 <span class="comment">                                                         LMC writes this value to MR1[D.I.C.] in the rank 0 (i.e. DIMM0_CS0) DDR3 parts</span>
<a name="l09681"></a>09681 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09682"></a>09682 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09683"></a>09683 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09684"></a>09684 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09685"></a>09685     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a8898360b6f3b14d4ce034e9fad4769b5">rtt_wr_00</a>                    : 2;  <span class="comment">/**&lt; RTT_WR Rank 0</span>
<a name="l09686"></a>09686 <span class="comment">                                                         LMC writes this value to MR2[Rtt_WR] in the rank 0 (i.e. DIMM0_CS0) DDR3 parts</span>
<a name="l09687"></a>09687 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09688"></a>09688 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09689"></a>09689 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09690"></a>09690 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09691"></a>09691     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a554d3adf52461c416a49a48d7354d55c">srt_00</a>                       : 1;  <span class="comment">/**&lt; Self-refresh temperature range Rank 0</span>
<a name="l09692"></a>09692 <span class="comment">                                                         LMC writes this value to MR2[SRT] in the rank 0 (i.e. DIMM0_CS0) DDR3 parts</span>
<a name="l09693"></a>09693 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09694"></a>09694 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09695"></a>09695 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09696"></a>09696 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09697"></a>09697     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a4ca561bfdb61bbf722623a355e3bc5da">asr_00</a>                       : 1;  <span class="comment">/**&lt; Auto self-refresh Rank 0</span>
<a name="l09698"></a>09698 <span class="comment">                                                         LMC writes this value to MR2[ASR] in the rank 0 (i.e. DIMM0_CS0) DDR3 parts</span>
<a name="l09699"></a>09699 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09700"></a>09700 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09701"></a>09701 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09702"></a>09702 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09703"></a>09703     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a1e6185cfbd23fed2f2ae7a70eb14eb75">pasr_00</a>                      : 3;  <span class="comment">/**&lt; Partial array self-refresh Rank 0</span>
<a name="l09704"></a>09704 <span class="comment">                                                         LMC writes this value to MR2[PASR] in the rank 0 (i.e. DIMM0_CS0) DDR3 parts</span>
<a name="l09705"></a>09705 <span class="comment">                                                         when selected during power-up/init, write-leveling, and, if LMC*_CONFIG[SREF_WITH_DLL] is set,</span>
<a name="l09706"></a>09706 <span class="comment">                                                         self-refresh entry and exit instruction sequences.</span>
<a name="l09707"></a>09707 <span class="comment">                                                         See LMC*_CONFIG[SEQUENCE,INIT_START,RANKMASK] and</span>
<a name="l09708"></a>09708 <span class="comment">                                                         LMC*_RESET_CTL[DDR3PWARM,DDR3PSOFT]. */</span>
<a name="l09709"></a>09709 <span class="preprocessor">#else</span>
<a name="l09710"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a1e6185cfbd23fed2f2ae7a70eb14eb75">09710</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a1e6185cfbd23fed2f2ae7a70eb14eb75">pasr_00</a>                      : 3;
<a name="l09711"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a4ca561bfdb61bbf722623a355e3bc5da">09711</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a4ca561bfdb61bbf722623a355e3bc5da">asr_00</a>                       : 1;
<a name="l09712"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a554d3adf52461c416a49a48d7354d55c">09712</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a554d3adf52461c416a49a48d7354d55c">srt_00</a>                       : 1;
<a name="l09713"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a8898360b6f3b14d4ce034e9fad4769b5">09713</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a8898360b6f3b14d4ce034e9fad4769b5">rtt_wr_00</a>                    : 2;
<a name="l09714"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a6fa2532dec012be0772d649503bbd3cb">09714</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a6fa2532dec012be0772d649503bbd3cb">dic_00</a>                       : 2;
<a name="l09715"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a483bb194f66cf40d460f7c5b6a8704e5">09715</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a483bb194f66cf40d460f7c5b6a8704e5">rtt_nom_00</a>                   : 3;
<a name="l09716"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ab670be9b980ca096b741ce9b4fa1e338">09716</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ab670be9b980ca096b741ce9b4fa1e338">pasr_01</a>                      : 3;
<a name="l09717"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a9817cf4cf7052f7f4ce0a401c3b5cd6d">09717</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a9817cf4cf7052f7f4ce0a401c3b5cd6d">asr_01</a>                       : 1;
<a name="l09718"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#aba7781e0482f051ccc4d4b9458b21c39">09718</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#aba7781e0482f051ccc4d4b9458b21c39">srt_01</a>                       : 1;
<a name="l09719"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#adf95513ae86330febc9c7e7ad107584c">09719</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#adf95513ae86330febc9c7e7ad107584c">rtt_wr_01</a>                    : 2;
<a name="l09720"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a35c1e6e3ac98fbc168ca326b41fc38f7">09720</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a35c1e6e3ac98fbc168ca326b41fc38f7">dic_01</a>                       : 2;
<a name="l09721"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af9b81938de1c4b17c1bb70f282dbfab3">09721</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af9b81938de1c4b17c1bb70f282dbfab3">rtt_nom_01</a>                   : 3;
<a name="l09722"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#adc6155d466b7a4bc727de841e6accbb4">09722</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#adc6155d466b7a4bc727de841e6accbb4">pasr_10</a>                      : 3;
<a name="l09723"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5a4216c065613b02a1604869e3db2b6e">09723</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5a4216c065613b02a1604869e3db2b6e">asr_10</a>                       : 1;
<a name="l09724"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ade7efdb537272516631d5cda9a4cfadb">09724</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ade7efdb537272516631d5cda9a4cfadb">srt_10</a>                       : 1;
<a name="l09725"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#afb15fc6613b2916b2298b69bfc937799">09725</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#afb15fc6613b2916b2298b69bfc937799">rtt_wr_10</a>                    : 2;
<a name="l09726"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a28a9e059f5e72fb432a5b40df15e1eb5">09726</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a28a9e059f5e72fb432a5b40df15e1eb5">dic_10</a>                       : 2;
<a name="l09727"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af725dce5ddc4ccbf6d1bef7999c28dca">09727</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af725dce5ddc4ccbf6d1bef7999c28dca">rtt_nom_10</a>                   : 3;
<a name="l09728"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5845bad4b0cf84d09bfd3699712f37f5">09728</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5845bad4b0cf84d09bfd3699712f37f5">pasr_11</a>                      : 3;
<a name="l09729"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a2086c654019c92aff3f6db5fe55432c0">09729</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a2086c654019c92aff3f6db5fe55432c0">asr_11</a>                       : 1;
<a name="l09730"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ab31e155ae1a986acf93c96e2c2588f01">09730</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#ab31e155ae1a986acf93c96e2c2588f01">srt_11</a>                       : 1;
<a name="l09731"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a90ca4d3ee235363c2d1481beb854da27">09731</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a90ca4d3ee235363c2d1481beb854da27">rtt_wr_11</a>                    : 2;
<a name="l09732"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a7a83cc9bb224f3c6f1eac69030165772">09732</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a7a83cc9bb224f3c6f1eac69030165772">dic_11</a>                       : 2;
<a name="l09733"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5f55e76166ad92577dfd51c961e0062e">09733</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#a5f55e76166ad92577dfd51c961e0062e">rtt_nom_11</a>                   : 3;
<a name="l09734"></a><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af614eecddab050352108a5887c46dcd3">09734</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html#af614eecddab050352108a5887c46dcd3">reserved_48_63</a>               : 16;
<a name="l09735"></a>09735 <span class="preprocessor">#endif</span>
<a name="l09736"></a>09736 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params1.html#adcd76b4a7a109b737b64432e0298abb4">cn61xx</a>;
<a name="l09737"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#aada4c03cca3e5a7d3e3a66bea02b9fdc">09737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#aada4c03cca3e5a7d3e3a66bea02b9fdc">cn63xx</a>;
<a name="l09738"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#a971332133bf3ea9290a535525b0356e1">09738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#a971332133bf3ea9290a535525b0356e1">cn63xxp1</a>;
<a name="l09739"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#a7edfd670ddd5e5cbcfcca9f889138e02">09739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#a7edfd670ddd5e5cbcfcca9f889138e02">cn66xx</a>;
<a name="l09740"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#a9a423e48e870f9627a5fcf0985996fe6">09740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#a9a423e48e870f9627a5fcf0985996fe6">cn68xx</a>;
<a name="l09741"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#ada72d6f11c01b3044f9267ac5929f0d2">09741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#ada72d6f11c01b3044f9267ac5929f0d2">cn68xxp1</a>;
<a name="l09742"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#ac95fa004a4235e21436e03c5162ecc32">09742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#ac95fa004a4235e21436e03c5162ecc32">cn70xx</a>;
<a name="l09743"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#afe5cfc5fcaa70124662263884e23b284">09743</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#afe5cfc5fcaa70124662263884e23b284">cn70xxp1</a>;
<a name="l09744"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#abb17e062d2f31f70447c449d821cd917">09744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html">cvmx_lmcx_modereg_params1_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params1.html#abb17e062d2f31f70447c449d821cd917">cn73xx</a>;
<a name="l09745"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#ac7cf7c3cb837e379645698642db4c422">09745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html">cvmx_lmcx_modereg_params1_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params1.html#ac7cf7c3cb837e379645698642db4c422">cn78xx</a>;
<a name="l09746"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#a6159232573a9bd8926d03b9a3a31f303">09746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html">cvmx_lmcx_modereg_params1_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params1.html#a6159232573a9bd8926d03b9a3a31f303">cn78xxp1</a>;
<a name="l09747"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#ac3f4be3fb502a43a29e9891b145d66b4">09747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__cn61xx.html">cvmx_lmcx_modereg_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html#ac3f4be3fb502a43a29e9891b145d66b4">cnf71xx</a>;
<a name="l09748"></a><a class="code" href="unioncvmx__lmcx__modereg__params1.html#a70ee3965bf73850723d203389c244ee9">09748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params1_1_1cvmx__lmcx__modereg__params1__s.html">cvmx_lmcx_modereg_params1_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params1.html#a70ee3965bf73850723d203389c244ee9">cnf75xx</a>;
<a name="l09749"></a>09749 };
<a name="l09750"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a637fcca6f4f114ffff81b7f5dd350fe8">09750</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params1.html" title="cvmx_lmc::_modereg_params1">cvmx_lmcx_modereg_params1</a> <a class="code" href="unioncvmx__lmcx__modereg__params1.html" title="cvmx_lmc::_modereg_params1">cvmx_lmcx_modereg_params1_t</a>;
<a name="l09751"></a>09751 <span class="comment"></span>
<a name="l09752"></a>09752 <span class="comment">/**</span>
<a name="l09753"></a>09753 <span class="comment"> * cvmx_lmc#_modereg_params2</span>
<a name="l09754"></a>09754 <span class="comment"> *</span>
<a name="l09755"></a>09755 <span class="comment"> * These parameters are written into the DDR4 mode registers.</span>
<a name="l09756"></a>09756 <span class="comment"> *</span>
<a name="l09757"></a>09757 <span class="comment"> */</span>
<a name="l09758"></a><a class="code" href="unioncvmx__lmcx__modereg__params2.html">09758</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params2.html" title="cvmx_lmc::_modereg_params2">cvmx_lmcx_modereg_params2</a> {
<a name="l09759"></a><a class="code" href="unioncvmx__lmcx__modereg__params2.html#a0134b996df9476f9c9b398c4e85fb26f">09759</a>     uint64_t <a class="code" href="unioncvmx__lmcx__modereg__params2.html#a0134b996df9476f9c9b398c4e85fb26f">u64</a>;
<a name="l09760"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html">09760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html">cvmx_lmcx_modereg_params2_s</a> {
<a name="l09761"></a>09761 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09762"></a>09762 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#aaaa5d2846381d481fd4fcdc5bda80f43">reserved_41_63</a>               : 23;
<a name="l09763"></a>09763     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a933009c07ddc7cbc0ef26b2ecd4e4eeb">vrefdq_train_en</a>              : 1;  <span class="comment">/**&lt; Vref training mode enable, used for all ranks. */</span>
<a name="l09764"></a>09764     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ac416af8e67ef421ca2bc1c746b3671d3">vref_range_11</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 3. */</span>
<a name="l09765"></a>09765     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ac5e80bf32b9ebe1fea777c31d8a5dbc6">vref_value_11</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 3. */</span>
<a name="l09766"></a>09766     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab44ff3407454273bb682c57a24727786">rtt_park_11</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 3. */</span>
<a name="l09767"></a>09767     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab9765070f15685d49522dbd8adda627a">vref_range_10</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 2. */</span>
<a name="l09768"></a>09768     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a6a3a237267eacd2f23a3f76b64273ba7">vref_value_10</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 2. */</span>
<a name="l09769"></a>09769     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a760978738991bd5a9f651ef39007719f">rtt_park_10</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 2. */</span>
<a name="l09770"></a>09770     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab2c384987782204dd11bd9b4fa4e98b8">vref_range_01</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 1. */</span>
<a name="l09771"></a>09771     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#aa233938e20dc669dac00605b4ee88ede">vref_value_01</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 1. */</span>
<a name="l09772"></a>09772     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ad6a9834d30ba4050deb19fa642364088">rtt_park_01</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 1. */</span>
<a name="l09773"></a>09773     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a6016b061caba378dcef2d4073d90f773">vref_range_00</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 0. */</span>
<a name="l09774"></a>09774     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a48a88456c57d7d1cc8168e6145760faa">vref_value_00</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 0. */</span>
<a name="l09775"></a>09775     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab742e31ed23100e838daf02372a7259c">rtt_park_00</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 0. */</span>
<a name="l09776"></a>09776 <span class="preprocessor">#else</span>
<a name="l09777"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab742e31ed23100e838daf02372a7259c">09777</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab742e31ed23100e838daf02372a7259c">rtt_park_00</a>                  : 3;
<a name="l09778"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a48a88456c57d7d1cc8168e6145760faa">09778</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a48a88456c57d7d1cc8168e6145760faa">vref_value_00</a>                : 6;
<a name="l09779"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a6016b061caba378dcef2d4073d90f773">09779</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a6016b061caba378dcef2d4073d90f773">vref_range_00</a>                : 1;
<a name="l09780"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ad6a9834d30ba4050deb19fa642364088">09780</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ad6a9834d30ba4050deb19fa642364088">rtt_park_01</a>                  : 3;
<a name="l09781"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#aa233938e20dc669dac00605b4ee88ede">09781</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#aa233938e20dc669dac00605b4ee88ede">vref_value_01</a>                : 6;
<a name="l09782"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab2c384987782204dd11bd9b4fa4e98b8">09782</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab2c384987782204dd11bd9b4fa4e98b8">vref_range_01</a>                : 1;
<a name="l09783"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a760978738991bd5a9f651ef39007719f">09783</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a760978738991bd5a9f651ef39007719f">rtt_park_10</a>                  : 3;
<a name="l09784"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a6a3a237267eacd2f23a3f76b64273ba7">09784</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a6a3a237267eacd2f23a3f76b64273ba7">vref_value_10</a>                : 6;
<a name="l09785"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab9765070f15685d49522dbd8adda627a">09785</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab9765070f15685d49522dbd8adda627a">vref_range_10</a>                : 1;
<a name="l09786"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab44ff3407454273bb682c57a24727786">09786</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ab44ff3407454273bb682c57a24727786">rtt_park_11</a>                  : 3;
<a name="l09787"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ac5e80bf32b9ebe1fea777c31d8a5dbc6">09787</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ac5e80bf32b9ebe1fea777c31d8a5dbc6">vref_value_11</a>                : 6;
<a name="l09788"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ac416af8e67ef421ca2bc1c746b3671d3">09788</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#ac416af8e67ef421ca2bc1c746b3671d3">vref_range_11</a>                : 1;
<a name="l09789"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a933009c07ddc7cbc0ef26b2ecd4e4eeb">09789</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#a933009c07ddc7cbc0ef26b2ecd4e4eeb">vrefdq_train_en</a>              : 1;
<a name="l09790"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#aaaa5d2846381d481fd4fcdc5bda80f43">09790</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html#aaaa5d2846381d481fd4fcdc5bda80f43">reserved_41_63</a>               : 23;
<a name="l09791"></a>09791 <span class="preprocessor">#endif</span>
<a name="l09792"></a>09792 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params2.html#a7af7c363ddeb476131ceb74cc6885fd2">s</a>;
<a name="l09793"></a><a class="code" href="unioncvmx__lmcx__modereg__params2.html#a56a58cb7b1b53a3a79ce096788d1f566">09793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html">cvmx_lmcx_modereg_params2_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params2.html#a56a58cb7b1b53a3a79ce096788d1f566">cn70xx</a>;
<a name="l09794"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html">09794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html">cvmx_lmcx_modereg_params2_cn70xxp1</a> {
<a name="l09795"></a>09795 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09796"></a>09796 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a70e711eda79512ea9803d00bfbdea5d8">reserved_40_63</a>               : 24;
<a name="l09797"></a>09797     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#ab1cdbcbf28e4661a25106b5602a78ec8">vref_range_11</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 3.  Not used in CN70XX/CN71XX. */</span>
<a name="l09798"></a>09798     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a691c5c414959c217329768f5886338e6">vref_value_11</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 3.  Not used in CN70XX/CN71XX. */</span>
<a name="l09799"></a>09799     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#ac14aadaf0680255d898b437b3cc734d9">rtt_park_11</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 3.  Not used in CN70XX/CN71XX. */</span>
<a name="l09800"></a>09800     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a95ab2cd214283df7c9f5dd81b9457456">vref_range_10</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 2.  Not used in CN70XX/CN71XX. */</span>
<a name="l09801"></a>09801     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a460b4a8cb97ce4549e7033f94008584c">vref_value_10</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 2.  Not used in CN70XX/CN71XX. */</span>
<a name="l09802"></a>09802     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#add499f8b2eb5a0f21c27b691a8e8ff57">rtt_park_10</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 2.  Not used in CN70XX/CN71XX. */</span>
<a name="l09803"></a>09803     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a8c16796fe5c1f1a84d2615207ba3a220">vref_range_01</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 1. */</span>
<a name="l09804"></a>09804     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a43f0435fb7ea657a65c78bfc7be3819f">vref_value_01</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 1. */</span>
<a name="l09805"></a>09805     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#aaf3867d64d01b8263095cf47ee463fe2">rtt_park_01</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 1. */</span>
<a name="l09806"></a>09806     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#aa86d733fdd815475fbdf316a42cb4cfa">vref_range_00</a>                : 1;  <span class="comment">/**&lt; VREF range for rank 0. */</span>
<a name="l09807"></a>09807     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#af166ca03f3896916315bee5732aae13e">vref_value_00</a>                : 6;  <span class="comment">/**&lt; VREF value for rank 0. */</span>
<a name="l09808"></a>09808     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a5a58fbd144fa6dc145593cdd49193783">rtt_park_00</a>                  : 3;  <span class="comment">/**&lt; RTT park value for rank 0. */</span>
<a name="l09809"></a>09809 <span class="preprocessor">#else</span>
<a name="l09810"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a5a58fbd144fa6dc145593cdd49193783">09810</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a5a58fbd144fa6dc145593cdd49193783">rtt_park_00</a>                  : 3;
<a name="l09811"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#af166ca03f3896916315bee5732aae13e">09811</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#af166ca03f3896916315bee5732aae13e">vref_value_00</a>                : 6;
<a name="l09812"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#aa86d733fdd815475fbdf316a42cb4cfa">09812</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#aa86d733fdd815475fbdf316a42cb4cfa">vref_range_00</a>                : 1;
<a name="l09813"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#aaf3867d64d01b8263095cf47ee463fe2">09813</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#aaf3867d64d01b8263095cf47ee463fe2">rtt_park_01</a>                  : 3;
<a name="l09814"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a43f0435fb7ea657a65c78bfc7be3819f">09814</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a43f0435fb7ea657a65c78bfc7be3819f">vref_value_01</a>                : 6;
<a name="l09815"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a8c16796fe5c1f1a84d2615207ba3a220">09815</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a8c16796fe5c1f1a84d2615207ba3a220">vref_range_01</a>                : 1;
<a name="l09816"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#add499f8b2eb5a0f21c27b691a8e8ff57">09816</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#add499f8b2eb5a0f21c27b691a8e8ff57">rtt_park_10</a>                  : 3;
<a name="l09817"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a460b4a8cb97ce4549e7033f94008584c">09817</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a460b4a8cb97ce4549e7033f94008584c">vref_value_10</a>                : 6;
<a name="l09818"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a95ab2cd214283df7c9f5dd81b9457456">09818</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a95ab2cd214283df7c9f5dd81b9457456">vref_range_10</a>                : 1;
<a name="l09819"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#ac14aadaf0680255d898b437b3cc734d9">09819</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#ac14aadaf0680255d898b437b3cc734d9">rtt_park_11</a>                  : 3;
<a name="l09820"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a691c5c414959c217329768f5886338e6">09820</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a691c5c414959c217329768f5886338e6">vref_value_11</a>                : 6;
<a name="l09821"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#ab1cdbcbf28e4661a25106b5602a78ec8">09821</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#ab1cdbcbf28e4661a25106b5602a78ec8">vref_range_11</a>                : 1;
<a name="l09822"></a><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a70e711eda79512ea9803d00bfbdea5d8">09822</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__cn70xxp1.html#a70e711eda79512ea9803d00bfbdea5d8">reserved_40_63</a>               : 24;
<a name="l09823"></a>09823 <span class="preprocessor">#endif</span>
<a name="l09824"></a>09824 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params2.html#ae4b0bfcd60eae01779d2e0875c94e7bb">cn70xxp1</a>;
<a name="l09825"></a><a class="code" href="unioncvmx__lmcx__modereg__params2.html#a4aaab9d8397bdb0c289037f8b8c38144">09825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html">cvmx_lmcx_modereg_params2_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params2.html#a4aaab9d8397bdb0c289037f8b8c38144">cn73xx</a>;
<a name="l09826"></a><a class="code" href="unioncvmx__lmcx__modereg__params2.html#a7e9ad903b1a9420648eb9ce9f0f1dcfe">09826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html">cvmx_lmcx_modereg_params2_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params2.html#a7e9ad903b1a9420648eb9ce9f0f1dcfe">cn78xx</a>;
<a name="l09827"></a><a class="code" href="unioncvmx__lmcx__modereg__params2.html#a4a4e1af523cfa33bea82f19f65d29556">09827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html">cvmx_lmcx_modereg_params2_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params2.html#a4a4e1af523cfa33bea82f19f65d29556">cn78xxp1</a>;
<a name="l09828"></a><a class="code" href="unioncvmx__lmcx__modereg__params2.html#a55138fe6e68b7386d92015143dc3fad9">09828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params2_1_1cvmx__lmcx__modereg__params2__s.html">cvmx_lmcx_modereg_params2_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params2.html#a55138fe6e68b7386d92015143dc3fad9">cnf75xx</a>;
<a name="l09829"></a>09829 };
<a name="l09830"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a52ddd69a7bb9f2c6edec1cbba2f6d5d8">09830</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params2.html" title="cvmx_lmc::_modereg_params2">cvmx_lmcx_modereg_params2</a> <a class="code" href="unioncvmx__lmcx__modereg__params2.html" title="cvmx_lmc::_modereg_params2">cvmx_lmcx_modereg_params2_t</a>;
<a name="l09831"></a>09831 <span class="comment"></span>
<a name="l09832"></a>09832 <span class="comment">/**</span>
<a name="l09833"></a>09833 <span class="comment"> * cvmx_lmc#_modereg_params3</span>
<a name="l09834"></a>09834 <span class="comment"> *</span>
<a name="l09835"></a>09835 <span class="comment"> * These parameters are written into the DDR4 mode registers.</span>
<a name="l09836"></a>09836 <span class="comment"> *</span>
<a name="l09837"></a>09837 <span class="comment"> */</span>
<a name="l09838"></a><a class="code" href="unioncvmx__lmcx__modereg__params3.html">09838</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params3.html" title="cvmx_lmc::_modereg_params3">cvmx_lmcx_modereg_params3</a> {
<a name="l09839"></a><a class="code" href="unioncvmx__lmcx__modereg__params3.html#ad877f03b334f35bd4740bf07f0037997">09839</a>     uint64_t <a class="code" href="unioncvmx__lmcx__modereg__params3.html#ad877f03b334f35bd4740bf07f0037997">u64</a>;
<a name="l09840"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html">09840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html">cvmx_lmcx_modereg_params3_s</a> {
<a name="l09841"></a>09841 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09842"></a>09842 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a64dbd4497373dae066bc3d8512f829e9">reserved_39_63</a>               : 25;
<a name="l09843"></a>09843     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aa4c25a76402edd03460851784df5b2b9">xrank_add_tccd_l</a>             : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l09844"></a>09844     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a5d6a75058837c2c7927a956f8dc2da2b">xrank_add_tccd_s</a>             : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l09845"></a>09845     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a6512188f7d66adc7728958476797981f">mpr_fmt</a>                      : 2;  <span class="comment">/**&lt; MPR format. */</span>
<a name="l09846"></a>09846     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a2b5bfaf215cd9c1f0fa3498af247f395">wr_cmd_lat</a>                   : 2;  <span class="comment">/**&lt; Write command latency when CRC and DM are both enabled. */</span>
<a name="l09847"></a>09847     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#afb661d05c2ffa6c37ebe855a1a218d8b">fgrm</a>                         : 3;  <span class="comment">/**&lt; Fine granularity refresh mode. */</span>
<a name="l09848"></a>09848     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a16f3a15024fd665437221581cb9de890">temp_sense</a>                   : 1;  <span class="comment">/**&lt; Temperature sensor readout enable. */</span>
<a name="l09849"></a>09849     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a2b249b9ac2189f4dc3e7184bc7bd0141">pda</a>                          : 1;  <span class="comment">/**&lt; Per DRAM addressability. */</span>
<a name="l09850"></a>09850     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#abede9b30b2d4f855b7becac2e97d162f">gd</a>                           : 1;  <span class="comment">/**&lt; Gear-down mode. */</span>
<a name="l09851"></a>09851     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aaed7c203b4d25063f82339fcc73e65a3">crc</a>                          : 1;  <span class="comment">/**&lt; CRC mode. */</span>
<a name="l09852"></a>09852     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a7500f333c76800004c0098fcf14cd1b9">lpasr</a>                        : 2;  <span class="comment">/**&lt; LP auto self refresh. */</span>
<a name="l09853"></a>09853     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#ac9252ce3f2a52d963615a56933e506b3">tccd_l</a>                       : 3;  <span class="comment">/**&lt; TCCD_L timing parameter:</span>
<a name="l09854"></a>09854 <span class="comment">                                                         0x0 = 4.</span>
<a name="l09855"></a>09855 <span class="comment">                                                         0x1 = 5.</span>
<a name="l09856"></a>09856 <span class="comment">                                                         0x2 = 6.</span>
<a name="l09857"></a>09857 <span class="comment">                                                         0x3 = 7.</span>
<a name="l09858"></a>09858 <span class="comment">                                                         0x4 = 8.</span>
<a name="l09859"></a>09859 <span class="comment">                                                         0x5-0x7 = reserved. */</span>
<a name="l09860"></a>09860     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a81c1aa60357cb125d6f115439265d6c4">rd_dbi</a>                       : 1;  <span class="comment">/**&lt; Read DBI. */</span>
<a name="l09861"></a>09861     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a94d678fa85ea4d32bf85da69531c7cee">wr_dbi</a>                       : 1;  <span class="comment">/**&lt; Write DBI. */</span>
<a name="l09862"></a>09862     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a21af10ef56cd0968b1385e89ff44c30f">dm</a>                           : 1;  <span class="comment">/**&lt; Data mask enable. */</span>
<a name="l09863"></a>09863     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aac6a2352ad913d1c6a4f8a49085b6b54">ca_par_pers</a>                  : 1;  <span class="comment">/**&lt; Command/address persistent parity error mode. */</span>
<a name="l09864"></a>09864     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a8d1fcba20e482291e1b54296548c9394">odt_pd</a>                       : 1;  <span class="comment">/**&lt; ODT in PD mode. */</span>
<a name="l09865"></a>09865     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#ac0657c771646da15b06ff4fa9eeb9a8f">par_lat_mode</a>                 : 3;  <span class="comment">/**&lt; Parity latency mode. */</span>
<a name="l09866"></a>09866     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a6a03e0faa7638b1d42c7f4315b07d37f">wr_preamble</a>                  : 1;  <span class="comment">/**&lt; Write preamble, 0 = one nCK, 1 = two nCK. */</span>
<a name="l09867"></a>09867     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#abe6558fabeae5f8ec9c171c1810e74e1">rd_preamble</a>                  : 1;  <span class="comment">/**&lt; Write preamble, 0 = one nCK, 1 = two nCK. */</span>
<a name="l09868"></a>09868     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a8606b09da736f368c9e25b3f18d23817">sre_abort</a>                    : 1;  <span class="comment">/**&lt; Self refresh abort. */</span>
<a name="l09869"></a>09869     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a31dcd9c6280143400f9d62e226284cbc">cal</a>                          : 3;  <span class="comment">/**&lt; CS-to-CMD/ADDR latency mode (cycles). */</span>
<a name="l09870"></a>09870     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a4a3f02fcbb66238c5332dc3797eddcaf">vref_mon</a>                     : 1;  <span class="comment">/**&lt; Internal VREF monitor: 0 = disable, 1 = enable. */</span>
<a name="l09871"></a>09871     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a4aba5a42b7386929d86a7d9ba667112f">tc_ref</a>                       : 1;  <span class="comment">/**&lt; Temperature controlled refresh range: 0 = normal, 1 = extended. */</span>
<a name="l09872"></a>09872     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a35f5a211355d825c054a462437c52dbf">max_pd</a>                       : 1;  <span class="comment">/**&lt; Maximum power-down mode: 0 = disable, 1 = enable. */</span>
<a name="l09873"></a>09873 <span class="preprocessor">#else</span>
<a name="l09874"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a35f5a211355d825c054a462437c52dbf">09874</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a35f5a211355d825c054a462437c52dbf">max_pd</a>                       : 1;
<a name="l09875"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a4aba5a42b7386929d86a7d9ba667112f">09875</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a4aba5a42b7386929d86a7d9ba667112f">tc_ref</a>                       : 1;
<a name="l09876"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a4a3f02fcbb66238c5332dc3797eddcaf">09876</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a4a3f02fcbb66238c5332dc3797eddcaf">vref_mon</a>                     : 1;
<a name="l09877"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a31dcd9c6280143400f9d62e226284cbc">09877</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a31dcd9c6280143400f9d62e226284cbc">cal</a>                          : 3;
<a name="l09878"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a8606b09da736f368c9e25b3f18d23817">09878</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a8606b09da736f368c9e25b3f18d23817">sre_abort</a>                    : 1;
<a name="l09879"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#abe6558fabeae5f8ec9c171c1810e74e1">09879</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#abe6558fabeae5f8ec9c171c1810e74e1">rd_preamble</a>                  : 1;
<a name="l09880"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a6a03e0faa7638b1d42c7f4315b07d37f">09880</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a6a03e0faa7638b1d42c7f4315b07d37f">wr_preamble</a>                  : 1;
<a name="l09881"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#ac0657c771646da15b06ff4fa9eeb9a8f">09881</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#ac0657c771646da15b06ff4fa9eeb9a8f">par_lat_mode</a>                 : 3;
<a name="l09882"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a8d1fcba20e482291e1b54296548c9394">09882</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a8d1fcba20e482291e1b54296548c9394">odt_pd</a>                       : 1;
<a name="l09883"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aac6a2352ad913d1c6a4f8a49085b6b54">09883</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aac6a2352ad913d1c6a4f8a49085b6b54">ca_par_pers</a>                  : 1;
<a name="l09884"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a21af10ef56cd0968b1385e89ff44c30f">09884</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a21af10ef56cd0968b1385e89ff44c30f">dm</a>                           : 1;
<a name="l09885"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a94d678fa85ea4d32bf85da69531c7cee">09885</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a94d678fa85ea4d32bf85da69531c7cee">wr_dbi</a>                       : 1;
<a name="l09886"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a81c1aa60357cb125d6f115439265d6c4">09886</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a81c1aa60357cb125d6f115439265d6c4">rd_dbi</a>                       : 1;
<a name="l09887"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#ac9252ce3f2a52d963615a56933e506b3">09887</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#ac9252ce3f2a52d963615a56933e506b3">tccd_l</a>                       : 3;
<a name="l09888"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a7500f333c76800004c0098fcf14cd1b9">09888</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a7500f333c76800004c0098fcf14cd1b9">lpasr</a>                        : 2;
<a name="l09889"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aaed7c203b4d25063f82339fcc73e65a3">09889</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aaed7c203b4d25063f82339fcc73e65a3">crc</a>                          : 1;
<a name="l09890"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#abede9b30b2d4f855b7becac2e97d162f">09890</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#abede9b30b2d4f855b7becac2e97d162f">gd</a>                           : 1;
<a name="l09891"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a2b249b9ac2189f4dc3e7184bc7bd0141">09891</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a2b249b9ac2189f4dc3e7184bc7bd0141">pda</a>                          : 1;
<a name="l09892"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a16f3a15024fd665437221581cb9de890">09892</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a16f3a15024fd665437221581cb9de890">temp_sense</a>                   : 1;
<a name="l09893"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#afb661d05c2ffa6c37ebe855a1a218d8b">09893</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#afb661d05c2ffa6c37ebe855a1a218d8b">fgrm</a>                         : 3;
<a name="l09894"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a2b5bfaf215cd9c1f0fa3498af247f395">09894</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a2b5bfaf215cd9c1f0fa3498af247f395">wr_cmd_lat</a>                   : 2;
<a name="l09895"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a6512188f7d66adc7728958476797981f">09895</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a6512188f7d66adc7728958476797981f">mpr_fmt</a>                      : 2;
<a name="l09896"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a5d6a75058837c2c7927a956f8dc2da2b">09896</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a5d6a75058837c2c7927a956f8dc2da2b">xrank_add_tccd_s</a>             : 3;
<a name="l09897"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aa4c25a76402edd03460851784df5b2b9">09897</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#aa4c25a76402edd03460851784df5b2b9">xrank_add_tccd_l</a>             : 3;
<a name="l09898"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a64dbd4497373dae066bc3d8512f829e9">09898</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html#a64dbd4497373dae066bc3d8512f829e9">reserved_39_63</a>               : 25;
<a name="l09899"></a>09899 <span class="preprocessor">#endif</span>
<a name="l09900"></a>09900 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params3.html#a63e8f481c5294a7503b389c319f648a7">s</a>;
<a name="l09901"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html">09901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html">cvmx_lmcx_modereg_params3_cn70xx</a> {
<a name="l09902"></a>09902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09903"></a>09903 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a25be0f35984435b71e41016691241012">reserved_33_63</a>               : 31;
<a name="l09904"></a>09904     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#af57d34800ecd0c0107bfc637d41c3bde">mpr_fmt</a>                      : 2;  <span class="comment">/**&lt; MPR format. */</span>
<a name="l09905"></a>09905     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a011d4d632cf78c8e24f05ef54bc92b83">wr_cmd_lat</a>                   : 2;  <span class="comment">/**&lt; Write command latency when CRC and DM are both enabled. */</span>
<a name="l09906"></a>09906     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a04af4ec3132876a904a495b5ebf0038f">fgrm</a>                         : 3;  <span class="comment">/**&lt; Fine granularity refresh mode. */</span>
<a name="l09907"></a>09907     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#ab8bbc9dfef801fd06f8cc499fe51a888">temp_sense</a>                   : 1;  <span class="comment">/**&lt; Temperature sensor readout enable. */</span>
<a name="l09908"></a>09908     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a31dc2df62ae1310b4439ed6a98f2bf2a">pda</a>                          : 1;  <span class="comment">/**&lt; Per DRAM addressability. */</span>
<a name="l09909"></a>09909     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#adee14747560a7305c9f395eaf8e25064">gd</a>                           : 1;  <span class="comment">/**&lt; Gear-down mode. */</span>
<a name="l09910"></a>09910     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a3e3a6c3b5d47cf55d8dcb9231ada7ea2">crc</a>                          : 1;  <span class="comment">/**&lt; CRC mode. */</span>
<a name="l09911"></a>09911     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#af608bbf62412277700e578f167008df2">lpasr</a>                        : 2;  <span class="comment">/**&lt; LP auto self refresh. */</span>
<a name="l09912"></a>09912     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a333c1c2f91ab81aeefcd180efcad320e">tccd_l</a>                       : 3;  <span class="comment">/**&lt; TCCD_L timing parameter:</span>
<a name="l09913"></a>09913 <span class="comment">                                                         0x0 = 4. 0x3 = 7.</span>
<a name="l09914"></a>09914 <span class="comment">                                                         0x1 = 5. 0x4 = 8.</span>
<a name="l09915"></a>09915 <span class="comment">                                                         0x2 = 6. 0x5-0x7 = reserved. */</span>
<a name="l09916"></a>09916     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#aa58648f006c749ab6398e4d756c5a235">rd_dbi</a>                       : 1;  <span class="comment">/**&lt; Read DBI, must be 0. */</span>
<a name="l09917"></a>09917     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#aecf4a7c72953454bafe1b2a600106526">wr_dbi</a>                       : 1;  <span class="comment">/**&lt; Write DBI, must be 0. */</span>
<a name="l09918"></a>09918     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a5d6d8c63bd601bdbc714b04519325da0">dm</a>                           : 1;  <span class="comment">/**&lt; Data mask enable. */</span>
<a name="l09919"></a>09919     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a380b7229aa245f33f502970d1ac91fee">ca_par_pers</a>                  : 1;  <span class="comment">/**&lt; Command/address persistent parity error mode. */</span>
<a name="l09920"></a>09920     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a8a549433fb496f81e6d5a4535b5ea816">odt_pd</a>                       : 1;  <span class="comment">/**&lt; ODT in PD mode. */</span>
<a name="l09921"></a>09921     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a4fdd6b1aecdc04a7345e3f08a5f416f8">par_lat_mode</a>                 : 3;  <span class="comment">/**&lt; Parity latency mode. */</span>
<a name="l09922"></a>09922     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a25beb50550ca92bcc6922fb29e3207c6">wr_preamble</a>                  : 1;  <span class="comment">/**&lt; Write preamble, 0 = one nCK, 1 = two nCK. */</span>
<a name="l09923"></a>09923     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#acb5f0d03f0d3e1b110bbc82b1c4ccc2a">rd_preamble</a>                  : 1;  <span class="comment">/**&lt; Write preamble, 0 = one nCK, 1 = two nCK. */</span>
<a name="l09924"></a>09924     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a94541fb857280b3ec12dff40ed06768a">sre_abort</a>                    : 1;  <span class="comment">/**&lt; Self refresh abort. */</span>
<a name="l09925"></a>09925     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#ae3a32872940ee5b8be3b47c90e086505">cal</a>                          : 3;  <span class="comment">/**&lt; CS-to-CMD/ADDR latency mode (cycles). */</span>
<a name="l09926"></a>09926     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a826620844a9028cd5b4f28e895b6277b">vref_mon</a>                     : 1;  <span class="comment">/**&lt; Internal VREF monitor: 0 = disable, 1 = enable. */</span>
<a name="l09927"></a>09927     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a5adbbca783a51952a531790e1e94f6d1">tc_ref</a>                       : 1;  <span class="comment">/**&lt; Temperature controlled refresh range: 0 = normal, 1 = extended. */</span>
<a name="l09928"></a>09928     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a4f55e340ea9ead4c14a773afcff2adfd">max_pd</a>                       : 1;  <span class="comment">/**&lt; Maximum power-down mode: 0 = disable, 1 = enable. */</span>
<a name="l09929"></a>09929 <span class="preprocessor">#else</span>
<a name="l09930"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a4f55e340ea9ead4c14a773afcff2adfd">09930</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a4f55e340ea9ead4c14a773afcff2adfd">max_pd</a>                       : 1;
<a name="l09931"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a5adbbca783a51952a531790e1e94f6d1">09931</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a5adbbca783a51952a531790e1e94f6d1">tc_ref</a>                       : 1;
<a name="l09932"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a826620844a9028cd5b4f28e895b6277b">09932</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a826620844a9028cd5b4f28e895b6277b">vref_mon</a>                     : 1;
<a name="l09933"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#ae3a32872940ee5b8be3b47c90e086505">09933</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#ae3a32872940ee5b8be3b47c90e086505">cal</a>                          : 3;
<a name="l09934"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a94541fb857280b3ec12dff40ed06768a">09934</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a94541fb857280b3ec12dff40ed06768a">sre_abort</a>                    : 1;
<a name="l09935"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#acb5f0d03f0d3e1b110bbc82b1c4ccc2a">09935</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#acb5f0d03f0d3e1b110bbc82b1c4ccc2a">rd_preamble</a>                  : 1;
<a name="l09936"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a25beb50550ca92bcc6922fb29e3207c6">09936</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a25beb50550ca92bcc6922fb29e3207c6">wr_preamble</a>                  : 1;
<a name="l09937"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a4fdd6b1aecdc04a7345e3f08a5f416f8">09937</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a4fdd6b1aecdc04a7345e3f08a5f416f8">par_lat_mode</a>                 : 3;
<a name="l09938"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a8a549433fb496f81e6d5a4535b5ea816">09938</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a8a549433fb496f81e6d5a4535b5ea816">odt_pd</a>                       : 1;
<a name="l09939"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a380b7229aa245f33f502970d1ac91fee">09939</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a380b7229aa245f33f502970d1ac91fee">ca_par_pers</a>                  : 1;
<a name="l09940"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a5d6d8c63bd601bdbc714b04519325da0">09940</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a5d6d8c63bd601bdbc714b04519325da0">dm</a>                           : 1;
<a name="l09941"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#aecf4a7c72953454bafe1b2a600106526">09941</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#aecf4a7c72953454bafe1b2a600106526">wr_dbi</a>                       : 1;
<a name="l09942"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#aa58648f006c749ab6398e4d756c5a235">09942</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#aa58648f006c749ab6398e4d756c5a235">rd_dbi</a>                       : 1;
<a name="l09943"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a333c1c2f91ab81aeefcd180efcad320e">09943</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a333c1c2f91ab81aeefcd180efcad320e">tccd_l</a>                       : 3;
<a name="l09944"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#af608bbf62412277700e578f167008df2">09944</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#af608bbf62412277700e578f167008df2">lpasr</a>                        : 2;
<a name="l09945"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a3e3a6c3b5d47cf55d8dcb9231ada7ea2">09945</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a3e3a6c3b5d47cf55d8dcb9231ada7ea2">crc</a>                          : 1;
<a name="l09946"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#adee14747560a7305c9f395eaf8e25064">09946</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#adee14747560a7305c9f395eaf8e25064">gd</a>                           : 1;
<a name="l09947"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a31dc2df62ae1310b4439ed6a98f2bf2a">09947</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a31dc2df62ae1310b4439ed6a98f2bf2a">pda</a>                          : 1;
<a name="l09948"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#ab8bbc9dfef801fd06f8cc499fe51a888">09948</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#ab8bbc9dfef801fd06f8cc499fe51a888">temp_sense</a>                   : 1;
<a name="l09949"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a04af4ec3132876a904a495b5ebf0038f">09949</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a04af4ec3132876a904a495b5ebf0038f">fgrm</a>                         : 3;
<a name="l09950"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a011d4d632cf78c8e24f05ef54bc92b83">09950</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a011d4d632cf78c8e24f05ef54bc92b83">wr_cmd_lat</a>                   : 2;
<a name="l09951"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#af57d34800ecd0c0107bfc637d41c3bde">09951</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#af57d34800ecd0c0107bfc637d41c3bde">mpr_fmt</a>                      : 2;
<a name="l09952"></a><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a25be0f35984435b71e41016691241012">09952</a>     uint64_t <a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html#a25be0f35984435b71e41016691241012">reserved_33_63</a>               : 31;
<a name="l09953"></a>09953 <span class="preprocessor">#endif</span>
<a name="l09954"></a>09954 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__modereg__params3.html#a0da33efdb578b536a2d6f8967d47a89a">cn70xx</a>;
<a name="l09955"></a><a class="code" href="unioncvmx__lmcx__modereg__params3.html#a34a8364b413c54a997d2406b495b19da">09955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__cn70xx.html">cvmx_lmcx_modereg_params3_cn70xx</a> <a class="code" href="unioncvmx__lmcx__modereg__params3.html#a34a8364b413c54a997d2406b495b19da">cn70xxp1</a>;
<a name="l09956"></a><a class="code" href="unioncvmx__lmcx__modereg__params3.html#aa60f1493a1e58ba3d530816bce83a3d3">09956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html">cvmx_lmcx_modereg_params3_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params3.html#aa60f1493a1e58ba3d530816bce83a3d3">cn73xx</a>;
<a name="l09957"></a><a class="code" href="unioncvmx__lmcx__modereg__params3.html#a780716df047bb63d13353ae3d78efe55">09957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html">cvmx_lmcx_modereg_params3_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params3.html#a780716df047bb63d13353ae3d78efe55">cn78xx</a>;
<a name="l09958"></a><a class="code" href="unioncvmx__lmcx__modereg__params3.html#ac71b439a0900122f79a8484e1ba3ede7">09958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html">cvmx_lmcx_modereg_params3_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params3.html#ac71b439a0900122f79a8484e1ba3ede7">cn78xxp1</a>;
<a name="l09959"></a><a class="code" href="unioncvmx__lmcx__modereg__params3.html#a7df8f72abd239d3230b2f83fd8dbcfa0">09959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__modereg__params3_1_1cvmx__lmcx__modereg__params3__s.html">cvmx_lmcx_modereg_params3_s</a>    <a class="code" href="unioncvmx__lmcx__modereg__params3.html#a7df8f72abd239d3230b2f83fd8dbcfa0">cnf75xx</a>;
<a name="l09960"></a>09960 };
<a name="l09961"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad6cf7ef9973182c031eb8737dff18892">09961</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__modereg__params3.html" title="cvmx_lmc::_modereg_params3">cvmx_lmcx_modereg_params3</a> <a class="code" href="unioncvmx__lmcx__modereg__params3.html" title="cvmx_lmc::_modereg_params3">cvmx_lmcx_modereg_params3_t</a>;
<a name="l09962"></a>09962 <span class="comment"></span>
<a name="l09963"></a>09963 <span class="comment">/**</span>
<a name="l09964"></a>09964 <span class="comment"> * cvmx_lmc#_mpr_data0</span>
<a name="l09965"></a>09965 <span class="comment"> *</span>
<a name="l09966"></a>09966 <span class="comment"> * This register provides bits &lt;63:0&gt; of MPR data register.</span>
<a name="l09967"></a>09967 <span class="comment"> *</span>
<a name="l09968"></a>09968 <span class="comment"> */</span>
<a name="l09969"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html">09969</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mpr__data0.html" title="cvmx_lmc::_mpr_data0">cvmx_lmcx_mpr_data0</a> {
<a name="l09970"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html#a60ce75d652a743e824c19f408155c041">09970</a>     uint64_t <a class="code" href="unioncvmx__lmcx__mpr__data0.html#a60ce75d652a743e824c19f408155c041">u64</a>;
<a name="l09971"></a><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">09971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">cvmx_lmcx_mpr_data0_s</a> {
<a name="l09972"></a>09972 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l09973"></a>09973 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html#a1ae30f3521bee88a3cf6395b498834bd">mpr_data</a>                     : 64; <span class="comment">/**&lt; MPR data bits&lt;63:0&gt;. Bits&lt;7:0&gt; represent the MPR data for the lowest-order *4 device (*4</span>
<a name="l09974"></a>09974 <span class="comment">                                                         device 0); bits&lt;15:8&gt; represent *4 device 1; ..., bits&lt;63:56&gt; are for *4 device 7.</span>
<a name="l09975"></a>09975 <span class="comment">                                                         This field is also used to store the results after running the general R/W training</span>
<a name="l09976"></a>09976 <span class="comment">                                                         sequence (LMC()_SEQ_CTL[SEQ_SEL] = 0xE).</span>
<a name="l09977"></a>09977 <span class="comment">                                                         The format of the stored results is controlled by LMC()_DBTRAIN_CTL[RW_TRAIN].</span>
<a name="l09978"></a>09978 <span class="comment">                                                         When LMC()_DBTRAIN_CTL[RW_TRAIN] = 1, this field stores the R/W comparison output</span>
<a name="l09979"></a>09979 <span class="comment">                                                         from all DQ63 - DQ0.</span>
<a name="l09980"></a>09980 <span class="comment">                                                         When LMC()_DBTRAIN_CTL[RW_TRAIN] = 0, this field stores the positive edge read data</span>
<a name="l09981"></a>09981 <span class="comment">                                                         on a particular cycle coming from DQ63 - DQ0. */</span>
<a name="l09982"></a>09982 <span class="preprocessor">#else</span>
<a name="l09983"></a><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html#a1ae30f3521bee88a3cf6395b498834bd">09983</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html#a1ae30f3521bee88a3cf6395b498834bd">mpr_data</a>                     : 64;
<a name="l09984"></a>09984 <span class="preprocessor">#endif</span>
<a name="l09985"></a>09985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mpr__data0.html#a4f7d8295aa4215331801788c73668b97">s</a>;
<a name="l09986"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html#ae24a82147df4bfa9281bafb2cf350bd2">09986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">cvmx_lmcx_mpr_data0_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data0.html#ae24a82147df4bfa9281bafb2cf350bd2">cn70xx</a>;
<a name="l09987"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html#a6dd61c827148df42f7c6bd01139ea570">09987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">cvmx_lmcx_mpr_data0_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data0.html#a6dd61c827148df42f7c6bd01139ea570">cn70xxp1</a>;
<a name="l09988"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html#a4e5ef184726fdfef9daf0ef982558114">09988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">cvmx_lmcx_mpr_data0_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data0.html#a4e5ef184726fdfef9daf0ef982558114">cn73xx</a>;
<a name="l09989"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html#a6364d1f7ce762fa01eba44f1a7ffaaf7">09989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">cvmx_lmcx_mpr_data0_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data0.html#a6364d1f7ce762fa01eba44f1a7ffaaf7">cn78xx</a>;
<a name="l09990"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html#a25406a90c5c0d2cb41846df92e0746c2">09990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">cvmx_lmcx_mpr_data0_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data0.html#a25406a90c5c0d2cb41846df92e0746c2">cn78xxp1</a>;
<a name="l09991"></a><a class="code" href="unioncvmx__lmcx__mpr__data0.html#aa635f733928d95b419d2f844f37b3304">09991</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data0_1_1cvmx__lmcx__mpr__data0__s.html">cvmx_lmcx_mpr_data0_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data0.html#aa635f733928d95b419d2f844f37b3304">cnf75xx</a>;
<a name="l09992"></a>09992 };
<a name="l09993"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a5b39e722f67d83d1983d8c24aceecec4">09993</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mpr__data0.html" title="cvmx_lmc::_mpr_data0">cvmx_lmcx_mpr_data0</a> <a class="code" href="unioncvmx__lmcx__mpr__data0.html" title="cvmx_lmc::_mpr_data0">cvmx_lmcx_mpr_data0_t</a>;
<a name="l09994"></a>09994 <span class="comment"></span>
<a name="l09995"></a>09995 <span class="comment">/**</span>
<a name="l09996"></a>09996 <span class="comment"> * cvmx_lmc#_mpr_data1</span>
<a name="l09997"></a>09997 <span class="comment"> *</span>
<a name="l09998"></a>09998 <span class="comment"> * This register provides bits &lt;127:64&gt; of MPR data register.</span>
<a name="l09999"></a>09999 <span class="comment"> *</span>
<a name="l10000"></a>10000 <span class="comment"> */</span>
<a name="l10001"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html">10001</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mpr__data1.html" title="cvmx_lmc::_mpr_data1">cvmx_lmcx_mpr_data1</a> {
<a name="l10002"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html#abacde84d0292c33e2ec095db23e81493">10002</a>     uint64_t <a class="code" href="unioncvmx__lmcx__mpr__data1.html#abacde84d0292c33e2ec095db23e81493">u64</a>;
<a name="l10003"></a><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">10003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">cvmx_lmcx_mpr_data1_s</a> {
<a name="l10004"></a>10004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10005"></a>10005 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html#ab4190fa3a2ceb2b37df2d58f5bf17546">mpr_data</a>                     : 64; <span class="comment">/**&lt; MPR data bits&lt;127:64&gt;. Bits&lt;7:0&gt; represent the MPR data for *4 device 8; bits&lt;15:8&gt;</span>
<a name="l10006"></a>10006 <span class="comment">                                                         represent *4 device 9; ...; bits&lt;63:56&gt; are for *4 device 15.</span>
<a name="l10007"></a>10007 <span class="comment">                                                         This field is also used to store the results after running the general R/W training</span>
<a name="l10008"></a>10008 <span class="comment">                                                         sequence (LMC()_SEQ_CTL[SEQ_SEL] = 0xE).</span>
<a name="l10009"></a>10009 <span class="comment">                                                         The format of the stored results is controlled by LMC()_DBTRAIN_CTL[RW_TRAIN].</span>
<a name="l10010"></a>10010 <span class="comment">                                                         When LMC()_DBTRAIN_CTL[RW_TRAIN] = 1, this field stores the R/W comparison output</span>
<a name="l10011"></a>10011 <span class="comment">                                                         from the ECC byte (DQ71 - DQ64).</span>
<a name="l10012"></a>10012 <span class="comment">                                                         When LMC()_DBTRAIN_CTL[RW_TRAIN] = 0, MPR_DATA&lt;7:0&gt; stores the positive edge read data</span>
<a name="l10013"></a>10013 <span class="comment">                                                         on a particular cycle coming from the ECC byte (DQ71 - DQ64), while</span>
<a name="l10014"></a>10014 <span class="comment">                                                         MPR_DATA&lt;64:8&gt; stores the negative edge read data coming from DQ55 - DQ0. */</span>
<a name="l10015"></a>10015 <span class="preprocessor">#else</span>
<a name="l10016"></a><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html#ab4190fa3a2ceb2b37df2d58f5bf17546">10016</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html#ab4190fa3a2ceb2b37df2d58f5bf17546">mpr_data</a>                     : 64;
<a name="l10017"></a>10017 <span class="preprocessor">#endif</span>
<a name="l10018"></a>10018 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mpr__data1.html#a4a05e9e5286d199ef30db40954b0ca3e">s</a>;
<a name="l10019"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html#a8e0798a1aa8761e33d3c9606d3a5ed78">10019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">cvmx_lmcx_mpr_data1_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data1.html#a8e0798a1aa8761e33d3c9606d3a5ed78">cn70xx</a>;
<a name="l10020"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html#a8ad934bcc7c321ab45809924e8342cdd">10020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">cvmx_lmcx_mpr_data1_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data1.html#a8ad934bcc7c321ab45809924e8342cdd">cn70xxp1</a>;
<a name="l10021"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html#ab7ce7a1b0fb8be083bdae9714634bcb1">10021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">cvmx_lmcx_mpr_data1_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data1.html#ab7ce7a1b0fb8be083bdae9714634bcb1">cn73xx</a>;
<a name="l10022"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html#acebaa7153e0375a0d7359ae407bf0eae">10022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">cvmx_lmcx_mpr_data1_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data1.html#acebaa7153e0375a0d7359ae407bf0eae">cn78xx</a>;
<a name="l10023"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html#ab5678b8d30283c970c51a87b6c9dffaf">10023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">cvmx_lmcx_mpr_data1_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data1.html#ab5678b8d30283c970c51a87b6c9dffaf">cn78xxp1</a>;
<a name="l10024"></a><a class="code" href="unioncvmx__lmcx__mpr__data1.html#a82fdbc5ee4f2297ad634cd695a32ddaf">10024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data1_1_1cvmx__lmcx__mpr__data1__s.html">cvmx_lmcx_mpr_data1_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data1.html#a82fdbc5ee4f2297ad634cd695a32ddaf">cnf75xx</a>;
<a name="l10025"></a>10025 };
<a name="l10026"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a9fc0270c8866aaf4e00ec5fc26230236">10026</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mpr__data1.html" title="cvmx_lmc::_mpr_data1">cvmx_lmcx_mpr_data1</a> <a class="code" href="unioncvmx__lmcx__mpr__data1.html" title="cvmx_lmc::_mpr_data1">cvmx_lmcx_mpr_data1_t</a>;
<a name="l10027"></a>10027 <span class="comment"></span>
<a name="l10028"></a>10028 <span class="comment">/**</span>
<a name="l10029"></a>10029 <span class="comment"> * cvmx_lmc#_mpr_data2</span>
<a name="l10030"></a>10030 <span class="comment"> *</span>
<a name="l10031"></a>10031 <span class="comment"> * This register provides bits &lt;143:128&gt; of MPR data register.</span>
<a name="l10032"></a>10032 <span class="comment"> *</span>
<a name="l10033"></a>10033 <span class="comment"> */</span>
<a name="l10034"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html">10034</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mpr__data2.html" title="cvmx_lmc::_mpr_data2">cvmx_lmcx_mpr_data2</a> {
<a name="l10035"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html#a3b32713bee21f3f94e5ea28dc1e75c0d">10035</a>     uint64_t <a class="code" href="unioncvmx__lmcx__mpr__data2.html#a3b32713bee21f3f94e5ea28dc1e75c0d">u64</a>;
<a name="l10036"></a><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">10036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">cvmx_lmcx_mpr_data2_s</a> {
<a name="l10037"></a>10037 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10038"></a>10038 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html#a93960663cb1c9b61752d66733067f751">reserved_16_63</a>               : 48;
<a name="l10039"></a>10039     uint64_t <a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html#a4f6aee14af11101c445ed594093eb3ed">mpr_data</a>                     : 16; <span class="comment">/**&lt; MPR data bits&lt;143:128&gt;. Bits&lt;7:0&gt; represent the MPR data for *4 device 16; bits&lt;15:8&gt;</span>
<a name="l10040"></a>10040 <span class="comment">                                                         represent *4 device 17.</span>
<a name="l10041"></a>10041 <span class="comment">                                                         This field is also used to store the results after running the general R/W training</span>
<a name="l10042"></a>10042 <span class="comment">                                                         sequence (LMC()_SEQ_CTL[SEQ_SEL] = 0xE).</span>
<a name="l10043"></a>10043 <span class="comment">                                                         The format of the stored results is controlled by LMC()_DBTRAIN_CTL[RW_TRAIN].</span>
<a name="l10044"></a>10044 <span class="comment">                                                         When LMC()_DBTRAIN_CTL[RW_TRAIN] = 1, this field is not used.</span>
<a name="l10045"></a>10045 <span class="comment">                                                         When LMC()_DBTRAIN_CTL[RW_TRAIN] = 0, MPR_DATA&lt;15:0&gt; stores the negative edge read data</span>
<a name="l10046"></a>10046 <span class="comment">                                                         on a particular cycle coming from DQ71 - DQ56. */</span>
<a name="l10047"></a>10047 <span class="preprocessor">#else</span>
<a name="l10048"></a><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html#a4f6aee14af11101c445ed594093eb3ed">10048</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html#a4f6aee14af11101c445ed594093eb3ed">mpr_data</a>                     : 16;
<a name="l10049"></a><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html#a93960663cb1c9b61752d66733067f751">10049</a>     uint64_t <a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html#a93960663cb1c9b61752d66733067f751">reserved_16_63</a>               : 48;
<a name="l10050"></a>10050 <span class="preprocessor">#endif</span>
<a name="l10051"></a>10051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mpr__data2.html#a53c1ee18c25e04af2558328ea99ec19d">s</a>;
<a name="l10052"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html#a6cb6521f7ca0c465f5f0493818e35706">10052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">cvmx_lmcx_mpr_data2_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data2.html#a6cb6521f7ca0c465f5f0493818e35706">cn70xx</a>;
<a name="l10053"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html#ae8351860e592ad0baad8989c0f3241bd">10053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">cvmx_lmcx_mpr_data2_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data2.html#ae8351860e592ad0baad8989c0f3241bd">cn70xxp1</a>;
<a name="l10054"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html#a425aa3c2bf980194c8415396e6ff9db1">10054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">cvmx_lmcx_mpr_data2_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data2.html#a425aa3c2bf980194c8415396e6ff9db1">cn73xx</a>;
<a name="l10055"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html#aab2659d0e9d25dbd032e3e113fc0c3d7">10055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">cvmx_lmcx_mpr_data2_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data2.html#aab2659d0e9d25dbd032e3e113fc0c3d7">cn78xx</a>;
<a name="l10056"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html#ae04e8e4c5fb65133ce34cbb38507027a">10056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">cvmx_lmcx_mpr_data2_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data2.html#ae04e8e4c5fb65133ce34cbb38507027a">cn78xxp1</a>;
<a name="l10057"></a><a class="code" href="unioncvmx__lmcx__mpr__data2.html#ad6f909427a0fcaec976545d41aa28d78">10057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mpr__data2_1_1cvmx__lmcx__mpr__data2__s.html">cvmx_lmcx_mpr_data2_s</a>          <a class="code" href="unioncvmx__lmcx__mpr__data2.html#ad6f909427a0fcaec976545d41aa28d78">cnf75xx</a>;
<a name="l10058"></a>10058 };
<a name="l10059"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ac6d1cb58dc99d3385fcf8e9fc3e30399">10059</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mpr__data2.html" title="cvmx_lmc::_mpr_data2">cvmx_lmcx_mpr_data2</a> <a class="code" href="unioncvmx__lmcx__mpr__data2.html" title="cvmx_lmc::_mpr_data2">cvmx_lmcx_mpr_data2_t</a>;
<a name="l10060"></a>10060 <span class="comment"></span>
<a name="l10061"></a>10061 <span class="comment">/**</span>
<a name="l10062"></a>10062 <span class="comment"> * cvmx_lmc#_mr_mpr_ctl</span>
<a name="l10063"></a>10063 <span class="comment"> *</span>
<a name="l10064"></a>10064 <span class="comment"> * This register provides the control functions when programming the MPR of DDR4 DRAMs.</span>
<a name="l10065"></a>10065 <span class="comment"> *</span>
<a name="l10066"></a>10066 <span class="comment"> */</span>
<a name="l10067"></a><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html">10067</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html" title="cvmx_lmc::_mr_mpr_ctl">cvmx_lmcx_mr_mpr_ctl</a> {
<a name="l10068"></a><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#afb69b1afec55a0d8eb0afa037d1872e9">10068</a>     uint64_t <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#afb69b1afec55a0d8eb0afa037d1872e9">u64</a>;
<a name="l10069"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html">10069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html">cvmx_lmcx_mr_mpr_ctl_s</a> {
<a name="l10070"></a>10070 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10071"></a>10071 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a65d3ceb4cae3b7120428d1c1f26f6103">reserved_61_63</a>               : 3;
<a name="l10072"></a>10072     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a1e75851dd83e05fde5c3b52c4198df89">mr_wr_secure_key_ena</a>         : 1;  <span class="comment">/**&lt; When set, this enables the issuing of security key with the</span>
<a name="l10073"></a>10073 <span class="comment">                                                         unique address field A[17:0] set by LMC()_MR_MPR_CTL[MR_WR_ADDR]</span>
<a name="l10074"></a>10074 <span class="comment">                                                         during the MRW sequence.</span>
<a name="l10075"></a>10075 <span class="comment">                                                         Set this to 1 when executing DRAM post package repair manually</span>
<a name="l10076"></a>10076 <span class="comment">                                                         by using MRW operation. */</span>
<a name="l10077"></a>10077     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afcd0f7083085b138c3f2b308eed313af">pba_func_space</a>               : 3;  <span class="comment">/**&lt; Set the function space selector during PBA mode of the MRW</span>
<a name="l10078"></a>10078 <span class="comment">                                                         sequence. */</span>
<a name="l10079"></a>10079     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a910b5f53559cc2fcb6d0fc340cc2038f">mr_wr_bg1</a>                    : 1;  <span class="comment">/**&lt; BG1 part of the address select for MRS in DDR4 mode. */</span>
<a name="l10080"></a>10080     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#aa65533a5e151f81ee65125a7f4a65fc3">mpr_sample_dq_enable</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10081"></a>10081     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a814198398d0b5f27a65ee9b3553c2c12">pda_early_dqx</a>                : 1;  <span class="comment">/**&lt; When set, it enables lmc_dqx early for PDA/PBA operation. */</span>
<a name="l10082"></a>10082     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#aa3221bf30cb7e813eb6e2b18c9ad6bb6">mr_wr_pba_enable</a>             : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10083"></a>10083     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a8106a5bd75de5ab3bef42a3369315163">mr_wr_use_default_value</a>      : 1;  <span class="comment">/**&lt; When set, write the value to the MR that is computed from the value set in various CSR</span>
<a name="l10084"></a>10084 <span class="comment">                                                         fields that would be used during initialization, rather that using the value in the</span>
<a name="l10085"></a>10085 <span class="comment">                                                         LMC()_MR_MPR_CTL[MR_WR_ADDR]. Useful to rewrite the same value or to change single</span>
<a name="l10086"></a>10086 <span class="comment">                                                         bits without having to compute a whole new value for the MR. */</span>
<a name="l10087"></a>10087     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a7ccd9672297c1835c489767d08533060">mpr_whole_byte_enable</a>        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10088"></a>10088     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#adfed1db8a7fb99036189ba2a45efc0c8">mpr_byte_select</a>              : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10089"></a>10089     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a7042a85dadd730134895778090b9c980">mpr_bit_select</a>               : 2;  <span class="comment">/**&lt; Select which of four bits to read for each nibble of DRAM data. Typically all four bits</span>
<a name="l10090"></a>10090 <span class="comment">                                                         from a *4 device, or all eight bits from a *8 device, or all 16 bits from a *16 device</span>
<a name="l10091"></a>10091 <span class="comment">                                                         carry the same data, but this field allows selection of which device bit will be used to</span>
<a name="l10092"></a>10092 <span class="comment">                                                         read the MPR data. */</span>
<a name="l10093"></a>10093     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a6c8b6a1ff804f97054434827e004e172">mpr_wr</a>                       : 1;  <span class="comment">/**&lt; MPR sequence will perform a write operation when set. */</span>
<a name="l10094"></a>10094     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#ad57f112d022b98870473a62295f8ddbf">mpr_loc</a>                      : 2;  <span class="comment">/**&lt; MPR location select for MPR sequence. Only makes a difference for DDR4. */</span>
<a name="l10095"></a>10095     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afc8cb183dfca947255645ae32d064b19">mr_wr_pda_enable</a>             : 1;  <span class="comment">/**&lt; PDA write enable. When set, MRW operations use PDA, enabled by MR_WR_PDA_MASK per device.</span>
<a name="l10096"></a>10096 <span class="comment">                                                         Only available for DDR4 devices. */</span>
<a name="l10097"></a>10097     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a8d7072565ef9b2758042663094c7da6b">mr_wr_pda_mask</a>               : 18; <span class="comment">/**&lt; PDA mask. If MR_WR_PDA_ENABLE = 1 and there is a 1 in the bit for this mask value, then</span>
<a name="l10098"></a>10098 <span class="comment">                                                         the corresponding DRAM device is enabled for the PDA MR write operation.</span>
<a name="l10099"></a>10099 <span class="comment">                                                         Bit&lt;23&gt; corresponds to the lowest order, *4 device, and bit&lt;40&gt; corresponds to the highest</span>
<a name="l10100"></a>10100 <span class="comment">                                                         order *4 device, for a total of up to 18 devices. */</span>
<a name="l10101"></a>10101     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a29b2abe93ee0b6c4ca39e83ee8cc97d4">mr_wr_rank</a>                   : 2;  <span class="comment">/**&lt; Selects the DRAM rank for either MRW or MPR sequences. */</span>
<a name="l10102"></a>10102     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afbb7d58b902ebb27e893c72347c1b0de">mr_wr_sel</a>                    : 3;  <span class="comment">/**&lt; Selects which MR to write with the MR write sequence.</span>
<a name="l10103"></a>10103 <span class="comment">                                                         Which pins to drive and how to drive them is automatically controlled through the DDR3/4</span>
<a name="l10104"></a>10104 <span class="comment">                                                         mode setting. Bits&lt;19:18&gt; are also used to select the MPR page for an MPR sequence.</span>
<a name="l10105"></a>10105 <span class="comment">                                                         A value of 0x7 selects an RCW write for both DDR4 and DDR3 MRW operations. */</span>
<a name="l10106"></a>10106     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#ae88b3c7a1e61755d25c455376ebe4498">mr_wr_addr</a>                   : 18; <span class="comment">/**&lt; Sets a value for A&lt;17:0&gt; for MR write operations. Note that many of these bits must be 0</span>
<a name="l10107"></a>10107 <span class="comment">                                                         for various MRs. Bits&lt;7:0&gt; are also used for write data on an MPR sequence write</span>
<a name="l10108"></a>10108 <span class="comment">                                                         operation. */</span>
<a name="l10109"></a>10109 <span class="preprocessor">#else</span>
<a name="l10110"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#ae88b3c7a1e61755d25c455376ebe4498">10110</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#ae88b3c7a1e61755d25c455376ebe4498">mr_wr_addr</a>                   : 18;
<a name="l10111"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afbb7d58b902ebb27e893c72347c1b0de">10111</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afbb7d58b902ebb27e893c72347c1b0de">mr_wr_sel</a>                    : 3;
<a name="l10112"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a29b2abe93ee0b6c4ca39e83ee8cc97d4">10112</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a29b2abe93ee0b6c4ca39e83ee8cc97d4">mr_wr_rank</a>                   : 2;
<a name="l10113"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a8d7072565ef9b2758042663094c7da6b">10113</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a8d7072565ef9b2758042663094c7da6b">mr_wr_pda_mask</a>               : 18;
<a name="l10114"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afc8cb183dfca947255645ae32d064b19">10114</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afc8cb183dfca947255645ae32d064b19">mr_wr_pda_enable</a>             : 1;
<a name="l10115"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#ad57f112d022b98870473a62295f8ddbf">10115</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#ad57f112d022b98870473a62295f8ddbf">mpr_loc</a>                      : 2;
<a name="l10116"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a6c8b6a1ff804f97054434827e004e172">10116</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a6c8b6a1ff804f97054434827e004e172">mpr_wr</a>                       : 1;
<a name="l10117"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a7042a85dadd730134895778090b9c980">10117</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a7042a85dadd730134895778090b9c980">mpr_bit_select</a>               : 2;
<a name="l10118"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#adfed1db8a7fb99036189ba2a45efc0c8">10118</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#adfed1db8a7fb99036189ba2a45efc0c8">mpr_byte_select</a>              : 4;
<a name="l10119"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a7ccd9672297c1835c489767d08533060">10119</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a7ccd9672297c1835c489767d08533060">mpr_whole_byte_enable</a>        : 1;
<a name="l10120"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a8106a5bd75de5ab3bef42a3369315163">10120</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a8106a5bd75de5ab3bef42a3369315163">mr_wr_use_default_value</a>      : 1;
<a name="l10121"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#aa3221bf30cb7e813eb6e2b18c9ad6bb6">10121</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#aa3221bf30cb7e813eb6e2b18c9ad6bb6">mr_wr_pba_enable</a>             : 1;
<a name="l10122"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a814198398d0b5f27a65ee9b3553c2c12">10122</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a814198398d0b5f27a65ee9b3553c2c12">pda_early_dqx</a>                : 1;
<a name="l10123"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#aa65533a5e151f81ee65125a7f4a65fc3">10123</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#aa65533a5e151f81ee65125a7f4a65fc3">mpr_sample_dq_enable</a>         : 1;
<a name="l10124"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a910b5f53559cc2fcb6d0fc340cc2038f">10124</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a910b5f53559cc2fcb6d0fc340cc2038f">mr_wr_bg1</a>                    : 1;
<a name="l10125"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afcd0f7083085b138c3f2b308eed313af">10125</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#afcd0f7083085b138c3f2b308eed313af">pba_func_space</a>               : 3;
<a name="l10126"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a1e75851dd83e05fde5c3b52c4198df89">10126</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a1e75851dd83e05fde5c3b52c4198df89">mr_wr_secure_key_ena</a>         : 1;
<a name="l10127"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a65d3ceb4cae3b7120428d1c1f26f6103">10127</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html#a65d3ceb4cae3b7120428d1c1f26f6103">reserved_61_63</a>               : 3;
<a name="l10128"></a>10128 <span class="preprocessor">#endif</span>
<a name="l10129"></a>10129 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a595434553d95f98c6b7b97f34dadec79">s</a>;
<a name="l10130"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html">10130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html">cvmx_lmcx_mr_mpr_ctl_cn70xx</a> {
<a name="l10131"></a>10131 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10132"></a>10132 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a56a29e70ab16c2fcc26297841db6c5c9">reserved_52_63</a>               : 12;
<a name="l10133"></a>10133     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#aca237804ebcf6848c8fffbcba850f0dc">mpr_whole_byte_enable</a>        : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10134"></a>10134     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a727b36c8100dde27162053b26fc85fbe">mpr_byte_select</a>              : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10135"></a>10135     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#af313b35118450b21c94c23a0326efdd0">mpr_bit_select</a>               : 2;  <span class="comment">/**&lt; Select which of four bits to read for each nibble of DRAM data. Typically all four bits</span>
<a name="l10136"></a>10136 <span class="comment">                                                         from a *4 device, or all eight bits from a *8 device, or all 16 bits from a *16 device</span>
<a name="l10137"></a>10137 <span class="comment">                                                         carry the same data, but this field allows selection of which device bit will be used to</span>
<a name="l10138"></a>10138 <span class="comment">                                                         read the MPR data. */</span>
<a name="l10139"></a>10139     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a4d6cdbd3ed5e2e0834f4ff096d183eec">mpr_wr</a>                       : 1;  <span class="comment">/**&lt; MPR sequence will perform a write operation when set. */</span>
<a name="l10140"></a>10140     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a86cb3b1aa4ed1454926ed7407cab5fe8">mpr_loc</a>                      : 2;  <span class="comment">/**&lt; MPR location select for MPR sequence. Only makes a difference for DDR4. */</span>
<a name="l10141"></a>10141     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a5e21617d9387457961d58ebd0784160f">mr_wr_pda_enable</a>             : 1;  <span class="comment">/**&lt; PDA write enable. When set, MRW operations use PDA, enabled by MR_WR_PDA_MASK per device.</span>
<a name="l10142"></a>10142 <span class="comment">                                                         Only available for DDR4 devices. */</span>
<a name="l10143"></a>10143     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#aa300ee6931573f46e9676d064bb06a66">mr_wr_pda_mask</a>               : 18; <span class="comment">/**&lt; PDA mask. If MR_WR_PDA_ENABLE = 1 and there is a 1 in the bit for this mask value, then</span>
<a name="l10144"></a>10144 <span class="comment">                                                         the corresponding DRAM device is enabled for the PDA MR write operation.</span>
<a name="l10145"></a>10145 <span class="comment">                                                         Bit&lt;23&gt; corresponds to the lowest order, *4 device, and bit&lt;40&gt; corresponds to the highest</span>
<a name="l10146"></a>10146 <span class="comment">                                                         order *4 device, for a total of up to 18 devices. */</span>
<a name="l10147"></a>10147     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a227c55f65882fca4f8d6053aa388c8cf">mr_wr_rank</a>                   : 2;  <span class="comment">/**&lt; Selects the DRAM rank for either MRW or MPR sequences.  For CN70XX/CN71XX, this must be</span>
<a name="l10148"></a>10148 <span class="comment">                                                         set</span>
<a name="l10149"></a>10149 <span class="comment">                                                         to either 0 or 1. */</span>
<a name="l10150"></a>10150     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a5f5e706fa59bfd8808914eaba62761f4">mr_wr_sel</a>                    : 3;  <span class="comment">/**&lt; Selects which MR to write with the MR write sequence.</span>
<a name="l10151"></a>10151 <span class="comment">                                                         Which pins to drive and how to drive them is automatically controlled through the DDR3/4</span>
<a name="l10152"></a>10152 <span class="comment">                                                         mode setting. Bits&lt;19:18&gt; are also used to select the MPR page for an MPR sequence.</span>
<a name="l10153"></a>10153 <span class="comment">                                                         A value of 0x7 selects an RCW write for both DDR4 and DDR3 MRW operations. */</span>
<a name="l10154"></a>10154     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a2d4a858522a19f899fdd838c8c3b6abd">mr_wr_addr</a>                   : 18; <span class="comment">/**&lt; Sets a value for A&lt;17:0&gt; for MR write operations. Note that many of these bits must be 0</span>
<a name="l10155"></a>10155 <span class="comment">                                                         for various MRs. Bits&lt;7:0&gt; are also used for write data on an MPR sequence write</span>
<a name="l10156"></a>10156 <span class="comment">                                                         operation. */</span>
<a name="l10157"></a>10157 <span class="preprocessor">#else</span>
<a name="l10158"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a2d4a858522a19f899fdd838c8c3b6abd">10158</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a2d4a858522a19f899fdd838c8c3b6abd">mr_wr_addr</a>                   : 18;
<a name="l10159"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a5f5e706fa59bfd8808914eaba62761f4">10159</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a5f5e706fa59bfd8808914eaba62761f4">mr_wr_sel</a>                    : 3;
<a name="l10160"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a227c55f65882fca4f8d6053aa388c8cf">10160</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a227c55f65882fca4f8d6053aa388c8cf">mr_wr_rank</a>                   : 2;
<a name="l10161"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#aa300ee6931573f46e9676d064bb06a66">10161</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#aa300ee6931573f46e9676d064bb06a66">mr_wr_pda_mask</a>               : 18;
<a name="l10162"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a5e21617d9387457961d58ebd0784160f">10162</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a5e21617d9387457961d58ebd0784160f">mr_wr_pda_enable</a>             : 1;
<a name="l10163"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a86cb3b1aa4ed1454926ed7407cab5fe8">10163</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a86cb3b1aa4ed1454926ed7407cab5fe8">mpr_loc</a>                      : 2;
<a name="l10164"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a4d6cdbd3ed5e2e0834f4ff096d183eec">10164</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a4d6cdbd3ed5e2e0834f4ff096d183eec">mpr_wr</a>                       : 1;
<a name="l10165"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#af313b35118450b21c94c23a0326efdd0">10165</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#af313b35118450b21c94c23a0326efdd0">mpr_bit_select</a>               : 2;
<a name="l10166"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a727b36c8100dde27162053b26fc85fbe">10166</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a727b36c8100dde27162053b26fc85fbe">mpr_byte_select</a>              : 4;
<a name="l10167"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#aca237804ebcf6848c8fffbcba850f0dc">10167</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#aca237804ebcf6848c8fffbcba850f0dc">mpr_whole_byte_enable</a>        : 1;
<a name="l10168"></a><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a56a29e70ab16c2fcc26297841db6c5c9">10168</a>     uint64_t <a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html#a56a29e70ab16c2fcc26297841db6c5c9">reserved_52_63</a>               : 12;
<a name="l10169"></a>10169 <span class="preprocessor">#endif</span>
<a name="l10170"></a>10170 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a435ed7dc7956fc0b976119c7a63ec23b">cn70xx</a>;
<a name="l10171"></a><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a9605f3fc443ca43e28d6d2db5b3cc1f6">10171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__cn70xx.html">cvmx_lmcx_mr_mpr_ctl_cn70xx</a>    <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a9605f3fc443ca43e28d6d2db5b3cc1f6">cn70xxp1</a>;
<a name="l10172"></a><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#ab553689397ffd7c8bf8fded1a4d57266">10172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html">cvmx_lmcx_mr_mpr_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#ab553689397ffd7c8bf8fded1a4d57266">cn73xx</a>;
<a name="l10173"></a><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a8f6f60250687e51faa2ed7fa4e8c23b5">10173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html">cvmx_lmcx_mr_mpr_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a8f6f60250687e51faa2ed7fa4e8c23b5">cn78xx</a>;
<a name="l10174"></a><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a7173b7fd68020ba8a33636665162d011">10174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html">cvmx_lmcx_mr_mpr_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#a7173b7fd68020ba8a33636665162d011">cn78xxp1</a>;
<a name="l10175"></a><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#aa24176f62e981d2c56084ca7f70d33ec">10175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__mr__mpr__ctl_1_1cvmx__lmcx__mr__mpr__ctl__s.html">cvmx_lmcx_mr_mpr_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html#aa24176f62e981d2c56084ca7f70d33ec">cnf75xx</a>;
<a name="l10176"></a>10176 };
<a name="l10177"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab14a4cf29d26653f4f1cf40b4dbc38d2">10177</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html" title="cvmx_lmc::_mr_mpr_ctl">cvmx_lmcx_mr_mpr_ctl</a> <a class="code" href="unioncvmx__lmcx__mr__mpr__ctl.html" title="cvmx_lmc::_mr_mpr_ctl">cvmx_lmcx_mr_mpr_ctl_t</a>;
<a name="l10178"></a>10178 <span class="comment"></span>
<a name="l10179"></a>10179 <span class="comment">/**</span>
<a name="l10180"></a>10180 <span class="comment"> * cvmx_lmc#_ns_ctl</span>
<a name="l10181"></a>10181 <span class="comment"> *</span>
<a name="l10182"></a>10182 <span class="comment"> * This register contains control parameters for handling nonsecure accesses.</span>
<a name="l10183"></a>10183 <span class="comment"> *</span>
<a name="l10184"></a>10184 <span class="comment"> */</span>
<a name="l10185"></a><a class="code" href="unioncvmx__lmcx__ns__ctl.html">10185</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ns__ctl.html" title="cvmx_lmc::_ns_ctl">cvmx_lmcx_ns_ctl</a> {
<a name="l10186"></a><a class="code" href="unioncvmx__lmcx__ns__ctl.html#a260d1765d8b7673afd6be1cb33a85d79">10186</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ns__ctl.html#a260d1765d8b7673afd6be1cb33a85d79">u64</a>;
<a name="l10187"></a><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html">10187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html">cvmx_lmcx_ns_ctl_s</a> {
<a name="l10188"></a>10188 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10189"></a>10189 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#a083839e0cd7db745044af585434833b2">reserved_26_63</a>               : 38;
<a name="l10190"></a>10190     uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#afabfdab03e9a20d9e7694c749e718e8f">ns_scramble_dis</a>              : 1;  <span class="comment">/**&lt; When set, this field disables data scrambling on nonsecure accesses only.</span>
<a name="l10191"></a>10191 <span class="comment">                                                         When data scrambling is enabled by setting CONTROL[SCRAMBLE_ENA] to 1, this</span>
<a name="l10192"></a>10192 <span class="comment">                                                         field needs to be cleared to 0 in order to enable data scrambling on</span>
<a name="l10193"></a>10193 <span class="comment">                                                         nonsecure mode. */</span>
<a name="l10194"></a>10194     uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#a6a960e84c806250d3a58191104843a0b">reserved_18_24</a>               : 7;
<a name="l10195"></a>10195     uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#ab8cc9999128cb4a7dd7c581a0c12b25a">adr_offset</a>                   : 18; <span class="comment">/**&lt; Sets the offset to the upper 18 bits of L2C-LMC address when a nonsecure mode</span>
<a name="l10196"></a>10196 <span class="comment">                                                         transaction occurs. */</span>
<a name="l10197"></a>10197 <span class="preprocessor">#else</span>
<a name="l10198"></a><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#ab8cc9999128cb4a7dd7c581a0c12b25a">10198</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#ab8cc9999128cb4a7dd7c581a0c12b25a">adr_offset</a>                   : 18;
<a name="l10199"></a><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#a6a960e84c806250d3a58191104843a0b">10199</a>     uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#a6a960e84c806250d3a58191104843a0b">reserved_18_24</a>               : 7;
<a name="l10200"></a><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#afabfdab03e9a20d9e7694c749e718e8f">10200</a>     uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#afabfdab03e9a20d9e7694c749e718e8f">ns_scramble_dis</a>              : 1;
<a name="l10201"></a><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#a083839e0cd7db745044af585434833b2">10201</a>     uint64_t <a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html#a083839e0cd7db745044af585434833b2">reserved_26_63</a>               : 38;
<a name="l10202"></a>10202 <span class="preprocessor">#endif</span>
<a name="l10203"></a>10203 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ns__ctl.html#a5da19cdb027c6e83ab0f365f80f8d16a">s</a>;
<a name="l10204"></a><a class="code" href="unioncvmx__lmcx__ns__ctl.html#a5b5d35ed1cf199f9f6b804d9d3aee875">10204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html">cvmx_lmcx_ns_ctl_s</a>             <a class="code" href="unioncvmx__lmcx__ns__ctl.html#a5b5d35ed1cf199f9f6b804d9d3aee875">cn73xx</a>;
<a name="l10205"></a><a class="code" href="unioncvmx__lmcx__ns__ctl.html#a139fa35bb7b43796c97f6dda810dd505">10205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html">cvmx_lmcx_ns_ctl_s</a>             <a class="code" href="unioncvmx__lmcx__ns__ctl.html#a139fa35bb7b43796c97f6dda810dd505">cn78xx</a>;
<a name="l10206"></a><a class="code" href="unioncvmx__lmcx__ns__ctl.html#ac13baee5cb98361998e8bfaa420910d9">10206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ns__ctl_1_1cvmx__lmcx__ns__ctl__s.html">cvmx_lmcx_ns_ctl_s</a>             <a class="code" href="unioncvmx__lmcx__ns__ctl.html#ac13baee5cb98361998e8bfaa420910d9">cnf75xx</a>;
<a name="l10207"></a>10207 };
<a name="l10208"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a6772281f210ecb48c0b19f90026b52c1">10208</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ns__ctl.html" title="cvmx_lmc::_ns_ctl">cvmx_lmcx_ns_ctl</a> <a class="code" href="unioncvmx__lmcx__ns__ctl.html" title="cvmx_lmc::_ns_ctl">cvmx_lmcx_ns_ctl_t</a>;
<a name="l10209"></a>10209 <span class="comment"></span>
<a name="l10210"></a>10210 <span class="comment">/**</span>
<a name="l10211"></a>10211 <span class="comment"> * cvmx_lmc#_nxm</span>
<a name="l10212"></a>10212 <span class="comment"> *</span>
<a name="l10213"></a>10213 <span class="comment"> * Following is the decoding for mem_msb/rank:</span>
<a name="l10214"></a>10214 <span class="comment"> * 0x0: mem_msb = mem_adr[25].</span>
<a name="l10215"></a>10215 <span class="comment"> * 0x1: mem_msb = mem_adr[26].</span>
<a name="l10216"></a>10216 <span class="comment"> * 0x2: mem_msb = mem_adr[27].</span>
<a name="l10217"></a>10217 <span class="comment"> * 0x3: mem_msb = mem_adr[28].</span>
<a name="l10218"></a>10218 <span class="comment"> * 0x4: mem_msb = mem_adr[29].</span>
<a name="l10219"></a>10219 <span class="comment"> * 0x5: mem_msb = mem_adr[30].</span>
<a name="l10220"></a>10220 <span class="comment"> * 0x6: mem_msb = mem_adr[31].</span>
<a name="l10221"></a>10221 <span class="comment"> * 0x7: mem_msb = mem_adr[32].</span>
<a name="l10222"></a>10222 <span class="comment"> * 0x8: mem_msb = mem_adr[33].</span>
<a name="l10223"></a>10223 <span class="comment"> * 0x9: mem_msb = mem_adr[34].</span>
<a name="l10224"></a>10224 <span class="comment"> * 0xA: mem_msb = mem_adr[35].</span>
<a name="l10225"></a>10225 <span class="comment"> * 0xB: mem_msb = mem_adr[36].</span>
<a name="l10226"></a>10226 <span class="comment"> * 0xC-0xF = Reserved.</span>
<a name="l10227"></a>10227 <span class="comment"> *</span>
<a name="l10228"></a>10228 <span class="comment"> * For example, for a DIMM made of Samsung&apos;s K4B1G0846C-ZCF7 1Gb (16M * 8 bit * 8 bank)</span>
<a name="l10229"></a>10229 <span class="comment"> * parts, the column address width = 10; so with 10b of col, 3b of bus, 3b of bank, row_lsb = 16.</span>
<a name="l10230"></a>10230 <span class="comment"> * Therefore, row = mem_adr[29:16] and mem_msb = 4.</span>
<a name="l10231"></a>10231 <span class="comment"> *</span>
<a name="l10232"></a>10232 <span class="comment"> * Note also that addresses greater than the max defined space (pbank_msb) are also treated as</span>
<a name="l10233"></a>10233 <span class="comment"> * NXM accesses.</span>
<a name="l10234"></a>10234 <span class="comment"> */</span>
<a name="l10235"></a><a class="code" href="unioncvmx__lmcx__nxm.html">10235</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__nxm.html" title="cvmx_lmc::_nxm">cvmx_lmcx_nxm</a> {
<a name="l10236"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a8a7c68c66ffa5108a58b5666a8036493">10236</a>     uint64_t <a class="code" href="unioncvmx__lmcx__nxm.html#a8a7c68c66ffa5108a58b5666a8036493">u64</a>;
<a name="l10237"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">10237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a> {
<a name="l10238"></a>10238 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10239"></a>10239 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#ab5cd03fcd087650598578f805b9ddf04">reserved_40_63</a>               : 24;
<a name="l10240"></a>10240     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a2cea65f0a41764211ee729aa769a716f">mem_msb_d3_r1</a>                : 4;  <span class="comment">/**&lt; Max Row MSB for DIMM3, RANK1/DIMM3 in Single Ranked</span>
<a name="l10241"></a>10241 <span class="comment">                                                         *UNUSED IN 6xxx* */</span>
<a name="l10242"></a>10242     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a9b268a9f662669a25b44ecfde721f262">mem_msb_d3_r0</a>                : 4;  <span class="comment">/**&lt; Max Row MSB for DIMM3, RANK0</span>
<a name="l10243"></a>10243 <span class="comment">                                                         *UNUSED IN 6xxx* */</span>
<a name="l10244"></a>10244     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#aa0a7f5bc3f264c19adc84278c1e28068">mem_msb_d2_r1</a>                : 4;  <span class="comment">/**&lt; Max Row MSB for DIMM2, RANK1/DIMM2 in Single Ranked</span>
<a name="l10245"></a>10245 <span class="comment">                                                         *UNUSED IN 6xxx* */</span>
<a name="l10246"></a>10246     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a6399008c51d3cc3458c0e1a4196be364">mem_msb_d2_r0</a>                : 4;  <span class="comment">/**&lt; Max Row MSB for DIMM2, RANK0</span>
<a name="l10247"></a>10247 <span class="comment">                                                         *UNUSED IN 6xxx* */</span>
<a name="l10248"></a>10248     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#afbc7abc1617124b3e0d4aa04a13a7373">mem_msb_d1_r1</a>                : 4;  <span class="comment">/**&lt; Maximum row MSB for DIMM1, RANK1/DIMM1 in single ranked.</span>
<a name="l10249"></a>10249 <span class="comment">                                                         If DIMM1 is dual-sided, this should be set to</span>
<a name="l10250"></a>10250 <span class="comment">                                                         NXM[MEM_MSB_D1_R0]. If CONFIG[RANK_ENA] is cleared, this field is ignored. */</span>
<a name="l10251"></a>10251     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#ab8de0143111704c39d6978daa2e76114">mem_msb_d1_r0</a>                : 4;  <span class="comment">/**&lt; Maximum row MSB for DIMM1, RANK0. */</span>
<a name="l10252"></a>10252     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#af88d722aba594167e672cc3e7dfe73e3">mem_msb_d0_r1</a>                : 4;  <span class="comment">/**&lt; Maximum row MSB for DIMM0, RANK1/DIMM0 in single ranked.</span>
<a name="l10253"></a>10253 <span class="comment">                                                         If DIMM0 is dual-sided, this should be set to</span>
<a name="l10254"></a>10254 <span class="comment">                                                         NXM[MEM_MSB_D0_R0]. If CONFIG[RANK_ENA] is cleared, this field is ignored. */</span>
<a name="l10255"></a>10255     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#abeff177465dd1e021e33050a6425f123">mem_msb_d0_r0</a>                : 4;  <span class="comment">/**&lt; Maximum row MSB for DIMM0, RANK0. */</span>
<a name="l10256"></a>10256     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a794c70679b0ce14648d8d576970c61cf">cs_mask</a>                      : 8;  <span class="comment">/**&lt; Chip select mask. This mask corresponds to the four chip selects for a memory</span>
<a name="l10257"></a>10257 <span class="comment">                                                         configuration. If LMC()_CONFIG[RANK_ENA]=0 then this mask must be set in pairs because</span>
<a name="l10258"></a>10258 <span class="comment">                                                         each reference address will assert a pair of chip selects. If the chip select(s) have a</span>
<a name="l10259"></a>10259 <span class="comment">                                                         corresponding CS_MASK bit set, then the reference is to nonexistent memory (NXM). LMC will</span>
<a name="l10260"></a>10260 <span class="comment">                                                         alias a NXM read reference to use the lowest, legal chip select(s) and return zeros. LMC</span>
<a name="l10261"></a>10261 <span class="comment">                                                         normally discards NXM write operations, but will also alias them when LMC()_CONTROL</span>
<a name="l10262"></a>10262 <span class="comment">                                                         [NXM_WRITE_EN]=1. */</span>
<a name="l10263"></a>10263 <span class="preprocessor">#else</span>
<a name="l10264"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a794c70679b0ce14648d8d576970c61cf">10264</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a794c70679b0ce14648d8d576970c61cf">cs_mask</a>                      : 8;
<a name="l10265"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#abeff177465dd1e021e33050a6425f123">10265</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#abeff177465dd1e021e33050a6425f123">mem_msb_d0_r0</a>                : 4;
<a name="l10266"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#af88d722aba594167e672cc3e7dfe73e3">10266</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#af88d722aba594167e672cc3e7dfe73e3">mem_msb_d0_r1</a>                : 4;
<a name="l10267"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#ab8de0143111704c39d6978daa2e76114">10267</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#ab8de0143111704c39d6978daa2e76114">mem_msb_d1_r0</a>                : 4;
<a name="l10268"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#afbc7abc1617124b3e0d4aa04a13a7373">10268</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#afbc7abc1617124b3e0d4aa04a13a7373">mem_msb_d1_r1</a>                : 4;
<a name="l10269"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a6399008c51d3cc3458c0e1a4196be364">10269</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a6399008c51d3cc3458c0e1a4196be364">mem_msb_d2_r0</a>                : 4;
<a name="l10270"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#aa0a7f5bc3f264c19adc84278c1e28068">10270</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#aa0a7f5bc3f264c19adc84278c1e28068">mem_msb_d2_r1</a>                : 4;
<a name="l10271"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a9b268a9f662669a25b44ecfde721f262">10271</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a9b268a9f662669a25b44ecfde721f262">mem_msb_d3_r0</a>                : 4;
<a name="l10272"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a2cea65f0a41764211ee729aa769a716f">10272</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#a2cea65f0a41764211ee729aa769a716f">mem_msb_d3_r1</a>                : 4;
<a name="l10273"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#ab5cd03fcd087650598578f805b9ddf04">10273</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html#ab5cd03fcd087650598578f805b9ddf04">reserved_40_63</a>               : 24;
<a name="l10274"></a>10274 <span class="preprocessor">#endif</span>
<a name="l10275"></a>10275 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__nxm.html#ab1afb1627b04646725ff4d302c2b0db6">s</a>;
<a name="l10276"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html">10276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html">cvmx_lmcx_nxm_cn52xx</a> {
<a name="l10277"></a>10277 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10278"></a>10278 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html#a84aa0107456d720ac62ee3d6ec4c723e">reserved_8_63</a>                : 56;
<a name="l10279"></a>10279     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html#acf5eca25e21a5278f75ada63c89aafee">cs_mask</a>                      : 8;  <span class="comment">/**&lt; Chip select mask.</span>
<a name="l10280"></a>10280 <span class="comment">                                                         This mask corresponds to the 8 chip selects for a memory</span>
<a name="l10281"></a>10281 <span class="comment">                                                         configuration.  If LMC_MEM_CFG0[BUNK_ENA]==0 then this</span>
<a name="l10282"></a>10282 <span class="comment">                                                         mask must be set in pairs because each reference address</span>
<a name="l10283"></a>10283 <span class="comment">                                                         will assert a pair of chip selects.  If the chip</span>
<a name="l10284"></a>10284 <span class="comment">                                                         select(s) have a corresponding CS_MASK bit set, then the</span>
<a name="l10285"></a>10285 <span class="comment">                                                         reference is to non-existent memory.  LMC will alias the</span>
<a name="l10286"></a>10286 <span class="comment">                                                         reference to use the lowest, legal chip select(s) in</span>
<a name="l10287"></a>10287 <span class="comment">                                                         that case. */</span>
<a name="l10288"></a>10288 <span class="preprocessor">#else</span>
<a name="l10289"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html#acf5eca25e21a5278f75ada63c89aafee">10289</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html#acf5eca25e21a5278f75ada63c89aafee">cs_mask</a>                      : 8;
<a name="l10290"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html#a84aa0107456d720ac62ee3d6ec4c723e">10290</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html#a84aa0107456d720ac62ee3d6ec4c723e">reserved_8_63</a>                : 56;
<a name="l10291"></a>10291 <span class="preprocessor">#endif</span>
<a name="l10292"></a>10292 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__nxm.html#adef839af84570bd4f92bd65b839483fe">cn52xx</a>;
<a name="l10293"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a07462872fb78cc0f4203523cdfb21e2a">10293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html">cvmx_lmcx_nxm_cn52xx</a>           <a class="code" href="unioncvmx__lmcx__nxm.html#a07462872fb78cc0f4203523cdfb21e2a">cn56xx</a>;
<a name="l10294"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a7b28d0981180482333e3a078b1e2c023">10294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn52xx.html">cvmx_lmcx_nxm_cn52xx</a>           <a class="code" href="unioncvmx__lmcx__nxm.html#a7b28d0981180482333e3a078b1e2c023">cn58xx</a>;
<a name="l10295"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a40f37124552c0c3ecf58feee319f3310">10295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a>                <a class="code" href="unioncvmx__lmcx__nxm.html#a40f37124552c0c3ecf58feee319f3310">cn61xx</a>;
<a name="l10296"></a><a class="code" href="unioncvmx__lmcx__nxm.html#aaa7211b97555b568dd3b30f4f066285e">10296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a>                <a class="code" href="unioncvmx__lmcx__nxm.html#aaa7211b97555b568dd3b30f4f066285e">cn63xx</a>;
<a name="l10297"></a><a class="code" href="unioncvmx__lmcx__nxm.html#ac0c790e85f48443b908a9a9f61374949">10297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a>                <a class="code" href="unioncvmx__lmcx__nxm.html#ac0c790e85f48443b908a9a9f61374949">cn63xxp1</a>;
<a name="l10298"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a16f4c9dd465092fc18a30eb7f09d82fb">10298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a>                <a class="code" href="unioncvmx__lmcx__nxm.html#a16f4c9dd465092fc18a30eb7f09d82fb">cn66xx</a>;
<a name="l10299"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a25d30260fc2f6c7a9335ff991c1483b3">10299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a>                <a class="code" href="unioncvmx__lmcx__nxm.html#a25d30260fc2f6c7a9335ff991c1483b3">cn68xx</a>;
<a name="l10300"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a0ba718250a7c891cdb8e9291c345dd6f">10300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a>                <a class="code" href="unioncvmx__lmcx__nxm.html#a0ba718250a7c891cdb8e9291c345dd6f">cn68xxp1</a>;
<a name="l10301"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html">10301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html">cvmx_lmcx_nxm_cn70xx</a> {
<a name="l10302"></a>10302 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10303"></a>10303 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a188428ccde1ff6019f9e30ca65c0261f">reserved_24_63</a>               : 40;
<a name="l10304"></a>10304     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a915a65b0b938fa192dcf7b9d95cd31ec">mem_msb_d1_r1</a>                : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10305"></a>10305     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a88d65e8592f2768c93e8b8b50239f7a2">mem_msb_d1_r0</a>                : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10306"></a>10306     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a1657fb4c4433734db7aae272c51f0311">mem_msb_d0_r1</a>                : 4;  <span class="comment">/**&lt; Max row MSB for DIMM0, RANK1/DIMM0 in single ranked. */</span>
<a name="l10307"></a>10307     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a0f72edcd71e7fcc7c60c18854c76f67a">mem_msb_d0_r0</a>                : 4;  <span class="comment">/**&lt; Max row MSB for DIMM0, RANK0. */</span>
<a name="l10308"></a>10308     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a618b95002066f58db2c373d0860bd832">reserved_4_7</a>                 : 4;
<a name="l10309"></a>10309     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a5a6765171a2e138de6020b815debd0fa">cs_mask</a>                      : 4;  <span class="comment">/**&lt; Chip select mask. This mask corresponds to the four chip selects for a memory</span>
<a name="l10310"></a>10310 <span class="comment">                                                         configuration. If LMC(0..0)_CONFIG[RANK_ENA]=0 then this mask must be set in pairs because</span>
<a name="l10311"></a>10311 <span class="comment">                                                         each reference address will assert a pair of chip selects. If the chip select(s) have a</span>
<a name="l10312"></a>10312 <span class="comment">                                                         corresponding CS_MASK bit set, then the reference is to nonexistent memory (NXM). LMC will</span>
<a name="l10313"></a>10313 <span class="comment">                                                         alias a NXM read reference to use the lowest, legal chip select(s) and return zeros. LMC</span>
<a name="l10314"></a>10314 <span class="comment">                                                         normally discards NXM write operations, but will also alias them when LMC(0..0)_CONTROL</span>
<a name="l10315"></a>10315 <span class="comment">                                                         [NXM_WRITE_EN]=1. */</span>
<a name="l10316"></a>10316 <span class="preprocessor">#else</span>
<a name="l10317"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a5a6765171a2e138de6020b815debd0fa">10317</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a5a6765171a2e138de6020b815debd0fa">cs_mask</a>                      : 4;
<a name="l10318"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a618b95002066f58db2c373d0860bd832">10318</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a618b95002066f58db2c373d0860bd832">reserved_4_7</a>                 : 4;
<a name="l10319"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a0f72edcd71e7fcc7c60c18854c76f67a">10319</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a0f72edcd71e7fcc7c60c18854c76f67a">mem_msb_d0_r0</a>                : 4;
<a name="l10320"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a1657fb4c4433734db7aae272c51f0311">10320</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a1657fb4c4433734db7aae272c51f0311">mem_msb_d0_r1</a>                : 4;
<a name="l10321"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a88d65e8592f2768c93e8b8b50239f7a2">10321</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a88d65e8592f2768c93e8b8b50239f7a2">mem_msb_d1_r0</a>                : 4;
<a name="l10322"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a915a65b0b938fa192dcf7b9d95cd31ec">10322</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a915a65b0b938fa192dcf7b9d95cd31ec">mem_msb_d1_r1</a>                : 4;
<a name="l10323"></a><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a188428ccde1ff6019f9e30ca65c0261f">10323</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html#a188428ccde1ff6019f9e30ca65c0261f">reserved_24_63</a>               : 40;
<a name="l10324"></a>10324 <span class="preprocessor">#endif</span>
<a name="l10325"></a>10325 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__nxm.html#a72f474776248e52873c7f45b897edb08">cn70xx</a>;
<a name="l10326"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a6fe4da6b71cb82c9f3a5efbe5e494784">10326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html">cvmx_lmcx_nxm_cn70xx</a>           <a class="code" href="unioncvmx__lmcx__nxm.html#a6fe4da6b71cb82c9f3a5efbe5e494784">cn70xxp1</a>;
<a name="l10327"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a8cb20f09dacf97196d88a349e84cf8ac">10327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html">cvmx_lmcx_nxm_cn70xx</a>           <a class="code" href="unioncvmx__lmcx__nxm.html#a8cb20f09dacf97196d88a349e84cf8ac">cn73xx</a>;
<a name="l10328"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a467e56b6aa3b99ce3ef4ed456be38626">10328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html">cvmx_lmcx_nxm_cn70xx</a>           <a class="code" href="unioncvmx__lmcx__nxm.html#a467e56b6aa3b99ce3ef4ed456be38626">cn78xx</a>;
<a name="l10329"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a9a099c047fa2f83be0b61a35d2b58146">10329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html">cvmx_lmcx_nxm_cn70xx</a>           <a class="code" href="unioncvmx__lmcx__nxm.html#a9a099c047fa2f83be0b61a35d2b58146">cn78xxp1</a>;
<a name="l10330"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a0f14b48c5934b1733caa6c64b60520d1">10330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__s.html">cvmx_lmcx_nxm_s</a>                <a class="code" href="unioncvmx__lmcx__nxm.html#a0f14b48c5934b1733caa6c64b60520d1">cnf71xx</a>;
<a name="l10331"></a><a class="code" href="unioncvmx__lmcx__nxm.html#a844531eee612927ff7b9fd7187eedb38">10331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm_1_1cvmx__lmcx__nxm__cn70xx.html">cvmx_lmcx_nxm_cn70xx</a>           <a class="code" href="unioncvmx__lmcx__nxm.html#a844531eee612927ff7b9fd7187eedb38">cnf75xx</a>;
<a name="l10332"></a>10332 };
<a name="l10333"></a><a class="code" href="cvmx-lmcx-defs_8h.html#af36af949feab34801223cd90289c078d">10333</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__nxm.html" title="cvmx_lmc::_nxm">cvmx_lmcx_nxm</a> <a class="code" href="unioncvmx__lmcx__nxm.html" title="cvmx_lmc::_nxm">cvmx_lmcx_nxm_t</a>;
<a name="l10334"></a>10334 <span class="comment"></span>
<a name="l10335"></a>10335 <span class="comment">/**</span>
<a name="l10336"></a>10336 <span class="comment"> * cvmx_lmc#_nxm_fadr</span>
<a name="l10337"></a>10337 <span class="comment"> *</span>
<a name="l10338"></a>10338 <span class="comment"> * This register captures only the first transaction with a NXM error while an interrupt is</span>
<a name="l10339"></a>10339 <span class="comment"> * pending, and only captures a subsequent event once the interrupt is cleared by writing a 1 to</span>
<a name="l10340"></a>10340 <span class="comment"> * LMC()_INT[NXM_ERR]. It captures the actual L2C-LMC address provided to the LMC that caused</span>
<a name="l10341"></a>10341 <span class="comment"> * the NXM error. A read or write NXM error is captured only if enabled using the NXM event</span>
<a name="l10342"></a>10342 <span class="comment"> * enables.</span>
<a name="l10343"></a>10343 <span class="comment"> */</span>
<a name="l10344"></a><a class="code" href="unioncvmx__lmcx__nxm__fadr.html">10344</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__nxm__fadr.html" title="cvmx_lmc::_nxm_fadr">cvmx_lmcx_nxm_fadr</a> {
<a name="l10345"></a><a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a6502b6a5efba6b54a7bf3267e6953957">10345</a>     uint64_t <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a6502b6a5efba6b54a7bf3267e6953957">u64</a>;
<a name="l10346"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html">10346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html">cvmx_lmcx_nxm_fadr_s</a> {
<a name="l10347"></a>10347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10348"></a>10348 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#aa870d2f552c75f0913296875ee39daaf">reserved_40_63</a>               : 24;
<a name="l10349"></a>10349     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#af883ea5897142df680edcb1b91459fc7">nxm_faddr_ext</a>                : 1;  <span class="comment">/**&lt; Extended bit for the Failing L2C-LMC address (bit 37). */</span>
<a name="l10350"></a>10350     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#ae2e0dfea5fe1252e045e6ae99ffbb9d4">nxm_src</a>                      : 1;  <span class="comment">/**&lt; Indicates the source of the operation that caused a NXM error:</span>
<a name="l10351"></a>10351 <span class="comment">                                                         0 = L2C.</span>
<a name="l10352"></a>10352 <span class="comment">                                                         1 = Reserved. */</span>
<a name="l10353"></a>10353     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#af7b64dae3590a15b7029f8d30791a050">nxm_type</a>                     : 1;  <span class="comment">/**&lt; Indicates the type of operation that caused NXM error:</span>
<a name="l10354"></a>10354 <span class="comment">                                                         0 = Read, 1 = Write. */</span>
<a name="l10355"></a>10355     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#a3f46ff9a184465758ceb9d4e44b1ac46">nxm_faddr</a>                    : 37; <span class="comment">/**&lt; Failing L2C-LMC address. Bits&lt;4:0&gt; are</span>
<a name="l10356"></a>10356 <span class="comment">                                                         always 0s for an L2C access. Bits&lt;5:4&gt; represent the fill order for an L2C read operation,</span>
<a name="l10357"></a>10357 <span class="comment">                                                         and the start point within a cache line for a write operation. */</span>
<a name="l10358"></a>10358 <span class="preprocessor">#else</span>
<a name="l10359"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#a3f46ff9a184465758ceb9d4e44b1ac46">10359</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#a3f46ff9a184465758ceb9d4e44b1ac46">nxm_faddr</a>                    : 37;
<a name="l10360"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#af7b64dae3590a15b7029f8d30791a050">10360</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#af7b64dae3590a15b7029f8d30791a050">nxm_type</a>                     : 1;
<a name="l10361"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#ae2e0dfea5fe1252e045e6ae99ffbb9d4">10361</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#ae2e0dfea5fe1252e045e6ae99ffbb9d4">nxm_src</a>                      : 1;
<a name="l10362"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#af883ea5897142df680edcb1b91459fc7">10362</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#af883ea5897142df680edcb1b91459fc7">nxm_faddr_ext</a>                : 1;
<a name="l10363"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#aa870d2f552c75f0913296875ee39daaf">10363</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html#aa870d2f552c75f0913296875ee39daaf">reserved_40_63</a>               : 24;
<a name="l10364"></a>10364 <span class="preprocessor">#endif</span>
<a name="l10365"></a>10365 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a455dfe1e6884025f505c0d8b9e89c6bb">s</a>;
<a name="l10366"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html">10366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html">cvmx_lmcx_nxm_fadr_cn70xx</a> {
<a name="l10367"></a>10367 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10368"></a>10368 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#a055a29320cca407905525600ef100725">reserved_39_63</a>               : 25;
<a name="l10369"></a>10369     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#ad2e129631717994cfd5cd7d42cbc491c">nxm_src</a>                      : 1;  <span class="comment">/**&lt; Indicates the source of the operation that caused a NXM error:</span>
<a name="l10370"></a>10370 <span class="comment">                                                         0 = L2C, 1 = HFA */</span>
<a name="l10371"></a>10371     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#af06bdefbef363012eb4db2f1cea3fa75">nxm_type</a>                     : 1;  <span class="comment">/**&lt; Indicates the type of operation that caused NXM error:</span>
<a name="l10372"></a>10372 <span class="comment">                                                         0 = Read, 1 = Write */</span>
<a name="l10373"></a>10373     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#ae73d267d32bb9781a8e82ec15482146f">nxm_faddr</a>                    : 37; <span class="comment">/**&lt; Failing L2C-LMC address. Bits&lt;3:0&gt; are always 0s for an HFA access, and bits&lt;4:0&gt; are</span>
<a name="l10374"></a>10374 <span class="comment">                                                         always 0s for an L2C access. Bits&lt;5:4&gt; represent the fill order for an L2C read operation,</span>
<a name="l10375"></a>10375 <span class="comment">                                                         and the start point within a cache line for a write operation. */</span>
<a name="l10376"></a>10376 <span class="preprocessor">#else</span>
<a name="l10377"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#ae73d267d32bb9781a8e82ec15482146f">10377</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#ae73d267d32bb9781a8e82ec15482146f">nxm_faddr</a>                    : 37;
<a name="l10378"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#af06bdefbef363012eb4db2f1cea3fa75">10378</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#af06bdefbef363012eb4db2f1cea3fa75">nxm_type</a>                     : 1;
<a name="l10379"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#ad2e129631717994cfd5cd7d42cbc491c">10379</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#ad2e129631717994cfd5cd7d42cbc491c">nxm_src</a>                      : 1;
<a name="l10380"></a><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#a055a29320cca407905525600ef100725">10380</a>     uint64_t <a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html#a055a29320cca407905525600ef100725">reserved_39_63</a>               : 25;
<a name="l10381"></a>10381 <span class="preprocessor">#endif</span>
<a name="l10382"></a>10382 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a4d909f4ff7a50d14818e08a8a491c009">cn70xx</a>;
<a name="l10383"></a><a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a53da1fb6b40312f26957a59e0e1cb184">10383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__cn70xx.html">cvmx_lmcx_nxm_fadr_cn70xx</a>      <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a53da1fb6b40312f26957a59e0e1cb184">cn70xxp1</a>;
<a name="l10384"></a><a class="code" href="unioncvmx__lmcx__nxm__fadr.html#aed6b46b6b249fe03c2e88ad47bc25aba">10384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html">cvmx_lmcx_nxm_fadr_s</a>           <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#aed6b46b6b249fe03c2e88ad47bc25aba">cn73xx</a>;
<a name="l10385"></a><a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a4f4952c6beb820a43944fcb1ecc0a8dd">10385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html">cvmx_lmcx_nxm_fadr_s</a>           <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a4f4952c6beb820a43944fcb1ecc0a8dd">cn78xx</a>;
<a name="l10386"></a><a class="code" href="unioncvmx__lmcx__nxm__fadr.html#abe3adbe516047f18adcff31d792fa3e9">10386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html">cvmx_lmcx_nxm_fadr_s</a>           <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#abe3adbe516047f18adcff31d792fa3e9">cn78xxp1</a>;
<a name="l10387"></a><a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a686340e41050ba4b77da930f666460ea">10387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__nxm__fadr_1_1cvmx__lmcx__nxm__fadr__s.html">cvmx_lmcx_nxm_fadr_s</a>           <a class="code" href="unioncvmx__lmcx__nxm__fadr.html#a686340e41050ba4b77da930f666460ea">cnf75xx</a>;
<a name="l10388"></a>10388 };
<a name="l10389"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae7e281f07006cbefcd9b0213d13d53fc">10389</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__nxm__fadr.html" title="cvmx_lmc::_nxm_fadr">cvmx_lmcx_nxm_fadr</a> <a class="code" href="unioncvmx__lmcx__nxm__fadr.html" title="cvmx_lmc::_nxm_fadr">cvmx_lmcx_nxm_fadr_t</a>;
<a name="l10390"></a>10390 <span class="comment"></span>
<a name="l10391"></a>10391 <span class="comment">/**</span>
<a name="l10392"></a>10392 <span class="comment"> * cvmx_lmc#_ops_cnt</span>
<a name="l10393"></a>10393 <span class="comment"> *</span>
<a name="l10394"></a>10394 <span class="comment"> * LMC_OPS_CNT  = Performance Counters</span>
<a name="l10395"></a>10395 <span class="comment"> *</span>
<a name="l10396"></a>10396 <span class="comment"> */</span>
<a name="l10397"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html">10397</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ops__cnt.html" title="cvmx_lmc::_ops_cnt">cvmx_lmcx_ops_cnt</a> {
<a name="l10398"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#ab6b32355d5ca7746fc6525c2ed8174c1">10398</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ops__cnt.html#ab6b32355d5ca7746fc6525c2ed8174c1">u64</a>;
<a name="l10399"></a><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">10399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a> {
<a name="l10400"></a>10400 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10401"></a>10401 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html#aa44a0724f2cb7afb20b7439b343907ad">opscnt</a>                       : 64; <span class="comment">/**&lt; Performance counter. A 64-bit counter that increments when the DDR3 data bus is being</span>
<a name="l10402"></a>10402 <span class="comment">                                                         used.</span>
<a name="l10403"></a>10403 <span class="comment">                                                         DDR bus utilization = OPSCNT / LMC()_DCLK_CNT. */</span>
<a name="l10404"></a>10404 <span class="preprocessor">#else</span>
<a name="l10405"></a><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html#aa44a0724f2cb7afb20b7439b343907ad">10405</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html#aa44a0724f2cb7afb20b7439b343907ad">opscnt</a>                       : 64;
<a name="l10406"></a>10406 <span class="preprocessor">#endif</span>
<a name="l10407"></a>10407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ops__cnt.html#a3b8fcc521786895b324fd04b6f6277e5">s</a>;
<a name="l10408"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#a4988d32317632a6bee9518d5a2ed4cc0">10408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#a4988d32317632a6bee9518d5a2ed4cc0">cn61xx</a>;
<a name="l10409"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#a9706cdf8530280e0135f17f143549e3a">10409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#a9706cdf8530280e0135f17f143549e3a">cn63xx</a>;
<a name="l10410"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#a474401f83c9ae2dfd1a2d236b0441670">10410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#a474401f83c9ae2dfd1a2d236b0441670">cn63xxp1</a>;
<a name="l10411"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#ab97fe230ab1c93a09f99ee1880c285cf">10411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#ab97fe230ab1c93a09f99ee1880c285cf">cn66xx</a>;
<a name="l10412"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#a38eb557be7105954e51ad4404294b8cb">10412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#a38eb557be7105954e51ad4404294b8cb">cn68xx</a>;
<a name="l10413"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#ae88a00bebed94ac5d1674b30e112220b">10413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#ae88a00bebed94ac5d1674b30e112220b">cn68xxp1</a>;
<a name="l10414"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#ad8d4129a76cf5863658732d09fb2b8e2">10414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#ad8d4129a76cf5863658732d09fb2b8e2">cn70xx</a>;
<a name="l10415"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#a410d1d1541710f2f73fa5cac30cdcfd2">10415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#a410d1d1541710f2f73fa5cac30cdcfd2">cn70xxp1</a>;
<a name="l10416"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#aae13d1fa76dbd503ea1081ac05b46f55">10416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#aae13d1fa76dbd503ea1081ac05b46f55">cn73xx</a>;
<a name="l10417"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#ab10d89cddc3747fa7d31acec48addbc3">10417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#ab10d89cddc3747fa7d31acec48addbc3">cn78xx</a>;
<a name="l10418"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#a367a63c5c497b0d8c093da6ed74974ee">10418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#a367a63c5c497b0d8c093da6ed74974ee">cn78xxp1</a>;
<a name="l10419"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#ac3a4088313f2e30828aa18c120b33c86">10419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#ac3a4088313f2e30828aa18c120b33c86">cnf71xx</a>;
<a name="l10420"></a><a class="code" href="unioncvmx__lmcx__ops__cnt.html#afc86919c8d0b19a832eae6550f9c0697">10420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt_1_1cvmx__lmcx__ops__cnt__s.html">cvmx_lmcx_ops_cnt_s</a>            <a class="code" href="unioncvmx__lmcx__ops__cnt.html#afc86919c8d0b19a832eae6550f9c0697">cnf75xx</a>;
<a name="l10421"></a>10421 };
<a name="l10422"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aede2c80e27908d064672e78b53d4dd24">10422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ops__cnt.html" title="cvmx_lmc::_ops_cnt">cvmx_lmcx_ops_cnt</a> <a class="code" href="unioncvmx__lmcx__ops__cnt.html" title="cvmx_lmc::_ops_cnt">cvmx_lmcx_ops_cnt_t</a>;
<a name="l10423"></a>10423 <span class="comment"></span>
<a name="l10424"></a>10424 <span class="comment">/**</span>
<a name="l10425"></a>10425 <span class="comment"> * cvmx_lmc#_ops_cnt_hi</span>
<a name="l10426"></a>10426 <span class="comment"> *</span>
<a name="l10427"></a>10427 <span class="comment"> * LMC_OPS_CNT_HI  = Performance Counters</span>
<a name="l10428"></a>10428 <span class="comment"> *</span>
<a name="l10429"></a>10429 <span class="comment"> */</span>
<a name="l10430"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html">10430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html" title="cvmx_lmc::_ops_cnt_hi">cvmx_lmcx_ops_cnt_hi</a> {
<a name="l10431"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#af2c41b10284662305f9ca1bc4fb5d64c">10431</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#af2c41b10284662305f9ca1bc4fb5d64c">u64</a>;
<a name="l10432"></a><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">10432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a> {
<a name="l10433"></a>10433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10434"></a>10434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html#adef9e0b2f845f34306315e0e729da12c">reserved_32_63</a>               : 32;
<a name="l10435"></a>10435     uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html#a6bb5cbc0997954fec1ff873f01f4bc17">opscnt_hi</a>                    : 32; <span class="comment">/**&lt; Performance Counter to measure Bus Utilization</span>
<a name="l10436"></a>10436 <span class="comment">                                                         Upper 32-bits of 64-bit counter</span>
<a name="l10437"></a>10437 <span class="comment">                                                           DRAM bus utilization = LMC_OPS_CNT_* /LMC_DCLK_CNT_* */</span>
<a name="l10438"></a>10438 <span class="preprocessor">#else</span>
<a name="l10439"></a><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html#a6bb5cbc0997954fec1ff873f01f4bc17">10439</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html#a6bb5cbc0997954fec1ff873f01f4bc17">opscnt_hi</a>                    : 32;
<a name="l10440"></a><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html#adef9e0b2f845f34306315e0e729da12c">10440</a>     uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html#adef9e0b2f845f34306315e0e729da12c">reserved_32_63</a>               : 32;
<a name="l10441"></a>10441 <span class="preprocessor">#endif</span>
<a name="l10442"></a>10442 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a6d5e5a5a429b0716587b9f7de89972af">s</a>;
<a name="l10443"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#ad9ca193a719c1da12428104f8dd8b522">10443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#ad9ca193a719c1da12428104f8dd8b522">cn30xx</a>;
<a name="l10444"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a41d0b4faaabb761364ff320e9ef8716c">10444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a41d0b4faaabb761364ff320e9ef8716c">cn31xx</a>;
<a name="l10445"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a24b8418ef2c759518dd0512b7065156c">10445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a24b8418ef2c759518dd0512b7065156c">cn38xx</a>;
<a name="l10446"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a0cb6dbc858ae1789c59d65e1ab306e83">10446</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a0cb6dbc858ae1789c59d65e1ab306e83">cn38xxp2</a>;
<a name="l10447"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a4d9994f1b9f570410a5a098a235afffd">10447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a4d9994f1b9f570410a5a098a235afffd">cn50xx</a>;
<a name="l10448"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a10e81d4d52b387148676b39f47e60971">10448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a10e81d4d52b387148676b39f47e60971">cn52xx</a>;
<a name="l10449"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#abc501163f7f526301ac339c662f438e8">10449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#abc501163f7f526301ac339c662f438e8">cn52xxp1</a>;
<a name="l10450"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#ab67c2d51e9c2249a932cdfeef3b3d7e5">10450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#ab67c2d51e9c2249a932cdfeef3b3d7e5">cn56xx</a>;
<a name="l10451"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#aac73fb68dd269497a6e608a9da1b3ea4">10451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#aac73fb68dd269497a6e608a9da1b3ea4">cn56xxp1</a>;
<a name="l10452"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a9567d5b526a5615042dcd4822aa1e032">10452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a9567d5b526a5615042dcd4822aa1e032">cn58xx</a>;
<a name="l10453"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a3bcdea5f1562fa7b848d9f98d013e25d">10453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__hi_1_1cvmx__lmcx__ops__cnt__hi__s.html">cvmx_lmcx_ops_cnt_hi_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html#a3bcdea5f1562fa7b848d9f98d013e25d">cn58xxp1</a>;
<a name="l10454"></a>10454 };
<a name="l10455"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aaab6d8c08f78f41aa8c450e76d6fac96">10455</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html" title="cvmx_lmc::_ops_cnt_hi">cvmx_lmcx_ops_cnt_hi</a> <a class="code" href="unioncvmx__lmcx__ops__cnt__hi.html" title="cvmx_lmc::_ops_cnt_hi">cvmx_lmcx_ops_cnt_hi_t</a>;
<a name="l10456"></a>10456 <span class="comment"></span>
<a name="l10457"></a>10457 <span class="comment">/**</span>
<a name="l10458"></a>10458 <span class="comment"> * cvmx_lmc#_ops_cnt_lo</span>
<a name="l10459"></a>10459 <span class="comment"> *</span>
<a name="l10460"></a>10460 <span class="comment"> * LMC_OPS_CNT_LO  = Performance Counters</span>
<a name="l10461"></a>10461 <span class="comment"> *</span>
<a name="l10462"></a>10462 <span class="comment"> */</span>
<a name="l10463"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html">10463</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html" title="cvmx_lmc::_ops_cnt_lo">cvmx_lmcx_ops_cnt_lo</a> {
<a name="l10464"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#ae3dc27fca7fcfb83f5f303eb81744ceb">10464</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#ae3dc27fca7fcfb83f5f303eb81744ceb">u64</a>;
<a name="l10465"></a><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">10465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a> {
<a name="l10466"></a>10466 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10467"></a>10467 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html#ac2ad6f9b75e3180c1874f69e1a21937c">reserved_32_63</a>               : 32;
<a name="l10468"></a>10468     uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html#a3c0d200b15ead8300552eba16a948cb2">opscnt_lo</a>                    : 32; <span class="comment">/**&lt; Performance Counter</span>
<a name="l10469"></a>10469 <span class="comment">                                                         Low 32-bits of 64-bit counter</span>
<a name="l10470"></a>10470 <span class="comment">                                                           DRAM bus utilization = LMC_OPS_CNT_* /LMC_DCLK_CNT_* */</span>
<a name="l10471"></a>10471 <span class="preprocessor">#else</span>
<a name="l10472"></a><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html#a3c0d200b15ead8300552eba16a948cb2">10472</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html#a3c0d200b15ead8300552eba16a948cb2">opscnt_lo</a>                    : 32;
<a name="l10473"></a><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html#ac2ad6f9b75e3180c1874f69e1a21937c">10473</a>     uint64_t <a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html#ac2ad6f9b75e3180c1874f69e1a21937c">reserved_32_63</a>               : 32;
<a name="l10474"></a>10474 <span class="preprocessor">#endif</span>
<a name="l10475"></a>10475 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a4e67d07823ac04a9f524387f8babfd61">s</a>;
<a name="l10476"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa1166b4d5fe9babb2476f60bd10d79a9">10476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa1166b4d5fe9babb2476f60bd10d79a9">cn30xx</a>;
<a name="l10477"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a16e268f4bdc3b5fb787d53cc6f1736d0">10477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a16e268f4bdc3b5fb787d53cc6f1736d0">cn31xx</a>;
<a name="l10478"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#acfb65c3ad116583c62a9036b9db7cd27">10478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#acfb65c3ad116583c62a9036b9db7cd27">cn38xx</a>;
<a name="l10479"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a3f9e1f87aaf4a169ad639cd314667524">10479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a3f9e1f87aaf4a169ad639cd314667524">cn38xxp2</a>;
<a name="l10480"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a7d56e2a122c9a8511525c918e483e45c">10480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a7d56e2a122c9a8511525c918e483e45c">cn50xx</a>;
<a name="l10481"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#ae96a6eb0d2ef23a69cf75c71e3925613">10481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#ae96a6eb0d2ef23a69cf75c71e3925613">cn52xx</a>;
<a name="l10482"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa8e14ad22568a4cd1067a10a6fc0c770">10482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa8e14ad22568a4cd1067a10a6fc0c770">cn52xxp1</a>;
<a name="l10483"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a3cb1c134a9529429d5847255c6d5a523">10483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a3cb1c134a9529429d5847255c6d5a523">cn56xx</a>;
<a name="l10484"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa5434d955800316d90573baf043bd98b">10484</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa5434d955800316d90573baf043bd98b">cn56xxp1</a>;
<a name="l10485"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a7f0870f6d2ad94aec25ade8f43cc7e74">10485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#a7f0870f6d2ad94aec25ade8f43cc7e74">cn58xx</a>;
<a name="l10486"></a><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa7d4bec63b0b2c994e166e1cc4953e34">10486</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ops__cnt__lo_1_1cvmx__lmcx__ops__cnt__lo__s.html">cvmx_lmcx_ops_cnt_lo_s</a>         <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html#aa7d4bec63b0b2c994e166e1cc4953e34">cn58xxp1</a>;
<a name="l10487"></a>10487 };
<a name="l10488"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a42095bd13af5ad6c222f9cfbe58bab32">10488</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html" title="cvmx_lmc::_ops_cnt_lo">cvmx_lmcx_ops_cnt_lo</a> <a class="code" href="unioncvmx__lmcx__ops__cnt__lo.html" title="cvmx_lmc::_ops_cnt_lo">cvmx_lmcx_ops_cnt_lo_t</a>;
<a name="l10489"></a>10489 <span class="comment"></span>
<a name="l10490"></a>10490 <span class="comment">/**</span>
<a name="l10491"></a>10491 <span class="comment"> * cvmx_lmc#_phy_ctl</span>
<a name="l10492"></a>10492 <span class="comment"> *</span>
<a name="l10493"></a>10493 <span class="comment"> * LMC_PHY_CTL = LMC PHY Control</span>
<a name="l10494"></a>10494 <span class="comment"> *</span>
<a name="l10495"></a>10495 <span class="comment"> */</span>
<a name="l10496"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html">10496</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__phy__ctl.html" title="cvmx_lmc::_phy_ctl">cvmx_lmcx_phy_ctl</a> {
<a name="l10497"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#a28c3c819a3e996f00d341884f89ce820">10497</a>     uint64_t <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a28c3c819a3e996f00d341884f89ce820">u64</a>;
<a name="l10498"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html">10498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html">cvmx_lmcx_phy_ctl_s</a> {
<a name="l10499"></a>10499 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10500"></a>10500 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4b543eefd3072fd9d0d10b70dafc6ea7">reserved_61_63</a>               : 3;
<a name="l10501"></a>10501     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ae5ea369da0aadaddf2f3ee593def972d">dsk_dbg_load_dis</a>             : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10502"></a>10502     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a08b38e669f7d08637e20c5a23b4dd7d2">dsk_dbg_overwrt_ena</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10503"></a>10503     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aa1c66a523e0462890fc7769d70f85a7c">dsk_dbg_wr_mode</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10504"></a>10504     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ae0a637cfcf21395132e65c444936ecf0">data_rate_loopback</a>           : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10505"></a>10505     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4d18ccc3db04e17d44bdc069c1890489">dq_shallow_loopback</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10506"></a>10506     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a7c2c7e153a0fcf5b0fed7a5d2d11b5cb">dm_disable</a>                   : 1;  <span class="comment">/**&lt; Write to 1 to disable the DRAM data mask feature by having LMC driving a constant value on</span>
<a name="l10507"></a>10507 <span class="comment">                                                         the</span>
<a name="l10508"></a>10508 <span class="comment">                                                         DDRX_DQS&lt;17:9&gt;_P pins of the chip during write operations. LMC drives a constant 0 in DDR3</span>
<a name="l10509"></a>10509 <span class="comment">                                                         and drives a constant 1 in DDR4.</span>
<a name="l10510"></a>10510 <span class="comment">                                                         Note that setting this field high is NOT allowed when LMC has the Write DBI feature turned</span>
<a name="l10511"></a>10511 <span class="comment">                                                         on</span>
<a name="l10512"></a>10512 <span class="comment">                                                         (MODEREG_PARAMS3[WR_DBI]=1). */</span>
<a name="l10513"></a>10513     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aa177fadf97228d0fe3d9d390894f219d">c1_sel</a>                       : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10514"></a>10514     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad57940f67d5961b7ee12cd58b74b7a7d">c0_sel</a>                       : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10515"></a>10515     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad0f14b5e7afc4df205b34c9e41fed7b7">phy_reset</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10516"></a>10516     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#abc57268869c64b938cae940cf1c0f1f7">dsk_dbg_rd_complete</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10517"></a>10517     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a56bf659f458ced20968a2f19dfb07973">dsk_dbg_rd_data</a>              : 10; <span class="comment">/**&lt; Reserved. */</span>
<a name="l10518"></a>10518     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#acd4e8adbdd5996816e74560c73fb4266">dsk_dbg_rd_start</a>             : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10519"></a>10519     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a141330f63e6ffc82b72ad2b619117de6">dsk_dbg_clk_scaler</a>           : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10520"></a>10520     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a9208cf9f729959e1012152052ee3f2a0">dsk_dbg_offset</a>               : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10521"></a>10521     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a017484d84c966a107c16e463dec6ea39">dsk_dbg_num_bits_sel</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10522"></a>10522     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a74e308a418568ed4c18114089eb66f36">dsk_dbg_byte_sel</a>             : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10523"></a>10523     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aba383e736719e6b646469558802b1096">dsk_dbg_bit_sel</a>              : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10524"></a>10524     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a11995f95379f49b6d55682a976a06e11">dbi_mode_ena</a>                 : 1;  <span class="comment">/**&lt; Enable DBI mode for PHY. */</span>
<a name="l10525"></a>10525     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4d4214a5fbb9fdd060791810825d80ce">ddr_error_n_ena</a>              : 1;  <span class="comment">/**&lt; Enable error_alert_n signal for PHY. */</span>
<a name="l10526"></a>10526     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#adc87fbdb8fde321b45e8b8145299181b">ref_pin_on</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10527"></a>10527     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a502922a197954029d3126599b5cdfffe">dac_on</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10528"></a>10528     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#afc515718b2ff9aa236aec9d2d0905c26">int_pad_loopback_ena</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10529"></a>10529     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ac8447fb7d5fc41435d86ae7248b72adb">int_phy_loopback_ena</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10530"></a>10530     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a602e3e46c1209a61a359c4b49aeba368">phy_dsk_reset</a>                : 1;  <span class="comment">/**&lt; PHY deskew reset. When set, the deskew reset signal goes active if the Vrefint/deskew</span>
<a name="l10531"></a>10531 <span class="comment">                                                         training sequence is in the idle state. */</span>
<a name="l10532"></a>10532     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a07f3dfe01882aee8461136ed28d1001c">phy_dsk_byp</a>                  : 1;  <span class="comment">/**&lt; PHY deskew bypass. */</span>
<a name="l10533"></a>10533     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a44ac9ccbe9e7fa3bb41b8e4f1bbaf3d2">phy_pwr_save_disable</a>         : 1;  <span class="comment">/**&lt; DDR PHY power save disable. */</span>
<a name="l10534"></a>10534     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a09d66a32c4747649e3bf9ff92629a4e5">ten</a>                          : 1;  <span class="comment">/**&lt; DDR PHY test enable pin. */</span>
<a name="l10535"></a>10535     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a951b7973b46397359300f27c6cf7b257">rx_always_on</a>                 : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10536"></a>10536     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4fe57f88119ba485acb941163d1a903f">lv_mode</a>                      : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10537"></a>10537     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a8194dff19514873c73122b4c1a627a41">ck_tune1</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10538"></a>10538     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a54d901d3cd87209fd51d00abcc580bd6">ck_dlyout1</a>                   : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10539"></a>10539     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#af64207d17ea902124a54b49946aba40f">ck_tune0</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10540"></a>10540     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a0a8993b75ac198dfa8dd0ab66634d2bd">ck_dlyout0</a>                   : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10541"></a>10541     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a8a434b8e034e02aea19f775a25c26f18">loopback</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10542"></a>10542     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad4da2188b8fc3826bc2a4e65d5256b4f">loopback_pos</a>                 : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10543"></a>10543     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a85e28e510b2bd77a76b4c0c852724968">ts_stagger</a>                   : 1;  <span class="comment">/**&lt; TS stagger mode. This mode configures output drivers with two-stage drive strength to</span>
<a name="l10544"></a>10544 <span class="comment">                                                         avoid undershoot issues on the bus when strong drivers are suddenly turned on. When this</span>
<a name="l10545"></a>10545 <span class="comment">                                                         mode is asserted, CNXXXX will configure output drivers to be weak drivers (60 ohm output</span>
<a name="l10546"></a>10546 <span class="comment">                                                         impedance) at the first CK cycle, and change drivers to the designated drive strengths</span>
<a name="l10547"></a>10547 <span class="comment">                                                         specified in LMC()_COMP_CTL2[CMD_CTL/CK_CTL/DQX_CTL] starting at the following cycle. */</span>
<a name="l10548"></a>10548 <span class="preprocessor">#else</span>
<a name="l10549"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a85e28e510b2bd77a76b4c0c852724968">10549</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a85e28e510b2bd77a76b4c0c852724968">ts_stagger</a>                   : 1;
<a name="l10550"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad4da2188b8fc3826bc2a4e65d5256b4f">10550</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad4da2188b8fc3826bc2a4e65d5256b4f">loopback_pos</a>                 : 1;
<a name="l10551"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a8a434b8e034e02aea19f775a25c26f18">10551</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a8a434b8e034e02aea19f775a25c26f18">loopback</a>                     : 1;
<a name="l10552"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a0a8993b75ac198dfa8dd0ab66634d2bd">10552</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a0a8993b75ac198dfa8dd0ab66634d2bd">ck_dlyout0</a>                   : 4;
<a name="l10553"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#af64207d17ea902124a54b49946aba40f">10553</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#af64207d17ea902124a54b49946aba40f">ck_tune0</a>                     : 1;
<a name="l10554"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a54d901d3cd87209fd51d00abcc580bd6">10554</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a54d901d3cd87209fd51d00abcc580bd6">ck_dlyout1</a>                   : 4;
<a name="l10555"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a8194dff19514873c73122b4c1a627a41">10555</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a8194dff19514873c73122b4c1a627a41">ck_tune1</a>                     : 1;
<a name="l10556"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4fe57f88119ba485acb941163d1a903f">10556</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4fe57f88119ba485acb941163d1a903f">lv_mode</a>                      : 1;
<a name="l10557"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a951b7973b46397359300f27c6cf7b257">10557</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a951b7973b46397359300f27c6cf7b257">rx_always_on</a>                 : 1;
<a name="l10558"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a09d66a32c4747649e3bf9ff92629a4e5">10558</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a09d66a32c4747649e3bf9ff92629a4e5">ten</a>                          : 1;
<a name="l10559"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a44ac9ccbe9e7fa3bb41b8e4f1bbaf3d2">10559</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a44ac9ccbe9e7fa3bb41b8e4f1bbaf3d2">phy_pwr_save_disable</a>         : 1;
<a name="l10560"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a07f3dfe01882aee8461136ed28d1001c">10560</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a07f3dfe01882aee8461136ed28d1001c">phy_dsk_byp</a>                  : 1;
<a name="l10561"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a602e3e46c1209a61a359c4b49aeba368">10561</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a602e3e46c1209a61a359c4b49aeba368">phy_dsk_reset</a>                : 1;
<a name="l10562"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ac8447fb7d5fc41435d86ae7248b72adb">10562</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ac8447fb7d5fc41435d86ae7248b72adb">int_phy_loopback_ena</a>         : 1;
<a name="l10563"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#afc515718b2ff9aa236aec9d2d0905c26">10563</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#afc515718b2ff9aa236aec9d2d0905c26">int_pad_loopback_ena</a>         : 1;
<a name="l10564"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a502922a197954029d3126599b5cdfffe">10564</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a502922a197954029d3126599b5cdfffe">dac_on</a>                       : 1;
<a name="l10565"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#adc87fbdb8fde321b45e8b8145299181b">10565</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#adc87fbdb8fde321b45e8b8145299181b">ref_pin_on</a>                   : 1;
<a name="l10566"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4d4214a5fbb9fdd060791810825d80ce">10566</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4d4214a5fbb9fdd060791810825d80ce">ddr_error_n_ena</a>              : 1;
<a name="l10567"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a11995f95379f49b6d55682a976a06e11">10567</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a11995f95379f49b6d55682a976a06e11">dbi_mode_ena</a>                 : 1;
<a name="l10568"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aba383e736719e6b646469558802b1096">10568</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aba383e736719e6b646469558802b1096">dsk_dbg_bit_sel</a>              : 4;
<a name="l10569"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a74e308a418568ed4c18114089eb66f36">10569</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a74e308a418568ed4c18114089eb66f36">dsk_dbg_byte_sel</a>             : 4;
<a name="l10570"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a017484d84c966a107c16e463dec6ea39">10570</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a017484d84c966a107c16e463dec6ea39">dsk_dbg_num_bits_sel</a>         : 1;
<a name="l10571"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a9208cf9f729959e1012152052ee3f2a0">10571</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a9208cf9f729959e1012152052ee3f2a0">dsk_dbg_offset</a>               : 2;
<a name="l10572"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a141330f63e6ffc82b72ad2b619117de6">10572</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a141330f63e6ffc82b72ad2b619117de6">dsk_dbg_clk_scaler</a>           : 2;
<a name="l10573"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#acd4e8adbdd5996816e74560c73fb4266">10573</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#acd4e8adbdd5996816e74560c73fb4266">dsk_dbg_rd_start</a>             : 1;
<a name="l10574"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a56bf659f458ced20968a2f19dfb07973">10574</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a56bf659f458ced20968a2f19dfb07973">dsk_dbg_rd_data</a>              : 10;
<a name="l10575"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#abc57268869c64b938cae940cf1c0f1f7">10575</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#abc57268869c64b938cae940cf1c0f1f7">dsk_dbg_rd_complete</a>          : 1;
<a name="l10576"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad0f14b5e7afc4df205b34c9e41fed7b7">10576</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad0f14b5e7afc4df205b34c9e41fed7b7">phy_reset</a>                    : 1;
<a name="l10577"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad57940f67d5961b7ee12cd58b74b7a7d">10577</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ad57940f67d5961b7ee12cd58b74b7a7d">c0_sel</a>                       : 2;
<a name="l10578"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aa177fadf97228d0fe3d9d390894f219d">10578</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aa177fadf97228d0fe3d9d390894f219d">c1_sel</a>                       : 2;
<a name="l10579"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a7c2c7e153a0fcf5b0fed7a5d2d11b5cb">10579</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a7c2c7e153a0fcf5b0fed7a5d2d11b5cb">dm_disable</a>                   : 1;
<a name="l10580"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4d18ccc3db04e17d44bdc069c1890489">10580</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4d18ccc3db04e17d44bdc069c1890489">dq_shallow_loopback</a>          : 1;
<a name="l10581"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ae0a637cfcf21395132e65c444936ecf0">10581</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ae0a637cfcf21395132e65c444936ecf0">data_rate_loopback</a>           : 1;
<a name="l10582"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aa1c66a523e0462890fc7769d70f85a7c">10582</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#aa1c66a523e0462890fc7769d70f85a7c">dsk_dbg_wr_mode</a>              : 1;
<a name="l10583"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a08b38e669f7d08637e20c5a23b4dd7d2">10583</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a08b38e669f7d08637e20c5a23b4dd7d2">dsk_dbg_overwrt_ena</a>          : 1;
<a name="l10584"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ae5ea369da0aadaddf2f3ee593def972d">10584</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#ae5ea369da0aadaddf2f3ee593def972d">dsk_dbg_load_dis</a>             : 1;
<a name="l10585"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4b543eefd3072fd9d0d10b70dafc6ea7">10585</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html#a4b543eefd3072fd9d0d10b70dafc6ea7">reserved_61_63</a>               : 3;
<a name="l10586"></a>10586 <span class="preprocessor">#endif</span>
<a name="l10587"></a>10587 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a533a20936779c895ec2bafffc6981b97">s</a>;
<a name="l10588"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html">10588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html">cvmx_lmcx_phy_ctl_cn61xx</a> {
<a name="l10589"></a>10589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10590"></a>10590 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a67c2e013fd18238863fb91e15c44968e">reserved_15_63</a>               : 49;
<a name="l10591"></a>10591     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#ade7b4b188b649ec89be16f8f502f2365">rx_always_on</a>                 : 1;  <span class="comment">/**&lt; Disable dynamic DDR3 IO Rx power gating */</span>
<a name="l10592"></a>10592     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a9ff8d90ec91448de4abacb81d73b34b6">lv_mode</a>                      : 1;  <span class="comment">/**&lt; Low Voltage Mode (1.35V) */</span>
<a name="l10593"></a>10593     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a840aed2d6dcee2194be765f4fe9b3167">ck_tune1</a>                     : 1;  <span class="comment">/**&lt; Clock Tune */</span>
<a name="l10594"></a>10594     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a0aeccfbe201da0f5ea26a298c2f430d1">ck_dlyout1</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting */</span>
<a name="l10595"></a>10595     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a00226fc87cd6e0f6fab9f222cefdd1be">ck_tune0</a>                     : 1;  <span class="comment">/**&lt; Clock Tune */</span>
<a name="l10596"></a>10596     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a6383eb3478989a0c28b0371245656fca">ck_dlyout0</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting */</span>
<a name="l10597"></a>10597     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a9d4f7ba74a07e597f10a2f8d29ec0593">loopback</a>                     : 1;  <span class="comment">/**&lt; Loopback enable */</span>
<a name="l10598"></a>10598     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a5a23d97b1f3a06e006cbf9e354b9dfb2">loopback_pos</a>                 : 1;  <span class="comment">/**&lt; Loopback pos mode */</span>
<a name="l10599"></a>10599     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a13e2336e6bcccd206272066836d19298">ts_stagger</a>                   : 1;  <span class="comment">/**&lt; TS Staggermode</span>
<a name="l10600"></a>10600 <span class="comment">                                                         This mode configures output drivers with 2-stage drive</span>
<a name="l10601"></a>10601 <span class="comment">                                                         strength to avoid undershoot issues on the bus when strong</span>
<a name="l10602"></a>10602 <span class="comment">                                                         drivers are suddenly turned on. When this mode is asserted,</span>
<a name="l10603"></a>10603 <span class="comment">                                                         Octeon will configure output drivers to be weak drivers</span>
<a name="l10604"></a>10604 <span class="comment">                                                         (60 ohm output impedance) at the first CK cycle, and</span>
<a name="l10605"></a>10605 <span class="comment">                                                         change drivers to the designated drive strengths specified</span>
<a name="l10606"></a>10606 <span class="comment">                                                         in $LMC(0)_COMP_CTL2 [CMD_CTL/CK_CTL/DQX_CTL] starting</span>
<a name="l10607"></a>10607 <span class="comment">                                                         at the following cycle */</span>
<a name="l10608"></a>10608 <span class="preprocessor">#else</span>
<a name="l10609"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a13e2336e6bcccd206272066836d19298">10609</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a13e2336e6bcccd206272066836d19298">ts_stagger</a>                   : 1;
<a name="l10610"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a5a23d97b1f3a06e006cbf9e354b9dfb2">10610</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a5a23d97b1f3a06e006cbf9e354b9dfb2">loopback_pos</a>                 : 1;
<a name="l10611"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a9d4f7ba74a07e597f10a2f8d29ec0593">10611</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a9d4f7ba74a07e597f10a2f8d29ec0593">loopback</a>                     : 1;
<a name="l10612"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a6383eb3478989a0c28b0371245656fca">10612</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a6383eb3478989a0c28b0371245656fca">ck_dlyout0</a>                   : 4;
<a name="l10613"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a00226fc87cd6e0f6fab9f222cefdd1be">10613</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a00226fc87cd6e0f6fab9f222cefdd1be">ck_tune0</a>                     : 1;
<a name="l10614"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a0aeccfbe201da0f5ea26a298c2f430d1">10614</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a0aeccfbe201da0f5ea26a298c2f430d1">ck_dlyout1</a>                   : 4;
<a name="l10615"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a840aed2d6dcee2194be765f4fe9b3167">10615</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a840aed2d6dcee2194be765f4fe9b3167">ck_tune1</a>                     : 1;
<a name="l10616"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a9ff8d90ec91448de4abacb81d73b34b6">10616</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a9ff8d90ec91448de4abacb81d73b34b6">lv_mode</a>                      : 1;
<a name="l10617"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#ade7b4b188b649ec89be16f8f502f2365">10617</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#ade7b4b188b649ec89be16f8f502f2365">rx_always_on</a>                 : 1;
<a name="l10618"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a67c2e013fd18238863fb91e15c44968e">10618</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html#a67c2e013fd18238863fb91e15c44968e">reserved_15_63</a>               : 49;
<a name="l10619"></a>10619 <span class="preprocessor">#endif</span>
<a name="l10620"></a>10620 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__phy__ctl.html#ad0087620284a06a785e04ae86d77d53e">cn61xx</a>;
<a name="l10621"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#a72870e0bff452cf9169652cc487b0ca0">10621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html">cvmx_lmcx_phy_ctl_cn61xx</a>       <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a72870e0bff452cf9169652cc487b0ca0">cn63xx</a>;
<a name="l10622"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html">10622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html">cvmx_lmcx_phy_ctl_cn63xxp1</a> {
<a name="l10623"></a>10623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10624"></a>10624 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#ac43f91bc0779434a5d5e71b9763f3c89">reserved_14_63</a>               : 50;
<a name="l10625"></a>10625     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a1144211ff5a03133f9ab16b81bf3a441">lv_mode</a>                      : 1;  <span class="comment">/**&lt; Low Voltage Mode (1.35V) */</span>
<a name="l10626"></a>10626     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#aef4e78f86b5721f4836f70d2d1998229">ck_tune1</a>                     : 1;  <span class="comment">/**&lt; Clock Tune */</span>
<a name="l10627"></a>10627     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a235a9f03e2eba8b9e84e2a018e97a4b7">ck_dlyout1</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting */</span>
<a name="l10628"></a>10628     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a6ff2b846c021f78bca3dd35dd6f83d6d">ck_tune0</a>                     : 1;  <span class="comment">/**&lt; Clock Tune */</span>
<a name="l10629"></a>10629     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#afa222bff37bb4c6569058f80dd188358">ck_dlyout0</a>                   : 4;  <span class="comment">/**&lt; Clock delay out setting */</span>
<a name="l10630"></a>10630     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#aba6d8c932a83caea6ade9431c65cecec">loopback</a>                     : 1;  <span class="comment">/**&lt; Loopback enable */</span>
<a name="l10631"></a>10631     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a5274ff0f59ce18bbfeb860416369edd2">loopback_pos</a>                 : 1;  <span class="comment">/**&lt; Loopback pos mode */</span>
<a name="l10632"></a>10632     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a0a30059f4a22fac8f679ca4405202e91">ts_stagger</a>                   : 1;  <span class="comment">/**&lt; TS Staggermode</span>
<a name="l10633"></a>10633 <span class="comment">                                                         This mode configures output drivers with 2-stage drive</span>
<a name="l10634"></a>10634 <span class="comment">                                                         strength to avoid undershoot issues on the bus when strong</span>
<a name="l10635"></a>10635 <span class="comment">                                                         drivers are suddenly turned on. When this mode is asserted,</span>
<a name="l10636"></a>10636 <span class="comment">                                                         Octeon will configure output drivers to be weak drivers</span>
<a name="l10637"></a>10637 <span class="comment">                                                         (60 ohm output impedance) at the first CK cycle, and</span>
<a name="l10638"></a>10638 <span class="comment">                                                         change drivers to the designated drive strengths specified</span>
<a name="l10639"></a>10639 <span class="comment">                                                         in $LMC(0)_COMP_CTL2 [CMD_CTL/CK_CTL/DQX_CTL] starting</span>
<a name="l10640"></a>10640 <span class="comment">                                                         at the following cycle */</span>
<a name="l10641"></a>10641 <span class="preprocessor">#else</span>
<a name="l10642"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a0a30059f4a22fac8f679ca4405202e91">10642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a0a30059f4a22fac8f679ca4405202e91">ts_stagger</a>                   : 1;
<a name="l10643"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a5274ff0f59ce18bbfeb860416369edd2">10643</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a5274ff0f59ce18bbfeb860416369edd2">loopback_pos</a>                 : 1;
<a name="l10644"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#aba6d8c932a83caea6ade9431c65cecec">10644</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#aba6d8c932a83caea6ade9431c65cecec">loopback</a>                     : 1;
<a name="l10645"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#afa222bff37bb4c6569058f80dd188358">10645</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#afa222bff37bb4c6569058f80dd188358">ck_dlyout0</a>                   : 4;
<a name="l10646"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a6ff2b846c021f78bca3dd35dd6f83d6d">10646</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a6ff2b846c021f78bca3dd35dd6f83d6d">ck_tune0</a>                     : 1;
<a name="l10647"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a235a9f03e2eba8b9e84e2a018e97a4b7">10647</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a235a9f03e2eba8b9e84e2a018e97a4b7">ck_dlyout1</a>                   : 4;
<a name="l10648"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#aef4e78f86b5721f4836f70d2d1998229">10648</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#aef4e78f86b5721f4836f70d2d1998229">ck_tune1</a>                     : 1;
<a name="l10649"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a1144211ff5a03133f9ab16b81bf3a441">10649</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#a1144211ff5a03133f9ab16b81bf3a441">lv_mode</a>                      : 1;
<a name="l10650"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#ac43f91bc0779434a5d5e71b9763f3c89">10650</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn63xxp1.html#ac43f91bc0779434a5d5e71b9763f3c89">reserved_14_63</a>               : 50;
<a name="l10651"></a>10651 <span class="preprocessor">#endif</span>
<a name="l10652"></a>10652 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a9d25868bf6869a7082bedc51b8f6a902">cn63xxp1</a>;
<a name="l10653"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#af85e9cb27b412fc459237054078115ad">10653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html">cvmx_lmcx_phy_ctl_cn61xx</a>       <a class="code" href="unioncvmx__lmcx__phy__ctl.html#af85e9cb27b412fc459237054078115ad">cn66xx</a>;
<a name="l10654"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#afc7a2d5ae67c48f20f443ca8bdc1418b">10654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html">cvmx_lmcx_phy_ctl_cn61xx</a>       <a class="code" href="unioncvmx__lmcx__phy__ctl.html#afc7a2d5ae67c48f20f443ca8bdc1418b">cn68xx</a>;
<a name="l10655"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#a8cfbc2d0bbfec96f281ed30248b64608">10655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html">cvmx_lmcx_phy_ctl_cn61xx</a>       <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a8cfbc2d0bbfec96f281ed30248b64608">cn68xxp1</a>;
<a name="l10656"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html">10656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html">cvmx_lmcx_phy_ctl_cn70xx</a> {
<a name="l10657"></a>10657 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10658"></a>10658 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a1cd1ea2dc197001b2b053bb05c4a4264">reserved_51_63</a>               : 13;
<a name="l10659"></a>10659     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a72af457eda6dff6380806ce9f01ee8fe">phy_reset</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10660"></a>10660     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#afe3f82c744c2ec102fe2fd7a63857fa4">dsk_dbg_rd_complete</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10661"></a>10661     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a683611d1d850bd149a35d00c9464dda4">dsk_dbg_rd_data</a>              : 10; <span class="comment">/**&lt; Reserved. */</span>
<a name="l10662"></a>10662     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a996fcd8cc43b08d5f4d9028bd392e5d2">dsk_dbg_rd_start</a>             : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10663"></a>10663     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a2ebe61220f279a200689f292eaba063f">dsk_dbg_clk_scaler</a>           : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10664"></a>10664     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a947a3615335d8d2c53deb3db0a1cd195">dsk_dbg_offset</a>               : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10665"></a>10665     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a3f73ff89253b20e0ef36edb78a2a9316">dsk_dbg_num_bits_sel</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10666"></a>10666     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aaa79e704e04f6c1256de86e1b1af7e18">dsk_dbg_byte_sel</a>             : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10667"></a>10667     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a8066b814a7f3faa2716908aafefbad7b">dsk_dbg_bit_sel</a>              : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10668"></a>10668     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a1418ebd9179c5df0adb7e33b3a59a6db">dbi_mode_ena</a>                 : 1;  <span class="comment">/**&lt; Enable DBI mode for PHY, must be 0.  DBI mode not supported</span>
<a name="l10669"></a>10669 <span class="comment">                                                         in CN70XX. */</span>
<a name="l10670"></a>10670     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a07bc30df7abaa00accc6f38fc6ea049d">ddr_error_n_ena</a>              : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10671"></a>10671     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a6219e4e4920e86a50237a98fcc3ffcd4">ref_pin_on</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10672"></a>10672     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#afc3581bfe1bfc79e7a221d4d794b8975">dac_on</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10673"></a>10673     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a146fa429d0802a9b13f59e1c595bd2fe">int_pad_loopback_ena</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10674"></a>10674     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a077b967713732e4d4f4237a24516278e">int_phy_loopback_ena</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10675"></a>10675     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a9e91a0d233b753171f049d7bc3d25a8d">phy_dsk_reset</a>                : 1;  <span class="comment">/**&lt; PHY deskew reset. When set, the deskew reset signal goes active if the Vrefint/deskew</span>
<a name="l10676"></a>10676 <span class="comment">                                                         training sequence is in the idle state. */</span>
<a name="l10677"></a>10677     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a7db8a075d80363a2636b9804093b16d8">phy_dsk_byp</a>                  : 1;  <span class="comment">/**&lt; PHY deskew bypass. */</span>
<a name="l10678"></a>10678     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a331049c89ffe3f4c40f9e0867b7fca3a">phy_pwr_save_disable</a>         : 1;  <span class="comment">/**&lt; DDR PHY power save disable. */</span>
<a name="l10679"></a>10679     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aa251ed494e6021022e336958329cf75c">ten</a>                          : 1;  <span class="comment">/**&lt; DDR PHY test enable pin. */</span>
<a name="l10680"></a>10680     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a02e450da5f80686f44fcc1bd41d6c75f">rx_always_on</a>                 : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10681"></a>10681     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a686a802632024d94c1fe3f1b90abc93b">lv_mode</a>                      : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10682"></a>10682     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a87554f534cd7413df5fc06474892c0d4">ck_tune1</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10683"></a>10683     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#af910caa4ef8dab85b95b374f518befe8">ck_dlyout1</a>                   : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10684"></a>10684     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a5f262eac88434b088f8e6059720e0ece">ck_tune0</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10685"></a>10685     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aa16aa5cd0ebf3ec6568bbf2120a32d1b">ck_dlyout0</a>                   : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10686"></a>10686     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a0e0689d0078ed965ef16af7e3f56f12b">loopback</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10687"></a>10687     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a4e8510d8270f7db7db4e425a41919e3c">loopback_pos</a>                 : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10688"></a>10688     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a7d708bd9764e4596f26240fbac6f40a0">ts_stagger</a>                   : 1;  <span class="comment">/**&lt; TS stagger mode. This mode configures output drivers with two-stage drive strength to</span>
<a name="l10689"></a>10689 <span class="comment">                                                         avoid undershoot issues on the bus when strong drivers are suddenly turned on. When this</span>
<a name="l10690"></a>10690 <span class="comment">                                                         mode is asserted, CN78XX will configure output drivers to be weak drivers (60ohm output</span>
<a name="l10691"></a>10691 <span class="comment">                                                         impedance) at the first CK cycle, and change drivers to the designated drive strengths</span>
<a name="l10692"></a>10692 <span class="comment">                                                         specified in LMC(0..0)_COMP_CTL2[CMD_CTL/CK_CTL/DQX_CTL] starting at the following cycle. */</span>
<a name="l10693"></a>10693 <span class="preprocessor">#else</span>
<a name="l10694"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a7d708bd9764e4596f26240fbac6f40a0">10694</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a7d708bd9764e4596f26240fbac6f40a0">ts_stagger</a>                   : 1;
<a name="l10695"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a4e8510d8270f7db7db4e425a41919e3c">10695</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a4e8510d8270f7db7db4e425a41919e3c">loopback_pos</a>                 : 1;
<a name="l10696"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a0e0689d0078ed965ef16af7e3f56f12b">10696</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a0e0689d0078ed965ef16af7e3f56f12b">loopback</a>                     : 1;
<a name="l10697"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aa16aa5cd0ebf3ec6568bbf2120a32d1b">10697</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aa16aa5cd0ebf3ec6568bbf2120a32d1b">ck_dlyout0</a>                   : 4;
<a name="l10698"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a5f262eac88434b088f8e6059720e0ece">10698</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a5f262eac88434b088f8e6059720e0ece">ck_tune0</a>                     : 1;
<a name="l10699"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#af910caa4ef8dab85b95b374f518befe8">10699</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#af910caa4ef8dab85b95b374f518befe8">ck_dlyout1</a>                   : 4;
<a name="l10700"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a87554f534cd7413df5fc06474892c0d4">10700</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a87554f534cd7413df5fc06474892c0d4">ck_tune1</a>                     : 1;
<a name="l10701"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a686a802632024d94c1fe3f1b90abc93b">10701</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a686a802632024d94c1fe3f1b90abc93b">lv_mode</a>                      : 1;
<a name="l10702"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a02e450da5f80686f44fcc1bd41d6c75f">10702</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a02e450da5f80686f44fcc1bd41d6c75f">rx_always_on</a>                 : 1;
<a name="l10703"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aa251ed494e6021022e336958329cf75c">10703</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aa251ed494e6021022e336958329cf75c">ten</a>                          : 1;
<a name="l10704"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a331049c89ffe3f4c40f9e0867b7fca3a">10704</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a331049c89ffe3f4c40f9e0867b7fca3a">phy_pwr_save_disable</a>         : 1;
<a name="l10705"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a7db8a075d80363a2636b9804093b16d8">10705</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a7db8a075d80363a2636b9804093b16d8">phy_dsk_byp</a>                  : 1;
<a name="l10706"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a9e91a0d233b753171f049d7bc3d25a8d">10706</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a9e91a0d233b753171f049d7bc3d25a8d">phy_dsk_reset</a>                : 1;
<a name="l10707"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a077b967713732e4d4f4237a24516278e">10707</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a077b967713732e4d4f4237a24516278e">int_phy_loopback_ena</a>         : 1;
<a name="l10708"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a146fa429d0802a9b13f59e1c595bd2fe">10708</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a146fa429d0802a9b13f59e1c595bd2fe">int_pad_loopback_ena</a>         : 1;
<a name="l10709"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#afc3581bfe1bfc79e7a221d4d794b8975">10709</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#afc3581bfe1bfc79e7a221d4d794b8975">dac_on</a>                       : 1;
<a name="l10710"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a6219e4e4920e86a50237a98fcc3ffcd4">10710</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a6219e4e4920e86a50237a98fcc3ffcd4">ref_pin_on</a>                   : 1;
<a name="l10711"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a07bc30df7abaa00accc6f38fc6ea049d">10711</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a07bc30df7abaa00accc6f38fc6ea049d">ddr_error_n_ena</a>              : 1;
<a name="l10712"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a1418ebd9179c5df0adb7e33b3a59a6db">10712</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a1418ebd9179c5df0adb7e33b3a59a6db">dbi_mode_ena</a>                 : 1;
<a name="l10713"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a8066b814a7f3faa2716908aafefbad7b">10713</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a8066b814a7f3faa2716908aafefbad7b">dsk_dbg_bit_sel</a>              : 4;
<a name="l10714"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aaa79e704e04f6c1256de86e1b1af7e18">10714</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#aaa79e704e04f6c1256de86e1b1af7e18">dsk_dbg_byte_sel</a>             : 4;
<a name="l10715"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a3f73ff89253b20e0ef36edb78a2a9316">10715</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a3f73ff89253b20e0ef36edb78a2a9316">dsk_dbg_num_bits_sel</a>         : 1;
<a name="l10716"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a947a3615335d8d2c53deb3db0a1cd195">10716</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a947a3615335d8d2c53deb3db0a1cd195">dsk_dbg_offset</a>               : 2;
<a name="l10717"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a2ebe61220f279a200689f292eaba063f">10717</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a2ebe61220f279a200689f292eaba063f">dsk_dbg_clk_scaler</a>           : 2;
<a name="l10718"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a996fcd8cc43b08d5f4d9028bd392e5d2">10718</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a996fcd8cc43b08d5f4d9028bd392e5d2">dsk_dbg_rd_start</a>             : 1;
<a name="l10719"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a683611d1d850bd149a35d00c9464dda4">10719</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a683611d1d850bd149a35d00c9464dda4">dsk_dbg_rd_data</a>              : 10;
<a name="l10720"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#afe3f82c744c2ec102fe2fd7a63857fa4">10720</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#afe3f82c744c2ec102fe2fd7a63857fa4">dsk_dbg_rd_complete</a>          : 1;
<a name="l10721"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a72af457eda6dff6380806ce9f01ee8fe">10721</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a72af457eda6dff6380806ce9f01ee8fe">phy_reset</a>                    : 1;
<a name="l10722"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a1cd1ea2dc197001b2b053bb05c4a4264">10722</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html#a1cd1ea2dc197001b2b053bb05c4a4264">reserved_51_63</a>               : 13;
<a name="l10723"></a>10723 <span class="preprocessor">#endif</span>
<a name="l10724"></a>10724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a142cd41eb2dd4032be9c99797ef56930">cn70xx</a>;
<a name="l10725"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#a253967c0ae9a177be011aac01da6e23b">10725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn70xx.html">cvmx_lmcx_phy_ctl_cn70xx</a>       <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a253967c0ae9a177be011aac01da6e23b">cn70xxp1</a>;
<a name="l10726"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html">10726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html">cvmx_lmcx_phy_ctl_cn73xx</a> {
<a name="l10727"></a>10727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10728"></a>10728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a883339bc4b7f1b00002119af7703d738">reserved_58_63</a>               : 6;
<a name="l10729"></a>10729     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ac1932ae94aacff52a32dd7592778f6ce">data_rate_loopback</a>           : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10730"></a>10730     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a53ca4f74a22fc63e5cbc714a1a9072fc">dq_shallow_loopback</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10731"></a>10731     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aaa3fbf91f3503a4e4a79ef007636d5f0">dm_disable</a>                   : 1;  <span class="comment">/**&lt; Write to 1 to disable the DRAM data mask feature by having LMC driving a constant value on</span>
<a name="l10732"></a>10732 <span class="comment">                                                         the</span>
<a name="l10733"></a>10733 <span class="comment">                                                         DDRX_DQS&lt;17:9&gt;_P pins of the chip during write operations. LMC drives a constant 0 in DDR3</span>
<a name="l10734"></a>10734 <span class="comment">                                                         and drives a constant 1 in DDR4.</span>
<a name="l10735"></a>10735 <span class="comment">                                                         Note that setting this field high is NOT allowed when LMC has the Write DBI feature turned</span>
<a name="l10736"></a>10736 <span class="comment">                                                         on</span>
<a name="l10737"></a>10737 <span class="comment">                                                         (MODEREG_PARAMS3[WR_DBI]=1). */</span>
<a name="l10738"></a>10738     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#acbb685c7d31d741c2ab8a9d40846db18">c1_sel</a>                       : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10739"></a>10739     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ac133586d6ae77947d10b1a71497c6f8e">c0_sel</a>                       : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10740"></a>10740     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a96397afd7a5caaa04588a96194218639">phy_reset</a>                    : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10741"></a>10741     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#abc090cf78ab566858bca2637333819c0">dsk_dbg_rd_complete</a>          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10742"></a>10742     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae03649899d32228615aafe3edfe56be3">dsk_dbg_rd_data</a>              : 10; <span class="comment">/**&lt; Reserved. */</span>
<a name="l10743"></a>10743     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a49e6501c4859fe3a6f5022b244695e06">dsk_dbg_rd_start</a>             : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10744"></a>10744     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a3921aecb5794a534725cb3e8b084f8a5">dsk_dbg_clk_scaler</a>           : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10745"></a>10745     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a19511db81d3e64a2765d9c3f0d7ea126">dsk_dbg_offset</a>               : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10746"></a>10746     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a6f8f7d226c15fd8797872ae5a48e88f0">dsk_dbg_num_bits_sel</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10747"></a>10747     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a0657b670fe922df93ddac4494322403d">dsk_dbg_byte_sel</a>             : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10748"></a>10748     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a1352dd5eda8e8474fdfff1fb8ccef7e8">dsk_dbg_bit_sel</a>              : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10749"></a>10749     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ab999cb307e1513d9745b3120f38a3760">dbi_mode_ena</a>                 : 1;  <span class="comment">/**&lt; Enable DBI mode for PHY. */</span>
<a name="l10750"></a>10750     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a4eff8e570d43d0062db3e7659982fbff">ddr_error_n_ena</a>              : 1;  <span class="comment">/**&lt; Enable error_alert_n signal for PHY. */</span>
<a name="l10751"></a>10751     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a775533df1f522c59f22ea351cc3b4f4a">ref_pin_on</a>                   : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10752"></a>10752     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#acc3b04c2e7c35b0432c6e422073e96ef">dac_on</a>                       : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10753"></a>10753     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a3cde9965e121333bf28174cf769ad0f7">int_pad_loopback_ena</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10754"></a>10754     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae0ece37779cef74023a5c45ffe159a3f">int_phy_loopback_ena</a>         : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l10755"></a>10755     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ace006af99d433db76250e437ecab5d12">phy_dsk_reset</a>                : 1;  <span class="comment">/**&lt; PHY deskew reset. When set, the deskew reset signal goes active if the Vrefint/deskew</span>
<a name="l10756"></a>10756 <span class="comment">                                                         training sequence is in the idle state. */</span>
<a name="l10757"></a>10757     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aa42c29dc63a071738e6c8477b4c446cc">phy_dsk_byp</a>                  : 1;  <span class="comment">/**&lt; PHY deskew bypass. */</span>
<a name="l10758"></a>10758     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae7c53a1375ba07e4aa86e686fde08a4e">phy_pwr_save_disable</a>         : 1;  <span class="comment">/**&lt; DDR PHY power save disable. */</span>
<a name="l10759"></a>10759     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aac30e5be30ecd88353a4fefe7138fa21">ten</a>                          : 1;  <span class="comment">/**&lt; DDR PHY test enable pin. */</span>
<a name="l10760"></a>10760     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a99ed5d6379f01f710d482777f317173e">rx_always_on</a>                 : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10761"></a>10761     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae8e6ea738acf26e53a209ef467b4de7c">lv_mode</a>                      : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10762"></a>10762     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#af2009eb6db5f3654218b9bc78a118ecf">ck_tune1</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10763"></a>10763     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a8ab18db6517b44dac4930685cec426cf">ck_dlyout1</a>                   : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10764"></a>10764     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae3bef3927b030b05dcff8413c8dde9cf">ck_tune0</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10765"></a>10765     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a2c200eb3b801ed7ff822c8f1af372354">ck_dlyout0</a>                   : 4;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10766"></a>10766     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aead3e06e6291059b9fe5ee2bbbe43a33">loopback</a>                     : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10767"></a>10767     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aa1e72852e5124a381a4e542a57e9c047">loopback_pos</a>                 : 1;  <span class="comment">/**&lt; Reserved; must be zero. */</span>
<a name="l10768"></a>10768     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae4c953060589da973fbf4cbe4925e3c6">ts_stagger</a>                   : 1;  <span class="comment">/**&lt; TS stagger mode. This mode configures output drivers with two-stage drive strength to</span>
<a name="l10769"></a>10769 <span class="comment">                                                         avoid undershoot issues on the bus when strong drivers are suddenly turned on. When this</span>
<a name="l10770"></a>10770 <span class="comment">                                                         mode is asserted, CNXXXX will configure output drivers to be weak drivers (60 ohm output</span>
<a name="l10771"></a>10771 <span class="comment">                                                         impedance) at the first CK cycle, and change drivers to the designated drive strengths</span>
<a name="l10772"></a>10772 <span class="comment">                                                         specified in LMC()_COMP_CTL2[CMD_CTL/CK_CTL/DQX_CTL] starting at the following cycle. */</span>
<a name="l10773"></a>10773 <span class="preprocessor">#else</span>
<a name="l10774"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae4c953060589da973fbf4cbe4925e3c6">10774</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae4c953060589da973fbf4cbe4925e3c6">ts_stagger</a>                   : 1;
<a name="l10775"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aa1e72852e5124a381a4e542a57e9c047">10775</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aa1e72852e5124a381a4e542a57e9c047">loopback_pos</a>                 : 1;
<a name="l10776"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aead3e06e6291059b9fe5ee2bbbe43a33">10776</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aead3e06e6291059b9fe5ee2bbbe43a33">loopback</a>                     : 1;
<a name="l10777"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a2c200eb3b801ed7ff822c8f1af372354">10777</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a2c200eb3b801ed7ff822c8f1af372354">ck_dlyout0</a>                   : 4;
<a name="l10778"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae3bef3927b030b05dcff8413c8dde9cf">10778</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae3bef3927b030b05dcff8413c8dde9cf">ck_tune0</a>                     : 1;
<a name="l10779"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a8ab18db6517b44dac4930685cec426cf">10779</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a8ab18db6517b44dac4930685cec426cf">ck_dlyout1</a>                   : 4;
<a name="l10780"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#af2009eb6db5f3654218b9bc78a118ecf">10780</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#af2009eb6db5f3654218b9bc78a118ecf">ck_tune1</a>                     : 1;
<a name="l10781"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae8e6ea738acf26e53a209ef467b4de7c">10781</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae8e6ea738acf26e53a209ef467b4de7c">lv_mode</a>                      : 1;
<a name="l10782"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a99ed5d6379f01f710d482777f317173e">10782</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a99ed5d6379f01f710d482777f317173e">rx_always_on</a>                 : 1;
<a name="l10783"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aac30e5be30ecd88353a4fefe7138fa21">10783</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aac30e5be30ecd88353a4fefe7138fa21">ten</a>                          : 1;
<a name="l10784"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae7c53a1375ba07e4aa86e686fde08a4e">10784</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae7c53a1375ba07e4aa86e686fde08a4e">phy_pwr_save_disable</a>         : 1;
<a name="l10785"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aa42c29dc63a071738e6c8477b4c446cc">10785</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aa42c29dc63a071738e6c8477b4c446cc">phy_dsk_byp</a>                  : 1;
<a name="l10786"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ace006af99d433db76250e437ecab5d12">10786</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ace006af99d433db76250e437ecab5d12">phy_dsk_reset</a>                : 1;
<a name="l10787"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae0ece37779cef74023a5c45ffe159a3f">10787</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae0ece37779cef74023a5c45ffe159a3f">int_phy_loopback_ena</a>         : 1;
<a name="l10788"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a3cde9965e121333bf28174cf769ad0f7">10788</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a3cde9965e121333bf28174cf769ad0f7">int_pad_loopback_ena</a>         : 1;
<a name="l10789"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#acc3b04c2e7c35b0432c6e422073e96ef">10789</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#acc3b04c2e7c35b0432c6e422073e96ef">dac_on</a>                       : 1;
<a name="l10790"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a775533df1f522c59f22ea351cc3b4f4a">10790</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a775533df1f522c59f22ea351cc3b4f4a">ref_pin_on</a>                   : 1;
<a name="l10791"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a4eff8e570d43d0062db3e7659982fbff">10791</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a4eff8e570d43d0062db3e7659982fbff">ddr_error_n_ena</a>              : 1;
<a name="l10792"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ab999cb307e1513d9745b3120f38a3760">10792</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ab999cb307e1513d9745b3120f38a3760">dbi_mode_ena</a>                 : 1;
<a name="l10793"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a1352dd5eda8e8474fdfff1fb8ccef7e8">10793</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a1352dd5eda8e8474fdfff1fb8ccef7e8">dsk_dbg_bit_sel</a>              : 4;
<a name="l10794"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a0657b670fe922df93ddac4494322403d">10794</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a0657b670fe922df93ddac4494322403d">dsk_dbg_byte_sel</a>             : 4;
<a name="l10795"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a6f8f7d226c15fd8797872ae5a48e88f0">10795</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a6f8f7d226c15fd8797872ae5a48e88f0">dsk_dbg_num_bits_sel</a>         : 1;
<a name="l10796"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a19511db81d3e64a2765d9c3f0d7ea126">10796</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a19511db81d3e64a2765d9c3f0d7ea126">dsk_dbg_offset</a>               : 2;
<a name="l10797"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a3921aecb5794a534725cb3e8b084f8a5">10797</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a3921aecb5794a534725cb3e8b084f8a5">dsk_dbg_clk_scaler</a>           : 2;
<a name="l10798"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a49e6501c4859fe3a6f5022b244695e06">10798</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a49e6501c4859fe3a6f5022b244695e06">dsk_dbg_rd_start</a>             : 1;
<a name="l10799"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae03649899d32228615aafe3edfe56be3">10799</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ae03649899d32228615aafe3edfe56be3">dsk_dbg_rd_data</a>              : 10;
<a name="l10800"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#abc090cf78ab566858bca2637333819c0">10800</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#abc090cf78ab566858bca2637333819c0">dsk_dbg_rd_complete</a>          : 1;
<a name="l10801"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a96397afd7a5caaa04588a96194218639">10801</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a96397afd7a5caaa04588a96194218639">phy_reset</a>                    : 1;
<a name="l10802"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ac133586d6ae77947d10b1a71497c6f8e">10802</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ac133586d6ae77947d10b1a71497c6f8e">c0_sel</a>                       : 2;
<a name="l10803"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#acbb685c7d31d741c2ab8a9d40846db18">10803</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#acbb685c7d31d741c2ab8a9d40846db18">c1_sel</a>                       : 2;
<a name="l10804"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aaa3fbf91f3503a4e4a79ef007636d5f0">10804</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#aaa3fbf91f3503a4e4a79ef007636d5f0">dm_disable</a>                   : 1;
<a name="l10805"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a53ca4f74a22fc63e5cbc714a1a9072fc">10805</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a53ca4f74a22fc63e5cbc714a1a9072fc">dq_shallow_loopback</a>          : 1;
<a name="l10806"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ac1932ae94aacff52a32dd7592778f6ce">10806</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#ac1932ae94aacff52a32dd7592778f6ce">data_rate_loopback</a>           : 1;
<a name="l10807"></a><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a883339bc4b7f1b00002119af7703d738">10807</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn73xx.html#a883339bc4b7f1b00002119af7703d738">reserved_58_63</a>               : 6;
<a name="l10808"></a>10808 <span class="preprocessor">#endif</span>
<a name="l10809"></a>10809 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__phy__ctl.html#ae1dda97a2709db99f7e50417489508ee">cn73xx</a>;
<a name="l10810"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#a227eb126f528ede815d4ebecaca97437">10810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html">cvmx_lmcx_phy_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a227eb126f528ede815d4ebecaca97437">cn78xx</a>;
<a name="l10811"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#a79b9759fdcc2b5d1d1998da85de02e0d">10811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html">cvmx_lmcx_phy_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__phy__ctl.html#a79b9759fdcc2b5d1d1998da85de02e0d">cn78xxp1</a>;
<a name="l10812"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#aa21f18152d1933e111d7d4b001179b70">10812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__cn61xx.html">cvmx_lmcx_phy_ctl_cn61xx</a>       <a class="code" href="unioncvmx__lmcx__phy__ctl.html#aa21f18152d1933e111d7d4b001179b70">cnf71xx</a>;
<a name="l10813"></a><a class="code" href="unioncvmx__lmcx__phy__ctl.html#ae987f73b4b7a1482726247a42bfab8f9">10813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl_1_1cvmx__lmcx__phy__ctl__s.html">cvmx_lmcx_phy_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__phy__ctl.html#ae987f73b4b7a1482726247a42bfab8f9">cnf75xx</a>;
<a name="l10814"></a>10814 };
<a name="l10815"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a424e22a21bf2e51c8a971d371a9b216c">10815</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__phy__ctl.html" title="cvmx_lmc::_phy_ctl">cvmx_lmcx_phy_ctl</a> <a class="code" href="unioncvmx__lmcx__phy__ctl.html" title="cvmx_lmc::_phy_ctl">cvmx_lmcx_phy_ctl_t</a>;
<a name="l10816"></a>10816 <span class="comment"></span>
<a name="l10817"></a>10817 <span class="comment">/**</span>
<a name="l10818"></a>10818 <span class="comment"> * cvmx_lmc#_phy_ctl2</span>
<a name="l10819"></a>10819 <span class="comment"> */</span>
<a name="l10820"></a><a class="code" href="unioncvmx__lmcx__phy__ctl2.html">10820</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__phy__ctl2.html" title="cvmx_lmc::_phy_ctl2">cvmx_lmcx_phy_ctl2</a> {
<a name="l10821"></a><a class="code" href="unioncvmx__lmcx__phy__ctl2.html#a37d44c47294f7051052cae717aa2d503">10821</a>     uint64_t <a class="code" href="unioncvmx__lmcx__phy__ctl2.html#a37d44c47294f7051052cae717aa2d503">u64</a>;
<a name="l10822"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html">10822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html">cvmx_lmcx_phy_ctl2_s</a> {
<a name="l10823"></a>10823 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10824"></a>10824 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a97a22909eb0c266ddb203ec55604ec3f">reserved_27_63</a>               : 37;
<a name="l10825"></a>10825     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a30fc0bd645ab89ab62a3c0f4eeb23d9e">dqs8_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of the ECC byte.</span>
<a name="l10826"></a>10826 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10827"></a>10827     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#ae5a7e0a4c61501d3767f63e045ed1f8d">dqs7_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte 7.</span>
<a name="l10828"></a>10828 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10829"></a>10829     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a8ed09987303e46bb499106bf7b040951">dqs6_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte 6.</span>
<a name="l10830"></a>10830 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10831"></a>10831     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a65ba044d674045ee98a0e4a63ceac5c9">dqs5_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte 5.</span>
<a name="l10832"></a>10832 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10833"></a>10833     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a61790044481efcc76219e3a563e78b7c">dqs4_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte 4.</span>
<a name="l10834"></a>10834 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10835"></a>10835     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#af7e28504efb6dd10e434e8673abf18f1">dqs3_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte 3.</span>
<a name="l10836"></a>10836 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10837"></a>10837     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a6060f3b3c6fb6e2b82aa042e277af7a8">dqs2_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte2.</span>
<a name="l10838"></a>10838 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10839"></a>10839     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a026ec8d5f21aaec62209378ef3f7e2d2">dqs1_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte 1.</span>
<a name="l10840"></a>10840 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10841"></a>10841     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a885708646c7c1b0e910ac8437a2a0ed4">dqs0_dsk_adj</a>                 : 3;  <span class="comment">/**&lt; Provides adjustable deskew settings for DQS signal of Byte 0.</span>
<a name="l10842"></a>10842 <span class="comment">                                                         The default value should be 0x4. */</span>
<a name="l10843"></a>10843 <span class="preprocessor">#else</span>
<a name="l10844"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a885708646c7c1b0e910ac8437a2a0ed4">10844</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a885708646c7c1b0e910ac8437a2a0ed4">dqs0_dsk_adj</a>                 : 3;
<a name="l10845"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a026ec8d5f21aaec62209378ef3f7e2d2">10845</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a026ec8d5f21aaec62209378ef3f7e2d2">dqs1_dsk_adj</a>                 : 3;
<a name="l10846"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a6060f3b3c6fb6e2b82aa042e277af7a8">10846</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a6060f3b3c6fb6e2b82aa042e277af7a8">dqs2_dsk_adj</a>                 : 3;
<a name="l10847"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#af7e28504efb6dd10e434e8673abf18f1">10847</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#af7e28504efb6dd10e434e8673abf18f1">dqs3_dsk_adj</a>                 : 3;
<a name="l10848"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a61790044481efcc76219e3a563e78b7c">10848</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a61790044481efcc76219e3a563e78b7c">dqs4_dsk_adj</a>                 : 3;
<a name="l10849"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a65ba044d674045ee98a0e4a63ceac5c9">10849</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a65ba044d674045ee98a0e4a63ceac5c9">dqs5_dsk_adj</a>                 : 3;
<a name="l10850"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a8ed09987303e46bb499106bf7b040951">10850</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a8ed09987303e46bb499106bf7b040951">dqs6_dsk_adj</a>                 : 3;
<a name="l10851"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#ae5a7e0a4c61501d3767f63e045ed1f8d">10851</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#ae5a7e0a4c61501d3767f63e045ed1f8d">dqs7_dsk_adj</a>                 : 3;
<a name="l10852"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a30fc0bd645ab89ab62a3c0f4eeb23d9e">10852</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a30fc0bd645ab89ab62a3c0f4eeb23d9e">dqs8_dsk_adj</a>                 : 3;
<a name="l10853"></a><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a97a22909eb0c266ddb203ec55604ec3f">10853</a>     uint64_t <a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html#a97a22909eb0c266ddb203ec55604ec3f">reserved_27_63</a>               : 37;
<a name="l10854"></a>10854 <span class="preprocessor">#endif</span>
<a name="l10855"></a>10855 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__phy__ctl2.html#ac65e1566085b088c8458ac4e38fd66a0">s</a>;
<a name="l10856"></a><a class="code" href="unioncvmx__lmcx__phy__ctl2.html#aa2a68dfe52c622fc02972cd91eeb232f">10856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html">cvmx_lmcx_phy_ctl2_s</a>           <a class="code" href="unioncvmx__lmcx__phy__ctl2.html#aa2a68dfe52c622fc02972cd91eeb232f">cn78xx</a>;
<a name="l10857"></a><a class="code" href="unioncvmx__lmcx__phy__ctl2.html#a133f9e7cf14ed4817ab938bc86c54ee4">10857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__phy__ctl2_1_1cvmx__lmcx__phy__ctl2__s.html">cvmx_lmcx_phy_ctl2_s</a>           <a class="code" href="unioncvmx__lmcx__phy__ctl2.html#a133f9e7cf14ed4817ab938bc86c54ee4">cnf75xx</a>;
<a name="l10858"></a>10858 };
<a name="l10859"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ade4f7bb2df73248b9801742b2d047441">10859</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__phy__ctl2.html" title="cvmx_lmc::_phy_ctl2">cvmx_lmcx_phy_ctl2</a> <a class="code" href="unioncvmx__lmcx__phy__ctl2.html" title="cvmx_lmc::_phy_ctl2">cvmx_lmcx_phy_ctl2_t</a>;
<a name="l10860"></a>10860 <span class="comment"></span>
<a name="l10861"></a>10861 <span class="comment">/**</span>
<a name="l10862"></a>10862 <span class="comment"> * cvmx_lmc#_pll_bwctl</span>
<a name="l10863"></a>10863 <span class="comment"> *</span>
<a name="l10864"></a>10864 <span class="comment"> * LMC_PLL_BWCTL  = DDR PLL Bandwidth Control Register</span>
<a name="l10865"></a>10865 <span class="comment"> *</span>
<a name="l10866"></a>10866 <span class="comment"> */</span>
<a name="l10867"></a><a class="code" href="unioncvmx__lmcx__pll__bwctl.html">10867</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__pll__bwctl.html" title="cvmx_lmc::_pll_bwctl">cvmx_lmcx_pll_bwctl</a> {
<a name="l10868"></a><a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a007ac20222b75c7481df361ca7ecae96">10868</a>     uint64_t <a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a007ac20222b75c7481df361ca7ecae96">u64</a>;
<a name="l10869"></a><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html">10869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html">cvmx_lmcx_pll_bwctl_s</a> {
<a name="l10870"></a>10870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10871"></a>10871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#af3c48b2d738e996322ec8980f11cbeed">reserved_5_63</a>                : 59;
<a name="l10872"></a>10872     uint64_t <a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#a8e8b267bf273ca53d6a61a51ca4ea8d7">bwupd</a>                        : 1;  <span class="comment">/**&lt; Load this Bandwidth Register value into the PLL */</span>
<a name="l10873"></a>10873     uint64_t <a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#ae88c9a411914c69caa88e8a8e03d8284">bwctl</a>                        : 4;  <span class="comment">/**&lt; Bandwidth Control Register for DDR PLL */</span>
<a name="l10874"></a>10874 <span class="preprocessor">#else</span>
<a name="l10875"></a><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#ae88c9a411914c69caa88e8a8e03d8284">10875</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#ae88c9a411914c69caa88e8a8e03d8284">bwctl</a>                        : 4;
<a name="l10876"></a><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#a8e8b267bf273ca53d6a61a51ca4ea8d7">10876</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#a8e8b267bf273ca53d6a61a51ca4ea8d7">bwupd</a>                        : 1;
<a name="l10877"></a><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#af3c48b2d738e996322ec8980f11cbeed">10877</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html#af3c48b2d738e996322ec8980f11cbeed">reserved_5_63</a>                : 59;
<a name="l10878"></a>10878 <span class="preprocessor">#endif</span>
<a name="l10879"></a>10879 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__pll__bwctl.html#af998a83431452d65a481d1fba40a0778">s</a>;
<a name="l10880"></a><a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a8ef4afb0b0fca61719aff5fbdabf1c39">10880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html">cvmx_lmcx_pll_bwctl_s</a>          <a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a8ef4afb0b0fca61719aff5fbdabf1c39">cn30xx</a>;
<a name="l10881"></a><a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a27b5d0a47ca23f0e9c8f495d5916c3b2">10881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html">cvmx_lmcx_pll_bwctl_s</a>          <a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a27b5d0a47ca23f0e9c8f495d5916c3b2">cn31xx</a>;
<a name="l10882"></a><a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a18e34906cdabf6a3d406b472c6ff92d1">10882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html">cvmx_lmcx_pll_bwctl_s</a>          <a class="code" href="unioncvmx__lmcx__pll__bwctl.html#a18e34906cdabf6a3d406b472c6ff92d1">cn38xx</a>;
<a name="l10883"></a><a class="code" href="unioncvmx__lmcx__pll__bwctl.html#ad95602ed28bb4df4622849aca22d61c9">10883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__bwctl_1_1cvmx__lmcx__pll__bwctl__s.html">cvmx_lmcx_pll_bwctl_s</a>          <a class="code" href="unioncvmx__lmcx__pll__bwctl.html#ad95602ed28bb4df4622849aca22d61c9">cn38xxp2</a>;
<a name="l10884"></a>10884 };
<a name="l10885"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8500e2849a7aca7333cd05b13be0754f">10885</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__pll__bwctl.html" title="cvmx_lmc::_pll_bwctl">cvmx_lmcx_pll_bwctl</a> <a class="code" href="unioncvmx__lmcx__pll__bwctl.html" title="cvmx_lmc::_pll_bwctl">cvmx_lmcx_pll_bwctl_t</a>;
<a name="l10886"></a>10886 <span class="comment"></span>
<a name="l10887"></a>10887 <span class="comment">/**</span>
<a name="l10888"></a>10888 <span class="comment"> * cvmx_lmc#_pll_ctl</span>
<a name="l10889"></a>10889 <span class="comment"> *</span>
<a name="l10890"></a>10890 <span class="comment"> * LMC_PLL_CTL = LMC pll control</span>
<a name="l10891"></a>10891 <span class="comment"> *</span>
<a name="l10892"></a>10892 <span class="comment"> *</span>
<a name="l10893"></a>10893 <span class="comment"> * Notes:</span>
<a name="l10894"></a>10894 <span class="comment"> * This CSR is only relevant for LMC0. LMC1_PLL_CTL is not used.</span>
<a name="l10895"></a>10895 <span class="comment"> *</span>
<a name="l10896"></a>10896 <span class="comment"> * Exactly one of EN2, EN4, EN6, EN8, EN12, EN16 must be set.</span>
<a name="l10897"></a>10897 <span class="comment"> *</span>
<a name="l10898"></a>10898 <span class="comment"> * The resultant DDR_CK frequency is the DDR2_REF_CLK</span>
<a name="l10899"></a>10899 <span class="comment"> * frequency multiplied by:</span>
<a name="l10900"></a>10900 <span class="comment"> *</span>
<a name="l10901"></a>10901 <span class="comment"> *     (CLKF + 1) / ((CLKR + 1) * EN(2,4,6,8,12,16))</span>
<a name="l10902"></a>10902 <span class="comment"> *</span>
<a name="l10903"></a>10903 <span class="comment"> * The PLL frequency, which is:</span>
<a name="l10904"></a>10904 <span class="comment"> *</span>
<a name="l10905"></a>10905 <span class="comment"> *     (DDR2_REF_CLK freq) * ((CLKF + 1) / (CLKR + 1))</span>
<a name="l10906"></a>10906 <span class="comment"> *</span>
<a name="l10907"></a>10907 <span class="comment"> * must reside between 1.2 and 2.5 GHz. A faster PLL frequency is desirable if there is a choice.</span>
<a name="l10908"></a>10908 <span class="comment"> */</span>
<a name="l10909"></a><a class="code" href="unioncvmx__lmcx__pll__ctl.html">10909</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__pll__ctl.html" title="cvmx_lmc::_pll_ctl">cvmx_lmcx_pll_ctl</a> {
<a name="l10910"></a><a class="code" href="unioncvmx__lmcx__pll__ctl.html#a49950ff7fb66fd359a3f584639877660">10910</a>     uint64_t <a class="code" href="unioncvmx__lmcx__pll__ctl.html#a49950ff7fb66fd359a3f584639877660">u64</a>;
<a name="l10911"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html">10911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html">cvmx_lmcx_pll_ctl_s</a> {
<a name="l10912"></a>10912 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10913"></a>10913 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a008d5123f29b2a4189226e4447c3e383">reserved_30_63</a>               : 34;
<a name="l10914"></a>10914     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a4285294d53af01b62df3f97dcb8862db">bypass</a>                       : 1;  <span class="comment">/**&lt; PLL Bypass */</span>
<a name="l10915"></a>10915     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a7059da7c4a93277d0725e2f742ca1366">fasten_n</a>                     : 1;  <span class="comment">/**&lt; Should be set, especially when CLKF &gt; ~80 */</span>
<a name="l10916"></a>10916     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ade6ba55a6601929345aa5f59d3bc95ac">div_reset</a>                    : 1;  <span class="comment">/**&lt; Analog pll divider reset</span>
<a name="l10917"></a>10917 <span class="comment">                                                         De-assert at least 500*(CLKR+1) reference clock</span>
<a name="l10918"></a>10918 <span class="comment">                                                         cycles following RESET_N de-assertion. */</span>
<a name="l10919"></a>10919     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ab8a582311537b1f81a40880b79201aae">reset_n</a>                      : 1;  <span class="comment">/**&lt; Analog pll reset</span>
<a name="l10920"></a>10920 <span class="comment">                                                         De-assert at least 5 usec after CLKF, CLKR,</span>
<a name="l10921"></a>10921 <span class="comment">                                                         and EN* are set up. */</span>
<a name="l10922"></a>10922     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#afeafe80b9bfe0fcc099e030531a4e5ff">clkf</a>                         : 12; <span class="comment">/**&lt; Multiply reference by CLKF + 1</span>
<a name="l10923"></a>10923 <span class="comment">                                                         CLKF must be &lt;= 128 */</span>
<a name="l10924"></a>10924     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a1fa274ccb21ace8860fb6a77c4050678">clkr</a>                         : 6;  <span class="comment">/**&lt; Divide reference by CLKR + 1 */</span>
<a name="l10925"></a>10925     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a6bdeebfcf5f9acd0f38d1365b67f241e">reserved_6_7</a>                 : 2;
<a name="l10926"></a>10926     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a555bf45af6b8dc44b6366c12ed86502d">en16</a>                         : 1;  <span class="comment">/**&lt; Divide output by 16 */</span>
<a name="l10927"></a>10927     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#aa1b2f3480c22646ca9c22c1d62511103">en12</a>                         : 1;  <span class="comment">/**&lt; Divide output by 12 */</span>
<a name="l10928"></a>10928     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ac974b8eba989f22f2b771a84ee1945c3">en8</a>                          : 1;  <span class="comment">/**&lt; Divide output by 8 */</span>
<a name="l10929"></a>10929     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#af19a51f65855f96b8fdbede4cadf6892">en6</a>                          : 1;  <span class="comment">/**&lt; Divide output by 6 */</span>
<a name="l10930"></a>10930     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#af0fbecb3c4176e4e953092eb06446fa4">en4</a>                          : 1;  <span class="comment">/**&lt; Divide output by 4 */</span>
<a name="l10931"></a>10931     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#afc037e752b880d747e655d1d70ef8444">en2</a>                          : 1;  <span class="comment">/**&lt; Divide output by 2 */</span>
<a name="l10932"></a>10932 <span class="preprocessor">#else</span>
<a name="l10933"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#afc037e752b880d747e655d1d70ef8444">10933</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#afc037e752b880d747e655d1d70ef8444">en2</a>                          : 1;
<a name="l10934"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#af0fbecb3c4176e4e953092eb06446fa4">10934</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#af0fbecb3c4176e4e953092eb06446fa4">en4</a>                          : 1;
<a name="l10935"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#af19a51f65855f96b8fdbede4cadf6892">10935</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#af19a51f65855f96b8fdbede4cadf6892">en6</a>                          : 1;
<a name="l10936"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ac974b8eba989f22f2b771a84ee1945c3">10936</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ac974b8eba989f22f2b771a84ee1945c3">en8</a>                          : 1;
<a name="l10937"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#aa1b2f3480c22646ca9c22c1d62511103">10937</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#aa1b2f3480c22646ca9c22c1d62511103">en12</a>                         : 1;
<a name="l10938"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a555bf45af6b8dc44b6366c12ed86502d">10938</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a555bf45af6b8dc44b6366c12ed86502d">en16</a>                         : 1;
<a name="l10939"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a6bdeebfcf5f9acd0f38d1365b67f241e">10939</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a6bdeebfcf5f9acd0f38d1365b67f241e">reserved_6_7</a>                 : 2;
<a name="l10940"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a1fa274ccb21ace8860fb6a77c4050678">10940</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a1fa274ccb21ace8860fb6a77c4050678">clkr</a>                         : 6;
<a name="l10941"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#afeafe80b9bfe0fcc099e030531a4e5ff">10941</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#afeafe80b9bfe0fcc099e030531a4e5ff">clkf</a>                         : 12;
<a name="l10942"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ab8a582311537b1f81a40880b79201aae">10942</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ab8a582311537b1f81a40880b79201aae">reset_n</a>                      : 1;
<a name="l10943"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ade6ba55a6601929345aa5f59d3bc95ac">10943</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#ade6ba55a6601929345aa5f59d3bc95ac">div_reset</a>                    : 1;
<a name="l10944"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a7059da7c4a93277d0725e2f742ca1366">10944</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a7059da7c4a93277d0725e2f742ca1366">fasten_n</a>                     : 1;
<a name="l10945"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a4285294d53af01b62df3f97dcb8862db">10945</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a4285294d53af01b62df3f97dcb8862db">bypass</a>                       : 1;
<a name="l10946"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a008d5123f29b2a4189226e4447c3e383">10946</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html#a008d5123f29b2a4189226e4447c3e383">reserved_30_63</a>               : 34;
<a name="l10947"></a>10947 <span class="preprocessor">#endif</span>
<a name="l10948"></a>10948 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__pll__ctl.html#af115e419cb3600d60fe7a1bd783aa0d8">s</a>;
<a name="l10949"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html">10949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html">cvmx_lmcx_pll_ctl_cn50xx</a> {
<a name="l10950"></a>10950 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10951"></a>10951 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#ae2bbab0e5fc553d24770c280671d60e7">reserved_29_63</a>               : 35;
<a name="l10952"></a>10952     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#af1893c0e198b6ba9d6ecaa995d63ece9">fasten_n</a>                     : 1;  <span class="comment">/**&lt; Should be set, especially when CLKF &gt; ~80 */</span>
<a name="l10953"></a>10953     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a4a6b158d04d471cd1ac48a3e47b14692">div_reset</a>                    : 1;  <span class="comment">/**&lt; Analog pll divider reset</span>
<a name="l10954"></a>10954 <span class="comment">                                                         De-assert at least 500*(CLKR+1) reference clock</span>
<a name="l10955"></a>10955 <span class="comment">                                                         cycles following RESET_N de-assertion. */</span>
<a name="l10956"></a>10956     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a5f9c637544b27cff6a25ff52334bab04">reset_n</a>                      : 1;  <span class="comment">/**&lt; Analog pll reset</span>
<a name="l10957"></a>10957 <span class="comment">                                                         De-assert at least 5 usec after CLKF, CLKR,</span>
<a name="l10958"></a>10958 <span class="comment">                                                         and EN* are set up. */</span>
<a name="l10959"></a>10959     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a6421cf032e7ef0210e4f6de809b2306d">clkf</a>                         : 12; <span class="comment">/**&lt; Multiply reference by CLKF + 1</span>
<a name="l10960"></a>10960 <span class="comment">                                                         CLKF must be &lt;= 256 */</span>
<a name="l10961"></a>10961     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#ad9cb7bba6b431b7e5e7b9d16467203ec">clkr</a>                         : 6;  <span class="comment">/**&lt; Divide reference by CLKR + 1 */</span>
<a name="l10962"></a>10962     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a80d2aaaf4c52a1ea04c49cb61b63d648">reserved_6_7</a>                 : 2;
<a name="l10963"></a>10963     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a30acfa59e50c7a46bcb405c0619cb111">en16</a>                         : 1;  <span class="comment">/**&lt; Divide output by 16 */</span>
<a name="l10964"></a>10964     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a57f9ec3fb7159831ca947e9a1178b12f">en12</a>                         : 1;  <span class="comment">/**&lt; Divide output by 12 */</span>
<a name="l10965"></a>10965     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a6e4b17db62a46ee50e859408f87ef7f9">en8</a>                          : 1;  <span class="comment">/**&lt; Divide output by 8 */</span>
<a name="l10966"></a>10966     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a8478837b8ad033ade28695ddf974ab52">en6</a>                          : 1;  <span class="comment">/**&lt; Divide output by 6 */</span>
<a name="l10967"></a>10967     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a972c54f9cb85579fe518aebac86fcfec">en4</a>                          : 1;  <span class="comment">/**&lt; Divide output by 4 */</span>
<a name="l10968"></a>10968     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#aec8b547a35fbf36d48180105eca1f6fa">en2</a>                          : 1;  <span class="comment">/**&lt; Divide output by 2 */</span>
<a name="l10969"></a>10969 <span class="preprocessor">#else</span>
<a name="l10970"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#aec8b547a35fbf36d48180105eca1f6fa">10970</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#aec8b547a35fbf36d48180105eca1f6fa">en2</a>                          : 1;
<a name="l10971"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a972c54f9cb85579fe518aebac86fcfec">10971</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a972c54f9cb85579fe518aebac86fcfec">en4</a>                          : 1;
<a name="l10972"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a8478837b8ad033ade28695ddf974ab52">10972</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a8478837b8ad033ade28695ddf974ab52">en6</a>                          : 1;
<a name="l10973"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a6e4b17db62a46ee50e859408f87ef7f9">10973</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a6e4b17db62a46ee50e859408f87ef7f9">en8</a>                          : 1;
<a name="l10974"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a57f9ec3fb7159831ca947e9a1178b12f">10974</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a57f9ec3fb7159831ca947e9a1178b12f">en12</a>                         : 1;
<a name="l10975"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a30acfa59e50c7a46bcb405c0619cb111">10975</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a30acfa59e50c7a46bcb405c0619cb111">en16</a>                         : 1;
<a name="l10976"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a80d2aaaf4c52a1ea04c49cb61b63d648">10976</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a80d2aaaf4c52a1ea04c49cb61b63d648">reserved_6_7</a>                 : 2;
<a name="l10977"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#ad9cb7bba6b431b7e5e7b9d16467203ec">10977</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#ad9cb7bba6b431b7e5e7b9d16467203ec">clkr</a>                         : 6;
<a name="l10978"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a6421cf032e7ef0210e4f6de809b2306d">10978</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a6421cf032e7ef0210e4f6de809b2306d">clkf</a>                         : 12;
<a name="l10979"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a5f9c637544b27cff6a25ff52334bab04">10979</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a5f9c637544b27cff6a25ff52334bab04">reset_n</a>                      : 1;
<a name="l10980"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a4a6b158d04d471cd1ac48a3e47b14692">10980</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#a4a6b158d04d471cd1ac48a3e47b14692">div_reset</a>                    : 1;
<a name="l10981"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#af1893c0e198b6ba9d6ecaa995d63ece9">10981</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#af1893c0e198b6ba9d6ecaa995d63ece9">fasten_n</a>                     : 1;
<a name="l10982"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#ae2bbab0e5fc553d24770c280671d60e7">10982</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html#ae2bbab0e5fc553d24770c280671d60e7">reserved_29_63</a>               : 35;
<a name="l10983"></a>10983 <span class="preprocessor">#endif</span>
<a name="l10984"></a>10984 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__pll__ctl.html#a358343802c1e41caeacde67341e4b62f">cn50xx</a>;
<a name="l10985"></a><a class="code" href="unioncvmx__lmcx__pll__ctl.html#a1c6f139727f5beddfba724ddf115fd0f">10985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html">cvmx_lmcx_pll_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__pll__ctl.html#a1c6f139727f5beddfba724ddf115fd0f">cn52xx</a>;
<a name="l10986"></a><a class="code" href="unioncvmx__lmcx__pll__ctl.html#a3e1b31d06749a5c95dcf380be805c5a0">10986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__s.html">cvmx_lmcx_pll_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__pll__ctl.html#a3e1b31d06749a5c95dcf380be805c5a0">cn52xxp1</a>;
<a name="l10987"></a><a class="code" href="unioncvmx__lmcx__pll__ctl.html#ac328d3f11f16cb9e3d4256bf1f9cbf4d">10987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn50xx.html">cvmx_lmcx_pll_ctl_cn50xx</a>       <a class="code" href="unioncvmx__lmcx__pll__ctl.html#ac328d3f11f16cb9e3d4256bf1f9cbf4d">cn56xx</a>;
<a name="l10988"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html">10988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html">cvmx_lmcx_pll_ctl_cn56xxp1</a> {
<a name="l10989"></a>10989 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l10990"></a>10990 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a1cc9bb9905ff67b585f85c57753624aa">reserved_28_63</a>               : 36;
<a name="l10991"></a>10991     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a8c3510fabd9ace365c345d66f4292303">div_reset</a>                    : 1;  <span class="comment">/**&lt; Analog pll divider reset</span>
<a name="l10992"></a>10992 <span class="comment">                                                         De-assert at least 500*(CLKR+1) reference clock</span>
<a name="l10993"></a>10993 <span class="comment">                                                         cycles following RESET_N de-assertion. */</span>
<a name="l10994"></a>10994     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a2023af5ed99d6907516e28018d1bc713">reset_n</a>                      : 1;  <span class="comment">/**&lt; Analog pll reset</span>
<a name="l10995"></a>10995 <span class="comment">                                                         De-assert at least 5 usec after CLKF, CLKR,</span>
<a name="l10996"></a>10996 <span class="comment">                                                         and EN* are set up. */</span>
<a name="l10997"></a>10997     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a090b17cfd7e5eefbfa587844481e6e5b">clkf</a>                         : 12; <span class="comment">/**&lt; Multiply reference by CLKF + 1</span>
<a name="l10998"></a>10998 <span class="comment">                                                         CLKF must be &lt;= 128 */</span>
<a name="l10999"></a>10999     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ab85112c3f52ccefbf6047bd7fe0b9af3">clkr</a>                         : 6;  <span class="comment">/**&lt; Divide reference by CLKR + 1 */</span>
<a name="l11000"></a>11000     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#aa44493c4d77b78ca3e26494133089a87">reserved_6_7</a>                 : 2;
<a name="l11001"></a>11001     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ae9b8a0ce8271c0f149604106bf3c3a00">en16</a>                         : 1;  <span class="comment">/**&lt; Divide output by 16 */</span>
<a name="l11002"></a>11002     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ad27ed7da805f7aab94d1ad77b93ad51f">en12</a>                         : 1;  <span class="comment">/**&lt; Divide output by 12 */</span>
<a name="l11003"></a>11003     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a7c78eecd36e381ba1a3debd2cdb0af63">en8</a>                          : 1;  <span class="comment">/**&lt; Divide output by 8 */</span>
<a name="l11004"></a>11004     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a81fe2130bccf82240efb68e4f4a4a935">en6</a>                          : 1;  <span class="comment">/**&lt; Divide output by 6 */</span>
<a name="l11005"></a>11005     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a28f1a8687e633af9c01768b38f71148a">en4</a>                          : 1;  <span class="comment">/**&lt; Divide output by 4 */</span>
<a name="l11006"></a>11006     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a1571dbc6371172abee1ca85223407652">en2</a>                          : 1;  <span class="comment">/**&lt; Divide output by 2 */</span>
<a name="l11007"></a>11007 <span class="preprocessor">#else</span>
<a name="l11008"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a1571dbc6371172abee1ca85223407652">11008</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a1571dbc6371172abee1ca85223407652">en2</a>                          : 1;
<a name="l11009"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a28f1a8687e633af9c01768b38f71148a">11009</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a28f1a8687e633af9c01768b38f71148a">en4</a>                          : 1;
<a name="l11010"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a81fe2130bccf82240efb68e4f4a4a935">11010</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a81fe2130bccf82240efb68e4f4a4a935">en6</a>                          : 1;
<a name="l11011"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a7c78eecd36e381ba1a3debd2cdb0af63">11011</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a7c78eecd36e381ba1a3debd2cdb0af63">en8</a>                          : 1;
<a name="l11012"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ad27ed7da805f7aab94d1ad77b93ad51f">11012</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ad27ed7da805f7aab94d1ad77b93ad51f">en12</a>                         : 1;
<a name="l11013"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ae9b8a0ce8271c0f149604106bf3c3a00">11013</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ae9b8a0ce8271c0f149604106bf3c3a00">en16</a>                         : 1;
<a name="l11014"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#aa44493c4d77b78ca3e26494133089a87">11014</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#aa44493c4d77b78ca3e26494133089a87">reserved_6_7</a>                 : 2;
<a name="l11015"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ab85112c3f52ccefbf6047bd7fe0b9af3">11015</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#ab85112c3f52ccefbf6047bd7fe0b9af3">clkr</a>                         : 6;
<a name="l11016"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a090b17cfd7e5eefbfa587844481e6e5b">11016</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a090b17cfd7e5eefbfa587844481e6e5b">clkf</a>                         : 12;
<a name="l11017"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a2023af5ed99d6907516e28018d1bc713">11017</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a2023af5ed99d6907516e28018d1bc713">reset_n</a>                      : 1;
<a name="l11018"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a8c3510fabd9ace365c345d66f4292303">11018</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a8c3510fabd9ace365c345d66f4292303">div_reset</a>                    : 1;
<a name="l11019"></a><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a1cc9bb9905ff67b585f85c57753624aa">11019</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html#a1cc9bb9905ff67b585f85c57753624aa">reserved_28_63</a>               : 36;
<a name="l11020"></a>11020 <span class="preprocessor">#endif</span>
<a name="l11021"></a>11021 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__pll__ctl.html#ac651d9f33b5b7a3c43cf3b47c676b30b">cn56xxp1</a>;
<a name="l11022"></a><a class="code" href="unioncvmx__lmcx__pll__ctl.html#a1bb2fbec6eae27fd630f7e0b248910e4">11022</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html">cvmx_lmcx_pll_ctl_cn56xxp1</a>     <a class="code" href="unioncvmx__lmcx__pll__ctl.html#a1bb2fbec6eae27fd630f7e0b248910e4">cn58xx</a>;
<a name="l11023"></a><a class="code" href="unioncvmx__lmcx__pll__ctl.html#ae86b8dc235121d864e6bcd7fb6a68e5f">11023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__ctl_1_1cvmx__lmcx__pll__ctl__cn56xxp1.html">cvmx_lmcx_pll_ctl_cn56xxp1</a>     <a class="code" href="unioncvmx__lmcx__pll__ctl.html#ae86b8dc235121d864e6bcd7fb6a68e5f">cn58xxp1</a>;
<a name="l11024"></a>11024 };
<a name="l11025"></a><a class="code" href="cvmx-lmcx-defs_8h.html#adf6576ce5ce3178be0402c6505c50a39">11025</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__pll__ctl.html" title="cvmx_lmc::_pll_ctl">cvmx_lmcx_pll_ctl</a> <a class="code" href="unioncvmx__lmcx__pll__ctl.html" title="cvmx_lmc::_pll_ctl">cvmx_lmcx_pll_ctl_t</a>;
<a name="l11026"></a>11026 <span class="comment"></span>
<a name="l11027"></a>11027 <span class="comment">/**</span>
<a name="l11028"></a>11028 <span class="comment"> * cvmx_lmc#_pll_status</span>
<a name="l11029"></a>11029 <span class="comment"> *</span>
<a name="l11030"></a>11030 <span class="comment"> * LMC_PLL_STATUS = LMC pll status</span>
<a name="l11031"></a>11031 <span class="comment"> *</span>
<a name="l11032"></a>11032 <span class="comment"> */</span>
<a name="l11033"></a><a class="code" href="unioncvmx__lmcx__pll__status.html">11033</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__pll__status.html" title="cvmx_lmc::_pll_status">cvmx_lmcx_pll_status</a> {
<a name="l11034"></a><a class="code" href="unioncvmx__lmcx__pll__status.html#ad91bbea3e5660df2572fefc46eb3c733">11034</a>     uint64_t <a class="code" href="unioncvmx__lmcx__pll__status.html#ad91bbea3e5660df2572fefc46eb3c733">u64</a>;
<a name="l11035"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">11035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">cvmx_lmcx_pll_status_s</a> {
<a name="l11036"></a>11036 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11037"></a>11037 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a47392be7058cb38390f4bab7906578ce">reserved_32_63</a>               : 32;
<a name="l11038"></a>11038     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a9dc68c6cf98b7d5e314169be34ae13ed">ddr__nctl</a>                    : 5;  <span class="comment">/**&lt; DDR nctl from compensation circuit */</span>
<a name="l11039"></a>11039     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a1a7593b0c1d4d68925c51a88a546551f">ddr__pctl</a>                    : 5;  <span class="comment">/**&lt; DDR pctl from compensation circuit */</span>
<a name="l11040"></a>11040     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a348d9a343d16a9473f7ca1b3b45709c1">reserved_2_21</a>                : 20;
<a name="l11041"></a>11041     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a4d2bddb2d6d4ee0490f1461f8ae5a342">rfslip</a>                       : 1;  <span class="comment">/**&lt; Reference clock slip */</span>
<a name="l11042"></a>11042     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a8682f97bdfc21b1ee7f1375590d25a67">fbslip</a>                       : 1;  <span class="comment">/**&lt; Feedback clock slip */</span>
<a name="l11043"></a>11043 <span class="preprocessor">#else</span>
<a name="l11044"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a8682f97bdfc21b1ee7f1375590d25a67">11044</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a8682f97bdfc21b1ee7f1375590d25a67">fbslip</a>                       : 1;
<a name="l11045"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a4d2bddb2d6d4ee0490f1461f8ae5a342">11045</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a4d2bddb2d6d4ee0490f1461f8ae5a342">rfslip</a>                       : 1;
<a name="l11046"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a348d9a343d16a9473f7ca1b3b45709c1">11046</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a348d9a343d16a9473f7ca1b3b45709c1">reserved_2_21</a>                : 20;
<a name="l11047"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a1a7593b0c1d4d68925c51a88a546551f">11047</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a1a7593b0c1d4d68925c51a88a546551f">ddr__pctl</a>                    : 5;
<a name="l11048"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a9dc68c6cf98b7d5e314169be34ae13ed">11048</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a9dc68c6cf98b7d5e314169be34ae13ed">ddr__nctl</a>                    : 5;
<a name="l11049"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a47392be7058cb38390f4bab7906578ce">11049</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html#a47392be7058cb38390f4bab7906578ce">reserved_32_63</a>               : 32;
<a name="l11050"></a>11050 <span class="preprocessor">#endif</span>
<a name="l11051"></a>11051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__pll__status.html#ab1b9d80643935e6946f0448574bd3f41">s</a>;
<a name="l11052"></a><a class="code" href="unioncvmx__lmcx__pll__status.html#a2fa46ce12cbd54be2d6d5c174bf841c1">11052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">cvmx_lmcx_pll_status_s</a>         <a class="code" href="unioncvmx__lmcx__pll__status.html#a2fa46ce12cbd54be2d6d5c174bf841c1">cn50xx</a>;
<a name="l11053"></a><a class="code" href="unioncvmx__lmcx__pll__status.html#a27398e7854b04ad23076bc73bb4ba827">11053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">cvmx_lmcx_pll_status_s</a>         <a class="code" href="unioncvmx__lmcx__pll__status.html#a27398e7854b04ad23076bc73bb4ba827">cn52xx</a>;
<a name="l11054"></a><a class="code" href="unioncvmx__lmcx__pll__status.html#a61a7700983fe1957cbaa3750c00886ea">11054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">cvmx_lmcx_pll_status_s</a>         <a class="code" href="unioncvmx__lmcx__pll__status.html#a61a7700983fe1957cbaa3750c00886ea">cn52xxp1</a>;
<a name="l11055"></a><a class="code" href="unioncvmx__lmcx__pll__status.html#aae6ddef9e50b4893e58abc396988e38e">11055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">cvmx_lmcx_pll_status_s</a>         <a class="code" href="unioncvmx__lmcx__pll__status.html#aae6ddef9e50b4893e58abc396988e38e">cn56xx</a>;
<a name="l11056"></a><a class="code" href="unioncvmx__lmcx__pll__status.html#a611c4bb08b00451bd6ff4e1de1c0a925">11056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">cvmx_lmcx_pll_status_s</a>         <a class="code" href="unioncvmx__lmcx__pll__status.html#a611c4bb08b00451bd6ff4e1de1c0a925">cn56xxp1</a>;
<a name="l11057"></a><a class="code" href="unioncvmx__lmcx__pll__status.html#adab7ac8b291057ae82dee9d9d865ad6f">11057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__s.html">cvmx_lmcx_pll_status_s</a>         <a class="code" href="unioncvmx__lmcx__pll__status.html#adab7ac8b291057ae82dee9d9d865ad6f">cn58xx</a>;
<a name="l11058"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html">11058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html">cvmx_lmcx_pll_status_cn58xxp1</a> {
<a name="l11059"></a>11059 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11060"></a>11060 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a1450efb84d22bfb7d80f15d389ee1a40">reserved_2_63</a>                : 62;
<a name="l11061"></a>11061     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a19b0d5a4e376dc1e9478c852a8329ebc">rfslip</a>                       : 1;  <span class="comment">/**&lt; Reference clock slip */</span>
<a name="l11062"></a>11062     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a6e6ebf96f96022e54e08ff9a82722297">fbslip</a>                       : 1;  <span class="comment">/**&lt; Feedback clock slip */</span>
<a name="l11063"></a>11063 <span class="preprocessor">#else</span>
<a name="l11064"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a6e6ebf96f96022e54e08ff9a82722297">11064</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a6e6ebf96f96022e54e08ff9a82722297">fbslip</a>                       : 1;
<a name="l11065"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a19b0d5a4e376dc1e9478c852a8329ebc">11065</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a19b0d5a4e376dc1e9478c852a8329ebc">rfslip</a>                       : 1;
<a name="l11066"></a><a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a1450efb84d22bfb7d80f15d389ee1a40">11066</a>     uint64_t <a class="code" href="structcvmx__lmcx__pll__status_1_1cvmx__lmcx__pll__status__cn58xxp1.html#a1450efb84d22bfb7d80f15d389ee1a40">reserved_2_63</a>                : 62;
<a name="l11067"></a>11067 <span class="preprocessor">#endif</span>
<a name="l11068"></a>11068 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__pll__status.html#a57392519779a4724b2e00115628d2246">cn58xxp1</a>;
<a name="l11069"></a>11069 };
<a name="l11070"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8442eeccda7459f9284c5ddb6654ff2f">11070</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__pll__status.html" title="cvmx_lmc::_pll_status">cvmx_lmcx_pll_status</a> <a class="code" href="unioncvmx__lmcx__pll__status.html" title="cvmx_lmc::_pll_status">cvmx_lmcx_pll_status_t</a>;
<a name="l11071"></a>11071 <span class="comment"></span>
<a name="l11072"></a>11072 <span class="comment">/**</span>
<a name="l11073"></a>11073 <span class="comment"> * cvmx_lmc#_ppr_ctl</span>
<a name="l11074"></a>11074 <span class="comment"> *</span>
<a name="l11075"></a>11075 <span class="comment"> * This register contains programmable timing and control parameters used</span>
<a name="l11076"></a>11076 <span class="comment"> * when running the post package repair sequence. The timing fields</span>
<a name="l11077"></a>11077 <span class="comment"> * PPR_CTL[TPGMPST], PPR_CTL[TPGM_EXIT] and PPR_CTL[TPGM] need to be set as</span>
<a name="l11078"></a>11078 <span class="comment"> * to satisfy the minimum values mentioned in the JEDEC DDR4 spec before</span>
<a name="l11079"></a>11079 <span class="comment"> * running the PPR sequence. See LMC()_SEQ_CTL[SEQ_SEL,INIT_START] to run</span>
<a name="l11080"></a>11080 <span class="comment"> * the PPR sequence.</span>
<a name="l11081"></a>11081 <span class="comment"> *</span>
<a name="l11082"></a>11082 <span class="comment"> * Running hard PPR may require LMC to issue security key as four consecutive</span>
<a name="l11083"></a>11083 <span class="comment"> * MR0 commands, each with a unique address field A[17:0]. Set the security</span>
<a name="l11084"></a>11084 <span class="comment"> * key in the general purpose CSRs as follows:</span>
<a name="l11085"></a>11085 <span class="comment"> *</span>
<a name="l11086"></a>11086 <span class="comment"> * _ Security key 0 = LMC()_GENERAL_PURPOSE0[DATA]&lt;17:0&gt;.</span>
<a name="l11087"></a>11087 <span class="comment"> * _ Security key 1 = LMC()_GENERAL_PURPOSE0[DATA]&lt;35:18&gt;.</span>
<a name="l11088"></a>11088 <span class="comment"> * _ Security key 2 = LMC()_GENERAL_PURPOSE1[DATA]&lt;17:0&gt;.</span>
<a name="l11089"></a>11089 <span class="comment"> * _ Security key 3 = LMC()_GENERAL_PURPOSE1[DATA]&lt;35:18&gt;.</span>
<a name="l11090"></a>11090 <span class="comment"> */</span>
<a name="l11091"></a><a class="code" href="unioncvmx__lmcx__ppr__ctl.html">11091</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ppr__ctl.html" title="cvmx_lmc::_ppr_ctl">cvmx_lmcx_ppr_ctl</a> {
<a name="l11092"></a><a class="code" href="unioncvmx__lmcx__ppr__ctl.html#a9253161c2aaebf33357d7da395cf9749">11092</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ppr__ctl.html#a9253161c2aaebf33357d7da395cf9749">u64</a>;
<a name="l11093"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html">11093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html">cvmx_lmcx_ppr_ctl_s</a> {
<a name="l11094"></a>11094 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11095"></a>11095 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#ae13d56c1255338bb09b6677d52365873">reserved_27_63</a>               : 37;
<a name="l11096"></a>11096     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#aa4825f2a1e66418ef51644122365f0e6">lrank_sel</a>                    : 3;  <span class="comment">/**&lt; Selects which logical rank to perform the post package repair sequence.</span>
<a name="l11097"></a>11097 <span class="comment">                                                         Package ranks are selected by LMC()_MR_MPR_CTL[MR_WR_RANK]. */</span>
<a name="l11098"></a>11098     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a445ca4e1602f0751375f628959f1beaa">skip_issue_security</a>          : 1;  <span class="comment">/**&lt; Personality bit for the PPR sequence. When set, this field forces the sequence to skip</span>
<a name="l11099"></a>11099 <span class="comment">                                                         issuing four consecutive MR0 commands that suppliy the security key. */</span>
<a name="l11100"></a>11100     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a2c4d9e8dd4739673c8025660be16746c">sppr</a>                         : 1;  <span class="comment">/**&lt; Personality bit for the PPR sequence. When set, this field forces the sequence to run</span>
<a name="l11101"></a>11101 <span class="comment">                                                         the soft PPR mode. */</span>
<a name="l11102"></a>11102     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a7119ec8b1c5c4dc62dfffe7d987964b1">tpgm</a>                         : 10; <span class="comment">/**&lt; Indicates the programming time (tPGM) constraint used when running PPR sequence.</span>
<a name="l11103"></a>11103 <span class="comment">                                                         For hard PPR (PPR_CTL[SPPR] = 0), set this field as follows:</span>
<a name="l11104"></a>11104 <span class="comment">                                                         RNDUP[TPGM(ns) / (1048576 * TCYC(ns))].</span>
<a name="l11105"></a>11105 <span class="comment">                                                         For soft PPR (PPR_CTL[SPPR] = 1), set this field as follows:</span>
<a name="l11106"></a>11106 <span class="comment">                                                         RNDUP[TPGM(ns) / TCYC(ns))].</span>
<a name="l11107"></a>11107 <span class="comment">                                                         [TPGM] is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l11108"></a>11108 <span class="comment">                                                         rate). */</span>
<a name="l11109"></a>11109     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a07dada5341dbc22891cfc8d7300ce9ea">tpgm_exit</a>                    : 5;  <span class="comment">/**&lt; Indicates PPR exit time (tPGM_Exit) contrainst used when running PPR sequence.</span>
<a name="l11110"></a>11110 <span class="comment">                                                         Set this field as follows:</span>
<a name="l11111"></a>11111 <span class="comment">                                                         _ RNDUP[TPGM_EXIT(ns) / TCYC(ns)]</span>
<a name="l11112"></a>11112 <span class="comment">                                                         where [TPGM_EXIT] is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency</span>
<a name="l11113"></a>11113 <span class="comment">                                                         (not</span>
<a name="l11114"></a>11114 <span class="comment">                                                         data rate). */</span>
<a name="l11115"></a>11115     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a09402723c7aff6957960e417be3804b4">tpgmpst</a>                      : 7;  <span class="comment">/**&lt; Indicates new address setting time (tPGMPST) constraint used when running PPR sequence.</span>
<a name="l11116"></a>11116 <span class="comment">                                                         Set this field as follows:</span>
<a name="l11117"></a>11117 <span class="comment">                                                         _ RNDUP[TPGMPST(ns) / (1024 * TCYC(ns))]</span>
<a name="l11118"></a>11118 <span class="comment">                                                         where [TPGMPST] is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l11119"></a>11119 <span class="comment">                                                         data rate). */</span>
<a name="l11120"></a>11120 <span class="preprocessor">#else</span>
<a name="l11121"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a09402723c7aff6957960e417be3804b4">11121</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a09402723c7aff6957960e417be3804b4">tpgmpst</a>                      : 7;
<a name="l11122"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a07dada5341dbc22891cfc8d7300ce9ea">11122</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a07dada5341dbc22891cfc8d7300ce9ea">tpgm_exit</a>                    : 5;
<a name="l11123"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a7119ec8b1c5c4dc62dfffe7d987964b1">11123</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a7119ec8b1c5c4dc62dfffe7d987964b1">tpgm</a>                         : 10;
<a name="l11124"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a2c4d9e8dd4739673c8025660be16746c">11124</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a2c4d9e8dd4739673c8025660be16746c">sppr</a>                         : 1;
<a name="l11125"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a445ca4e1602f0751375f628959f1beaa">11125</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#a445ca4e1602f0751375f628959f1beaa">skip_issue_security</a>          : 1;
<a name="l11126"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#aa4825f2a1e66418ef51644122365f0e6">11126</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#aa4825f2a1e66418ef51644122365f0e6">lrank_sel</a>                    : 3;
<a name="l11127"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#ae13d56c1255338bb09b6677d52365873">11127</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html#ae13d56c1255338bb09b6677d52365873">reserved_27_63</a>               : 37;
<a name="l11128"></a>11128 <span class="preprocessor">#endif</span>
<a name="l11129"></a>11129 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ppr__ctl.html#ae6bfe84de1f98423ff1da9949fb6b23d">s</a>;
<a name="l11130"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html">11130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html">cvmx_lmcx_ppr_ctl_cn73xx</a> {
<a name="l11131"></a>11131 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11132"></a>11132 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a2f6b32680afeda39e4b47b0f722018cc">reserved_24_63</a>               : 40;
<a name="l11133"></a>11133     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#ac0b85337ab6240428eaed8b4b0258940">skip_issue_security</a>          : 1;  <span class="comment">/**&lt; Personality bit for the PPR sequence. When set, this field forces the sequence to skip</span>
<a name="l11134"></a>11134 <span class="comment">                                                         issuing four consecutive MR0 commands that supply the security key. */</span>
<a name="l11135"></a>11135     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#ac447ce61a11e70dbc21e3f82d5f3babb">sppr</a>                         : 1;  <span class="comment">/**&lt; Personality bit for the PPR sequence. When set, this field forces the sequence to run</span>
<a name="l11136"></a>11136 <span class="comment">                                                         the soft PPR mode. */</span>
<a name="l11137"></a>11137     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#abc483107449f8fda556a2a6c6c3c4693">tpgm</a>                         : 10; <span class="comment">/**&lt; Indicates the programming time (tPGM) constraint used when running PPR sequence.</span>
<a name="l11138"></a>11138 <span class="comment">                                                         For hard PPR (PPR_CTL[SPPR] = 0), set this field as follows:</span>
<a name="l11139"></a>11139 <span class="comment">                                                         RNDUP[TPGM(ns) / (1048576 * TCYC(ns))].</span>
<a name="l11140"></a>11140 <span class="comment">                                                         For soft PPR (PPR_CTL[SPPR] = 1), set this field as follows:</span>
<a name="l11141"></a>11141 <span class="comment">                                                         RNDUP[TPGM(ns) / TCYC(ns))].</span>
<a name="l11142"></a>11142 <span class="comment">                                                         [TPGM] is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l11143"></a>11143 <span class="comment">                                                         rate). */</span>
<a name="l11144"></a>11144     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a75378c262d2c3f62de67f4b611f1703a">tpgm_exit</a>                    : 5;  <span class="comment">/**&lt; Indicates PPR exit time (tPGM_Exit) contrainst used when running PPR sequence.</span>
<a name="l11145"></a>11145 <span class="comment">                                                         Set this field as follows:</span>
<a name="l11146"></a>11146 <span class="comment">                                                         _ RNDUP[TPGM_EXIT(ns) / TCYC(ns)]</span>
<a name="l11147"></a>11147 <span class="comment">                                                         where [TPGM_EXIT] is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency</span>
<a name="l11148"></a>11148 <span class="comment">                                                         (not</span>
<a name="l11149"></a>11149 <span class="comment">                                                         data rate). */</span>
<a name="l11150"></a>11150     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a383e847bbdedd1b228d675e85af78ea7">tpgmpst</a>                      : 7;  <span class="comment">/**&lt; Indicates new address setting time (tPGMPST) constraint used when running PPR sequence.</span>
<a name="l11151"></a>11151 <span class="comment">                                                         Set this field as follows:</span>
<a name="l11152"></a>11152 <span class="comment">                                                         _ RNDUP[TPGMPST(ns) / (1024 * TCYC(ns))]</span>
<a name="l11153"></a>11153 <span class="comment">                                                         where [TPGMPST] is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l11154"></a>11154 <span class="comment">                                                         data rate). */</span>
<a name="l11155"></a>11155 <span class="preprocessor">#else</span>
<a name="l11156"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a383e847bbdedd1b228d675e85af78ea7">11156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a383e847bbdedd1b228d675e85af78ea7">tpgmpst</a>                      : 7;
<a name="l11157"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a75378c262d2c3f62de67f4b611f1703a">11157</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a75378c262d2c3f62de67f4b611f1703a">tpgm_exit</a>                    : 5;
<a name="l11158"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#abc483107449f8fda556a2a6c6c3c4693">11158</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#abc483107449f8fda556a2a6c6c3c4693">tpgm</a>                         : 10;
<a name="l11159"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#ac447ce61a11e70dbc21e3f82d5f3babb">11159</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#ac447ce61a11e70dbc21e3f82d5f3babb">sppr</a>                         : 1;
<a name="l11160"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#ac0b85337ab6240428eaed8b4b0258940">11160</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#ac0b85337ab6240428eaed8b4b0258940">skip_issue_security</a>          : 1;
<a name="l11161"></a><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a2f6b32680afeda39e4b47b0f722018cc">11161</a>     uint64_t <a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html#a2f6b32680afeda39e4b47b0f722018cc">reserved_24_63</a>               : 40;
<a name="l11162"></a>11162 <span class="preprocessor">#endif</span>
<a name="l11163"></a>11163 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ppr__ctl.html#ae77d7866bdef3283138b1937330fa5a6">cn73xx</a>;
<a name="l11164"></a><a class="code" href="unioncvmx__lmcx__ppr__ctl.html#a8ca0db36462cc6ba547f3b4d8d544385">11164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__s.html">cvmx_lmcx_ppr_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__ppr__ctl.html#a8ca0db36462cc6ba547f3b4d8d544385">cn78xx</a>;
<a name="l11165"></a><a class="code" href="unioncvmx__lmcx__ppr__ctl.html#ad165276386a331c5c2f6ccdf1e0dc6c8">11165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ppr__ctl_1_1cvmx__lmcx__ppr__ctl__cn73xx.html">cvmx_lmcx_ppr_ctl_cn73xx</a>       <a class="code" href="unioncvmx__lmcx__ppr__ctl.html#ad165276386a331c5c2f6ccdf1e0dc6c8">cnf75xx</a>;
<a name="l11166"></a>11166 };
<a name="l11167"></a><a class="code" href="cvmx-lmcx-defs_8h.html#abb2c4d7a5e65ae0243a14cbafa08bc48">11167</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ppr__ctl.html" title="cvmx_lmc::_ppr_ctl">cvmx_lmcx_ppr_ctl</a> <a class="code" href="unioncvmx__lmcx__ppr__ctl.html" title="cvmx_lmc::_ppr_ctl">cvmx_lmcx_ppr_ctl_t</a>;
<a name="l11168"></a>11168 <span class="comment"></span>
<a name="l11169"></a>11169 <span class="comment">/**</span>
<a name="l11170"></a>11170 <span class="comment"> * cvmx_lmc#_read_level_ctl</span>
<a name="l11171"></a>11171 <span class="comment"> *</span>
<a name="l11172"></a>11172 <span class="comment"> * Notes:</span>
<a name="l11173"></a>11173 <span class="comment"> * The HW writes and reads the cache block selected by ROW, COL, BNK and the rank as part of a read-leveling sequence for a rank.</span>
<a name="l11174"></a>11174 <span class="comment"> * A cache block write is 16 72-bit words. PATTERN selects the write value. For the first 8</span>
<a name="l11175"></a>11175 <span class="comment"> * words, the write value is the bit PATTERN&lt;i&gt; duplicated into a 72-bit vector. The write value of</span>
<a name="l11176"></a>11176 <span class="comment"> * the last 8 words is the inverse of the write value of the first 8 words.</span>
<a name="l11177"></a>11177 <span class="comment"> * See LMC*_READ_LEVEL_RANK*.</span>
<a name="l11178"></a>11178 <span class="comment"> */</span>
<a name="l11179"></a><a class="code" href="unioncvmx__lmcx__read__level__ctl.html">11179</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__read__level__ctl.html" title="cvmx_lmc::_read_level_ctl">cvmx_lmcx_read_level_ctl</a> {
<a name="l11180"></a><a class="code" href="unioncvmx__lmcx__read__level__ctl.html#aea777bf81b1e678b0392c08755061407">11180</a>     uint64_t <a class="code" href="unioncvmx__lmcx__read__level__ctl.html#aea777bf81b1e678b0392c08755061407">u64</a>;
<a name="l11181"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html">11181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html">cvmx_lmcx_read_level_ctl_s</a> {
<a name="l11182"></a>11182 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11183"></a>11183 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a28a84038a3c4c4e6966bc85ee8306f60">reserved_44_63</a>               : 20;
<a name="l11184"></a>11184     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a2b3b4788cfb510b3bbe30c72ee6b02ce">rankmask</a>                     : 4;  <span class="comment">/**&lt; Selects ranks to be leveled</span>
<a name="l11185"></a>11185 <span class="comment">                                                         to read-level rank i, set RANKMASK&lt;i&gt; */</span>
<a name="l11186"></a>11186     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#af4989b6665d5a48930dbecc79c42973e">pattern</a>                      : 8;  <span class="comment">/**&lt; All DQ driven to PATTERN[burst], 0 &lt;= burst &lt;= 7</span>
<a name="l11187"></a>11187 <span class="comment">                                                         All DQ driven to ~PATTERN[burst-8], 8 &lt;= burst &lt;= 15 */</span>
<a name="l11188"></a>11188     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#ac7781a262f20847bdb425f33843068ff">row</a>                          : 16; <span class="comment">/**&lt; Row    address used to write/read data pattern */</span>
<a name="l11189"></a>11189     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a9ca504d1d73f5c474a033f5d560a10a7">col</a>                          : 12; <span class="comment">/**&lt; Column address used to write/read data pattern */</span>
<a name="l11190"></a>11190     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a700cfcd6937df20ec395ee78567c8b8f">reserved_3_3</a>                 : 1;
<a name="l11191"></a>11191     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a6e64367083bc4fcb17fd1568d7ba440d">bnk</a>                          : 3;  <span class="comment">/**&lt; Bank   address used to write/read data pattern */</span>
<a name="l11192"></a>11192 <span class="preprocessor">#else</span>
<a name="l11193"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a6e64367083bc4fcb17fd1568d7ba440d">11193</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a6e64367083bc4fcb17fd1568d7ba440d">bnk</a>                          : 3;
<a name="l11194"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a700cfcd6937df20ec395ee78567c8b8f">11194</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a700cfcd6937df20ec395ee78567c8b8f">reserved_3_3</a>                 : 1;
<a name="l11195"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a9ca504d1d73f5c474a033f5d560a10a7">11195</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a9ca504d1d73f5c474a033f5d560a10a7">col</a>                          : 12;
<a name="l11196"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#ac7781a262f20847bdb425f33843068ff">11196</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#ac7781a262f20847bdb425f33843068ff">row</a>                          : 16;
<a name="l11197"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#af4989b6665d5a48930dbecc79c42973e">11197</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#af4989b6665d5a48930dbecc79c42973e">pattern</a>                      : 8;
<a name="l11198"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a2b3b4788cfb510b3bbe30c72ee6b02ce">11198</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a2b3b4788cfb510b3bbe30c72ee6b02ce">rankmask</a>                     : 4;
<a name="l11199"></a><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a28a84038a3c4c4e6966bc85ee8306f60">11199</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html#a28a84038a3c4c4e6966bc85ee8306f60">reserved_44_63</a>               : 20;
<a name="l11200"></a>11200 <span class="preprocessor">#endif</span>
<a name="l11201"></a>11201 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__read__level__ctl.html#a035faec97839e05f511958a041cea62c">s</a>;
<a name="l11202"></a><a class="code" href="unioncvmx__lmcx__read__level__ctl.html#a9ecdf9d9a0149c503b9cd8b3dd341848">11202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html">cvmx_lmcx_read_level_ctl_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__ctl.html#a9ecdf9d9a0149c503b9cd8b3dd341848">cn52xx</a>;
<a name="l11203"></a><a class="code" href="unioncvmx__lmcx__read__level__ctl.html#aa543b2e39a4079b6f9ef76cff11aa6be">11203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html">cvmx_lmcx_read_level_ctl_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__ctl.html#aa543b2e39a4079b6f9ef76cff11aa6be">cn52xxp1</a>;
<a name="l11204"></a><a class="code" href="unioncvmx__lmcx__read__level__ctl.html#a2f8602a070dfccac1bdb6d3f98c9f48d">11204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html">cvmx_lmcx_read_level_ctl_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__ctl.html#a2f8602a070dfccac1bdb6d3f98c9f48d">cn56xx</a>;
<a name="l11205"></a><a class="code" href="unioncvmx__lmcx__read__level__ctl.html#a52447f4f7799a33c9564ed0e4baeaddc">11205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__ctl_1_1cvmx__lmcx__read__level__ctl__s.html">cvmx_lmcx_read_level_ctl_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__ctl.html#a52447f4f7799a33c9564ed0e4baeaddc">cn56xxp1</a>;
<a name="l11206"></a>11206 };
<a name="l11207"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aa39b9244b1bbfefdfb7f27832e0fe1c0">11207</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__read__level__ctl.html" title="cvmx_lmc::_read_level_ctl">cvmx_lmcx_read_level_ctl</a> <a class="code" href="unioncvmx__lmcx__read__level__ctl.html" title="cvmx_lmc::_read_level_ctl">cvmx_lmcx_read_level_ctl_t</a>;
<a name="l11208"></a>11208 <span class="comment"></span>
<a name="l11209"></a>11209 <span class="comment">/**</span>
<a name="l11210"></a>11210 <span class="comment"> * cvmx_lmc#_read_level_dbg</span>
<a name="l11211"></a>11211 <span class="comment"> *</span>
<a name="l11212"></a>11212 <span class="comment"> * Notes:</span>
<a name="l11213"></a>11213 <span class="comment"> * A given read of LMC*_READ_LEVEL_DBG returns the read-leveling pass/fail results for all possible</span>
<a name="l11214"></a>11214 <span class="comment"> * delay settings (i.e. the BITMASK) for only one byte in the last rank that the HW read-leveled.</span>
<a name="l11215"></a>11215 <span class="comment"> * LMC*_READ_LEVEL_DBG[BYTE] selects the particular byte.</span>
<a name="l11216"></a>11216 <span class="comment"> * To get these pass/fail results for another different rank, you must run the hardware read-leveling</span>
<a name="l11217"></a>11217 <span class="comment"> * again. For example, it is possible to get the BITMASK results for every byte of every rank</span>
<a name="l11218"></a>11218 <span class="comment"> * if you run read-leveling separately for each rank, probing LMC*_READ_LEVEL_DBG between each</span>
<a name="l11219"></a>11219 <span class="comment"> * read-leveling.</span>
<a name="l11220"></a>11220 <span class="comment"> */</span>
<a name="l11221"></a><a class="code" href="unioncvmx__lmcx__read__level__dbg.html">11221</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__read__level__dbg.html" title="cvmx_lmc::_read_level_dbg">cvmx_lmcx_read_level_dbg</a> {
<a name="l11222"></a><a class="code" href="unioncvmx__lmcx__read__level__dbg.html#a144c738326dbe1d1321e631e30d524a7">11222</a>     uint64_t <a class="code" href="unioncvmx__lmcx__read__level__dbg.html#a144c738326dbe1d1321e631e30d524a7">u64</a>;
<a name="l11223"></a><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html">11223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html">cvmx_lmcx_read_level_dbg_s</a> {
<a name="l11224"></a>11224 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11225"></a>11225 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#aa556295110a311637c065806b1c776ae">reserved_32_63</a>               : 32;
<a name="l11226"></a>11226     uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#aa0915f489c2a71c27097b92883758218">bitmask</a>                      : 16; <span class="comment">/**&lt; Bitmask generated during deskew settings sweep</span>
<a name="l11227"></a>11227 <span class="comment">                                                         BITMASK[n]=0 means deskew setting n failed</span>
<a name="l11228"></a>11228 <span class="comment">                                                         BITMASK[n]=1 means deskew setting n passed</span>
<a name="l11229"></a>11229 <span class="comment">                                                         for 0 &lt;= n &lt;= 15 */</span>
<a name="l11230"></a>11230     uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#a778bbbc7fb4f00cf462e498443f6464f">reserved_4_15</a>                : 12;
<a name="l11231"></a>11231     uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#a1de1afc66a48858374c55db85275cc4a">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 8 */</span>
<a name="l11232"></a>11232 <span class="preprocessor">#else</span>
<a name="l11233"></a><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#a1de1afc66a48858374c55db85275cc4a">11233</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#a1de1afc66a48858374c55db85275cc4a">byte</a>                         : 4;
<a name="l11234"></a><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#a778bbbc7fb4f00cf462e498443f6464f">11234</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#a778bbbc7fb4f00cf462e498443f6464f">reserved_4_15</a>                : 12;
<a name="l11235"></a><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#aa0915f489c2a71c27097b92883758218">11235</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#aa0915f489c2a71c27097b92883758218">bitmask</a>                      : 16;
<a name="l11236"></a><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#aa556295110a311637c065806b1c776ae">11236</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html#aa556295110a311637c065806b1c776ae">reserved_32_63</a>               : 32;
<a name="l11237"></a>11237 <span class="preprocessor">#endif</span>
<a name="l11238"></a>11238 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__read__level__dbg.html#a6a3c2c328317976ce7a55e5e3a616cbe">s</a>;
<a name="l11239"></a><a class="code" href="unioncvmx__lmcx__read__level__dbg.html#aa5c68051e991badc7fd7d05d8e44db32">11239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html">cvmx_lmcx_read_level_dbg_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__dbg.html#aa5c68051e991badc7fd7d05d8e44db32">cn52xx</a>;
<a name="l11240"></a><a class="code" href="unioncvmx__lmcx__read__level__dbg.html#a611450f07d0b828a9dd67e65188f36b7">11240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html">cvmx_lmcx_read_level_dbg_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__dbg.html#a611450f07d0b828a9dd67e65188f36b7">cn52xxp1</a>;
<a name="l11241"></a><a class="code" href="unioncvmx__lmcx__read__level__dbg.html#ad67faba75bc8eaf09c2e4e87dbe0e6da">11241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html">cvmx_lmcx_read_level_dbg_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__dbg.html#ad67faba75bc8eaf09c2e4e87dbe0e6da">cn56xx</a>;
<a name="l11242"></a><a class="code" href="unioncvmx__lmcx__read__level__dbg.html#a4fc845c9c9449f7cc9bbd4eee4108a52">11242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__dbg_1_1cvmx__lmcx__read__level__dbg__s.html">cvmx_lmcx_read_level_dbg_s</a>     <a class="code" href="unioncvmx__lmcx__read__level__dbg.html#a4fc845c9c9449f7cc9bbd4eee4108a52">cn56xxp1</a>;
<a name="l11243"></a>11243 };
<a name="l11244"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a73d23a3bcdf4a31efe5f185bd818f93b">11244</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__read__level__dbg.html" title="cvmx_lmc::_read_level_dbg">cvmx_lmcx_read_level_dbg</a> <a class="code" href="unioncvmx__lmcx__read__level__dbg.html" title="cvmx_lmc::_read_level_dbg">cvmx_lmcx_read_level_dbg_t</a>;
<a name="l11245"></a>11245 <span class="comment"></span>
<a name="l11246"></a>11246 <span class="comment">/**</span>
<a name="l11247"></a>11247 <span class="comment"> * cvmx_lmc#_read_level_rank#</span>
<a name="l11248"></a>11248 <span class="comment"> *</span>
<a name="l11249"></a>11249 <span class="comment"> * Notes:</span>
<a name="l11250"></a>11250 <span class="comment"> * This is four CSRs per LMC, one per each rank.</span>
<a name="l11251"></a>11251 <span class="comment"> * Each CSR is written by HW during a read-leveling sequence for the rank. (HW sets STATUS==3 after HW read-leveling completes for the rank.)</span>
<a name="l11252"></a>11252 <span class="comment"> * Each CSR may also be written by SW, but not while a read-leveling sequence is in progress. (HW sets STATUS==1 after a CSR write.)</span>
<a name="l11253"></a>11253 <span class="comment"> * Deskew setting is measured in units of 1/4 DCLK, so the above BYTE* values can range over 4 DCLKs.</span>
<a name="l11254"></a>11254 <span class="comment"> * SW initiates a HW read-leveling sequence by programming LMC*_READ_LEVEL_CTL and writing INIT_START=1 with SEQUENCE=1.</span>
<a name="l11255"></a>11255 <span class="comment"> * See LMC*_READ_LEVEL_CTL.</span>
<a name="l11256"></a>11256 <span class="comment"> */</span>
<a name="l11257"></a><a class="code" href="unioncvmx__lmcx__read__level__rankx.html">11257</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__read__level__rankx.html" title="cvmx_lmc::_read_level_rank#">cvmx_lmcx_read_level_rankx</a> {
<a name="l11258"></a><a class="code" href="unioncvmx__lmcx__read__level__rankx.html#a5ef789e8fa01297e1357b7a8fbed776b">11258</a>     uint64_t <a class="code" href="unioncvmx__lmcx__read__level__rankx.html#a5ef789e8fa01297e1357b7a8fbed776b">u64</a>;
<a name="l11259"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html">11259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html">cvmx_lmcx_read_level_rankx_s</a> {
<a name="l11260"></a>11260 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11261"></a>11261 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a18500edc85d9824e311a57d573e0ad75">reserved_38_63</a>               : 26;
<a name="l11262"></a>11262     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#adc726f38f93964d61670c6208080b35c">status</a>                       : 2;  <span class="comment">/**&lt; Indicates status of the read-levelling and where</span>
<a name="l11263"></a>11263 <span class="comment">                                                         the BYTE* programmings in &lt;35:0&gt; came from:</span>
<a name="l11264"></a>11264 <span class="comment">                                                         0 = BYTE* values are their reset value</span>
<a name="l11265"></a>11265 <span class="comment">                                                         1 = BYTE* values were set via a CSR write to this register</span>
<a name="l11266"></a>11266 <span class="comment">                                                         2 = read-leveling sequence currently in progress (BYTE* values are unpredictable)</span>
<a name="l11267"></a>11267 <span class="comment">                                                         3 = BYTE* values came from a complete read-leveling sequence */</span>
<a name="l11268"></a>11268     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#ac4226397d8ea89d9e7f71225526d3fd5">byte8</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11269"></a>11269     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#aa15c13f44b96e081353798e9ef746758">byte7</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11270"></a>11270     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#ab418e4983dbc544a1857900f92e900fb">byte6</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11271"></a>11271     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a32e3ce8fa3d2c80f15a4b1f139ea58b2">byte5</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11272"></a>11272     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a60537f61d4a17c64521389e6a36387a8">byte4</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11273"></a>11273     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#afd334bd3b3eb4daa10d76ad7b6c57c7f">byte3</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11274"></a>11274     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a55b483ef7a3d91a003560c03fada4cb6">byte2</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11275"></a>11275     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a0eb6a4a226942bd2aa55f20e96c1bfaf">byte1</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11276"></a>11276     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a2ea5ab7bfddad3a288173b7a6e6b14a4">byte0</a>                        : 4;  <span class="comment">/**&lt; Deskew setting */</span>
<a name="l11277"></a>11277 <span class="preprocessor">#else</span>
<a name="l11278"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a2ea5ab7bfddad3a288173b7a6e6b14a4">11278</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a2ea5ab7bfddad3a288173b7a6e6b14a4">byte0</a>                        : 4;
<a name="l11279"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a0eb6a4a226942bd2aa55f20e96c1bfaf">11279</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a0eb6a4a226942bd2aa55f20e96c1bfaf">byte1</a>                        : 4;
<a name="l11280"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a55b483ef7a3d91a003560c03fada4cb6">11280</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a55b483ef7a3d91a003560c03fada4cb6">byte2</a>                        : 4;
<a name="l11281"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#afd334bd3b3eb4daa10d76ad7b6c57c7f">11281</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#afd334bd3b3eb4daa10d76ad7b6c57c7f">byte3</a>                        : 4;
<a name="l11282"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a60537f61d4a17c64521389e6a36387a8">11282</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a60537f61d4a17c64521389e6a36387a8">byte4</a>                        : 4;
<a name="l11283"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a32e3ce8fa3d2c80f15a4b1f139ea58b2">11283</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a32e3ce8fa3d2c80f15a4b1f139ea58b2">byte5</a>                        : 4;
<a name="l11284"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#ab418e4983dbc544a1857900f92e900fb">11284</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#ab418e4983dbc544a1857900f92e900fb">byte6</a>                        : 4;
<a name="l11285"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#aa15c13f44b96e081353798e9ef746758">11285</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#aa15c13f44b96e081353798e9ef746758">byte7</a>                        : 4;
<a name="l11286"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#ac4226397d8ea89d9e7f71225526d3fd5">11286</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#ac4226397d8ea89d9e7f71225526d3fd5">byte8</a>                        : 4;
<a name="l11287"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#adc726f38f93964d61670c6208080b35c">11287</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#adc726f38f93964d61670c6208080b35c">status</a>                       : 2;
<a name="l11288"></a><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a18500edc85d9824e311a57d573e0ad75">11288</a>     uint64_t <a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html#a18500edc85d9824e311a57d573e0ad75">reserved_38_63</a>               : 26;
<a name="l11289"></a>11289 <span class="preprocessor">#endif</span>
<a name="l11290"></a>11290 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__read__level__rankx.html#af6924f004debcbe773adde729cb6d9f1">s</a>;
<a name="l11291"></a><a class="code" href="unioncvmx__lmcx__read__level__rankx.html#ab37d258515e0142950bb43b95aaa65c0">11291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html">cvmx_lmcx_read_level_rankx_s</a>   <a class="code" href="unioncvmx__lmcx__read__level__rankx.html#ab37d258515e0142950bb43b95aaa65c0">cn52xx</a>;
<a name="l11292"></a><a class="code" href="unioncvmx__lmcx__read__level__rankx.html#ae08ca429da5d83d3a31200ef3a3eae26">11292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html">cvmx_lmcx_read_level_rankx_s</a>   <a class="code" href="unioncvmx__lmcx__read__level__rankx.html#ae08ca429da5d83d3a31200ef3a3eae26">cn52xxp1</a>;
<a name="l11293"></a><a class="code" href="unioncvmx__lmcx__read__level__rankx.html#a62d30595dc01086a71a8b4c83e2e62cb">11293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html">cvmx_lmcx_read_level_rankx_s</a>   <a class="code" href="unioncvmx__lmcx__read__level__rankx.html#a62d30595dc01086a71a8b4c83e2e62cb">cn56xx</a>;
<a name="l11294"></a><a class="code" href="unioncvmx__lmcx__read__level__rankx.html#af7fed14c94849d5f9a2daf7904f9e2ef">11294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__read__level__rankx_1_1cvmx__lmcx__read__level__rankx__s.html">cvmx_lmcx_read_level_rankx_s</a>   <a class="code" href="unioncvmx__lmcx__read__level__rankx.html#af7fed14c94849d5f9a2daf7904f9e2ef">cn56xxp1</a>;
<a name="l11295"></a>11295 };
<a name="l11296"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a0e2ed66f1f3c48e4065858b72bd59cca">11296</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__read__level__rankx.html" title="cvmx_lmc::_read_level_rank#">cvmx_lmcx_read_level_rankx</a> <a class="code" href="unioncvmx__lmcx__read__level__rankx.html" title="cvmx_lmc::_read_level_rank#">cvmx_lmcx_read_level_rankx_t</a>;
<a name="l11297"></a>11297 <span class="comment"></span>
<a name="l11298"></a>11298 <span class="comment">/**</span>
<a name="l11299"></a>11299 <span class="comment"> * cvmx_lmc#_ref_status</span>
<a name="l11300"></a>11300 <span class="comment"> *</span>
<a name="l11301"></a>11301 <span class="comment"> * This register contains the status of the refresh pending counter.</span>
<a name="l11302"></a>11302 <span class="comment"> *</span>
<a name="l11303"></a>11303 <span class="comment"> */</span>
<a name="l11304"></a><a class="code" href="unioncvmx__lmcx__ref__status.html">11304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ref__status.html" title="cvmx_lmc::_ref_status">cvmx_lmcx_ref_status</a> {
<a name="l11305"></a><a class="code" href="unioncvmx__lmcx__ref__status.html#a1ab80903a22bc672a33b462bb551fb3b">11305</a>     uint64_t <a class="code" href="unioncvmx__lmcx__ref__status.html#a1ab80903a22bc672a33b462bb551fb3b">u64</a>;
<a name="l11306"></a><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html">11306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html">cvmx_lmcx_ref_status_s</a> {
<a name="l11307"></a>11307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11308"></a>11308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a776c5d869485129cb031b2c6b438122e">reserved_4_63</a>                : 60;
<a name="l11309"></a>11309     uint64_t <a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a2155d67d854ef5599ce860590e4239ce">ref_pend_max_clr</a>             : 1;  <span class="comment">/**&lt; Indicates that the number of pending refreshes has reached 7, requiring</span>
<a name="l11310"></a>11310 <span class="comment">                                                         software to clear the flag by setting this field to 1. */</span>
<a name="l11311"></a>11311     uint64_t <a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a29ff06ac1c281b15e60fb49cfdfe4ab3">ref_count</a>                    : 3;  <span class="comment">/**&lt; Reads back the number of pending refreshes that LMC has yet to execute. */</span>
<a name="l11312"></a>11312 <span class="preprocessor">#else</span>
<a name="l11313"></a><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a29ff06ac1c281b15e60fb49cfdfe4ab3">11313</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a29ff06ac1c281b15e60fb49cfdfe4ab3">ref_count</a>                    : 3;
<a name="l11314"></a><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a2155d67d854ef5599ce860590e4239ce">11314</a>     uint64_t <a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a2155d67d854ef5599ce860590e4239ce">ref_pend_max_clr</a>             : 1;
<a name="l11315"></a><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a776c5d869485129cb031b2c6b438122e">11315</a>     uint64_t <a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html#a776c5d869485129cb031b2c6b438122e">reserved_4_63</a>                : 60;
<a name="l11316"></a>11316 <span class="preprocessor">#endif</span>
<a name="l11317"></a>11317 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__ref__status.html#af6b536da4351c24e977f78468912f39f">s</a>;
<a name="l11318"></a><a class="code" href="unioncvmx__lmcx__ref__status.html#a362fe321aff24be610c40d417c5d19e5">11318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html">cvmx_lmcx_ref_status_s</a>         <a class="code" href="unioncvmx__lmcx__ref__status.html#a362fe321aff24be610c40d417c5d19e5">cn73xx</a>;
<a name="l11319"></a><a class="code" href="unioncvmx__lmcx__ref__status.html#ad540d6e5b3a54cef6ee356342e358fd2">11319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html">cvmx_lmcx_ref_status_s</a>         <a class="code" href="unioncvmx__lmcx__ref__status.html#ad540d6e5b3a54cef6ee356342e358fd2">cn78xx</a>;
<a name="l11320"></a><a class="code" href="unioncvmx__lmcx__ref__status.html#a4708f960ea3d945f88d369a21d19b166">11320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__ref__status_1_1cvmx__lmcx__ref__status__s.html">cvmx_lmcx_ref_status_s</a>         <a class="code" href="unioncvmx__lmcx__ref__status.html#a4708f960ea3d945f88d369a21d19b166">cnf75xx</a>;
<a name="l11321"></a>11321 };
<a name="l11322"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad05540ff05fc021d0371b561fbdcd15f">11322</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__ref__status.html" title="cvmx_lmc::_ref_status">cvmx_lmcx_ref_status</a> <a class="code" href="unioncvmx__lmcx__ref__status.html" title="cvmx_lmc::_ref_status">cvmx_lmcx_ref_status_t</a>;
<a name="l11323"></a>11323 <span class="comment"></span>
<a name="l11324"></a>11324 <span class="comment">/**</span>
<a name="l11325"></a>11325 <span class="comment"> * cvmx_lmc#_reset_ctl</span>
<a name="l11326"></a>11326 <span class="comment"> *</span>
<a name="l11327"></a>11327 <span class="comment"> * Specify the RSL base addresses for the block.</span>
<a name="l11328"></a>11328 <span class="comment"> *</span>
<a name="l11329"></a>11329 <span class="comment"> */</span>
<a name="l11330"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html">11330</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__reset__ctl.html" title="cvmx_lmc::_reset_ctl">cvmx_lmcx_reset_ctl</a> {
<a name="l11331"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#ab5ab43fd75fee2b95081412096e9cf94">11331</a>     uint64_t <a class="code" href="unioncvmx__lmcx__reset__ctl.html#ab5ab43fd75fee2b95081412096e9cf94">u64</a>;
<a name="l11332"></a><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">11332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a> {
<a name="l11333"></a>11333 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11334"></a>11334 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a0444c7bfe21c35d13593200551c770c8">reserved_4_63</a>                : 60;
<a name="l11335"></a>11335     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a5b7bd07c46c3d213defc9ce96826da45">ddr3psv</a>                      : 1;  <span class="comment">/**&lt; Memory reset. 1 = DDR contents preserved.</span>
<a name="l11336"></a>11336 <span class="comment">                                                         May be useful for system software to determine when the DDR3/DDR4 contents have been</span>
<a name="l11337"></a>11337 <span class="comment">                                                         preserved.</span>
<a name="l11338"></a>11338 <span class="comment">                                                         Cleared by hardware during a cold reset. Never cleared by hardware during a warm/soft</span>
<a name="l11339"></a>11339 <span class="comment">                                                         reset. Set by hardware during a warm/soft reset if the hardware automatically put the</span>
<a name="l11340"></a>11340 <span class="comment">                                                         DDR3/DDR4</span>
<a name="l11341"></a>11341 <span class="comment">                                                         DRAM into self-refresh during the reset sequence.</span>
<a name="l11342"></a>11342 <span class="comment">                                                         Can also be written by software (to any value). */</span>
<a name="l11343"></a>11343     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a489ab2de3f558715eec54543cb0637c4">ddr3psoft</a>                    : 1;  <span class="comment">/**&lt; Memory reset. 1 = Enable preserve mode during soft reset.</span>
<a name="l11344"></a>11344 <span class="comment">                                                         Enables preserve mode during a soft reset. When set, the DDR3/DDR4 controller hardware</span>
<a name="l11345"></a>11345 <span class="comment">                                                         automatically puts the attached DDR3/DDR4 DRAM parts into self-refresh at the beginning of</span>
<a name="l11346"></a>11346 <span class="comment">                                                         a</span>
<a name="l11347"></a>11347 <span class="comment">                                                         soft reset sequence (see LMC()_SEQ_CTL[SEQ_SEL]), provided that the DDR3/DDR4 controller</span>
<a name="l11348"></a>11348 <span class="comment">                                                         is up. When clear, the DDR3/DDR4 controller hardware does not put the attached DDR3/DDR4</span>
<a name="l11349"></a>11349 <span class="comment">                                                         DRAM</span>
<a name="l11350"></a>11350 <span class="comment">                                                         parts into self-refresh during a soft reset sequence.</span>
<a name="l11351"></a>11351 <span class="comment">                                                         DDR3PSOFT is cleared on a cold reset. Warm and soft chip resets do not affect the</span>
<a name="l11352"></a>11352 <span class="comment">                                                         DDR3PSOFT value. Outside of cold reset, only software CSR write operations change the</span>
<a name="l11353"></a>11353 <span class="comment">                                                         DDR3PSOFT value. */</span>
<a name="l11354"></a>11354     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a8198117ff9f36e6557fecaa422e8b698">ddr3pwarm</a>                    : 1;  <span class="comment">/**&lt; Memory reset. 1 = Enable preserve mode during warm reset.</span>
<a name="l11355"></a>11355 <span class="comment">                                                         Enables preserve mode during a warm reset. When set, the DDR3/DDR4 controller hardware</span>
<a name="l11356"></a>11356 <span class="comment">                                                         automatically puts the attached DDR3/DDR4 DRAM parts into self-refresh at the beginning of</span>
<a name="l11357"></a>11357 <span class="comment">                                                         a</span>
<a name="l11358"></a>11358 <span class="comment">                                                         warm reset sequence (see LMC()_SEQ_CTL[SEQ_SEL]), provided that the DDR3/DDR4 controller</span>
<a name="l11359"></a>11359 <span class="comment">                                                         is up. When clear, the DDR3/DDR4 controller hardware does not put the attached DDR3/DDR4</span>
<a name="l11360"></a>11360 <span class="comment">                                                         DRAM</span>
<a name="l11361"></a>11361 <span class="comment">                                                         parts into self-refresh during a warm reset sequence.</span>
<a name="l11362"></a>11362 <span class="comment">                                                         DDR3PWARM is cleared on a cold reset. Warm and soft chip resets do not affect the</span>
<a name="l11363"></a>11363 <span class="comment">                                                         DDR3PWARM value. Outside of cold reset, only software CSR write operations change the</span>
<a name="l11364"></a>11364 <span class="comment">                                                         DDR3PWARM value.</span>
<a name="l11365"></a>11365 <span class="comment">                                                         Note that if a warm reset follows a soft reset, DDR3PWARM has no effect, as the DDR3/DDR4</span>
<a name="l11366"></a>11366 <span class="comment">                                                         controller is no longer up after any cold/warm/soft reset sequence. */</span>
<a name="l11367"></a>11367     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a37b9aeab96247a0165fa80aae62b8ee6">ddr3rst</a>                      : 1;  <span class="comment">/**&lt; &quot;Memory reset. 0 = Reset asserted; 1 = Reset deasserted.</span>
<a name="l11368"></a>11368 <span class="comment">                                                         DDR3/DDR4 DRAM parts have a RESET# pin. The DDR3RST CSR field controls the assertion of</span>
<a name="l11369"></a>11369 <span class="comment">                                                         the new CNXXXX pin that attaches to RESET#.</span>
<a name="l11370"></a>11370 <span class="comment">                                                         When DDR3RST is set, CNXXXX deasserts RESET#.</span>
<a name="l11371"></a>11371 <span class="comment">                                                         When DDR3RST is clear, CNXXXX asserts RESET#.</span>
<a name="l11372"></a>11372 <span class="comment">                                                         DDR3RST is cleared on a cold reset. Warm and soft chip resets do not affect the DDR3RST</span>
<a name="l11373"></a>11373 <span class="comment">                                                         value.</span>
<a name="l11374"></a>11374 <span class="comment">                                                         Outside of cold reset, only software CSR write operations change the DDR3RST value.&quot; */</span>
<a name="l11375"></a>11375 <span class="preprocessor">#else</span>
<a name="l11376"></a><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a37b9aeab96247a0165fa80aae62b8ee6">11376</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a37b9aeab96247a0165fa80aae62b8ee6">ddr3rst</a>                      : 1;
<a name="l11377"></a><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a8198117ff9f36e6557fecaa422e8b698">11377</a>     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a8198117ff9f36e6557fecaa422e8b698">ddr3pwarm</a>                    : 1;
<a name="l11378"></a><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a489ab2de3f558715eec54543cb0637c4">11378</a>     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a489ab2de3f558715eec54543cb0637c4">ddr3psoft</a>                    : 1;
<a name="l11379"></a><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a5b7bd07c46c3d213defc9ce96826da45">11379</a>     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a5b7bd07c46c3d213defc9ce96826da45">ddr3psv</a>                      : 1;
<a name="l11380"></a><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a0444c7bfe21c35d13593200551c770c8">11380</a>     uint64_t <a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html#a0444c7bfe21c35d13593200551c770c8">reserved_4_63</a>                : 60;
<a name="l11381"></a>11381 <span class="preprocessor">#endif</span>
<a name="l11382"></a>11382 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a89d0009563ff84afb7d2301121dea620">s</a>;
<a name="l11383"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#ad1555f68a77b176eb389929260dab5d6">11383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#ad1555f68a77b176eb389929260dab5d6">cn61xx</a>;
<a name="l11384"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#aaee1d99817c00587a4acf310709dcba5">11384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#aaee1d99817c00587a4acf310709dcba5">cn63xx</a>;
<a name="l11385"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#ab989b7241c45a2435c07473803cc5df2">11385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#ab989b7241c45a2435c07473803cc5df2">cn63xxp1</a>;
<a name="l11386"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#aa6ce0f5a2d80f26d373afa35753ec8a3">11386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#aa6ce0f5a2d80f26d373afa35753ec8a3">cn66xx</a>;
<a name="l11387"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a49c5f6c2b91afad689d6fe1dd3fc8882">11387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a49c5f6c2b91afad689d6fe1dd3fc8882">cn68xx</a>;
<a name="l11388"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a70ca1c0a51fdca0fe2bd61a662a26287">11388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a70ca1c0a51fdca0fe2bd61a662a26287">cn68xxp1</a>;
<a name="l11389"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a1e3ea26b99b05efb9dc4a6d340212fa1">11389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a1e3ea26b99b05efb9dc4a6d340212fa1">cn70xx</a>;
<a name="l11390"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a45bdc12dd1f94666c9abf6a19dd2a7a7">11390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a45bdc12dd1f94666c9abf6a19dd2a7a7">cn70xxp1</a>;
<a name="l11391"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a28e92a5f59e5d6a62096b0e4e703093d">11391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a28e92a5f59e5d6a62096b0e4e703093d">cn73xx</a>;
<a name="l11392"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a38530bff9ec0123f5091c5c7829ebfc4">11392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a38530bff9ec0123f5091c5c7829ebfc4">cn78xx</a>;
<a name="l11393"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#ac28e92a704ee2f821b8902a25dd8fa26">11393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#ac28e92a704ee2f821b8902a25dd8fa26">cn78xxp1</a>;
<a name="l11394"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a7553b549f8b6b28c27d0684fd737fc98">11394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a7553b549f8b6b28c27d0684fd737fc98">cnf71xx</a>;
<a name="l11395"></a><a class="code" href="unioncvmx__lmcx__reset__ctl.html#a7534f92eb7a3d75f3e35953ef67b7951">11395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__reset__ctl_1_1cvmx__lmcx__reset__ctl__s.html">cvmx_lmcx_reset_ctl_s</a>          <a class="code" href="unioncvmx__lmcx__reset__ctl.html#a7534f92eb7a3d75f3e35953ef67b7951">cnf75xx</a>;
<a name="l11396"></a>11396 };
<a name="l11397"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aac5c305cf3178a17a2b8c784479a08ea">11397</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__reset__ctl.html" title="cvmx_lmc::_reset_ctl">cvmx_lmcx_reset_ctl</a> <a class="code" href="unioncvmx__lmcx__reset__ctl.html" title="cvmx_lmc::_reset_ctl">cvmx_lmcx_reset_ctl_t</a>;
<a name="l11398"></a>11398 <span class="comment"></span>
<a name="l11399"></a>11399 <span class="comment">/**</span>
<a name="l11400"></a>11400 <span class="comment"> * cvmx_lmc#_retry_config</span>
<a name="l11401"></a>11401 <span class="comment"> *</span>
<a name="l11402"></a>11402 <span class="comment"> * This register configures automatic retry operation.</span>
<a name="l11403"></a>11403 <span class="comment"> *</span>
<a name="l11404"></a>11404 <span class="comment"> */</span>
<a name="l11405"></a><a class="code" href="unioncvmx__lmcx__retry__config.html">11405</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__retry__config.html" title="cvmx_lmc::_retry_config">cvmx_lmcx_retry_config</a> {
<a name="l11406"></a><a class="code" href="unioncvmx__lmcx__retry__config.html#ae292e4f54fec416fd3eb6c46f2c5a2e6">11406</a>     uint64_t <a class="code" href="unioncvmx__lmcx__retry__config.html#ae292e4f54fec416fd3eb6c46f2c5a2e6">u64</a>;
<a name="l11407"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html">11407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html">cvmx_lmcx_retry_config_s</a> {
<a name="l11408"></a>11408 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11409"></a>11409 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a36c2ff14cbf8270390ca4d2b5b0d12df">reserved_56_63</a>               : 8;
<a name="l11410"></a>11410     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#ad7fd9fed63dfa28d8324cfcea858994a">max_errors</a>                   : 24; <span class="comment">/**&lt; Maximum number of errors before errors are ignored. */</span>
<a name="l11411"></a>11411     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#aea1255a655389ec72588dc972cd859ef">reserved_13_31</a>               : 19;
<a name="l11412"></a>11412     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a21efbae753ed75a20b20fc96671479a3">error_continue</a>               : 1;  <span class="comment">/**&lt; If LMC()_RETRY_CONFIG[AUTO_ERROR_CONTINUE] is cleared, LMC will wait</span>
<a name="l11413"></a>11413 <span class="comment">                                                         for a 1 to be written to LMC()_RETRY_CONFIG[ERROR_CONTINUE] before</span>
<a name="l11414"></a>11414 <span class="comment">                                                         continuing operations after an error. */</span>
<a name="l11415"></a>11415     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a98e4e388706999e90459b6a59747be8c">reserved_9_11</a>                : 3;
<a name="l11416"></a>11416     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a7c01c9b5e6bdf4c8069cfef934148592">auto_error_continue</a>          : 1;  <span class="comment">/**&lt; When set, LMC will automatically proceed with error handling and normal</span>
<a name="l11417"></a>11417 <span class="comment">                                                         operation after an error occurs.  If clear, LMC will cease all operations</span>
<a name="l11418"></a>11418 <span class="comment">                                                         except for refresh as soon as possible, and will not continue with error</span>
<a name="l11419"></a>11419 <span class="comment">                                                         handling or normal operation until LMC()_RETRY_CONFIG[ERROR_CONTINUE]</span>
<a name="l11420"></a>11420 <span class="comment">                                                         is written with a 1. */</span>
<a name="l11421"></a>11421     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a023396756bae0f9ae547bc3e39ca9b43">reserved_5_7</a>                 : 3;
<a name="l11422"></a>11422     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a6431269c6b520111c99018b5f697e4d2">pulse_count_auto_clr</a>         : 1;  <span class="comment">/**&lt; When set, LMC()_RETRY_STATUS[ERROR_PULSE_COUNT_VALID] will clear</span>
<a name="l11423"></a>11423 <span class="comment">                                                         whenever the error interrupt is cleared. */</span>
<a name="l11424"></a>11424     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#acce8bf297e6c3894382385c75cfddc38">reserved_1_3</a>                 : 3;
<a name="l11425"></a>11425     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#ad1768ab7b019fa91ad8767c3a3a24574">retry_enable</a>                 : 1;  <span class="comment">/**&lt; Enable retry on errors. */</span>
<a name="l11426"></a>11426 <span class="preprocessor">#else</span>
<a name="l11427"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#ad1768ab7b019fa91ad8767c3a3a24574">11427</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#ad1768ab7b019fa91ad8767c3a3a24574">retry_enable</a>                 : 1;
<a name="l11428"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#acce8bf297e6c3894382385c75cfddc38">11428</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#acce8bf297e6c3894382385c75cfddc38">reserved_1_3</a>                 : 3;
<a name="l11429"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a6431269c6b520111c99018b5f697e4d2">11429</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a6431269c6b520111c99018b5f697e4d2">pulse_count_auto_clr</a>         : 1;
<a name="l11430"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a023396756bae0f9ae547bc3e39ca9b43">11430</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a023396756bae0f9ae547bc3e39ca9b43">reserved_5_7</a>                 : 3;
<a name="l11431"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a7c01c9b5e6bdf4c8069cfef934148592">11431</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a7c01c9b5e6bdf4c8069cfef934148592">auto_error_continue</a>          : 1;
<a name="l11432"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a98e4e388706999e90459b6a59747be8c">11432</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a98e4e388706999e90459b6a59747be8c">reserved_9_11</a>                : 3;
<a name="l11433"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a21efbae753ed75a20b20fc96671479a3">11433</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a21efbae753ed75a20b20fc96671479a3">error_continue</a>               : 1;
<a name="l11434"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#aea1255a655389ec72588dc972cd859ef">11434</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#aea1255a655389ec72588dc972cd859ef">reserved_13_31</a>               : 19;
<a name="l11435"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#ad7fd9fed63dfa28d8324cfcea858994a">11435</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#ad7fd9fed63dfa28d8324cfcea858994a">max_errors</a>                   : 24;
<a name="l11436"></a><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a36c2ff14cbf8270390ca4d2b5b0d12df">11436</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html#a36c2ff14cbf8270390ca4d2b5b0d12df">reserved_56_63</a>               : 8;
<a name="l11437"></a>11437 <span class="preprocessor">#endif</span>
<a name="l11438"></a>11438 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__retry__config.html#a2234dcb3ad383491bd77520498e39b48">s</a>;
<a name="l11439"></a><a class="code" href="unioncvmx__lmcx__retry__config.html#ac8b759c0a19ed89a03ae5fbd08325fc1">11439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html">cvmx_lmcx_retry_config_s</a>       <a class="code" href="unioncvmx__lmcx__retry__config.html#ac8b759c0a19ed89a03ae5fbd08325fc1">cn73xx</a>;
<a name="l11440"></a><a class="code" href="unioncvmx__lmcx__retry__config.html#ae55cbe483a992c738e073e273a9cf4bc">11440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html">cvmx_lmcx_retry_config_s</a>       <a class="code" href="unioncvmx__lmcx__retry__config.html#ae55cbe483a992c738e073e273a9cf4bc">cn78xx</a>;
<a name="l11441"></a><a class="code" href="unioncvmx__lmcx__retry__config.html#a68d7770ea2e9b50b25c03d8686161afb">11441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__config_1_1cvmx__lmcx__retry__config__s.html">cvmx_lmcx_retry_config_s</a>       <a class="code" href="unioncvmx__lmcx__retry__config.html#a68d7770ea2e9b50b25c03d8686161afb">cnf75xx</a>;
<a name="l11442"></a>11442 };
<a name="l11443"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ad139ae274b724d115ff5b0fedc070379">11443</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__retry__config.html" title="cvmx_lmc::_retry_config">cvmx_lmcx_retry_config</a> <a class="code" href="unioncvmx__lmcx__retry__config.html" title="cvmx_lmc::_retry_config">cvmx_lmcx_retry_config_t</a>;
<a name="l11444"></a>11444 <span class="comment"></span>
<a name="l11445"></a>11445 <span class="comment">/**</span>
<a name="l11446"></a>11446 <span class="comment"> * cvmx_lmc#_retry_status</span>
<a name="l11447"></a>11447 <span class="comment"> *</span>
<a name="l11448"></a>11448 <span class="comment"> * This register provides status on automatic retry operation.</span>
<a name="l11449"></a>11449 <span class="comment"> *</span>
<a name="l11450"></a>11450 <span class="comment"> */</span>
<a name="l11451"></a><a class="code" href="unioncvmx__lmcx__retry__status.html">11451</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__retry__status.html" title="cvmx_lmc::_retry_status">cvmx_lmcx_retry_status</a> {
<a name="l11452"></a><a class="code" href="unioncvmx__lmcx__retry__status.html#a9ee82a0b4465dc8fb14e08a7a04a139a">11452</a>     uint64_t <a class="code" href="unioncvmx__lmcx__retry__status.html#a9ee82a0b4465dc8fb14e08a7a04a139a">u64</a>;
<a name="l11453"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html">11453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html">cvmx_lmcx_retry_status_s</a> {
<a name="l11454"></a>11454 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11455"></a>11455 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a5016359506646b16186bbfdbd3672196">clear_error_count</a>            : 1;  <span class="comment">/**&lt; Clear the error count, one shot operation. */</span>
<a name="l11456"></a>11456     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a209de49d9bb1dcb8291eea977e5ebeea">clear_error_pulse_count</a>      : 1;  <span class="comment">/**&lt; Clear the error count, one shot operation. */</span>
<a name="l11457"></a>11457     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aaeab444185b1d1830cf5dbe969063654">reserved_57_61</a>               : 5;
<a name="l11458"></a>11458     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a922aaeb8913dceebfc9415c5d169966e">error_pulse_count_valid</a>      : 1;  <span class="comment">/**&lt; When set and the count is valid, indicates that the counter has saturated,</span>
<a name="l11459"></a>11459 <span class="comment">                                                         which effectively indicates that a command error has occured and not a CRC</span>
<a name="l11460"></a>11460 <span class="comment">                                                         error. */</span>
<a name="l11461"></a>11461     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aa96e6af91b25cf7acff41a995d49b863">error_pulse_count_sat</a>        : 1;  <span class="comment">/**&lt; When set and the count is valid, indicates that the counter has saturated,</span>
<a name="l11462"></a>11462 <span class="comment">                                                         which effectively indicates that a command error has occured and not a CRC</span>
<a name="l11463"></a>11463 <span class="comment">                                                         error. */</span>
<a name="l11464"></a>11464     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#af11d4c2768069ade44fda33f725a8e3f">reserved_52_54</a>               : 3;
<a name="l11465"></a>11465     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a6fe8cf6782d7e46004f5c6f297165d53">error_pulse_count</a>            : 4;  <span class="comment">/**&lt; Count of cycles in last error pulse since clear.  This count will be cleared</span>
<a name="l11466"></a>11466 <span class="comment">                                                         either by clearing the interrupt or writing a 1 to the pulse count clear bit. */</span>
<a name="l11467"></a>11467     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a9473899e247bb48c5241f0626b42f5c7">reserved_45_47</a>               : 3;
<a name="l11468"></a>11468     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a0dd5ecdf2abe066f43388ba3feb28f20">error_sequence</a>               : 5;  <span class="comment">/**&lt; Sequence number for sequence that was running when error occurred. */</span>
<a name="l11469"></a>11469     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#ace5842a76c0718b5c9895816f0ce032b">reserved_33_39</a>               : 7;
<a name="l11470"></a>11470     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a59dd775b3fb1cec5441a405b18a42e4b">error_type</a>                   : 1;  <span class="comment">/**&lt; Error type:</span>
<a name="l11471"></a>11471 <span class="comment">                                                         0 = Error during a sequence run.</span>
<a name="l11472"></a>11472 <span class="comment">                                                         1 = Error during normal operation, which means a read or write operation. Effectively this</span>
<a name="l11473"></a>11473 <span class="comment">                                                         means a command error for a read or write operation, or a CRC error for a write data</span>
<a name="l11474"></a>11474 <span class="comment">                                                         operation. */</span>
<a name="l11475"></a>11475     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#ae5689a41ea9f0b4e02408463334a50e3">reserved_24_31</a>               : 8;
<a name="l11476"></a>11476     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aa1be54405541925a00f3bc7969d75461">error_count</a>                  : 24; <span class="comment">/**&lt; Number of errors encountered since last cleared. */</span>
<a name="l11477"></a>11477 <span class="preprocessor">#else</span>
<a name="l11478"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aa1be54405541925a00f3bc7969d75461">11478</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aa1be54405541925a00f3bc7969d75461">error_count</a>                  : 24;
<a name="l11479"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#ae5689a41ea9f0b4e02408463334a50e3">11479</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#ae5689a41ea9f0b4e02408463334a50e3">reserved_24_31</a>               : 8;
<a name="l11480"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a59dd775b3fb1cec5441a405b18a42e4b">11480</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a59dd775b3fb1cec5441a405b18a42e4b">error_type</a>                   : 1;
<a name="l11481"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#ace5842a76c0718b5c9895816f0ce032b">11481</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#ace5842a76c0718b5c9895816f0ce032b">reserved_33_39</a>               : 7;
<a name="l11482"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a0dd5ecdf2abe066f43388ba3feb28f20">11482</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a0dd5ecdf2abe066f43388ba3feb28f20">error_sequence</a>               : 5;
<a name="l11483"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a9473899e247bb48c5241f0626b42f5c7">11483</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a9473899e247bb48c5241f0626b42f5c7">reserved_45_47</a>               : 3;
<a name="l11484"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a6fe8cf6782d7e46004f5c6f297165d53">11484</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a6fe8cf6782d7e46004f5c6f297165d53">error_pulse_count</a>            : 4;
<a name="l11485"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#af11d4c2768069ade44fda33f725a8e3f">11485</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#af11d4c2768069ade44fda33f725a8e3f">reserved_52_54</a>               : 3;
<a name="l11486"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aa96e6af91b25cf7acff41a995d49b863">11486</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aa96e6af91b25cf7acff41a995d49b863">error_pulse_count_sat</a>        : 1;
<a name="l11487"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a922aaeb8913dceebfc9415c5d169966e">11487</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a922aaeb8913dceebfc9415c5d169966e">error_pulse_count_valid</a>      : 1;
<a name="l11488"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aaeab444185b1d1830cf5dbe969063654">11488</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#aaeab444185b1d1830cf5dbe969063654">reserved_57_61</a>               : 5;
<a name="l11489"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a209de49d9bb1dcb8291eea977e5ebeea">11489</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a209de49d9bb1dcb8291eea977e5ebeea">clear_error_pulse_count</a>      : 1;
<a name="l11490"></a><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a5016359506646b16186bbfdbd3672196">11490</a>     uint64_t <a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html#a5016359506646b16186bbfdbd3672196">clear_error_count</a>            : 1;
<a name="l11491"></a>11491 <span class="preprocessor">#endif</span>
<a name="l11492"></a>11492 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__retry__status.html#a5dbc0b752d4a9c422a6ca057bf0fce00">s</a>;
<a name="l11493"></a><a class="code" href="unioncvmx__lmcx__retry__status.html#ada37f847dcb89974e23d8db360f86173">11493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html">cvmx_lmcx_retry_status_s</a>       <a class="code" href="unioncvmx__lmcx__retry__status.html#ada37f847dcb89974e23d8db360f86173">cn73xx</a>;
<a name="l11494"></a><a class="code" href="unioncvmx__lmcx__retry__status.html#a95d7dfec64a941f58d2d8b0f4f05a14a">11494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html">cvmx_lmcx_retry_status_s</a>       <a class="code" href="unioncvmx__lmcx__retry__status.html#a95d7dfec64a941f58d2d8b0f4f05a14a">cn78xx</a>;
<a name="l11495"></a><a class="code" href="unioncvmx__lmcx__retry__status.html#a50207457977f4cbdaaea990292e1fe5f">11495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__retry__status_1_1cvmx__lmcx__retry__status__s.html">cvmx_lmcx_retry_status_s</a>       <a class="code" href="unioncvmx__lmcx__retry__status.html#a50207457977f4cbdaaea990292e1fe5f">cnf75xx</a>;
<a name="l11496"></a>11496 };
<a name="l11497"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a9d8ad2173eb58c413559eddf0d359753">11497</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__retry__status.html" title="cvmx_lmc::_retry_status">cvmx_lmcx_retry_status</a> <a class="code" href="unioncvmx__lmcx__retry__status.html" title="cvmx_lmc::_retry_status">cvmx_lmcx_retry_status_t</a>;
<a name="l11498"></a>11498 <span class="comment"></span>
<a name="l11499"></a>11499 <span class="comment">/**</span>
<a name="l11500"></a>11500 <span class="comment"> * cvmx_lmc#_rlevel_ctl</span>
<a name="l11501"></a>11501 <span class="comment"> */</span>
<a name="l11502"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html">11502</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html" title="cvmx_lmc::_rlevel_ctl">cvmx_lmcx_rlevel_ctl</a> {
<a name="l11503"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#ac2e280309ef1333de3a52862303e6ba3">11503</a>     uint64_t <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#ac2e280309ef1333de3a52862303e6ba3">u64</a>;
<a name="l11504"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html">11504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html">cvmx_lmcx_rlevel_ctl_s</a> {
<a name="l11505"></a>11505 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11506"></a>11506 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#aa18768c9c1cd2fa2212f9eaa6fe5207e">reserved_33_63</a>               : 31;
<a name="l11507"></a>11507     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#ae0e0a8fd692ba6681694c748edd03198">tccd_sel</a>                     : 1;  <span class="comment">/**&lt; When set, the read leveling sequence uses MODEREG_PARAMS3[TCCD_L] to</span>
<a name="l11508"></a>11508 <span class="comment">                                                         space out back-to-back read commands. Otherwise the back-to-back</span>
<a name="l11509"></a>11509 <span class="comment">                                                         reads commands are spaced out by a default 4 cycles. */</span>
<a name="l11510"></a>11510     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a94c1c84802d3b37e620905f9ab301518">pattern</a>                      : 8;  <span class="comment">/**&lt; Sets the data pattern used to match in read-leveling operations. */</span>
<a name="l11511"></a>11511     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a70ca16da0f51dc11d041a983cf69d5e5">reserved_22_23</a>               : 2;
<a name="l11512"></a>11512     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a62adf4103f1f709ee0d4d983a781b062">delay_unload_3</a>               : 1;  <span class="comment">/**&lt; Reserved, must be set. */</span>
<a name="l11513"></a>11513     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a66dba8e71301b1718b71a6d762701de9">delay_unload_2</a>               : 1;  <span class="comment">/**&lt; Reserved, must be set. */</span>
<a name="l11514"></a>11514     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a27ad2feec17dbc3399f6b67cad4e9637">delay_unload_1</a>               : 1;  <span class="comment">/**&lt; Reserved, must be set. */</span>
<a name="l11515"></a>11515     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a311bbaf609afdf077a4c28e7129700a2">delay_unload_0</a>               : 1;  <span class="comment">/**&lt; Reserved, must be set. */</span>
<a name="l11516"></a>11516     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#ab85aa93861b1ea0baf16efa2ea11a1f1">bitmask</a>                      : 8;  <span class="comment">/**&lt; Mask to select bit lanes on which read-leveling feedback is returned when [OR_DIS] is set to 1. */</span>
<a name="l11517"></a>11517     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#abd56b7c5262a80df057f14c8f5e1a291">or_dis</a>                       : 1;  <span class="comment">/**&lt; Disable ORing of bits in a byte lane when computing the read-leveling bitmask. [OR_DIS]</span>
<a name="l11518"></a>11518 <span class="comment">                                                         should normally not be set. */</span>
<a name="l11519"></a>11519     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a8fe1effd91ecd171c8b72c51a86b3fa6">offset_en</a>                    : 1;  <span class="comment">/**&lt; When set, LMC attempts to select the read-leveling setting that is</span>
<a name="l11520"></a>11520 <span class="comment">                                                         LMC()_RLEVEL_CTL[OFFSET] settings earlier than the last passing read-leveling setting</span>
<a name="l11521"></a>11521 <span class="comment">                                                         in the largest contiguous sequence of passing settings. When clear, or if the setting</span>
<a name="l11522"></a>11522 <span class="comment">                                                         selected by LMC()_RLEVEL_CTL[OFFSET] did not pass, LMC selects the middle setting in</span>
<a name="l11523"></a>11523 <span class="comment">                                                         the largest contiguous sequence of passing settings, rounding earlier when necessary. */</span>
<a name="l11524"></a>11524     uint64_t offset                       : 4;  <span class="comment">/**&lt; The offset used when LMC()_RLEVEL_CTL[OFFSET] is set. */</span>
<a name="l11525"></a>11525     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a673e842a978f5651bff2afcca46b7ebc">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 8. Byte index for which bitmask results are saved in LMC()_RLEVEL_DBG. */</span>
<a name="l11526"></a>11526 <span class="preprocessor">#else</span>
<a name="l11527"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a673e842a978f5651bff2afcca46b7ebc">11527</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a673e842a978f5651bff2afcca46b7ebc">byte</a>                         : 4;
<a name="l11528"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a953071cecc119293662b0c17e480154a">11528</a>     uint64_t offset                       : 4;
<a name="l11529"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a8fe1effd91ecd171c8b72c51a86b3fa6">11529</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a8fe1effd91ecd171c8b72c51a86b3fa6">offset_en</a>                    : 1;
<a name="l11530"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#abd56b7c5262a80df057f14c8f5e1a291">11530</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#abd56b7c5262a80df057f14c8f5e1a291">or_dis</a>                       : 1;
<a name="l11531"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#ab85aa93861b1ea0baf16efa2ea11a1f1">11531</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#ab85aa93861b1ea0baf16efa2ea11a1f1">bitmask</a>                      : 8;
<a name="l11532"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a311bbaf609afdf077a4c28e7129700a2">11532</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a311bbaf609afdf077a4c28e7129700a2">delay_unload_0</a>               : 1;
<a name="l11533"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a27ad2feec17dbc3399f6b67cad4e9637">11533</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a27ad2feec17dbc3399f6b67cad4e9637">delay_unload_1</a>               : 1;
<a name="l11534"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a66dba8e71301b1718b71a6d762701de9">11534</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a66dba8e71301b1718b71a6d762701de9">delay_unload_2</a>               : 1;
<a name="l11535"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a62adf4103f1f709ee0d4d983a781b062">11535</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a62adf4103f1f709ee0d4d983a781b062">delay_unload_3</a>               : 1;
<a name="l11536"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a70ca16da0f51dc11d041a983cf69d5e5">11536</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a70ca16da0f51dc11d041a983cf69d5e5">reserved_22_23</a>               : 2;
<a name="l11537"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a94c1c84802d3b37e620905f9ab301518">11537</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#a94c1c84802d3b37e620905f9ab301518">pattern</a>                      : 8;
<a name="l11538"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#ae0e0a8fd692ba6681694c748edd03198">11538</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#ae0e0a8fd692ba6681694c748edd03198">tccd_sel</a>                     : 1;
<a name="l11539"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#aa18768c9c1cd2fa2212f9eaa6fe5207e">11539</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html#aa18768c9c1cd2fa2212f9eaa6fe5207e">reserved_33_63</a>               : 31;
<a name="l11540"></a>11540 <span class="preprocessor">#endif</span>
<a name="l11541"></a>11541 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#aee0e3f345c899361eb54a9909a8b2e66">s</a>;
<a name="l11542"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html">11542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html">cvmx_lmcx_rlevel_ctl_cn61xx</a> {
<a name="l11543"></a>11543 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11544"></a>11544 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a3872add9110e0ee176c9acd356abe5aa">reserved_22_63</a>               : 42;
<a name="l11545"></a>11545     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#af04fb37191b5118665f84697d99f4290">delay_unload_3</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l11546"></a>11546 <span class="comment">                                                         during read-leveling if LMC*_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 3</span>
<a name="l11547"></a>11547 <span class="comment">                                                         DELAY_UNLOAD_3 should normally be set. */</span>
<a name="l11548"></a>11548     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#acdc282ae6e196900a32653e7facf7d94">delay_unload_2</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l11549"></a>11549 <span class="comment">                                                         during read-leveling if LMC*_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 2</span>
<a name="l11550"></a>11550 <span class="comment">                                                         DELAY_UNLOAD_2 should normally be set. */</span>
<a name="l11551"></a>11551     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a174bbd8387dafe2a401b5cf313f0f421">delay_unload_1</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l11552"></a>11552 <span class="comment">                                                         during read-leveling if LMC*_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 1</span>
<a name="l11553"></a>11553 <span class="comment">                                                         DELAY_UNLOAD_1 should normally be set. */</span>
<a name="l11554"></a>11554     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#abd1c78511fe304acb78d333d35278fb6">delay_unload_0</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later</span>
<a name="l11555"></a>11555 <span class="comment">                                                         during read-leveling if LMC*_RLEVEL_RANKi[BYTE*&lt;1:0&gt;] = 0</span>
<a name="l11556"></a>11556 <span class="comment">                                                         DELAY_UNLOAD_0 should normally be set. */</span>
<a name="l11557"></a>11557     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a4e1ae34f734cbdc3f6c9cdf29300a9b4">bitmask</a>                      : 8;  <span class="comment">/**&lt; Mask to select bit lanes on which read-leveling</span>
<a name="l11558"></a>11558 <span class="comment">                                                         feedback is returned when OR_DIS is set to 1 */</span>
<a name="l11559"></a>11559     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a53fbfa2f88e4197a8afc8eee0beb73f7">or_dis</a>                       : 1;  <span class="comment">/**&lt; Disable or&apos;ing of bits in a byte lane when computing</span>
<a name="l11560"></a>11560 <span class="comment">                                                         the read-leveling bitmask</span>
<a name="l11561"></a>11561 <span class="comment">                                                         OR_DIS should normally not be set. */</span>
<a name="l11562"></a>11562     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#aef3ea9813c09b65722dff20bda15ffc3">offset_en</a>                    : 1;  <span class="comment">/**&lt; When set, LMC attempts to select the read-leveling</span>
<a name="l11563"></a>11563 <span class="comment">                                                         setting that is LMC*RLEVEL_CTL[OFFSET] settings earlier than the</span>
<a name="l11564"></a>11564 <span class="comment">                                                         last passing read-leveling setting in the largest</span>
<a name="l11565"></a>11565 <span class="comment">                                                         contiguous sequence of passing settings.</span>
<a name="l11566"></a>11566 <span class="comment">                                                         When clear, or if the setting selected by LMC*RLEVEL_CTL[OFFSET]</span>
<a name="l11567"></a>11567 <span class="comment">                                                         did not pass, LMC selects the middle setting in the</span>
<a name="l11568"></a>11568 <span class="comment">                                                         largest contiguous sequence of passing settings,</span>
<a name="l11569"></a>11569 <span class="comment">                                                         rounding earlier when necessary. */</span>
<a name="l11570"></a>11570     uint64_t offset                       : 4;  <span class="comment">/**&lt; The offset used when LMC*RLEVEL_CTL[OFFSET] is set */</span>
<a name="l11571"></a>11571     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#aadcad823ade0c8460e168a8b4877bec5">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 8</span>
<a name="l11572"></a>11572 <span class="comment">                                                         Byte index for which bitmask results are saved</span>
<a name="l11573"></a>11573 <span class="comment">                                                         in LMC*_RLEVEL_DBG */</span>
<a name="l11574"></a>11574 <span class="preprocessor">#else</span>
<a name="l11575"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#aadcad823ade0c8460e168a8b4877bec5">11575</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#aadcad823ade0c8460e168a8b4877bec5">byte</a>                         : 4;
<a name="l11576"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a703ac50635015aa305a4024a649d2c8c">11576</a>     uint64_t offset                       : 4;
<a name="l11577"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#aef3ea9813c09b65722dff20bda15ffc3">11577</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#aef3ea9813c09b65722dff20bda15ffc3">offset_en</a>                    : 1;
<a name="l11578"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a53fbfa2f88e4197a8afc8eee0beb73f7">11578</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a53fbfa2f88e4197a8afc8eee0beb73f7">or_dis</a>                       : 1;
<a name="l11579"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a4e1ae34f734cbdc3f6c9cdf29300a9b4">11579</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a4e1ae34f734cbdc3f6c9cdf29300a9b4">bitmask</a>                      : 8;
<a name="l11580"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#abd1c78511fe304acb78d333d35278fb6">11580</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#abd1c78511fe304acb78d333d35278fb6">delay_unload_0</a>               : 1;
<a name="l11581"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a174bbd8387dafe2a401b5cf313f0f421">11581</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a174bbd8387dafe2a401b5cf313f0f421">delay_unload_1</a>               : 1;
<a name="l11582"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#acdc282ae6e196900a32653e7facf7d94">11582</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#acdc282ae6e196900a32653e7facf7d94">delay_unload_2</a>               : 1;
<a name="l11583"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#af04fb37191b5118665f84697d99f4290">11583</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#af04fb37191b5118665f84697d99f4290">delay_unload_3</a>               : 1;
<a name="l11584"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a3872add9110e0ee176c9acd356abe5aa">11584</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html#a3872add9110e0ee176c9acd356abe5aa">reserved_22_63</a>               : 42;
<a name="l11585"></a>11585 <span class="preprocessor">#endif</span>
<a name="l11586"></a>11586 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a1920d736b049ce243250c9ee721e14ac">cn61xx</a>;
<a name="l11587"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a4536408fbf7d63f74186a413696ec920">11587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html">cvmx_lmcx_rlevel_ctl_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a4536408fbf7d63f74186a413696ec920">cn63xx</a>;
<a name="l11588"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html">11588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html">cvmx_lmcx_rlevel_ctl_cn63xxp1</a> {
<a name="l11589"></a>11589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11590"></a>11590 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#a59711b55ab902c65ce9cf213ec0dfd46">reserved_9_63</a>                : 55;
<a name="l11591"></a>11591     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#adf327fc714310bcd1548930738ad7aca">offset_en</a>                    : 1;  <span class="comment">/**&lt; When set, LMC attempts to select the read-leveling</span>
<a name="l11592"></a>11592 <span class="comment">                                                         setting that is LMC*RLEVEL_CTL[OFFSET] settings earlier than the</span>
<a name="l11593"></a>11593 <span class="comment">                                                         last passing read-leveling setting in the largest</span>
<a name="l11594"></a>11594 <span class="comment">                                                         contiguous sequence of passing settings.</span>
<a name="l11595"></a>11595 <span class="comment">                                                         When clear, or if the setting selected by LMC*RLEVEL_CTL[OFFSET]</span>
<a name="l11596"></a>11596 <span class="comment">                                                         did not pass, LMC selects the middle setting in the</span>
<a name="l11597"></a>11597 <span class="comment">                                                         largest contiguous sequence of passing settings,</span>
<a name="l11598"></a>11598 <span class="comment">                                                         rounding earlier when necessary. */</span>
<a name="l11599"></a>11599     uint64_t offset                       : 4;  <span class="comment">/**&lt; The offset used when LMC*RLEVEL_CTL[OFFSET] is set */</span>
<a name="l11600"></a>11600     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#a5df8254f3a8ab9136db139eed7c4aa9e">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 8</span>
<a name="l11601"></a>11601 <span class="comment">                                                         Byte index for which bitmask results are saved</span>
<a name="l11602"></a>11602 <span class="comment">                                                         in LMC*_RLEVEL_DBG */</span>
<a name="l11603"></a>11603 <span class="preprocessor">#else</span>
<a name="l11604"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#a5df8254f3a8ab9136db139eed7c4aa9e">11604</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#a5df8254f3a8ab9136db139eed7c4aa9e">byte</a>                         : 4;
<a name="l11605"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#a33aff71dbc9edebe7bf46f32effa8cf3">11605</a>     uint64_t offset                       : 4;
<a name="l11606"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#adf327fc714310bcd1548930738ad7aca">11606</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#adf327fc714310bcd1548930738ad7aca">offset_en</a>                    : 1;
<a name="l11607"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#a59711b55ab902c65ce9cf213ec0dfd46">11607</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn63xxp1.html#a59711b55ab902c65ce9cf213ec0dfd46">reserved_9_63</a>                : 55;
<a name="l11608"></a>11608 <span class="preprocessor">#endif</span>
<a name="l11609"></a>11609 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a182df571bf0629ac946befd9093c87f0">cn63xxp1</a>;
<a name="l11610"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#acccd0677ceda7d3ed2c3a4bce201218f">11610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html">cvmx_lmcx_rlevel_ctl_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#acccd0677ceda7d3ed2c3a4bce201218f">cn66xx</a>;
<a name="l11611"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#ae1069e94ca52c97bc77f75e1f1e15c9a">11611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html">cvmx_lmcx_rlevel_ctl_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#ae1069e94ca52c97bc77f75e1f1e15c9a">cn68xx</a>;
<a name="l11612"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a9ffb8b6ae60b65d305b92df9dd6631ac">11612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html">cvmx_lmcx_rlevel_ctl_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a9ffb8b6ae60b65d305b92df9dd6631ac">cn68xxp1</a>;
<a name="l11613"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html">11613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html">cvmx_lmcx_rlevel_ctl_cn70xx</a> {
<a name="l11614"></a>11614 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11615"></a>11615 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a7d0354eff02519b3297ad43d67939d6b">reserved_32_63</a>               : 32;
<a name="l11616"></a>11616     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#ac355fabf436f33dcaf3702044f67d4dd">pattern</a>                      : 8;  <span class="comment">/**&lt; Sets the data pattern used to match in read-leveling operations. */</span>
<a name="l11617"></a>11617     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#aa11dedf432d2c5f597d99d92e9ef567e">reserved_22_23</a>               : 2;
<a name="l11618"></a>11618     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5e0dca6e08929453fa754e2ba86b5f00">delay_unload_3</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later during read-leveling if</span>
<a name="l11619"></a>11619 <span class="comment">                                                         LMC(0..0)_RLEVEL_RANK(0..1)[BYTE*&lt;1:0&gt;] = 3. DELAY_UNLOAD_3 should normally be set. */</span>
<a name="l11620"></a>11620     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#acfd5198d74117e2836a3f2b62b536f6d">delay_unload_2</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later during read-leveling if</span>
<a name="l11621"></a>11621 <span class="comment">                                                         LMC(0..0)_RLEVEL_RANK(0..1)[BYTE*&lt;1:0&gt;] = 2. DELAY_UNLOAD_2 should normally be set. */</span>
<a name="l11622"></a>11622     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a9276f46328811fe3c5650fa131129fd8">delay_unload_1</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later during read-leveling if</span>
<a name="l11623"></a>11623 <span class="comment">                                                         LMC(0..0)_RLEVEL_RANK(0..1)[BYTE*&lt;1:0&gt;] = 1. DELAY_UNLOAD_1 should normally be set. */</span>
<a name="l11624"></a>11624     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a0cfed48dd3ba175a0b5ce4f3e12eea51">delay_unload_0</a>               : 1;  <span class="comment">/**&lt; When set, unload the PHY silo one cycle later during read-leveling if</span>
<a name="l11625"></a>11625 <span class="comment">                                                         LMC(0..0)_RLEVEL_RANK(0..1)[BYTE*&lt;1:0&gt;] = 0. DELAY_UNLOAD_0 should normally be set. */</span>
<a name="l11626"></a>11626     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5807a27543f95e690aeeb80a7b1f1e5d">bitmask</a>                      : 8;  <span class="comment">/**&lt; Mask to select bit lanes on which read-leveling feedback is returned when [OR_DIS] is set to 1. */</span>
<a name="l11627"></a>11627     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a9e4be9b859ce022d00c371b7a3ccdc47">or_dis</a>                       : 1;  <span class="comment">/**&lt; Disable ORing of bits in a byte lane when computing the read-leveling bitmask. [OR_DIS]</span>
<a name="l11628"></a>11628 <span class="comment">                                                         should normally not be set. */</span>
<a name="l11629"></a>11629     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5baae52eb36c69de69f897796f07dde0">offset_en</a>                    : 1;  <span class="comment">/**&lt; When set, LMC attempts to select the read-leveling setting that is</span>
<a name="l11630"></a>11630 <span class="comment">                                                         LMC(0..0)_RLEVEL_CTL[OFFSET] settings earlier than the last passing read-leveling setting</span>
<a name="l11631"></a>11631 <span class="comment">                                                         in the largest contiguous sequence of passing settings. When clear, or if the setting</span>
<a name="l11632"></a>11632 <span class="comment">                                                         selected by LMC(0..0)_RLEVEL_CTL[OFFSET] did not pass, LMC selects the middle setting in</span>
<a name="l11633"></a>11633 <span class="comment">                                                         the largest contiguous sequence of passing settings, rounding earlier when necessary. */</span>
<a name="l11634"></a>11634     uint64_t offset                       : 4;  <span class="comment">/**&lt; The offset used when LMC(0..0)_RLEVEL_CTL[OFFSET] is set. */</span>
<a name="l11635"></a>11635     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a12b2ea51b4054036e79d07ff786c6c28">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 8. Byte index for which bitmask results are saved in LMC(0..0)_RLEVEL_DBG. */</span>
<a name="l11636"></a>11636 <span class="preprocessor">#else</span>
<a name="l11637"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a12b2ea51b4054036e79d07ff786c6c28">11637</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a12b2ea51b4054036e79d07ff786c6c28">byte</a>                         : 4;
<a name="l11638"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a8a827219089edac039beb72b10e3aad1">11638</a>     uint64_t offset                       : 4;
<a name="l11639"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5baae52eb36c69de69f897796f07dde0">11639</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5baae52eb36c69de69f897796f07dde0">offset_en</a>                    : 1;
<a name="l11640"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a9e4be9b859ce022d00c371b7a3ccdc47">11640</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a9e4be9b859ce022d00c371b7a3ccdc47">or_dis</a>                       : 1;
<a name="l11641"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5807a27543f95e690aeeb80a7b1f1e5d">11641</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5807a27543f95e690aeeb80a7b1f1e5d">bitmask</a>                      : 8;
<a name="l11642"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a0cfed48dd3ba175a0b5ce4f3e12eea51">11642</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a0cfed48dd3ba175a0b5ce4f3e12eea51">delay_unload_0</a>               : 1;
<a name="l11643"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a9276f46328811fe3c5650fa131129fd8">11643</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a9276f46328811fe3c5650fa131129fd8">delay_unload_1</a>               : 1;
<a name="l11644"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#acfd5198d74117e2836a3f2b62b536f6d">11644</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#acfd5198d74117e2836a3f2b62b536f6d">delay_unload_2</a>               : 1;
<a name="l11645"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5e0dca6e08929453fa754e2ba86b5f00">11645</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a5e0dca6e08929453fa754e2ba86b5f00">delay_unload_3</a>               : 1;
<a name="l11646"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#aa11dedf432d2c5f597d99d92e9ef567e">11646</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#aa11dedf432d2c5f597d99d92e9ef567e">reserved_22_23</a>               : 2;
<a name="l11647"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#ac355fabf436f33dcaf3702044f67d4dd">11647</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#ac355fabf436f33dcaf3702044f67d4dd">pattern</a>                      : 8;
<a name="l11648"></a><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a7d0354eff02519b3297ad43d67939d6b">11648</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html#a7d0354eff02519b3297ad43d67939d6b">reserved_32_63</a>               : 32;
<a name="l11649"></a>11649 <span class="preprocessor">#endif</span>
<a name="l11650"></a>11650 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#ac12ef9d7d3cae01773a442b15da853e7">cn70xx</a>;
<a name="l11651"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a90a3a7a07095a1a3ebac002a61627ab3">11651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html">cvmx_lmcx_rlevel_ctl_cn70xx</a>    <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a90a3a7a07095a1a3ebac002a61627ab3">cn70xxp1</a>;
<a name="l11652"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#abf6df5513ec47cc50ab312aecedc1767">11652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn70xx.html">cvmx_lmcx_rlevel_ctl_cn70xx</a>    <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#abf6df5513ec47cc50ab312aecedc1767">cn73xx</a>;
<a name="l11653"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#aaff016ff2ea2a15203e2ce1e4eff2203">11653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html">cvmx_lmcx_rlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#aaff016ff2ea2a15203e2ce1e4eff2203">cn78xx</a>;
<a name="l11654"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a3a2fa0a7d531c3c77b086e3691f4a883">11654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html">cvmx_lmcx_rlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a3a2fa0a7d531c3c77b086e3691f4a883">cn78xxp1</a>;
<a name="l11655"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#ae74c949e124b5a175d95e9e7cf4f3f5c">11655</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__cn61xx.html">cvmx_lmcx_rlevel_ctl_cn61xx</a>    <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#ae74c949e124b5a175d95e9e7cf4f3f5c">cnf71xx</a>;
<a name="l11656"></a><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a30b478f7975d72073ae90f5f12417b2d">11656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__ctl_1_1cvmx__lmcx__rlevel__ctl__s.html">cvmx_lmcx_rlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html#a30b478f7975d72073ae90f5f12417b2d">cnf75xx</a>;
<a name="l11657"></a>11657 };
<a name="l11658"></a><a class="code" href="cvmx-lmcx-defs_8h.html#acd93218fce3428b6ffb7923408028d77">11658</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rlevel__ctl.html" title="cvmx_lmc::_rlevel_ctl">cvmx_lmcx_rlevel_ctl</a> <a class="code" href="unioncvmx__lmcx__rlevel__ctl.html" title="cvmx_lmc::_rlevel_ctl">cvmx_lmcx_rlevel_ctl_t</a>;
<a name="l11659"></a>11659 <span class="comment"></span>
<a name="l11660"></a>11660 <span class="comment">/**</span>
<a name="l11661"></a>11661 <span class="comment"> * cvmx_lmc#_rlevel_dbg</span>
<a name="l11662"></a>11662 <span class="comment"> *</span>
<a name="l11663"></a>11663 <span class="comment"> * A given read of LMC()_RLEVEL_DBG returns the read-leveling pass/fail results for all</span>
<a name="l11664"></a>11664 <span class="comment"> * possible delay settings (i.e. the BITMASK) for only one byte in the last rank that</span>
<a name="l11665"></a>11665 <span class="comment"> * the hardware ran read-leveling on. LMC()_RLEVEL_CTL[BYTE] selects the particular</span>
<a name="l11666"></a>11666 <span class="comment"> * byte. To get these pass/fail results for a different rank, you must run the hardware</span>
<a name="l11667"></a>11667 <span class="comment"> * read-leveling again. For example, it is possible to get the [BITMASK] results for</span>
<a name="l11668"></a>11668 <span class="comment"> * every byte of every rank if you run read-leveling separately for each rank, probing</span>
<a name="l11669"></a>11669 <span class="comment"> * LMC()_RLEVEL_DBG between each read- leveling.</span>
<a name="l11670"></a>11670 <span class="comment"> */</span>
<a name="l11671"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html">11671</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html" title="cvmx_lmc::_rlevel_dbg">cvmx_lmcx_rlevel_dbg</a> {
<a name="l11672"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a1b3ab16195fec12334720c8fe8fcb4df">11672</a>     uint64_t <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a1b3ab16195fec12334720c8fe8fcb4df">u64</a>;
<a name="l11673"></a><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">11673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a> {
<a name="l11674"></a>11674 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11675"></a>11675 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html#a56e2b6a5e30b30d23e16cc8cfbd64b1f">bitmask</a>                      : 64; <span class="comment">/**&lt; Bitmask generated during read level settings sweep. BITMASK[n] = 0 means read level</span>
<a name="l11676"></a>11676 <span class="comment">                                                         setting n failed; BITMASK[n] = 1 means read level setting n passed for 0 &lt;= n &lt;= 63. */</span>
<a name="l11677"></a>11677 <span class="preprocessor">#else</span>
<a name="l11678"></a><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html#a56e2b6a5e30b30d23e16cc8cfbd64b1f">11678</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html#a56e2b6a5e30b30d23e16cc8cfbd64b1f">bitmask</a>                      : 64;
<a name="l11679"></a>11679 <span class="preprocessor">#endif</span>
<a name="l11680"></a>11680 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a7e3524aadc3015cdf63f9016af226141">s</a>;
<a name="l11681"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ac09812dd073b89993692d08c46334881">11681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ac09812dd073b89993692d08c46334881">cn61xx</a>;
<a name="l11682"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ac4f53089acde588164f8b73e30998a72">11682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ac4f53089acde588164f8b73e30998a72">cn63xx</a>;
<a name="l11683"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a32806bc160047676bbe35cd2d1b54d6d">11683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a32806bc160047676bbe35cd2d1b54d6d">cn63xxp1</a>;
<a name="l11684"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a3100345b4160cf162d953c1d6e19ab7a">11684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a3100345b4160cf162d953c1d6e19ab7a">cn66xx</a>;
<a name="l11685"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ae8838cfd09a76c2edaae191908a08067">11685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ae8838cfd09a76c2edaae191908a08067">cn68xx</a>;
<a name="l11686"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a12e93eb7d1ea9316be210feece25c47f">11686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a12e93eb7d1ea9316be210feece25c47f">cn68xxp1</a>;
<a name="l11687"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a4dc3bb6a6a005bf6a6c449d570faa2fe">11687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a4dc3bb6a6a005bf6a6c449d570faa2fe">cn70xx</a>;
<a name="l11688"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a94ba31f211ce45feddd43dea13e876e1">11688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a94ba31f211ce45feddd43dea13e876e1">cn70xxp1</a>;
<a name="l11689"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a35960509cc62cb1b32a639b743dece90">11689</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a35960509cc62cb1b32a639b743dece90">cn73xx</a>;
<a name="l11690"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a25027b6ece1be5fe26e10abaae27a82a">11690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a25027b6ece1be5fe26e10abaae27a82a">cn78xx</a>;
<a name="l11691"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ab6ad6b0b26ef52ca3c7fd595f999b122">11691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#ab6ad6b0b26ef52ca3c7fd595f999b122">cn78xxp1</a>;
<a name="l11692"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#aa28e505a66fe37112e3b2258a6cd4208">11692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#aa28e505a66fe37112e3b2258a6cd4208">cnf71xx</a>;
<a name="l11693"></a><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a1315cae23f271d80fd703eeade9e0542">11693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__dbg_1_1cvmx__lmcx__rlevel__dbg__s.html">cvmx_lmcx_rlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html#a1315cae23f271d80fd703eeade9e0542">cnf75xx</a>;
<a name="l11694"></a>11694 };
<a name="l11695"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aea5850669334e0e5c20b9a79e6278f37">11695</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rlevel__dbg.html" title="cvmx_lmc::_rlevel_dbg">cvmx_lmcx_rlevel_dbg</a> <a class="code" href="unioncvmx__lmcx__rlevel__dbg.html" title="cvmx_lmc::_rlevel_dbg">cvmx_lmcx_rlevel_dbg_t</a>;
<a name="l11696"></a>11696 <span class="comment"></span>
<a name="l11697"></a>11697 <span class="comment">/**</span>
<a name="l11698"></a>11698 <span class="comment"> * cvmx_lmc#_rlevel_rank#</span>
<a name="l11699"></a>11699 <span class="comment"> *</span>
<a name="l11700"></a>11700 <span class="comment"> * Four of these CSRs exist per LMC, one for each rank. Read level setting is measured</span>
<a name="l11701"></a>11701 <span class="comment"> * in units of 1/4 CK, so the BYTEn values can range over 16 CK cycles. Each CSR is</span>
<a name="l11702"></a>11702 <span class="comment"> * written by hardware during a read-leveling sequence for the rank. (Hardware sets</span>
<a name="l11703"></a>11703 <span class="comment"> * [STATUS] to 3 after hardware read-leveling completes for the rank.)</span>
<a name="l11704"></a>11704 <span class="comment"> *</span>
<a name="l11705"></a>11705 <span class="comment"> * If hardware is unable to find a match per LMC()_RLEVEL_CTL[OFFSET_EN] and</span>
<a name="l11706"></a>11706 <span class="comment"> * LMC()_RLEVEL_CTL[OFFSET], then hardware sets LMC()_RLEVEL_RANK()[BYTEn&lt;5:0&gt;] to</span>
<a name="l11707"></a>11707 <span class="comment"> * 0x0.</span>
<a name="l11708"></a>11708 <span class="comment"> *</span>
<a name="l11709"></a>11709 <span class="comment"> * Each CSR may also be written by software, but not while a read-leveling sequence is</span>
<a name="l11710"></a>11710 <span class="comment"> * in progress. (Hardware sets [STATUS] to 1 after a CSR write.) Software initiates a</span>
<a name="l11711"></a>11711 <span class="comment"> * hardware read-leveling sequence by programming LMC()_RLEVEL_CTL and writing</span>
<a name="l11712"></a>11712 <span class="comment"> * [INIT_START] = 1 with [SEQ_SEL]=1. See LMC()_RLEVEL_CTL.</span>
<a name="l11713"></a>11713 <span class="comment"> *</span>
<a name="l11714"></a>11714 <span class="comment"> * LMC()_RLEVEL_RANKi values for ranks i without attached DRAM should be set such that</span>
<a name="l11715"></a>11715 <span class="comment"> * they do not increase the range of possible BYTE values for any byte lane. The</span>
<a name="l11716"></a>11716 <span class="comment"> * easiest way to do this is to set LMC()_RLEVEL_RANKi = LMC()_RLEVEL_RANKj, where j is</span>
<a name="l11717"></a>11717 <span class="comment"> * some rank with attached DRAM whose LMC()_RLEVEL_RANKj is already fully initialized.</span>
<a name="l11718"></a>11718 <span class="comment"> */</span>
<a name="l11719"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html">11719</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html" title="cvmx_lmc::_rlevel_rank#">cvmx_lmcx_rlevel_rankx</a> {
<a name="l11720"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a33c271da6757d8185c97fb99bd971fa7">11720</a>     uint64_t <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a33c271da6757d8185c97fb99bd971fa7">u64</a>;
<a name="l11721"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">11721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a> {
<a name="l11722"></a>11722 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11723"></a>11723 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a3b11d7fbf45443817a2ccc3eadc2cfc3">reserved_56_63</a>               : 8;
<a name="l11724"></a>11724     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a13cfa5a975c53626f13747d7f249d44d">status</a>                       : 2;  <span class="comment">/**&lt; Indicates status of the read-leveling and where the BYTEn programmings in &lt;53:0&gt; came</span>
<a name="l11725"></a>11725 <span class="comment">                                                         from:</span>
<a name="l11726"></a>11726 <span class="comment">                                                         0x0 = BYTEn values are their reset value.</span>
<a name="l11727"></a>11727 <span class="comment">                                                         0x1 = BYTEn values were set via a CSR write to this register.</span>
<a name="l11728"></a>11728 <span class="comment">                                                         0x2 = read-leveling sequence currently in progress (BYTEn values are unpredictable).</span>
<a name="l11729"></a>11729 <span class="comment">                                                         0x3 = BYTEn values came from a complete read-leveling sequence. */</span>
<a name="l11730"></a>11730     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ae67eef65b5b4d2a7b19f171441511fdd">byte8</a>                        : 6;  <span class="comment">/**&lt; &quot;Read level setting.</span>
<a name="l11731"></a>11731 <span class="comment">                                                         When ECC DRAM is not present in 64-bit mode (i.e. when DRAM is not attached to chip</span>
<a name="l11732"></a>11732 <span class="comment">                                                         signals DDR#_CBS_0_* and DDR#_CB&lt;7:0&gt;), software should write BYTE8 to a value that does</span>
<a name="l11733"></a>11733 <span class="comment">                                                         not increase the range of possible BYTE* values. The easiest way to do this is to set</span>
<a name="l11734"></a>11734 <span class="comment">                                                         LMC()_RLEVEL_RANK()[BYTE8] = LMC()_RLEVEL_RANK()[BYTE0] when there is no</span>
<a name="l11735"></a>11735 <span class="comment">                                                         ECC DRAM, using the final BYTE0 value.&quot; */</span>
<a name="l11736"></a>11736     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a04d58982a2bb88711b873009d9ed6905">byte7</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11737"></a>11737     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ad6acb5af71188ccd0797f117bb6a34ff">byte6</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11738"></a>11738     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ab22d1bcd2c076adf01b181e2ebf0ff83">byte5</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11739"></a>11739     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a93cd6e5af373dd5436a1d27ac568ac6b">byte4</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11740"></a>11740     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a656a8b02ee9226aff0c6519e20147f4d">byte3</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11741"></a>11741     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a68c583d4c792f1a10eed547e127869ba">byte2</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11742"></a>11742     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a645277b3ea8f9932900cff867baa365f">byte1</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11743"></a>11743     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a46ceb189725c9d5e3f64008cce37e5fb">byte0</a>                        : 6;  <span class="comment">/**&lt; Read level setting. */</span>
<a name="l11744"></a>11744 <span class="preprocessor">#else</span>
<a name="l11745"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a46ceb189725c9d5e3f64008cce37e5fb">11745</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a46ceb189725c9d5e3f64008cce37e5fb">byte0</a>                        : 6;
<a name="l11746"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a645277b3ea8f9932900cff867baa365f">11746</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a645277b3ea8f9932900cff867baa365f">byte1</a>                        : 6;
<a name="l11747"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a68c583d4c792f1a10eed547e127869ba">11747</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a68c583d4c792f1a10eed547e127869ba">byte2</a>                        : 6;
<a name="l11748"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a656a8b02ee9226aff0c6519e20147f4d">11748</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a656a8b02ee9226aff0c6519e20147f4d">byte3</a>                        : 6;
<a name="l11749"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a93cd6e5af373dd5436a1d27ac568ac6b">11749</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a93cd6e5af373dd5436a1d27ac568ac6b">byte4</a>                        : 6;
<a name="l11750"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ab22d1bcd2c076adf01b181e2ebf0ff83">11750</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ab22d1bcd2c076adf01b181e2ebf0ff83">byte5</a>                        : 6;
<a name="l11751"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ad6acb5af71188ccd0797f117bb6a34ff">11751</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ad6acb5af71188ccd0797f117bb6a34ff">byte6</a>                        : 6;
<a name="l11752"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a04d58982a2bb88711b873009d9ed6905">11752</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a04d58982a2bb88711b873009d9ed6905">byte7</a>                        : 6;
<a name="l11753"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ae67eef65b5b4d2a7b19f171441511fdd">11753</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#ae67eef65b5b4d2a7b19f171441511fdd">byte8</a>                        : 6;
<a name="l11754"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a13cfa5a975c53626f13747d7f249d44d">11754</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a13cfa5a975c53626f13747d7f249d44d">status</a>                       : 2;
<a name="l11755"></a><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a3b11d7fbf45443817a2ccc3eadc2cfc3">11755</a>     uint64_t <a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html#a3b11d7fbf45443817a2ccc3eadc2cfc3">reserved_56_63</a>               : 8;
<a name="l11756"></a>11756 <span class="preprocessor">#endif</span>
<a name="l11757"></a>11757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a2f8a97cb263d339cf5ed729353630719">s</a>;
<a name="l11758"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a0df83fe646d76415f24493a648bdddd7">11758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a0df83fe646d76415f24493a648bdddd7">cn61xx</a>;
<a name="l11759"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#acab21f357107decbcf429f495f139aa0">11759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#acab21f357107decbcf429f495f139aa0">cn63xx</a>;
<a name="l11760"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a54375af4dc884aa72f8764d6afcca487">11760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a54375af4dc884aa72f8764d6afcca487">cn63xxp1</a>;
<a name="l11761"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a0f6b655381a9451c09a966845da614b0">11761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a0f6b655381a9451c09a966845da614b0">cn66xx</a>;
<a name="l11762"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a6b0e3429c2f3d67acf44b0fa3ead1a70">11762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a6b0e3429c2f3d67acf44b0fa3ead1a70">cn68xx</a>;
<a name="l11763"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a92725fe69c9dcacba18da7bd10ab3612">11763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a92725fe69c9dcacba18da7bd10ab3612">cn68xxp1</a>;
<a name="l11764"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#aa70a05d830af28ec4cf6b29a83f53188">11764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#aa70a05d830af28ec4cf6b29a83f53188">cn70xx</a>;
<a name="l11765"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a7f0b48ced6ff41e1d7a297ff5145145c">11765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a7f0b48ced6ff41e1d7a297ff5145145c">cn70xxp1</a>;
<a name="l11766"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a7ab5494c36e4c8ead3951c2fa5c063cf">11766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a7ab5494c36e4c8ead3951c2fa5c063cf">cn73xx</a>;
<a name="l11767"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a72ee3df75617a2bd588cb48d94e3ae2a">11767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a72ee3df75617a2bd588cb48d94e3ae2a">cn78xx</a>;
<a name="l11768"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a417a0da704df1365953bd9071c8e16d5">11768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a417a0da704df1365953bd9071c8e16d5">cn78xxp1</a>;
<a name="l11769"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a92842be94b7dacbac9ca41e148cf86ca">11769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#a92842be94b7dacbac9ca41e148cf86ca">cnf71xx</a>;
<a name="l11770"></a><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#ad4665930c7b50af42d15759fcbaac5b7">11770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rlevel__rankx_1_1cvmx__lmcx__rlevel__rankx__s.html">cvmx_lmcx_rlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html#ad4665930c7b50af42d15759fcbaac5b7">cnf75xx</a>;
<a name="l11771"></a>11771 };
<a name="l11772"></a><a class="code" href="cvmx-lmcx-defs_8h.html#adceaf17fa6319eaf6921a6a51d74384e">11772</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rlevel__rankx.html" title="cvmx_lmc::_rlevel_rank#">cvmx_lmcx_rlevel_rankx</a> <a class="code" href="unioncvmx__lmcx__rlevel__rankx.html" title="cvmx_lmc::_rlevel_rank#">cvmx_lmcx_rlevel_rankx_t</a>;
<a name="l11773"></a>11773 <span class="comment"></span>
<a name="l11774"></a>11774 <span class="comment">/**</span>
<a name="l11775"></a>11775 <span class="comment"> * cvmx_lmc#_rodt_comp_ctl</span>
<a name="l11776"></a>11776 <span class="comment"> *</span>
<a name="l11777"></a>11777 <span class="comment"> * LMC_RODT_COMP_CTL = LMC Compensation control</span>
<a name="l11778"></a>11778 <span class="comment"> *</span>
<a name="l11779"></a>11779 <span class="comment"> */</span>
<a name="l11780"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html">11780</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html" title="cvmx_lmc::_rodt_comp_ctl">cvmx_lmcx_rodt_comp_ctl</a> {
<a name="l11781"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ac183ccee4ac63e577e69d7859593f861">11781</a>     uint64_t <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ac183ccee4ac63e577e69d7859593f861">u64</a>;
<a name="l11782"></a><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">11782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a> {
<a name="l11783"></a>11783 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11784"></a>11784 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a921cba1da0b6c50dd73a1503b4fce84f">reserved_17_63</a>               : 47;
<a name="l11785"></a>11785     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#aab15ba19c23f82ed8c4d5d0d8f94a859">enable</a>                       : 1;  <span class="comment">/**&lt; 0=not enabled, 1=enable */</span>
<a name="l11786"></a>11786     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a66ef61c217184f6490e8442220de9e69">reserved_12_15</a>               : 4;
<a name="l11787"></a>11787     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a05acd406e92bd98f373c5a9774dd97ab">nctl</a>                         : 4;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l11788"></a>11788     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a1824b09f489a71410e239225f9d0f083">reserved_5_7</a>                 : 3;
<a name="l11789"></a>11789     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#add8cbb04501352da86e40dc643329797">pctl</a>                         : 5;  <span class="comment">/**&lt; Compensation control bits */</span>
<a name="l11790"></a>11790 <span class="preprocessor">#else</span>
<a name="l11791"></a><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#add8cbb04501352da86e40dc643329797">11791</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#add8cbb04501352da86e40dc643329797">pctl</a>                         : 5;
<a name="l11792"></a><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a1824b09f489a71410e239225f9d0f083">11792</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a1824b09f489a71410e239225f9d0f083">reserved_5_7</a>                 : 3;
<a name="l11793"></a><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a05acd406e92bd98f373c5a9774dd97ab">11793</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a05acd406e92bd98f373c5a9774dd97ab">nctl</a>                         : 4;
<a name="l11794"></a><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a66ef61c217184f6490e8442220de9e69">11794</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a66ef61c217184f6490e8442220de9e69">reserved_12_15</a>               : 4;
<a name="l11795"></a><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#aab15ba19c23f82ed8c4d5d0d8f94a859">11795</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#aab15ba19c23f82ed8c4d5d0d8f94a859">enable</a>                       : 1;
<a name="l11796"></a><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a921cba1da0b6c50dd73a1503b4fce84f">11796</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html#a921cba1da0b6c50dd73a1503b4fce84f">reserved_17_63</a>               : 47;
<a name="l11797"></a>11797 <span class="preprocessor">#endif</span>
<a name="l11798"></a>11798 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#a09c07f06708e019e636def9c1a32c0f4">s</a>;
<a name="l11799"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ad540a1d0f049b9259d47cfb9a486dbb9">11799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ad540a1d0f049b9259d47cfb9a486dbb9">cn50xx</a>;
<a name="l11800"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ae4cb3a21513bfdace0ba89387aa99aa3">11800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ae4cb3a21513bfdace0ba89387aa99aa3">cn52xx</a>;
<a name="l11801"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#a2a46c4e1f8567075079326617d3a9907">11801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#a2a46c4e1f8567075079326617d3a9907">cn52xxp1</a>;
<a name="l11802"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#a05c5b31c7d42dcef3ad148aa0da987e4">11802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#a05c5b31c7d42dcef3ad148aa0da987e4">cn56xx</a>;
<a name="l11803"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ac5ff259b3b71a38d97c3ec55254b023c">11803</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#ac5ff259b3b71a38d97c3ec55254b023c">cn56xxp1</a>;
<a name="l11804"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#aef4e484a07d9e23e710696c15eb8f81d">11804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#aef4e484a07d9e23e710696c15eb8f81d">cn58xx</a>;
<a name="l11805"></a><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#a7fad1e55eba45fb586860bc90c401e11">11805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__comp__ctl_1_1cvmx__lmcx__rodt__comp__ctl__s.html">cvmx_lmcx_rodt_comp_ctl_s</a>      <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html#a7fad1e55eba45fb586860bc90c401e11">cn58xxp1</a>;
<a name="l11806"></a>11806 };
<a name="l11807"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8785339a4bc1d334a17c4e5f6eb1cca1">11807</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html" title="cvmx_lmc::_rodt_comp_ctl">cvmx_lmcx_rodt_comp_ctl</a> <a class="code" href="unioncvmx__lmcx__rodt__comp__ctl.html" title="cvmx_lmc::_rodt_comp_ctl">cvmx_lmcx_rodt_comp_ctl_t</a>;
<a name="l11808"></a>11808 <span class="comment"></span>
<a name="l11809"></a>11809 <span class="comment">/**</span>
<a name="l11810"></a>11810 <span class="comment"> * cvmx_lmc#_rodt_ctl</span>
<a name="l11811"></a>11811 <span class="comment"> *</span>
<a name="l11812"></a>11812 <span class="comment"> * LMC_RODT_CTL = Obsolete LMC Read OnDieTermination control</span>
<a name="l11813"></a>11813 <span class="comment"> * See the description in LMC_WODT_CTL1. On Reads, Octeon only supports turning on ODT&apos;s in</span>
<a name="l11814"></a>11814 <span class="comment"> * the lower 2 DIMM&apos;s with the masks as below.</span>
<a name="l11815"></a>11815 <span class="comment"> *</span>
<a name="l11816"></a>11816 <span class="comment"> * Notes:</span>
<a name="l11817"></a>11817 <span class="comment"> * When a given RANK in position N is selected, the RODT _HI and _LO masks for that position are used.</span>
<a name="l11818"></a>11818 <span class="comment"> * Mask[3:0] is used for RODT control of the RANKs in positions 3, 2, 1, and 0, respectively.</span>
<a name="l11819"></a>11819 <span class="comment"> * In  64b mode, DIMMs are assumed to be ordered in the following order:</span>
<a name="l11820"></a>11820 <span class="comment"> *  position 3: [unused        , DIMM1_RANK1_LO]</span>
<a name="l11821"></a>11821 <span class="comment"> *  position 2: [unused        , DIMM1_RANK0_LO]</span>
<a name="l11822"></a>11822 <span class="comment"> *  position 1: [unused        , DIMM0_RANK1_LO]</span>
<a name="l11823"></a>11823 <span class="comment"> *  position 0: [unused        , DIMM0_RANK0_LO]</span>
<a name="l11824"></a>11824 <span class="comment"> * In 128b mode, DIMMs are assumed to be ordered in the following order:</span>
<a name="l11825"></a>11825 <span class="comment"> *  position 3: [DIMM3_RANK1_HI, DIMM1_RANK1_LO]</span>
<a name="l11826"></a>11826 <span class="comment"> *  position 2: [DIMM3_RANK0_HI, DIMM1_RANK0_LO]</span>
<a name="l11827"></a>11827 <span class="comment"> *  position 1: [DIMM2_RANK1_HI, DIMM0_RANK1_LO]</span>
<a name="l11828"></a>11828 <span class="comment"> *  position 0: [DIMM2_RANK0_HI, DIMM0_RANK0_LO]</span>
<a name="l11829"></a>11829 <span class="comment"> */</span>
<a name="l11830"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html">11830</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rodt__ctl.html" title="cvmx_lmc::_rodt_ctl">cvmx_lmcx_rodt_ctl</a> {
<a name="l11831"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a62219aeb71cbaf386c65f3afdf801e79">11831</a>     uint64_t <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a62219aeb71cbaf386c65f3afdf801e79">u64</a>;
<a name="l11832"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">11832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a> {
<a name="l11833"></a>11833 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11834"></a>11834 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aad2e59ea8c79664afa718ea70f92a2db">reserved_32_63</a>               : 32;
<a name="l11835"></a>11835     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a705be1ecac8f768ed8611fb6c08f6ad9">rodt_hi3</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 3, data[127:64] */</span>
<a name="l11836"></a>11836     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a1b37642aabce9ca3dc51f829889478e5">rodt_hi2</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 2, data[127:64] */</span>
<a name="l11837"></a>11837     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aaf21043398aac4e7d148afffdd7265d2">rodt_hi1</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 1, data[127:64] */</span>
<a name="l11838"></a>11838     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a83398e67496b755cf12a98a93c51a7fb">rodt_hi0</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 0, data[127:64] */</span>
<a name="l11839"></a>11839     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aed9475f5e9daabfa5789ca456acdc66e">rodt_lo3</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 3, data[ 63: 0] */</span>
<a name="l11840"></a>11840     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#ac5406c4acb88420db935eb704480a1f3">rodt_lo2</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 2, data[ 63: 0] */</span>
<a name="l11841"></a>11841     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#acdcf72fe5ca4920c8cb114b1d136f5af">rodt_lo1</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 1, data[ 63: 0] */</span>
<a name="l11842"></a>11842     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a5c41a2d063e0a500938f57bc4e601651">rodt_lo0</a>                     : 4;  <span class="comment">/**&lt; Read ODT mask for position 0, data[ 63: 0] */</span>
<a name="l11843"></a>11843 <span class="preprocessor">#else</span>
<a name="l11844"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a5c41a2d063e0a500938f57bc4e601651">11844</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a5c41a2d063e0a500938f57bc4e601651">rodt_lo0</a>                     : 4;
<a name="l11845"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#acdcf72fe5ca4920c8cb114b1d136f5af">11845</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#acdcf72fe5ca4920c8cb114b1d136f5af">rodt_lo1</a>                     : 4;
<a name="l11846"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#ac5406c4acb88420db935eb704480a1f3">11846</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#ac5406c4acb88420db935eb704480a1f3">rodt_lo2</a>                     : 4;
<a name="l11847"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aed9475f5e9daabfa5789ca456acdc66e">11847</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aed9475f5e9daabfa5789ca456acdc66e">rodt_lo3</a>                     : 4;
<a name="l11848"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a83398e67496b755cf12a98a93c51a7fb">11848</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a83398e67496b755cf12a98a93c51a7fb">rodt_hi0</a>                     : 4;
<a name="l11849"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aaf21043398aac4e7d148afffdd7265d2">11849</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aaf21043398aac4e7d148afffdd7265d2">rodt_hi1</a>                     : 4;
<a name="l11850"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a1b37642aabce9ca3dc51f829889478e5">11850</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a1b37642aabce9ca3dc51f829889478e5">rodt_hi2</a>                     : 4;
<a name="l11851"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a705be1ecac8f768ed8611fb6c08f6ad9">11851</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#a705be1ecac8f768ed8611fb6c08f6ad9">rodt_hi3</a>                     : 4;
<a name="l11852"></a><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aad2e59ea8c79664afa718ea70f92a2db">11852</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html#aad2e59ea8c79664afa718ea70f92a2db">reserved_32_63</a>               : 32;
<a name="l11853"></a>11853 <span class="preprocessor">#endif</span>
<a name="l11854"></a>11854 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#aa534828b270672c1e32a6f8f4cc532be">s</a>;
<a name="l11855"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a99d2a2ff10e34ada74a1a84742383115">11855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a99d2a2ff10e34ada74a1a84742383115">cn30xx</a>;
<a name="l11856"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a1ee73966ef3e49f4daafa67461016725">11856</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a1ee73966ef3e49f4daafa67461016725">cn31xx</a>;
<a name="l11857"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a618b85c337e8b603232ae2517d09ccd0">11857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a618b85c337e8b603232ae2517d09ccd0">cn38xx</a>;
<a name="l11858"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a3fb8ee0168fca83a0f493c5516a45f7f">11858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a3fb8ee0168fca83a0f493c5516a45f7f">cn38xxp2</a>;
<a name="l11859"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#ab92ed468151cc8ab6911e9a86cd42a52">11859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#ab92ed468151cc8ab6911e9a86cd42a52">cn50xx</a>;
<a name="l11860"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a489f476983c255f71fcb8c98abdf3c9e">11860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a489f476983c255f71fcb8c98abdf3c9e">cn52xx</a>;
<a name="l11861"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a96a9d81c663cc72eefcb1d74b9d99323">11861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a96a9d81c663cc72eefcb1d74b9d99323">cn52xxp1</a>;
<a name="l11862"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a536e5f7022d69cb0242cb21706ca7448">11862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a536e5f7022d69cb0242cb21706ca7448">cn56xx</a>;
<a name="l11863"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a86a03edcc45f055dbbd6cca9317986fd">11863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a86a03edcc45f055dbbd6cca9317986fd">cn56xxp1</a>;
<a name="l11864"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a30cc6a73111d5800b3aa22a7f4904988">11864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#a30cc6a73111d5800b3aa22a7f4904988">cn58xx</a>;
<a name="l11865"></a><a class="code" href="unioncvmx__lmcx__rodt__ctl.html#afb8a8095addeb4e26568fd8f76ae0858">11865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__ctl_1_1cvmx__lmcx__rodt__ctl__s.html">cvmx_lmcx_rodt_ctl_s</a>           <a class="code" href="unioncvmx__lmcx__rodt__ctl.html#afb8a8095addeb4e26568fd8f76ae0858">cn58xxp1</a>;
<a name="l11866"></a>11866 };
<a name="l11867"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a771ec9a2a27ef02aed061505d6889d72">11867</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rodt__ctl.html" title="cvmx_lmc::_rodt_ctl">cvmx_lmcx_rodt_ctl</a> <a class="code" href="unioncvmx__lmcx__rodt__ctl.html" title="cvmx_lmc::_rodt_ctl">cvmx_lmcx_rodt_ctl_t</a>;
<a name="l11868"></a>11868 <span class="comment"></span>
<a name="l11869"></a>11869 <span class="comment">/**</span>
<a name="l11870"></a>11870 <span class="comment"> * cvmx_lmc#_rodt_mask</span>
<a name="l11871"></a>11871 <span class="comment"> *</span>
<a name="l11872"></a>11872 <span class="comment"> * System designers may desire to terminate DQ/DQS lines for higher frequency DDR operations,</span>
<a name="l11873"></a>11873 <span class="comment"> * especially on a multirank system. DDR3 DQ/DQS I/Os have built-in termination resistors that</span>
<a name="l11874"></a>11874 <span class="comment"> * can be turned on or off by the controller, after meeting TAOND and TAOF timing requirements.</span>
<a name="l11875"></a>11875 <span class="comment"> *</span>
<a name="l11876"></a>11876 <span class="comment"> * Each rank has its own ODT pin that fans out to all the memory parts in that DIMM. System</span>
<a name="l11877"></a>11877 <span class="comment"> * designers may prefer different combinations of ODT ONs for read operations into different</span>
<a name="l11878"></a>11878 <span class="comment"> * ranks. CNXXXX supports full programmability by way of the mask register below. Each rank</span>
<a name="l11879"></a>11879 <span class="comment"> * position has its own 4-bit programmable field. When the controller does a read to that rank,</span>
<a name="l11880"></a>11880 <span class="comment"> * it sets the 4 ODT pins to the MASK pins below. For example, when doing a read from Rank0, a</span>
<a name="l11881"></a>11881 <span class="comment"> * system designer may desire to terminate the lines with the resistor on DIMM0/Rank1. The mask</span>
<a name="l11882"></a>11882 <span class="comment"> * [RODT_D0_R0] would then be [0010].</span>
<a name="l11883"></a>11883 <span class="comment"> *</span>
<a name="l11884"></a>11884 <span class="comment"> * CNXXXX drives the appropriate mask values on the ODT pins by default. If this feature is not</span>
<a name="l11885"></a>11885 <span class="comment"> * required, write 0x0 in this register. Note that, as per the JEDEC DDR3 specifications, the ODT</span>
<a name="l11886"></a>11886 <span class="comment"> * pin for the rank that is being read should always be 0x0.</span>
<a name="l11887"></a>11887 <span class="comment"> * When a given RANK is selected, the RODT mask for that rank is used. The resulting RODT mask is</span>
<a name="l11888"></a>11888 <span class="comment"> * driven to the DIMMs in the following manner:</span>
<a name="l11889"></a>11889 <span class="comment"> */</span>
<a name="l11890"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html">11890</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rodt__mask.html" title="cvmx_lmc::_rodt_mask">cvmx_lmcx_rodt_mask</a> {
<a name="l11891"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a4144e9999cc2bb093689c3aa071cafdf">11891</a>     uint64_t <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a4144e9999cc2bb093689c3aa071cafdf">u64</a>;
<a name="l11892"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">11892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a> {
<a name="l11893"></a>11893 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11894"></a>11894 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a39fd65c94a42a57c02efd291179f6f2c">rodt_d3_r1</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM3, RANK1/DIMM3 in SingleRanked</span>
<a name="l11895"></a>11895 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l11896"></a>11896     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a64cbd79af38d7d9a380aa0103ca699b8">rodt_d3_r0</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM3, RANK0</span>
<a name="l11897"></a>11897 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l11898"></a>11898     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a2d899b54afcf14ee3dd3034d2aa97d6a">rodt_d2_r1</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM2, RANK1/DIMM2 in SingleRanked</span>
<a name="l11899"></a>11899 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l11900"></a>11900     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a54c062abe9a1ad793562f003e07107d4">rodt_d2_r0</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM2, RANK0</span>
<a name="l11901"></a>11901 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l11902"></a>11902     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a80a300b61974931b938f31df30bce110">rodt_d1_r1</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM1, RANK1/DIMM1 in SingleRanked. If RANK_ENA=1, [RODT_D1_R1]&lt;3&gt; must be</span>
<a name="l11903"></a>11903 <span class="comment">                                                         zero. Otherwise [RODT_D1_R1]&lt;3:0&gt; is not used and must be zero. */</span>
<a name="l11904"></a>11904     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a8b78a914eb2767aee809cb9af87931cc">rodt_d1_r0</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM1, RANK0. If RANK_ENA=1, [RODT_D1_RO]&lt;2&gt; must be zero. Otherwise,</span>
<a name="l11905"></a>11905 <span class="comment">                                                         [RODT_D1_RO]&lt;3:2,1&gt; must be zero. */</span>
<a name="l11906"></a>11906     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a0a6fe3edf0fde388c4c750b366803754">rodt_d0_r1</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM0, RANK1/DIMM0 in SingleRanked. If RANK_ENA=1, [RODT_D0_R1]&lt;1&gt; must be</span>
<a name="l11907"></a>11907 <span class="comment">                                                         zero. Otherwise, [RODT_D0_R1]&lt;3:0&gt; is not used and must be zero. */</span>
<a name="l11908"></a>11908     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a5e47ec79ecf639f2d98861284751fca8">rodt_d0_r0</a>                   : 8;  <span class="comment">/**&lt; Read ODT mask DIMM0, RANK0. If RANK_ENA=1, [RODT_D0_R0]&lt;0&gt; must be zero. Otherwise,</span>
<a name="l11909"></a>11909 <span class="comment">                                                         [RODT_D0_R0]&lt;1:0,3&gt; must be zero. */</span>
<a name="l11910"></a>11910 <span class="preprocessor">#else</span>
<a name="l11911"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a5e47ec79ecf639f2d98861284751fca8">11911</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a5e47ec79ecf639f2d98861284751fca8">rodt_d0_r0</a>                   : 8;
<a name="l11912"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a0a6fe3edf0fde388c4c750b366803754">11912</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a0a6fe3edf0fde388c4c750b366803754">rodt_d0_r1</a>                   : 8;
<a name="l11913"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a8b78a914eb2767aee809cb9af87931cc">11913</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a8b78a914eb2767aee809cb9af87931cc">rodt_d1_r0</a>                   : 8;
<a name="l11914"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a80a300b61974931b938f31df30bce110">11914</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a80a300b61974931b938f31df30bce110">rodt_d1_r1</a>                   : 8;
<a name="l11915"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a54c062abe9a1ad793562f003e07107d4">11915</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a54c062abe9a1ad793562f003e07107d4">rodt_d2_r0</a>                   : 8;
<a name="l11916"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a2d899b54afcf14ee3dd3034d2aa97d6a">11916</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a2d899b54afcf14ee3dd3034d2aa97d6a">rodt_d2_r1</a>                   : 8;
<a name="l11917"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a64cbd79af38d7d9a380aa0103ca699b8">11917</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a64cbd79af38d7d9a380aa0103ca699b8">rodt_d3_r0</a>                   : 8;
<a name="l11918"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a39fd65c94a42a57c02efd291179f6f2c">11918</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html#a39fd65c94a42a57c02efd291179f6f2c">rodt_d3_r1</a>                   : 8;
<a name="l11919"></a>11919 <span class="preprocessor">#endif</span>
<a name="l11920"></a>11920 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a9fd2ec5a2f3a78156e7fee78a6ecbf9e">s</a>;
<a name="l11921"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a6bc644f042dd937a20d41f301e47cfa0">11921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a6bc644f042dd937a20d41f301e47cfa0">cn61xx</a>;
<a name="l11922"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a60976cd03c2576c6b8d1e3a28aeeef89">11922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a60976cd03c2576c6b8d1e3a28aeeef89">cn63xx</a>;
<a name="l11923"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a93f606780c0a327128faf6523b3f2a84">11923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a93f606780c0a327128faf6523b3f2a84">cn63xxp1</a>;
<a name="l11924"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a450243d51614d19aaa7e5592d36e18d8">11924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a450243d51614d19aaa7e5592d36e18d8">cn66xx</a>;
<a name="l11925"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a8802ba976c617ea6a79088ef62dbf531">11925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a8802ba976c617ea6a79088ef62dbf531">cn68xx</a>;
<a name="l11926"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a346a7ca7079410dd01eb1f8b1251da8c">11926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a346a7ca7079410dd01eb1f8b1251da8c">cn68xxp1</a>;
<a name="l11927"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html">11927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html">cvmx_lmcx_rodt_mask_cn70xx</a> {
<a name="l11928"></a>11928 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11929"></a>11929 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a23ad39405529a35741218eecd7d01d22">reserved_28_63</a>               : 36;
<a name="l11930"></a>11930     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a163682d7091e1bea7489c26e4c265e63">rodt_d1_r1</a>                   : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11931"></a>11931     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a686a6c974de7a7f1ed66b0e51213949d">reserved_20_23</a>               : 4;
<a name="l11932"></a>11932     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#adf35627e43975bd93c1f6023918c2333">rodt_d1_r0</a>                   : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l11933"></a>11933     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a2ce9a4ad9b9b8541db942e09449c5815">reserved_12_15</a>               : 4;
<a name="l11934"></a>11934     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a96f222a5ae35e77e71130f3ad8dac90d">rodt_d0_r1</a>                   : 4;  <span class="comment">/**&lt; Read ODT mask DIMM0, RANK1/DIMM0 in SingleRanked. If RANK_ENA=1, [RODT_D0_R1]&lt;1&gt; must be</span>
<a name="l11935"></a>11935 <span class="comment">                                                         zero. Otherwise, [RODT_D0_R1]&lt;3:0&gt; is not used and must be zero. */</span>
<a name="l11936"></a>11936     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a1975a1ea16099c58710f64e508f7753e">reserved_4_7</a>                 : 4;
<a name="l11937"></a>11937     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#af696f45249a132047b9ee95e5de94464">rodt_d0_r0</a>                   : 4;  <span class="comment">/**&lt; Read ODT mask DIMM0, RANK0. If RANK_ENA=1, [RODT_D0_R0]&lt;0&gt; must be zero. Otherwise,</span>
<a name="l11938"></a>11938 <span class="comment">                                                         [RODT_D0_R0]&lt;1:0,3&gt; must be zero. */</span>
<a name="l11939"></a>11939 <span class="preprocessor">#else</span>
<a name="l11940"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#af696f45249a132047b9ee95e5de94464">11940</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#af696f45249a132047b9ee95e5de94464">rodt_d0_r0</a>                   : 4;
<a name="l11941"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a1975a1ea16099c58710f64e508f7753e">11941</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a1975a1ea16099c58710f64e508f7753e">reserved_4_7</a>                 : 4;
<a name="l11942"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a96f222a5ae35e77e71130f3ad8dac90d">11942</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a96f222a5ae35e77e71130f3ad8dac90d">rodt_d0_r1</a>                   : 4;
<a name="l11943"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a2ce9a4ad9b9b8541db942e09449c5815">11943</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a2ce9a4ad9b9b8541db942e09449c5815">reserved_12_15</a>               : 4;
<a name="l11944"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#adf35627e43975bd93c1f6023918c2333">11944</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#adf35627e43975bd93c1f6023918c2333">rodt_d1_r0</a>                   : 4;
<a name="l11945"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a686a6c974de7a7f1ed66b0e51213949d">11945</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a686a6c974de7a7f1ed66b0e51213949d">reserved_20_23</a>               : 4;
<a name="l11946"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a163682d7091e1bea7489c26e4c265e63">11946</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a163682d7091e1bea7489c26e4c265e63">rodt_d1_r1</a>                   : 4;
<a name="l11947"></a><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a23ad39405529a35741218eecd7d01d22">11947</a>     uint64_t <a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html#a23ad39405529a35741218eecd7d01d22">reserved_28_63</a>               : 36;
<a name="l11948"></a>11948 <span class="preprocessor">#endif</span>
<a name="l11949"></a>11949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a5e85a096d48474889b385f1f657a0e61">cn70xx</a>;
<a name="l11950"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#aef3ef82a6ac5b30d8f4c9611f1e69d95">11950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html">cvmx_lmcx_rodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__rodt__mask.html#aef3ef82a6ac5b30d8f4c9611f1e69d95">cn70xxp1</a>;
<a name="l11951"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a442c62771bdb35eafaa5bd3056fd5839">11951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html">cvmx_lmcx_rodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a442c62771bdb35eafaa5bd3056fd5839">cn73xx</a>;
<a name="l11952"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a3fe38811ee6d6a006f67ff2ad29441c7">11952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html">cvmx_lmcx_rodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a3fe38811ee6d6a006f67ff2ad29441c7">cn78xx</a>;
<a name="l11953"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a23f19a1cdd0ed4b98b774539e1911365">11953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html">cvmx_lmcx_rodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a23f19a1cdd0ed4b98b774539e1911365">cn78xxp1</a>;
<a name="l11954"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a001339f161f89fd86781cbf6a4d94dfe">11954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__s.html">cvmx_lmcx_rodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a001339f161f89fd86781cbf6a4d94dfe">cnf71xx</a>;
<a name="l11955"></a><a class="code" href="unioncvmx__lmcx__rodt__mask.html#a42545e89771f0dbc2d8d1baeb0db0021">11955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__rodt__mask_1_1cvmx__lmcx__rodt__mask__cn70xx.html">cvmx_lmcx_rodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__rodt__mask.html#a42545e89771f0dbc2d8d1baeb0db0021">cnf75xx</a>;
<a name="l11956"></a>11956 };
<a name="l11957"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a283f5a571e0805e1e7a3d233cbb053b5">11957</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__rodt__mask.html" title="cvmx_lmc::_rodt_mask">cvmx_lmcx_rodt_mask</a> <a class="code" href="unioncvmx__lmcx__rodt__mask.html" title="cvmx_lmc::_rodt_mask">cvmx_lmcx_rodt_mask_t</a>;
<a name="l11958"></a>11958 <span class="comment"></span>
<a name="l11959"></a>11959 <span class="comment">/**</span>
<a name="l11960"></a>11960 <span class="comment"> * cvmx_lmc#_scramble_cfg0</span>
<a name="l11961"></a>11961 <span class="comment"> *</span>
<a name="l11962"></a>11962 <span class="comment"> * LMC_SCRAMBLE_CFG0 = LMC Scramble Config0</span>
<a name="l11963"></a>11963 <span class="comment"> *</span>
<a name="l11964"></a>11964 <span class="comment"> */</span>
<a name="l11965"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html">11965</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html" title="cvmx_lmc::_scramble_cfg0">cvmx_lmcx_scramble_cfg0</a> {
<a name="l11966"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#af38a77f5bc5a9e59efa0948dc7f42b91">11966</a>     uint64_t <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#af38a77f5bc5a9e59efa0948dc7f42b91">u64</a>;
<a name="l11967"></a><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">11967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a> {
<a name="l11968"></a>11968 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11969"></a>11969 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html#ac80efdf4c942f189ce21785f9946f0c5">key</a>                          : 64; <span class="comment">/**&lt; Scramble key for data. Prior to enabling scrambling this key should be generated from a</span>
<a name="l11970"></a>11970 <span class="comment">                                                         cryptographically-secure random number generator such as RNM_RANDOM. */</span>
<a name="l11971"></a>11971 <span class="preprocessor">#else</span>
<a name="l11972"></a><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html#ac80efdf4c942f189ce21785f9946f0c5">11972</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html#ac80efdf4c942f189ce21785f9946f0c5">key</a>                          : 64;
<a name="l11973"></a>11973 <span class="preprocessor">#endif</span>
<a name="l11974"></a>11974 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#ad0cf27aa649ca4902d4c399b9107c61c">s</a>;
<a name="l11975"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a76d608e833957aa5b9169dd0c254e79a">11975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a76d608e833957aa5b9169dd0c254e79a">cn61xx</a>;
<a name="l11976"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a56dbde43029d9595ce47aa7423062607">11976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a56dbde43029d9595ce47aa7423062607">cn66xx</a>;
<a name="l11977"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a9291e944c28f12072ace18c0249245dc">11977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a9291e944c28f12072ace18c0249245dc">cn70xx</a>;
<a name="l11978"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#aff3426182809aed650466f927a490ba1">11978</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#aff3426182809aed650466f927a490ba1">cn70xxp1</a>;
<a name="l11979"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a44538cd8195db5dbdc50feb3a43ef51f">11979</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a44538cd8195db5dbdc50feb3a43ef51f">cn73xx</a>;
<a name="l11980"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a3387c0045bb96ecff28750820479baff">11980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a3387c0045bb96ecff28750820479baff">cn78xx</a>;
<a name="l11981"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a0c939d6244717ae43eb6c42493a94195">11981</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a0c939d6244717ae43eb6c42493a94195">cn78xxp1</a>;
<a name="l11982"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a395831d6cc5f9078c2159058af36ee7d">11982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#a395831d6cc5f9078c2159058af36ee7d">cnf71xx</a>;
<a name="l11983"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#ae1ca39d95dc5a05a1c0ae7d72f79f62e">11983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg0_1_1cvmx__lmcx__scramble__cfg0__s.html">cvmx_lmcx_scramble_cfg0_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html#ae1ca39d95dc5a05a1c0ae7d72f79f62e">cnf75xx</a>;
<a name="l11984"></a>11984 };
<a name="l11985"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a2457412e4cd55eb703d0efda6ae64a3e">11985</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scramble__cfg0.html" title="cvmx_lmc::_scramble_cfg0">cvmx_lmcx_scramble_cfg0</a> <a class="code" href="unioncvmx__lmcx__scramble__cfg0.html" title="cvmx_lmc::_scramble_cfg0">cvmx_lmcx_scramble_cfg0_t</a>;
<a name="l11986"></a>11986 <span class="comment"></span>
<a name="l11987"></a>11987 <span class="comment">/**</span>
<a name="l11988"></a>11988 <span class="comment"> * cvmx_lmc#_scramble_cfg1</span>
<a name="l11989"></a>11989 <span class="comment"> *</span>
<a name="l11990"></a>11990 <span class="comment"> * These registers set the aliasing that uses the lowest, legal chip select(s).</span>
<a name="l11991"></a>11991 <span class="comment"> *</span>
<a name="l11992"></a>11992 <span class="comment"> */</span>
<a name="l11993"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html">11993</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html" title="cvmx_lmc::_scramble_cfg1">cvmx_lmcx_scramble_cfg1</a> {
<a name="l11994"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a91f946c86820f212efd704243357587a">11994</a>     uint64_t <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a91f946c86820f212efd704243357587a">u64</a>;
<a name="l11995"></a><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">11995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a> {
<a name="l11996"></a>11996 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l11997"></a>11997 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html#a4318338061eaa439a48132dd6745376a">key</a>                          : 64; <span class="comment">/**&lt; Scramble key for addresses. Prior to enabling scrambling this key should be generated from</span>
<a name="l11998"></a>11998 <span class="comment">                                                         a cryptographically-secure random number generator such as RNM_RANDOM. */</span>
<a name="l11999"></a>11999 <span class="preprocessor">#else</span>
<a name="l12000"></a><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html#a4318338061eaa439a48132dd6745376a">12000</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html#a4318338061eaa439a48132dd6745376a">key</a>                          : 64;
<a name="l12001"></a>12001 <span class="preprocessor">#endif</span>
<a name="l12002"></a>12002 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#ac80abce693566dfc5e1fc05a23853fd2">s</a>;
<a name="l12003"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a94db6f5932949b26c374045ee9bfc5e3">12003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a94db6f5932949b26c374045ee9bfc5e3">cn61xx</a>;
<a name="l12004"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#af4019bfc76c3ee2b9c9ad7322cc15e4d">12004</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#af4019bfc76c3ee2b9c9ad7322cc15e4d">cn66xx</a>;
<a name="l12005"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#ad5c68884cecb6742a633761217963771">12005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#ad5c68884cecb6742a633761217963771">cn70xx</a>;
<a name="l12006"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a45d4fbe27553cce2f0f6243e0dc20d9f">12006</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a45d4fbe27553cce2f0f6243e0dc20d9f">cn70xxp1</a>;
<a name="l12007"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#acba1675fc5590eacfd113eafc3f94f34">12007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#acba1675fc5590eacfd113eafc3f94f34">cn73xx</a>;
<a name="l12008"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a01898c4c2034f8a497fa8d704fed8e49">12008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a01898c4c2034f8a497fa8d704fed8e49">cn78xx</a>;
<a name="l12009"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a9127ce7080636627172608ac84bb3fff">12009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a9127ce7080636627172608ac84bb3fff">cn78xxp1</a>;
<a name="l12010"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a4a6682271545276af5155e76df0a68aa">12010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#a4a6682271545276af5155e76df0a68aa">cnf71xx</a>;
<a name="l12011"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#af25140dadaa43aadc8a7c0c2764fb192">12011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg1_1_1cvmx__lmcx__scramble__cfg1__s.html">cvmx_lmcx_scramble_cfg1_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html#af25140dadaa43aadc8a7c0c2764fb192">cnf75xx</a>;
<a name="l12012"></a>12012 };
<a name="l12013"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a63ede02ffbd8666e6637bcbeaa6635ca">12013</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scramble__cfg1.html" title="cvmx_lmc::_scramble_cfg1">cvmx_lmcx_scramble_cfg1</a> <a class="code" href="unioncvmx__lmcx__scramble__cfg1.html" title="cvmx_lmc::_scramble_cfg1">cvmx_lmcx_scramble_cfg1_t</a>;
<a name="l12014"></a>12014 <span class="comment"></span>
<a name="l12015"></a>12015 <span class="comment">/**</span>
<a name="l12016"></a>12016 <span class="comment"> * cvmx_lmc#_scramble_cfg2</span>
<a name="l12017"></a>12017 <span class="comment"> */</span>
<a name="l12018"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg2.html">12018</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scramble__cfg2.html" title="cvmx_lmc::_scramble_cfg2">cvmx_lmcx_scramble_cfg2</a> {
<a name="l12019"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#abe811f3b3d6fe707965ad70bcdd3e5a9">12019</a>     uint64_t <a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#abe811f3b3d6fe707965ad70bcdd3e5a9">u64</a>;
<a name="l12020"></a><a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html">12020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html">cvmx_lmcx_scramble_cfg2_s</a> {
<a name="l12021"></a>12021 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12022"></a>12022 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html#afb488f628c3030de655fdec0fb50f301">key</a>                          : 64; <span class="comment">/**&lt; Scramble key for data. */</span>
<a name="l12023"></a>12023 <span class="preprocessor">#else</span>
<a name="l12024"></a><a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html#afb488f628c3030de655fdec0fb50f301">12024</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html#afb488f628c3030de655fdec0fb50f301">key</a>                          : 64;
<a name="l12025"></a>12025 <span class="preprocessor">#endif</span>
<a name="l12026"></a>12026 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#a2f64f32c5cb10ab1b49b21ad2f321ae4">s</a>;
<a name="l12027"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#aefb5b1f93e7c817a31002619252b0b42">12027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html">cvmx_lmcx_scramble_cfg2_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#aefb5b1f93e7c817a31002619252b0b42">cn73xx</a>;
<a name="l12028"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#a5fd9e82fb26489bda12ba9ac6e6eff0b">12028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html">cvmx_lmcx_scramble_cfg2_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#a5fd9e82fb26489bda12ba9ac6e6eff0b">cn78xx</a>;
<a name="l12029"></a><a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#a547e979d7331005917448071f677f54e">12029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scramble__cfg2_1_1cvmx__lmcx__scramble__cfg2__s.html">cvmx_lmcx_scramble_cfg2_s</a>      <a class="code" href="unioncvmx__lmcx__scramble__cfg2.html#a547e979d7331005917448071f677f54e">cnf75xx</a>;
<a name="l12030"></a>12030 };
<a name="l12031"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a4ec6bbf1d0a7fcdfac59f7bf15e2e713">12031</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scramble__cfg2.html" title="cvmx_lmc::_scramble_cfg2">cvmx_lmcx_scramble_cfg2</a> <a class="code" href="unioncvmx__lmcx__scramble__cfg2.html" title="cvmx_lmc::_scramble_cfg2">cvmx_lmcx_scramble_cfg2_t</a>;
<a name="l12032"></a>12032 <span class="comment"></span>
<a name="l12033"></a>12033 <span class="comment">/**</span>
<a name="l12034"></a>12034 <span class="comment"> * cvmx_lmc#_scrambled_fadr</span>
<a name="l12035"></a>12035 <span class="comment"> *</span>
<a name="l12036"></a>12036 <span class="comment"> * LMC()_FADR captures the failing pre-scrambled address location (split into DIMM, bunk,</span>
<a name="l12037"></a>12037 <span class="comment"> * bank, etc). If scrambling is off, LMC()_FADR also captures the failing physical location</span>
<a name="l12038"></a>12038 <span class="comment"> * in the DRAM parts. LMC()_SCRAMBLED_FADR captures the actual failing address location in</span>
<a name="l12039"></a>12039 <span class="comment"> * the physical DRAM parts, i.e.:</span>
<a name="l12040"></a>12040 <span class="comment"> *</span>
<a name="l12041"></a>12041 <span class="comment"> * * If scrambling is on, LMC()_SCRAMBLED_FADR contains the failing physical location in the</span>
<a name="l12042"></a>12042 <span class="comment"> * DRAM parts (split into DIMM, bunk, bank, etc).</span>
<a name="l12043"></a>12043 <span class="comment"> *</span>
<a name="l12044"></a>12044 <span class="comment"> * * If scrambling is off, the pre-scramble and post-scramble addresses are the same, and so the</span>
<a name="l12045"></a>12045 <span class="comment"> * contents of LMC()_SCRAMBLED_FADR match the contents of LMC()_FADR.</span>
<a name="l12046"></a>12046 <span class="comment"> *</span>
<a name="l12047"></a>12047 <span class="comment"> * This register only captures the first transaction with ECC errors. A DED error can over-write</span>
<a name="l12048"></a>12048 <span class="comment"> * this register with its failing addresses if the first error was a SEC. If you write</span>
<a name="l12049"></a>12049 <span class="comment"> * LMC()_CONFIG -&gt; SEC_ERR/DED_ERR, it clears the error bits and captures the next failing</span>
<a name="l12050"></a>12050 <span class="comment"> * address. If [FDIMM] is 1, that means the error is in the higher DIMM.</span>
<a name="l12051"></a>12051 <span class="comment"> */</span>
<a name="l12052"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html">12052</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html" title="cvmx_lmc::_scrambled_fadr">cvmx_lmcx_scrambled_fadr</a> {
<a name="l12053"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#a4b3b3c2231b9be4a17b79213208f19bd">12053</a>     uint64_t <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#a4b3b3c2231b9be4a17b79213208f19bd">u64</a>;
<a name="l12054"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html">12054</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html">cvmx_lmcx_scrambled_fadr_s</a> {
<a name="l12055"></a>12055 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12056"></a>12056 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a78038987c7456f6be08c317ac3ef9c7e">reserved_43_63</a>               : 21;
<a name="l12057"></a>12057     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a5494d0078a2241a5d3670bb1e946f1fe">fcid</a>                         : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l12058"></a>12058     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#ad63cd1ab8d2059f0863f2f8111d9a91f">fill_order</a>                   : 2;  <span class="comment">/**&lt; Fill order for failing transaction. */</span>
<a name="l12059"></a>12059     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a8559b41499d0393120808d4887b52ba6">reserved_14_37</a>               : 24;
<a name="l12060"></a>12060     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a8e26f9138476021f445b4a394af4d6dc">fcol</a>                         : 14; <span class="comment">/**&lt; Failing column address &lt;13:0&gt;. Technically, represents the address of the 128b data that</span>
<a name="l12061"></a>12061 <span class="comment">                                                         had an ECC error, i.e., FCOL&lt;0&gt; is always 0. Can be used in conjunction with</span>
<a name="l12062"></a>12062 <span class="comment">                                                         LMC()_CONFIG[DED_ERR] to isolate the 64b chunk of data in error. */</span>
<a name="l12063"></a>12063 <span class="preprocessor">#else</span>
<a name="l12064"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a8e26f9138476021f445b4a394af4d6dc">12064</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a8e26f9138476021f445b4a394af4d6dc">fcol</a>                         : 14;
<a name="l12065"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a8559b41499d0393120808d4887b52ba6">12065</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a8559b41499d0393120808d4887b52ba6">reserved_14_37</a>               : 24;
<a name="l12066"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#ad63cd1ab8d2059f0863f2f8111d9a91f">12066</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#ad63cd1ab8d2059f0863f2f8111d9a91f">fill_order</a>                   : 2;
<a name="l12067"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a5494d0078a2241a5d3670bb1e946f1fe">12067</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a5494d0078a2241a5d3670bb1e946f1fe">fcid</a>                         : 3;
<a name="l12068"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a78038987c7456f6be08c317ac3ef9c7e">12068</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__s.html#a78038987c7456f6be08c317ac3ef9c7e">reserved_43_63</a>               : 21;
<a name="l12069"></a>12069 <span class="preprocessor">#endif</span>
<a name="l12070"></a>12070 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#a068a1b52a91da283277b0d2672af8169">s</a>;
<a name="l12071"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html">12071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html">cvmx_lmcx_scrambled_fadr_cn61xx</a> {
<a name="l12072"></a>12072 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12073"></a>12073 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a7b9559a6ba873040db838bf1c4b9e546">reserved_36_63</a>               : 28;
<a name="l12074"></a>12074     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#af15209c36abed0b285696c3ac7c50eb1">fdimm</a>                        : 2;  <span class="comment">/**&lt; Failing DIMM# */</span>
<a name="l12075"></a>12075     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a53b73cd598a349d97f10bd45476a7df7">fbunk</a>                        : 1;  <span class="comment">/**&lt; Failing Rank */</span>
<a name="l12076"></a>12076     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a3c2096009bff04ddfd0dca15062d3e2f">fbank</a>                        : 3;  <span class="comment">/**&lt; Failing Bank[2:0] */</span>
<a name="l12077"></a>12077     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#aa2a16620b1cf60e256b753344285d90e">frow</a>                         : 16; <span class="comment">/**&lt; Failing Row Address[15:0] */</span>
<a name="l12078"></a>12078     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a91eca7e646f6655d9757e269e2ce6c66">fcol</a>                         : 14; <span class="comment">/**&lt; Failing Column Address[13:0]</span>
<a name="l12079"></a>12079 <span class="comment">                                                         Technically, represents the address of the 128b data</span>
<a name="l12080"></a>12080 <span class="comment">                                                         that had an ecc error, i.e., fcol[0] is always 0. Can</span>
<a name="l12081"></a>12081 <span class="comment">                                                         be used in conjuction with LMC*_CONFIG[DED_ERR] to</span>
<a name="l12082"></a>12082 <span class="comment">                                                         isolate the 64b chunk of data in error */</span>
<a name="l12083"></a>12083 <span class="preprocessor">#else</span>
<a name="l12084"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a91eca7e646f6655d9757e269e2ce6c66">12084</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a91eca7e646f6655d9757e269e2ce6c66">fcol</a>                         : 14;
<a name="l12085"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#aa2a16620b1cf60e256b753344285d90e">12085</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#aa2a16620b1cf60e256b753344285d90e">frow</a>                         : 16;
<a name="l12086"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a3c2096009bff04ddfd0dca15062d3e2f">12086</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a3c2096009bff04ddfd0dca15062d3e2f">fbank</a>                        : 3;
<a name="l12087"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a53b73cd598a349d97f10bd45476a7df7">12087</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a53b73cd598a349d97f10bd45476a7df7">fbunk</a>                        : 1;
<a name="l12088"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#af15209c36abed0b285696c3ac7c50eb1">12088</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#af15209c36abed0b285696c3ac7c50eb1">fdimm</a>                        : 2;
<a name="l12089"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a7b9559a6ba873040db838bf1c4b9e546">12089</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html#a7b9559a6ba873040db838bf1c4b9e546">reserved_36_63</a>               : 28;
<a name="l12090"></a>12090 <span class="preprocessor">#endif</span>
<a name="l12091"></a>12091 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#ac351186f8a2a2f14a55eee5c75f2e4d7">cn61xx</a>;
<a name="l12092"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#ac17e5242315535d9f0dac399265f9203">12092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html">cvmx_lmcx_scrambled_fadr_cn61xx</a> <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#ac17e5242315535d9f0dac399265f9203">cn66xx</a>;
<a name="l12093"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html">12093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html">cvmx_lmcx_scrambled_fadr_cn70xx</a> {
<a name="l12094"></a>12094 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12095"></a>12095 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a15ef822b95b333cdaa5503edb6f8488e">reserved_40_63</a>               : 24;
<a name="l12096"></a>12096     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#adb1f4b56e8e0eac58860e4f887065215">fill_order</a>                   : 2;  <span class="comment">/**&lt; Fill order for failing transaction. */</span>
<a name="l12097"></a>12097     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a4b4817d43624623b2716cf018690360e">fdimm</a>                        : 1;  <span class="comment">/**&lt; Failing DIMM number. */</span>
<a name="l12098"></a>12098     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a49e3613656253bdcd332f1054f8045aa">fbunk</a>                        : 1;  <span class="comment">/**&lt; Failing rank number. */</span>
<a name="l12099"></a>12099     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a5bd37fbc7e350c6eee5acaf9715487cf">fbank</a>                        : 4;  <span class="comment">/**&lt; Failing bank number. Bits &lt;3:0&gt;. */</span>
<a name="l12100"></a>12100     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#afcdc3dbc536a85535b06b6e70a5ea38c">frow</a>                         : 18; <span class="comment">/**&lt; Failing row address. Bits &lt;17:0&gt;. */</span>
<a name="l12101"></a>12101     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a7fec6bd5b95c63558badd6e9cba2d1fe">fcol</a>                         : 14; <span class="comment">/**&lt; Failing column address &lt;13:0&gt;. Technically, represents the address of the 128b data that</span>
<a name="l12102"></a>12102 <span class="comment">                                                         had an ECC error, i.e., FCOL&lt;0&gt; is always 0. Can be used in conjunction with</span>
<a name="l12103"></a>12103 <span class="comment">                                                         LMC(0..0)_CONFIG[DED_ERR] to isolate the 64b chunk of data in error. */</span>
<a name="l12104"></a>12104 <span class="preprocessor">#else</span>
<a name="l12105"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a7fec6bd5b95c63558badd6e9cba2d1fe">12105</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a7fec6bd5b95c63558badd6e9cba2d1fe">fcol</a>                         : 14;
<a name="l12106"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#afcdc3dbc536a85535b06b6e70a5ea38c">12106</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#afcdc3dbc536a85535b06b6e70a5ea38c">frow</a>                         : 18;
<a name="l12107"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a5bd37fbc7e350c6eee5acaf9715487cf">12107</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a5bd37fbc7e350c6eee5acaf9715487cf">fbank</a>                        : 4;
<a name="l12108"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a49e3613656253bdcd332f1054f8045aa">12108</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a49e3613656253bdcd332f1054f8045aa">fbunk</a>                        : 1;
<a name="l12109"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a4b4817d43624623b2716cf018690360e">12109</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a4b4817d43624623b2716cf018690360e">fdimm</a>                        : 1;
<a name="l12110"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#adb1f4b56e8e0eac58860e4f887065215">12110</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#adb1f4b56e8e0eac58860e4f887065215">fill_order</a>                   : 2;
<a name="l12111"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a15ef822b95b333cdaa5503edb6f8488e">12111</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html#a15ef822b95b333cdaa5503edb6f8488e">reserved_40_63</a>               : 24;
<a name="l12112"></a>12112 <span class="preprocessor">#endif</span>
<a name="l12113"></a>12113 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#ad5f55740df2cf96ee6002c7f75e9e172">cn70xx</a>;
<a name="l12114"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#aff32ed9783f22f93f8515260aa81a00f">12114</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn70xx.html">cvmx_lmcx_scrambled_fadr_cn70xx</a> <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#aff32ed9783f22f93f8515260aa81a00f">cn70xxp1</a>;
<a name="l12115"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html">12115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html">cvmx_lmcx_scrambled_fadr_cn73xx</a> {
<a name="l12116"></a>12116 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12117"></a>12117 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a9d757ee7437542ba7c43413848da0812">reserved_43_63</a>               : 21;
<a name="l12118"></a>12118     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a1d3fc68934b1675e164a259ff5a33cb8">fcid</a>                         : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l12119"></a>12119     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#aa639217f9b09f9eaf2e5de25c2604ea1">fill_order</a>                   : 2;  <span class="comment">/**&lt; Fill order for failing transaction. */</span>
<a name="l12120"></a>12120     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#ac5dd8f2f810e18d9fe7a3ba1fead523f">fdimm</a>                        : 1;  <span class="comment">/**&lt; Failing DIMM number. */</span>
<a name="l12121"></a>12121     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#afbfc1dfc228619c2b4064a52ef37707e">fbunk</a>                        : 1;  <span class="comment">/**&lt; Failing rank number. */</span>
<a name="l12122"></a>12122     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a5d5a502706fbe515c288558eee46c803">fbank</a>                        : 4;  <span class="comment">/**&lt; Failing bank number. Bits &lt;3:0&gt;. */</span>
<a name="l12123"></a>12123     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#aaa2e2718630f118793f769cbb06395ca">frow</a>                         : 18; <span class="comment">/**&lt; Failing row address. Bits &lt;17:0&gt;. */</span>
<a name="l12124"></a>12124     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a40c8b0abb7bb0f51d04567e56b3f9d31">fcol</a>                         : 14; <span class="comment">/**&lt; Failing column address &lt;13:0&gt;. Technically, represents the address of the 128b data that</span>
<a name="l12125"></a>12125 <span class="comment">                                                         had an ECC error, i.e., FCOL&lt;0&gt; is always 0. Can be used in conjunction with</span>
<a name="l12126"></a>12126 <span class="comment">                                                         LMC()_CONFIG[DED_ERR] to isolate the 64b chunk of data in error. */</span>
<a name="l12127"></a>12127 <span class="preprocessor">#else</span>
<a name="l12128"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a40c8b0abb7bb0f51d04567e56b3f9d31">12128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a40c8b0abb7bb0f51d04567e56b3f9d31">fcol</a>                         : 14;
<a name="l12129"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#aaa2e2718630f118793f769cbb06395ca">12129</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#aaa2e2718630f118793f769cbb06395ca">frow</a>                         : 18;
<a name="l12130"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a5d5a502706fbe515c288558eee46c803">12130</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a5d5a502706fbe515c288558eee46c803">fbank</a>                        : 4;
<a name="l12131"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#afbfc1dfc228619c2b4064a52ef37707e">12131</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#afbfc1dfc228619c2b4064a52ef37707e">fbunk</a>                        : 1;
<a name="l12132"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#ac5dd8f2f810e18d9fe7a3ba1fead523f">12132</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#ac5dd8f2f810e18d9fe7a3ba1fead523f">fdimm</a>                        : 1;
<a name="l12133"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#aa639217f9b09f9eaf2e5de25c2604ea1">12133</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#aa639217f9b09f9eaf2e5de25c2604ea1">fill_order</a>                   : 2;
<a name="l12134"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a1d3fc68934b1675e164a259ff5a33cb8">12134</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a1d3fc68934b1675e164a259ff5a33cb8">fcid</a>                         : 3;
<a name="l12135"></a><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a9d757ee7437542ba7c43413848da0812">12135</a>     uint64_t <a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html#a9d757ee7437542ba7c43413848da0812">reserved_43_63</a>               : 21;
<a name="l12136"></a>12136 <span class="preprocessor">#endif</span>
<a name="l12137"></a>12137 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#a08bf9029ffddee8cebb06d7b7bfbe63c">cn73xx</a>;
<a name="l12138"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#ab5cedc5a6734f457d178931068724880">12138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html">cvmx_lmcx_scrambled_fadr_cn73xx</a> <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#ab5cedc5a6734f457d178931068724880">cn78xx</a>;
<a name="l12139"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#abf1793ceaa0ca657bd6c4a496f8191a7">12139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html">cvmx_lmcx_scrambled_fadr_cn73xx</a> <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#abf1793ceaa0ca657bd6c4a496f8191a7">cn78xxp1</a>;
<a name="l12140"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#affe28e0f0405245a5db2d0cab39cbe77">12140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn61xx.html">cvmx_lmcx_scrambled_fadr_cn61xx</a> <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#affe28e0f0405245a5db2d0cab39cbe77">cnf71xx</a>;
<a name="l12141"></a><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#a15117c1e690cb0e347ccecf43a3937c6">12141</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__scrambled__fadr_1_1cvmx__lmcx__scrambled__fadr__cn73xx.html">cvmx_lmcx_scrambled_fadr_cn73xx</a> <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html#a15117c1e690cb0e347ccecf43a3937c6">cnf75xx</a>;
<a name="l12142"></a>12142 };
<a name="l12143"></a><a class="code" href="cvmx-lmcx-defs_8h.html#adf84d522ed0f5138e63eb76467f38266">12143</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__scrambled__fadr.html" title="cvmx_lmc::_scrambled_fadr">cvmx_lmcx_scrambled_fadr</a> <a class="code" href="unioncvmx__lmcx__scrambled__fadr.html" title="cvmx_lmc::_scrambled_fadr">cvmx_lmcx_scrambled_fadr_t</a>;
<a name="l12144"></a>12144 <span class="comment"></span>
<a name="l12145"></a>12145 <span class="comment">/**</span>
<a name="l12146"></a>12146 <span class="comment"> * cvmx_lmc#_seq_ctl</span>
<a name="l12147"></a>12147 <span class="comment"> *</span>
<a name="l12148"></a>12148 <span class="comment"> * This register is used to initiate the various control sequences in the LMC.</span>
<a name="l12149"></a>12149 <span class="comment"> *</span>
<a name="l12150"></a>12150 <span class="comment"> */</span>
<a name="l12151"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html">12151</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__seq__ctl.html" title="cvmx_lmc::_seq_ctl">cvmx_lmcx_seq_ctl</a> {
<a name="l12152"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html#aabc11aee3d0198a35342fd5360fb01ba">12152</a>     uint64_t <a class="code" href="unioncvmx__lmcx__seq__ctl.html#aabc11aee3d0198a35342fd5360fb01ba">u64</a>;
<a name="l12153"></a><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">12153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">cvmx_lmcx_seq_ctl_s</a> {
<a name="l12154"></a>12154 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12155"></a>12155 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a40c0428f2a54679d4a8d4e6b50cea7b1">reserved_6_63</a>                : 58;
<a name="l12156"></a>12156     uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a53fc43b44b74216be056e7f25d4759bd">seq_complete</a>                 : 1;  <span class="comment">/**&lt; Sequence complete. This bit is cleared when [INIT_START] is set to a 1 and then is set to</span>
<a name="l12157"></a>12157 <span class="comment">                                                         1</span>
<a name="l12158"></a>12158 <span class="comment">                                                         when the sequence is completed. */</span>
<a name="l12159"></a>12159     uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a1c6bc386f49383a95257e05a5ed3deee">seq_sel</a>                      : 4;  <span class="comment">/**&lt; Selects the sequence that LMC runs after a 0-&gt;1 transition on [INIT_START], as</span>
<a name="l12160"></a>12160 <span class="comment">                                                         enumerated by LMC_SEQ_SEL_E.</span>
<a name="l12161"></a>12161 <span class="comment">                                                         LMC writes the LMC()_MODEREG_PARAMS0 and LMC()_MODEREG_PARAMS1 CSR field values</span>
<a name="l12162"></a>12162 <span class="comment">                                                         to the Mode registers in the DRAM parts (i.e. MR0-MR6) as part of some of</span>
<a name="l12163"></a>12163 <span class="comment">                                                         these sequences.</span>
<a name="l12164"></a>12164 <span class="comment">                                                         Refer to the LMC()_MODEREG_PARAMS0 and LMC()_MODEREG_PARAMS1 descriptions for more</span>
<a name="l12165"></a>12165 <span class="comment">                                                         details. */</span>
<a name="l12166"></a>12166     uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a8a89e003f70cd7efc2bf9aa62c061f96">init_start</a>                   : 1;  <span class="comment">/**&lt; A 0-&gt;1 transition starts the DDR memory sequence that is selected by</span>
<a name="l12167"></a>12167 <span class="comment">                                                         LMC()_SEQ_CTL[SEQ_SEL].</span>
<a name="l12168"></a>12168 <span class="comment">                                                         This register is a one-shot and clears itself each time it is set. */</span>
<a name="l12169"></a>12169 <span class="preprocessor">#else</span>
<a name="l12170"></a><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a8a89e003f70cd7efc2bf9aa62c061f96">12170</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a8a89e003f70cd7efc2bf9aa62c061f96">init_start</a>                   : 1;
<a name="l12171"></a><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a1c6bc386f49383a95257e05a5ed3deee">12171</a>     uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a1c6bc386f49383a95257e05a5ed3deee">seq_sel</a>                      : 4;
<a name="l12172"></a><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a53fc43b44b74216be056e7f25d4759bd">12172</a>     uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a53fc43b44b74216be056e7f25d4759bd">seq_complete</a>                 : 1;
<a name="l12173"></a><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a40c0428f2a54679d4a8d4e6b50cea7b1">12173</a>     uint64_t <a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html#a40c0428f2a54679d4a8d4e6b50cea7b1">reserved_6_63</a>                : 58;
<a name="l12174"></a>12174 <span class="preprocessor">#endif</span>
<a name="l12175"></a>12175 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__seq__ctl.html#aa513ec029aa78b7e70ccd58c8317b0eb">s</a>;
<a name="l12176"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html#acec710611c7478964d1ef19f0bc4f610">12176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">cvmx_lmcx_seq_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__seq__ctl.html#acec710611c7478964d1ef19f0bc4f610">cn70xx</a>;
<a name="l12177"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html#a41a394e990136dd9dc8d07687130da7c">12177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">cvmx_lmcx_seq_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__seq__ctl.html#a41a394e990136dd9dc8d07687130da7c">cn70xxp1</a>;
<a name="l12178"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html#a618f62d2e64c6a56af820c2491cc3791">12178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">cvmx_lmcx_seq_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__seq__ctl.html#a618f62d2e64c6a56af820c2491cc3791">cn73xx</a>;
<a name="l12179"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html#a4531c93eb679cf7d0d8e7c85111c9699">12179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">cvmx_lmcx_seq_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__seq__ctl.html#a4531c93eb679cf7d0d8e7c85111c9699">cn78xx</a>;
<a name="l12180"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html#a3673385caf1972d2b5465f3ef750dba7">12180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">cvmx_lmcx_seq_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__seq__ctl.html#a3673385caf1972d2b5465f3ef750dba7">cn78xxp1</a>;
<a name="l12181"></a><a class="code" href="unioncvmx__lmcx__seq__ctl.html#aefb12178f58f1193314063bdf1e2b099">12181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__seq__ctl_1_1cvmx__lmcx__seq__ctl__s.html">cvmx_lmcx_seq_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__seq__ctl.html#aefb12178f58f1193314063bdf1e2b099">cnf75xx</a>;
<a name="l12182"></a>12182 };
<a name="l12183"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a431905dca2558ef93fe4780925409a3f">12183</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__seq__ctl.html" title="cvmx_lmc::_seq_ctl">cvmx_lmcx_seq_ctl</a> <a class="code" href="unioncvmx__lmcx__seq__ctl.html" title="cvmx_lmc::_seq_ctl">cvmx_lmcx_seq_ctl_t</a>;
<a name="l12184"></a>12184 <span class="comment"></span>
<a name="l12185"></a>12185 <span class="comment">/**</span>
<a name="l12186"></a>12186 <span class="comment"> * cvmx_lmc#_slot_ctl0</span>
<a name="l12187"></a>12187 <span class="comment"> *</span>
<a name="l12188"></a>12188 <span class="comment"> * This register is an assortment of control fields needed by the memory controller. If software</span>
<a name="l12189"></a>12189 <span class="comment"> * has not previously written to this register (since the last DRESET), hardware updates the</span>
<a name="l12190"></a>12190 <span class="comment"> * fields in this register to the minimum allowed value when any of LMC()_RLEVEL_RANK(),</span>
<a name="l12191"></a>12191 <span class="comment"> * LMC()_WLEVEL_RANK(), LMC()_CONTROL, and LMC()_MODEREG_PARAMS0 registers</span>
<a name="l12192"></a>12192 <span class="comment"> * change. Ideally, only read this register after LMC has been initialized and</span>
<a name="l12193"></a>12193 <span class="comment"> * LMC()_RLEVEL_RANK(), LMC()_WLEVEL_RANK() have valid data.</span>
<a name="l12194"></a>12194 <span class="comment"> *</span>
<a name="l12195"></a>12195 <span class="comment"> * The interpretation of the fields in this register depends on LMC(0)_CONFIG[DDR2T]:</span>
<a name="l12196"></a>12196 <span class="comment"> *</span>
<a name="l12197"></a>12197 <span class="comment"> * * If LMC()_CONFIG[DDR2T]=1, (FieldValue + 4) is the minimum CK cycles between when</span>
<a name="l12198"></a>12198 <span class="comment"> * the DRAM part registers CAS commands of the first and second types from different cache</span>
<a name="l12199"></a>12199 <span class="comment"> * blocks.</span>
<a name="l12200"></a>12200 <span class="comment"> *</span>
<a name="l12201"></a>12201 <span class="comment"> * If LMC()_CONFIG[DDR2T]=0, (FieldValue + 3) is the minimum CK cycles between when the DRAM</span>
<a name="l12202"></a>12202 <span class="comment"> * part registers CAS commands of the first and second types from different cache blocks.</span>
<a name="l12203"></a>12203 <span class="comment"> * FieldValue = 0 is always illegal in this case.</span>
<a name="l12204"></a>12204 <span class="comment"> * The hardware-calculated minimums for these fields are shown in LMC(0)_SLOT_CTL0 Hardware-</span>
<a name="l12205"></a>12205 <span class="comment"> * Calculated Minimums.</span>
<a name="l12206"></a>12206 <span class="comment"> */</span>
<a name="l12207"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html">12207</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl0.html" title="cvmx_lmc::_slot_ctl0">cvmx_lmcx_slot_ctl0</a> {
<a name="l12208"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ad6818dd4c21ba9c4e02522f00ac4ea20">12208</a>     uint64_t <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ad6818dd4c21ba9c4e02522f00ac4ea20">u64</a>;
<a name="l12209"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html">12209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html">cvmx_lmcx_slot_ctl0_s</a> {
<a name="l12210"></a>12210 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12211"></a>12211 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af0c5a1fe2baf39daef241bf114cf4032">reserved_50_63</a>               : 14;
<a name="l12212"></a>12212     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af8dd769edc115679c1c126b89af2f22e">w2r_l_init_ext</a>               : 1;  <span class="comment">/**&lt; A 1-bit extenstion to the [W2R_L_INIT] register. */</span>
<a name="l12213"></a>12213     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a91f0aef49ed97b629c0ecca126263cd4">w2r_init_ext</a>                 : 1;  <span class="comment">/**&lt; A 1-bit extension to the [W2R_INIT] register. */</span>
<a name="l12214"></a>12214     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#ab7c6dac2664961891307ca7f16005ea9">w2w_l_init</a>                   : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12215"></a>12215 <span class="comment">                                                         accesses to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12216"></a>12216     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a249b419a64c1eea81b3452eeb8f34b92">w2r_l_init</a>                   : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12217"></a>12217 <span class="comment">                                                         to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12218"></a>12218     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a73a91f697cedb0e55e3e84dee3b9367e">r2w_l_init</a>                   : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12219"></a>12219 <span class="comment">                                                         to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12220"></a>12220     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a6e91738b2e98e8d24a2e1dd3728655b9">r2r_l_init</a>                   : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12221"></a>12221 <span class="comment">                                                         to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12222"></a>12222     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#aef49b4410f0046ca785006e080bdf43d">w2w_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12223"></a>12223 <span class="comment">                                                         accesses to the same rank and DIMM. */</span>
<a name="l12224"></a>12224     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af80c1deebe198bf50e3696683e2f49fc">w2r_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12225"></a>12225 <span class="comment">                                                         to the same rank and DIMM. */</span>
<a name="l12226"></a>12226     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a8fa9aaac0b5c684482476a0b1abb1543">r2w_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12227"></a>12227 <span class="comment">                                                         to the same rank and DIMM. */</span>
<a name="l12228"></a>12228     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a9b5983101b12b521929f9f845d5cc03e">r2r_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12229"></a>12229 <span class="comment">                                                         to the same rank and DIMM. */</span>
<a name="l12230"></a>12230 <span class="preprocessor">#else</span>
<a name="l12231"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a9b5983101b12b521929f9f845d5cc03e">12231</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a9b5983101b12b521929f9f845d5cc03e">r2r_init</a>                     : 6;
<a name="l12232"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a8fa9aaac0b5c684482476a0b1abb1543">12232</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a8fa9aaac0b5c684482476a0b1abb1543">r2w_init</a>                     : 6;
<a name="l12233"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af80c1deebe198bf50e3696683e2f49fc">12233</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af80c1deebe198bf50e3696683e2f49fc">w2r_init</a>                     : 6;
<a name="l12234"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#aef49b4410f0046ca785006e080bdf43d">12234</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#aef49b4410f0046ca785006e080bdf43d">w2w_init</a>                     : 6;
<a name="l12235"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a6e91738b2e98e8d24a2e1dd3728655b9">12235</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a6e91738b2e98e8d24a2e1dd3728655b9">r2r_l_init</a>                   : 6;
<a name="l12236"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a73a91f697cedb0e55e3e84dee3b9367e">12236</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a73a91f697cedb0e55e3e84dee3b9367e">r2w_l_init</a>                   : 6;
<a name="l12237"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a249b419a64c1eea81b3452eeb8f34b92">12237</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a249b419a64c1eea81b3452eeb8f34b92">w2r_l_init</a>                   : 6;
<a name="l12238"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#ab7c6dac2664961891307ca7f16005ea9">12238</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#ab7c6dac2664961891307ca7f16005ea9">w2w_l_init</a>                   : 6;
<a name="l12239"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a91f0aef49ed97b629c0ecca126263cd4">12239</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#a91f0aef49ed97b629c0ecca126263cd4">w2r_init_ext</a>                 : 1;
<a name="l12240"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af8dd769edc115679c1c126b89af2f22e">12240</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af8dd769edc115679c1c126b89af2f22e">w2r_l_init_ext</a>               : 1;
<a name="l12241"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af0c5a1fe2baf39daef241bf114cf4032">12241</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html#af0c5a1fe2baf39daef241bf114cf4032">reserved_50_63</a>               : 14;
<a name="l12242"></a>12242 <span class="preprocessor">#endif</span>
<a name="l12243"></a>12243 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a1fd757652a68ee31bb875925f9c3eb46">s</a>;
<a name="l12244"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">12244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">cvmx_lmcx_slot_ctl0_cn61xx</a> {
<a name="l12245"></a>12245 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12246"></a>12246 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#a95a0c381f5b57f5c7fdc2f29080c585b">reserved_24_63</a>               : 40;
<a name="l12247"></a>12247     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#a02c9f2ae0299fbd15ce0614a9338a318">w2w_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-write spacing control</span>
<a name="l12248"></a>12248 <span class="comment">                                                         for back to back write followed by write cache block</span>
<a name="l12249"></a>12249 <span class="comment">                                                         accesses to the same rank and DIMM */</span>
<a name="l12250"></a>12250     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#ad981ac61e3f72ddb882e55e0f69c791d">w2r_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-read spacing control</span>
<a name="l12251"></a>12251 <span class="comment">                                                         for back to back write followed by read cache block</span>
<a name="l12252"></a>12252 <span class="comment">                                                         accesses to the same rank and DIMM */</span>
<a name="l12253"></a>12253     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#aed08e0d5416f262737d179b2f85753ce">r2w_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-write spacing control</span>
<a name="l12254"></a>12254 <span class="comment">                                                         for back to back read followed by write cache block</span>
<a name="l12255"></a>12255 <span class="comment">                                                         accesses to the same rank and DIMM */</span>
<a name="l12256"></a>12256     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#ac7bdff6d1ed8d58a56e30c188d59ae88">r2r_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-read spacing control</span>
<a name="l12257"></a>12257 <span class="comment">                                                         for back to back read followed by read cache block</span>
<a name="l12258"></a>12258 <span class="comment">                                                         accesses to the same rank and DIMM */</span>
<a name="l12259"></a>12259 <span class="preprocessor">#else</span>
<a name="l12260"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#ac7bdff6d1ed8d58a56e30c188d59ae88">12260</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#ac7bdff6d1ed8d58a56e30c188d59ae88">r2r_init</a>                     : 6;
<a name="l12261"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#aed08e0d5416f262737d179b2f85753ce">12261</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#aed08e0d5416f262737d179b2f85753ce">r2w_init</a>                     : 6;
<a name="l12262"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#ad981ac61e3f72ddb882e55e0f69c791d">12262</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#ad981ac61e3f72ddb882e55e0f69c791d">w2r_init</a>                     : 6;
<a name="l12263"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#a02c9f2ae0299fbd15ce0614a9338a318">12263</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#a02c9f2ae0299fbd15ce0614a9338a318">w2w_init</a>                     : 6;
<a name="l12264"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#a95a0c381f5b57f5c7fdc2f29080c585b">12264</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html#a95a0c381f5b57f5c7fdc2f29080c585b">reserved_24_63</a>               : 40;
<a name="l12265"></a>12265 <span class="preprocessor">#endif</span>
<a name="l12266"></a>12266 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a84fab5b2000db73efefb6a5ba4c0b34a">cn61xx</a>;
<a name="l12267"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a347ae6db0c528d5172c1972f885764d5">12267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">cvmx_lmcx_slot_ctl0_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a347ae6db0c528d5172c1972f885764d5">cn63xx</a>;
<a name="l12268"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a1dcf4fd0b638a73cc7e651e51dd75804">12268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">cvmx_lmcx_slot_ctl0_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a1dcf4fd0b638a73cc7e651e51dd75804">cn63xxp1</a>;
<a name="l12269"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a21b545cce9507aa2ed217fbc78932195">12269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">cvmx_lmcx_slot_ctl0_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a21b545cce9507aa2ed217fbc78932195">cn66xx</a>;
<a name="l12270"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ad4c3972c7300dbd0e098b303cbaa0ea3">12270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">cvmx_lmcx_slot_ctl0_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ad4c3972c7300dbd0e098b303cbaa0ea3">cn68xx</a>;
<a name="l12271"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a23acf9f5486ad45458239e837000b593">12271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">cvmx_lmcx_slot_ctl0_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a23acf9f5486ad45458239e837000b593">cn68xxp1</a>;
<a name="l12272"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html">12272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html">cvmx_lmcx_slot_ctl0_cn70xx</a> {
<a name="l12273"></a>12273 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12274"></a>12274 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ab2fd2aad56f2f7c40ec32c64ae0eeac3">reserved_48_63</a>               : 16;
<a name="l12275"></a>12275     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aee7ddb5ba1d298c0de59b256d6f46b26">w2w_l_init</a>                   : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12276"></a>12276 <span class="comment">                                                         accesses to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12277"></a>12277     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a082f57453b6fc9b71de7bdb0b98768cc">w2r_l_init</a>                   : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12278"></a>12278 <span class="comment">                                                         to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12279"></a>12279     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a25ad67c22f93a48bcd01857a451c9692">r2w_l_init</a>                   : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12280"></a>12280 <span class="comment">                                                         to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12281"></a>12281     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ae39ae5c3e685456f2bbb05fdaeee6c50">r2r_l_init</a>                   : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12282"></a>12282 <span class="comment">                                                         to the same rank and DIMM, and same BG for DDR4. */</span>
<a name="l12283"></a>12283     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a002d00c096880fd4239395fa06fa936e">w2w_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12284"></a>12284 <span class="comment">                                                         accesses to the same rank and DIMM. */</span>
<a name="l12285"></a>12285     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aad821be518ca584d3130c89e79711803">w2r_init</a>                     : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12286"></a>12286 <span class="comment">                                                         to the same rank and DIMM. */</span>
<a name="l12287"></a>12287     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ac5b0d7f9953c15e7bba5f6d75be75b4c">r2w_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12288"></a>12288 <span class="comment">                                                         to the same rank and DIMM. */</span>
<a name="l12289"></a>12289     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aa29be7b40ae46682a08e68efae886066">r2r_init</a>                     : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12290"></a>12290 <span class="comment">                                                         to the same rank and DIMM. */</span>
<a name="l12291"></a>12291 <span class="preprocessor">#else</span>
<a name="l12292"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aa29be7b40ae46682a08e68efae886066">12292</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aa29be7b40ae46682a08e68efae886066">r2r_init</a>                     : 6;
<a name="l12293"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ac5b0d7f9953c15e7bba5f6d75be75b4c">12293</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ac5b0d7f9953c15e7bba5f6d75be75b4c">r2w_init</a>                     : 6;
<a name="l12294"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aad821be518ca584d3130c89e79711803">12294</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aad821be518ca584d3130c89e79711803">w2r_init</a>                     : 6;
<a name="l12295"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a002d00c096880fd4239395fa06fa936e">12295</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a002d00c096880fd4239395fa06fa936e">w2w_init</a>                     : 6;
<a name="l12296"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ae39ae5c3e685456f2bbb05fdaeee6c50">12296</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ae39ae5c3e685456f2bbb05fdaeee6c50">r2r_l_init</a>                   : 6;
<a name="l12297"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a25ad67c22f93a48bcd01857a451c9692">12297</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a25ad67c22f93a48bcd01857a451c9692">r2w_l_init</a>                   : 6;
<a name="l12298"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a082f57453b6fc9b71de7bdb0b98768cc">12298</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#a082f57453b6fc9b71de7bdb0b98768cc">w2r_l_init</a>                   : 6;
<a name="l12299"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aee7ddb5ba1d298c0de59b256d6f46b26">12299</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#aee7ddb5ba1d298c0de59b256d6f46b26">w2w_l_init</a>                   : 6;
<a name="l12300"></a><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ab2fd2aad56f2f7c40ec32c64ae0eeac3">12300</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html#ab2fd2aad56f2f7c40ec32c64ae0eeac3">reserved_48_63</a>               : 16;
<a name="l12301"></a>12301 <span class="preprocessor">#endif</span>
<a name="l12302"></a>12302 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a34a66dbb89c15105f0300b23e79d9eef">cn70xx</a>;
<a name="l12303"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a81e205ba0c2af1e32dcbb761a6f3e0a1">12303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn70xx.html">cvmx_lmcx_slot_ctl0_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a81e205ba0c2af1e32dcbb761a6f3e0a1">cn70xxp1</a>;
<a name="l12304"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ae46f05d9f092076c09e1d1aaef21d761">12304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html">cvmx_lmcx_slot_ctl0_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ae46f05d9f092076c09e1d1aaef21d761">cn73xx</a>;
<a name="l12305"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#aecd36526f86f035ed9509852f3857186">12305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html">cvmx_lmcx_slot_ctl0_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#aecd36526f86f035ed9509852f3857186">cn78xx</a>;
<a name="l12306"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a84a0a26493382918f5822ececc056a00">12306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html">cvmx_lmcx_slot_ctl0_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a84a0a26493382918f5822ececc056a00">cn78xxp1</a>;
<a name="l12307"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a9841246eb4066ccbdde27cc48a817d0d">12307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__cn61xx.html">cvmx_lmcx_slot_ctl0_cn61xx</a>     <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#a9841246eb4066ccbdde27cc48a817d0d">cnf71xx</a>;
<a name="l12308"></a><a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ab66f1275e815a1b2a9dc5cf60c0f1135">12308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl0_1_1cvmx__lmcx__slot__ctl0__s.html">cvmx_lmcx_slot_ctl0_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl0.html#ab66f1275e815a1b2a9dc5cf60c0f1135">cnf75xx</a>;
<a name="l12309"></a>12309 };
<a name="l12310"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a1981bdb54b42538fba6a87fd2367ec72">12310</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl0.html" title="cvmx_lmc::_slot_ctl0">cvmx_lmcx_slot_ctl0</a> <a class="code" href="unioncvmx__lmcx__slot__ctl0.html" title="cvmx_lmc::_slot_ctl0">cvmx_lmcx_slot_ctl0_t</a>;
<a name="l12311"></a>12311 <span class="comment"></span>
<a name="l12312"></a>12312 <span class="comment">/**</span>
<a name="l12313"></a>12313 <span class="comment"> * cvmx_lmc#_slot_ctl1</span>
<a name="l12314"></a>12314 <span class="comment"> *</span>
<a name="l12315"></a>12315 <span class="comment"> * This register is an assortment of control fields needed by the memory controller. If software</span>
<a name="l12316"></a>12316 <span class="comment"> * has not previously written to this register (since the last DRESET), hardware updates the</span>
<a name="l12317"></a>12317 <span class="comment"> * fields in this register to the minimum allowed value when any of LMC()_RLEVEL_RANK(),</span>
<a name="l12318"></a>12318 <span class="comment"> * LMC()_WLEVEL_RANK(), LMC()_CONTROL and LMC()_MODEREG_PARAMS0 change.</span>
<a name="l12319"></a>12319 <span class="comment"> * Ideally, only read this register after LMC has been initialized and</span>
<a name="l12320"></a>12320 <span class="comment"> * LMC()_RLEVEL_RANK(), LMC()_WLEVEL_RANK() have valid data.</span>
<a name="l12321"></a>12321 <span class="comment"> *</span>
<a name="l12322"></a>12322 <span class="comment"> * The interpretation of the fields in this CSR depends on LMC(0)_CONFIG[DDR2T]:</span>
<a name="l12323"></a>12323 <span class="comment"> *</span>
<a name="l12324"></a>12324 <span class="comment"> * * If LMC()_CONFIG[DDR2T]=1, (FieldValue + 4) is the minimum CK cycles between when the</span>
<a name="l12325"></a>12325 <span class="comment"> * DRAM part registers CAS commands of the first and second types from different cache blocks.</span>
<a name="l12326"></a>12326 <span class="comment"> *</span>
<a name="l12327"></a>12327 <span class="comment"> * * If LMC()_CONFIG[DDR2T]=0, (FieldValue + 3) is the minimum CK cycles between when the DRAM</span>
<a name="l12328"></a>12328 <span class="comment"> * part registers CAS commands of the first and second types from different cache blocks.</span>
<a name="l12329"></a>12329 <span class="comment"> * FieldValue = 0 is always illegal in this case.</span>
<a name="l12330"></a>12330 <span class="comment"> *</span>
<a name="l12331"></a>12331 <span class="comment"> * The hardware-calculated minimums for these fields are shown in LMC(0)_SLOT_CTL1 Hardware-</span>
<a name="l12332"></a>12332 <span class="comment"> * Calculated Minimums.</span>
<a name="l12333"></a>12333 <span class="comment"> */</span>
<a name="l12334"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html">12334</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl1.html" title="cvmx_lmc::_slot_ctl1">cvmx_lmcx_slot_ctl1</a> {
<a name="l12335"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#adc9e4b3f484c32046e4c32ddd3e30014">12335</a>     uint64_t <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#adc9e4b3f484c32046e4c32ddd3e30014">u64</a>;
<a name="l12336"></a><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">12336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a> {
<a name="l12337"></a>12337 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12338"></a>12338 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a631fed36b9201d710655cde3b147e91c">reserved_24_63</a>               : 40;
<a name="l12339"></a>12339     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a2fa991a516aa370fcc9a8dbd1bf1b81d">w2w_xrank_init</a>               : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12340"></a>12340 <span class="comment">                                                         accesses across ranks of the same DIMM. */</span>
<a name="l12341"></a>12341     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a0188ec95b8e95b157ddfb37330ba975a">w2r_xrank_init</a>               : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12342"></a>12342 <span class="comment">                                                         across ranks of the same DIMM. */</span>
<a name="l12343"></a>12343     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a8f76057a797528cdd25d5f84d86f0a4b">r2w_xrank_init</a>               : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12344"></a>12344 <span class="comment">                                                         across ranks of the same DIMM. */</span>
<a name="l12345"></a>12345     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#af8a5f54a0e37d7094a7cc7fb23eae872">r2r_xrank_init</a>               : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12346"></a>12346 <span class="comment">                                                         across ranks of the same DIMM. */</span>
<a name="l12347"></a>12347 <span class="preprocessor">#else</span>
<a name="l12348"></a><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#af8a5f54a0e37d7094a7cc7fb23eae872">12348</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#af8a5f54a0e37d7094a7cc7fb23eae872">r2r_xrank_init</a>               : 6;
<a name="l12349"></a><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a8f76057a797528cdd25d5f84d86f0a4b">12349</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a8f76057a797528cdd25d5f84d86f0a4b">r2w_xrank_init</a>               : 6;
<a name="l12350"></a><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a0188ec95b8e95b157ddfb37330ba975a">12350</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a0188ec95b8e95b157ddfb37330ba975a">w2r_xrank_init</a>               : 6;
<a name="l12351"></a><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a2fa991a516aa370fcc9a8dbd1bf1b81d">12351</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a2fa991a516aa370fcc9a8dbd1bf1b81d">w2w_xrank_init</a>               : 6;
<a name="l12352"></a><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a631fed36b9201d710655cde3b147e91c">12352</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html#a631fed36b9201d710655cde3b147e91c">reserved_24_63</a>               : 40;
<a name="l12353"></a>12353 <span class="preprocessor">#endif</span>
<a name="l12354"></a>12354 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a66638f9ff507bce1f3388235f78b5331">s</a>;
<a name="l12355"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a9d049efb56faa6ddb8649363e7d8127a">12355</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a9d049efb56faa6ddb8649363e7d8127a">cn61xx</a>;
<a name="l12356"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a8bf1112576d5d51d47ee51d6979b7399">12356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a8bf1112576d5d51d47ee51d6979b7399">cn63xx</a>;
<a name="l12357"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a5cfd091709aa2fc456af5663d81f8caa">12357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a5cfd091709aa2fc456af5663d81f8caa">cn63xxp1</a>;
<a name="l12358"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a75c4010e047d1b929de9a5b148262bf3">12358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a75c4010e047d1b929de9a5b148262bf3">cn66xx</a>;
<a name="l12359"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#ac9b5f4df9ae7698c54bc9fc889b8e592">12359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#ac9b5f4df9ae7698c54bc9fc889b8e592">cn68xx</a>;
<a name="l12360"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a82f93b336200e9a3a8ce0cee16ad1a54">12360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a82f93b336200e9a3a8ce0cee16ad1a54">cn68xxp1</a>;
<a name="l12361"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a4df83f3565a1cbf7562c1040b3342fc9">12361</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a4df83f3565a1cbf7562c1040b3342fc9">cn70xx</a>;
<a name="l12362"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a806772073ea34e6e59820b7e6e4c1a52">12362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a806772073ea34e6e59820b7e6e4c1a52">cn70xxp1</a>;
<a name="l12363"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a87926698c6a8990838903bbd044a27b7">12363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a87926698c6a8990838903bbd044a27b7">cn73xx</a>;
<a name="l12364"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a3ea93ab5b748e929509e48b46d568378">12364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a3ea93ab5b748e929509e48b46d568378">cn78xx</a>;
<a name="l12365"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#abb5f9934224be87959520e2210be87b3">12365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#abb5f9934224be87959520e2210be87b3">cn78xxp1</a>;
<a name="l12366"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#aacdebf1b7792c621756e180869f6f611">12366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#aacdebf1b7792c621756e180869f6f611">cnf71xx</a>;
<a name="l12367"></a><a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a57599afe48a67e3dba2e65f342dd0053">12367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl1_1_1cvmx__lmcx__slot__ctl1__s.html">cvmx_lmcx_slot_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl1.html#a57599afe48a67e3dba2e65f342dd0053">cnf75xx</a>;
<a name="l12368"></a>12368 };
<a name="l12369"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a76b7513c7e8da918c100f933c9b3a77e">12369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl1.html" title="cvmx_lmc::_slot_ctl1">cvmx_lmcx_slot_ctl1</a> <a class="code" href="unioncvmx__lmcx__slot__ctl1.html" title="cvmx_lmc::_slot_ctl1">cvmx_lmcx_slot_ctl1_t</a>;
<a name="l12370"></a>12370 <span class="comment"></span>
<a name="l12371"></a>12371 <span class="comment">/**</span>
<a name="l12372"></a>12372 <span class="comment"> * cvmx_lmc#_slot_ctl2</span>
<a name="l12373"></a>12373 <span class="comment"> *</span>
<a name="l12374"></a>12374 <span class="comment"> * This register is an assortment of control fields needed by the memory controller. If software</span>
<a name="l12375"></a>12375 <span class="comment"> * has not previously written to this register (since the last DRESET), hardware updates the</span>
<a name="l12376"></a>12376 <span class="comment"> * fields in this register to the minimum allowed value when any of LMC()_RLEVEL_RANK(),</span>
<a name="l12377"></a>12377 <span class="comment"> * LMC()_WLEVEL_RANK(), LMC()_CONTROL and LMC()_MODEREG_PARAMS0 change.</span>
<a name="l12378"></a>12378 <span class="comment"> * Ideally, only read this register after LMC has been initialized and</span>
<a name="l12379"></a>12379 <span class="comment"> * LMC()_RLEVEL_RANK(), LMC()_WLEVEL_RANK() have valid data.</span>
<a name="l12380"></a>12380 <span class="comment"> *</span>
<a name="l12381"></a>12381 <span class="comment"> * The interpretation of the fields in this CSR depends on LMC(0)_CONFIG[DDR2T]:</span>
<a name="l12382"></a>12382 <span class="comment"> *</span>
<a name="l12383"></a>12383 <span class="comment"> * * If LMC()_CONFIG[DDR2T] = 1, (FieldValue + 4) is the minimum CK cycles between when the</span>
<a name="l12384"></a>12384 <span class="comment"> * DRAM part registers CAS commands of the first and second types from different cache blocks.</span>
<a name="l12385"></a>12385 <span class="comment"> *</span>
<a name="l12386"></a>12386 <span class="comment"> * * If LMC()_CONFIG[DDR2T] = 0, (FieldValue + 3) is the minimum CK cycles between when the</span>
<a name="l12387"></a>12387 <span class="comment"> * DRAM part registers CAS commands of the first and second types from different cache blocks.</span>
<a name="l12388"></a>12388 <span class="comment"> * FieldValue = 0 is always illegal in this case.</span>
<a name="l12389"></a>12389 <span class="comment"> *</span>
<a name="l12390"></a>12390 <span class="comment"> * The hardware-calculated minimums for these fields are shown in LMC Registers.</span>
<a name="l12391"></a>12391 <span class="comment"> */</span>
<a name="l12392"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html">12392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl2.html" title="cvmx_lmc::_slot_ctl2">cvmx_lmcx_slot_ctl2</a> {
<a name="l12393"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#acc9b7b2c3e19af42a9096eca51da0d89">12393</a>     uint64_t <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#acc9b7b2c3e19af42a9096eca51da0d89">u64</a>;
<a name="l12394"></a><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">12394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a> {
<a name="l12395"></a>12395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12396"></a>12396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a2e9c7ad5304a0788312bb376fcc6f3e2">reserved_24_63</a>               : 40;
<a name="l12397"></a>12397     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#af39e807c11eb353d85ab4506ccf10b48">w2w_xdimm_init</a>               : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12398"></a>12398 <span class="comment">                                                         accesses across DIMMs. */</span>
<a name="l12399"></a>12399     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a868dc0b49c20899d48c52cd3c16b0330">w2r_xdimm_init</a>               : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12400"></a>12400 <span class="comment">                                                         across DIMMs. */</span>
<a name="l12401"></a>12401     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#add85a59293ba9715d353c29b5bdb1a76">r2w_xdimm_init</a>               : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12402"></a>12402 <span class="comment">                                                         across DIMMs. */</span>
<a name="l12403"></a>12403     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a3c2999d9eaeb9b94676dfb30e397f026">r2r_xdimm_init</a>               : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12404"></a>12404 <span class="comment">                                                         across DIMMs. */</span>
<a name="l12405"></a>12405 <span class="preprocessor">#else</span>
<a name="l12406"></a><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a3c2999d9eaeb9b94676dfb30e397f026">12406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a3c2999d9eaeb9b94676dfb30e397f026">r2r_xdimm_init</a>               : 6;
<a name="l12407"></a><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#add85a59293ba9715d353c29b5bdb1a76">12407</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#add85a59293ba9715d353c29b5bdb1a76">r2w_xdimm_init</a>               : 6;
<a name="l12408"></a><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a868dc0b49c20899d48c52cd3c16b0330">12408</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a868dc0b49c20899d48c52cd3c16b0330">w2r_xdimm_init</a>               : 6;
<a name="l12409"></a><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#af39e807c11eb353d85ab4506ccf10b48">12409</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#af39e807c11eb353d85ab4506ccf10b48">w2w_xdimm_init</a>               : 6;
<a name="l12410"></a><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a2e9c7ad5304a0788312bb376fcc6f3e2">12410</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html#a2e9c7ad5304a0788312bb376fcc6f3e2">reserved_24_63</a>               : 40;
<a name="l12411"></a>12411 <span class="preprocessor">#endif</span>
<a name="l12412"></a>12412 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a95d6da59cc00cb5a1e7dd37d445d0c91">s</a>;
<a name="l12413"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#af6deaf1585e11a24e6128fc9b887e306">12413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#af6deaf1585e11a24e6128fc9b887e306">cn61xx</a>;
<a name="l12414"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a87d9d37f613ed1b65dacc28154b1422b">12414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a87d9d37f613ed1b65dacc28154b1422b">cn63xx</a>;
<a name="l12415"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a748315d475d2393709be0e259911fafc">12415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a748315d475d2393709be0e259911fafc">cn63xxp1</a>;
<a name="l12416"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a2d4af5ec8d686b1bd3087ae3499a8359">12416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a2d4af5ec8d686b1bd3087ae3499a8359">cn66xx</a>;
<a name="l12417"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a098cb18cdc296507832d7201d0893c8e">12417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a098cb18cdc296507832d7201d0893c8e">cn68xx</a>;
<a name="l12418"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a25668fc93f4ef6a087f5d3e8d1e1f1be">12418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a25668fc93f4ef6a087f5d3e8d1e1f1be">cn68xxp1</a>;
<a name="l12419"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a036b1009ea911fd567d6fd2a1eb4a9c7">12419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a036b1009ea911fd567d6fd2a1eb4a9c7">cn70xx</a>;
<a name="l12420"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a8bc6d0156c6374f955ba82480e1f569b">12420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a8bc6d0156c6374f955ba82480e1f569b">cn70xxp1</a>;
<a name="l12421"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a42952c035802e00157a55053b2982593">12421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a42952c035802e00157a55053b2982593">cn73xx</a>;
<a name="l12422"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a541c171e37ab5f07e5e29cea4fd34253">12422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a541c171e37ab5f07e5e29cea4fd34253">cn78xx</a>;
<a name="l12423"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#ac824bd6f46a6a810f3cca099115fa228">12423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#ac824bd6f46a6a810f3cca099115fa228">cn78xxp1</a>;
<a name="l12424"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a0b62b46630d2cad95f5b266874e68e48">12424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a0b62b46630d2cad95f5b266874e68e48">cnf71xx</a>;
<a name="l12425"></a><a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a52a1f10ac60ddf4ee8f713f2da98f733">12425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl2_1_1cvmx__lmcx__slot__ctl2__s.html">cvmx_lmcx_slot_ctl2_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl2.html#a52a1f10ac60ddf4ee8f713f2da98f733">cnf75xx</a>;
<a name="l12426"></a>12426 };
<a name="l12427"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ae7903b92d38339cef1b2ac4659669b25">12427</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl2.html" title="cvmx_lmc::_slot_ctl2">cvmx_lmcx_slot_ctl2</a> <a class="code" href="unioncvmx__lmcx__slot__ctl2.html" title="cvmx_lmc::_slot_ctl2">cvmx_lmcx_slot_ctl2_t</a>;
<a name="l12428"></a>12428 <span class="comment"></span>
<a name="l12429"></a>12429 <span class="comment">/**</span>
<a name="l12430"></a>12430 <span class="comment"> * cvmx_lmc#_slot_ctl3</span>
<a name="l12431"></a>12431 <span class="comment"> *</span>
<a name="l12432"></a>12432 <span class="comment"> * This register is an assortment of control fields needed by the memory controller. If software</span>
<a name="l12433"></a>12433 <span class="comment"> * has not previously written to this register (since the last DRESET), hardware updates the</span>
<a name="l12434"></a>12434 <span class="comment"> * fields in this register to the minimum allowed value when any of LMC()_RLEVEL_RANK(),</span>
<a name="l12435"></a>12435 <span class="comment"> * LMC()_WLEVEL_RANK(), LMC()_CONTROL and LMC()_MODEREG_PARAMS0 change.</span>
<a name="l12436"></a>12436 <span class="comment"> * Ideally, only read this register after LMC has been initialized and</span>
<a name="l12437"></a>12437 <span class="comment"> * LMC()_RLEVEL_RANK(), LMC()_WLEVEL_RANK() have valid data.</span>
<a name="l12438"></a>12438 <span class="comment"> *</span>
<a name="l12439"></a>12439 <span class="comment"> * The interpretation of the fields in this CSR depends on LMC(0)_CONFIG[DDR2T]:</span>
<a name="l12440"></a>12440 <span class="comment"> *</span>
<a name="l12441"></a>12441 <span class="comment"> * * If LMC()_CONFIG[DDR2T] = 1, (FieldValue + 4) is the minimum CK cycles between when the</span>
<a name="l12442"></a>12442 <span class="comment"> * DRAM part registers CAS commands of the first and second types from different cache blocks.</span>
<a name="l12443"></a>12443 <span class="comment"> *</span>
<a name="l12444"></a>12444 <span class="comment"> * * If LMC()_CONFIG[DDR2T] = 0, (FieldValue + 3) is the minimum CK cycles between when the</span>
<a name="l12445"></a>12445 <span class="comment"> * DRAM part registers CAS commands of the first and second types from different cache blocks.</span>
<a name="l12446"></a>12446 <span class="comment"> * FieldValue = 0 is always illegal in this case.</span>
<a name="l12447"></a>12447 <span class="comment"> *</span>
<a name="l12448"></a>12448 <span class="comment"> * The hardware-calculated minimums for these fields are shown in LMC Registers.</span>
<a name="l12449"></a>12449 <span class="comment"> */</span>
<a name="l12450"></a><a class="code" href="unioncvmx__lmcx__slot__ctl3.html">12450</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl3.html" title="cvmx_lmc::_slot_ctl3">cvmx_lmcx_slot_ctl3</a> {
<a name="l12451"></a><a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a3e5d80ddd0c6d7bcc230f3232a9df10c">12451</a>     uint64_t <a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a3e5d80ddd0c6d7bcc230f3232a9df10c">u64</a>;
<a name="l12452"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html">12452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html">cvmx_lmcx_slot_ctl3_s</a> {
<a name="l12453"></a>12453 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12454"></a>12454 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#ae14422950fcb5d7a159cb8f9b2d3a6a9">reserved_50_63</a>               : 14;
<a name="l12455"></a>12455     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a9460982d8dae7f48f2a17c921ebcabe6">w2r_l_xrank_init_ext</a>         : 1;  <span class="comment">/**&lt; A 1-bit extension to the [W2R_L_XRANK_INIT] register. */</span>
<a name="l12456"></a>12456     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a74d15729ec2dd740db9374ffcddd691b">w2r_xrank_init_ext</a>           : 1;  <span class="comment">/**&lt; A 1-bit extension to the [W2R_XRANK_INIT] register. */</span>
<a name="l12457"></a>12457     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#af70d732fe9be821a6e40bcbb20865efb">w2w_l_xrank_init</a>             : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12458"></a>12458 <span class="comment">                                                         accesses to a different logical rank, and same BG for DDR4. */</span>
<a name="l12459"></a>12459     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a9ecfacec426cee2de4f06a8af170d45a">w2r_l_xrank_init</a>             : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12460"></a>12460 <span class="comment">                                                         to a different logical rank, and same BG for DDR4. */</span>
<a name="l12461"></a>12461     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#ac459e71e4bab70605ea1941bea37ac5d">r2w_l_xrank_init</a>             : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12462"></a>12462 <span class="comment">                                                         to a different logical rank, and same BG for DDR4. */</span>
<a name="l12463"></a>12463     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#abd7823bc2ce47c88a3cc963f3fe8c680">r2r_l_xrank_init</a>             : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12464"></a>12464 <span class="comment">                                                         to a different logical rank, and same BG for DDR4. */</span>
<a name="l12465"></a>12465     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a86867aca5b05ac6ff61227e97ff41a77">w2w_xrank_init</a>               : 6;  <span class="comment">/**&lt; Write-to-write spacing control for back-to-back write followed by write cache block</span>
<a name="l12466"></a>12466 <span class="comment">                                                         accesses to a different logical rank. */</span>
<a name="l12467"></a>12467     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#af13afe9b8467fa628a8b74462bf6e63a">w2r_xrank_init</a>               : 6;  <span class="comment">/**&lt; Write-to-read spacing control for back-to-back write followed by read cache block accesses</span>
<a name="l12468"></a>12468 <span class="comment">                                                         to a different logical rank. */</span>
<a name="l12469"></a>12469     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a0ecfe26d9f36bdd74a32ae3874c1ce3c">r2w_xrank_init</a>               : 6;  <span class="comment">/**&lt; Read-to-write spacing control for back-to-back read followed by write cache block accesses</span>
<a name="l12470"></a>12470 <span class="comment">                                                         to a different logical rank. */</span>
<a name="l12471"></a>12471     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a331c629a0cec7fc484159512ed5c47fe">r2r_xrank_init</a>               : 6;  <span class="comment">/**&lt; Read-to-read spacing control for back-to-back read followed by read cache block accesses</span>
<a name="l12472"></a>12472 <span class="comment">                                                         to a different logical rank. */</span>
<a name="l12473"></a>12473 <span class="preprocessor">#else</span>
<a name="l12474"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a331c629a0cec7fc484159512ed5c47fe">12474</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a331c629a0cec7fc484159512ed5c47fe">r2r_xrank_init</a>               : 6;
<a name="l12475"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a0ecfe26d9f36bdd74a32ae3874c1ce3c">12475</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a0ecfe26d9f36bdd74a32ae3874c1ce3c">r2w_xrank_init</a>               : 6;
<a name="l12476"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#af13afe9b8467fa628a8b74462bf6e63a">12476</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#af13afe9b8467fa628a8b74462bf6e63a">w2r_xrank_init</a>               : 6;
<a name="l12477"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a86867aca5b05ac6ff61227e97ff41a77">12477</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a86867aca5b05ac6ff61227e97ff41a77">w2w_xrank_init</a>               : 6;
<a name="l12478"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#abd7823bc2ce47c88a3cc963f3fe8c680">12478</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#abd7823bc2ce47c88a3cc963f3fe8c680">r2r_l_xrank_init</a>             : 6;
<a name="l12479"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#ac459e71e4bab70605ea1941bea37ac5d">12479</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#ac459e71e4bab70605ea1941bea37ac5d">r2w_l_xrank_init</a>             : 6;
<a name="l12480"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a9ecfacec426cee2de4f06a8af170d45a">12480</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a9ecfacec426cee2de4f06a8af170d45a">w2r_l_xrank_init</a>             : 6;
<a name="l12481"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#af70d732fe9be821a6e40bcbb20865efb">12481</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#af70d732fe9be821a6e40bcbb20865efb">w2w_l_xrank_init</a>             : 6;
<a name="l12482"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a74d15729ec2dd740db9374ffcddd691b">12482</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a74d15729ec2dd740db9374ffcddd691b">w2r_xrank_init_ext</a>           : 1;
<a name="l12483"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a9460982d8dae7f48f2a17c921ebcabe6">12483</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#a9460982d8dae7f48f2a17c921ebcabe6">w2r_l_xrank_init_ext</a>         : 1;
<a name="l12484"></a><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#ae14422950fcb5d7a159cb8f9b2d3a6a9">12484</a>     uint64_t <a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html#ae14422950fcb5d7a159cb8f9b2d3a6a9">reserved_50_63</a>               : 14;
<a name="l12485"></a>12485 <span class="preprocessor">#endif</span>
<a name="l12486"></a>12486 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__slot__ctl3.html#ab4611e9e3e1296da9c1fafb4081919fa">s</a>;
<a name="l12487"></a><a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a1e3a8d9bd41f61fea51314eb188c2041">12487</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html">cvmx_lmcx_slot_ctl3_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a1e3a8d9bd41f61fea51314eb188c2041">cn73xx</a>;
<a name="l12488"></a><a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a79e56d93794a5db3e6c322d73ad7e05f">12488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html">cvmx_lmcx_slot_ctl3_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a79e56d93794a5db3e6c322d73ad7e05f">cn78xx</a>;
<a name="l12489"></a><a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a41fae1dbc86c4ed328010a7dc8f0f240">12489</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__slot__ctl3_1_1cvmx__lmcx__slot__ctl3__s.html">cvmx_lmcx_slot_ctl3_s</a>          <a class="code" href="unioncvmx__lmcx__slot__ctl3.html#a41fae1dbc86c4ed328010a7dc8f0f240">cnf75xx</a>;
<a name="l12490"></a>12490 };
<a name="l12491"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aeaaae7cb878aa7d3c794a8c05f1870ca">12491</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__slot__ctl3.html" title="cvmx_lmc::_slot_ctl3">cvmx_lmcx_slot_ctl3</a> <a class="code" href="unioncvmx__lmcx__slot__ctl3.html" title="cvmx_lmc::_slot_ctl3">cvmx_lmcx_slot_ctl3_t</a>;
<a name="l12492"></a>12492 <span class="comment"></span>
<a name="l12493"></a>12493 <span class="comment">/**</span>
<a name="l12494"></a>12494 <span class="comment"> * cvmx_lmc#_timing_params0</span>
<a name="l12495"></a>12495 <span class="comment"> */</span>
<a name="l12496"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html">12496</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__timing__params0.html" title="cvmx_lmc::_timing_params0">cvmx_lmcx_timing_params0</a> {
<a name="l12497"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#ad68384f1d0a4fc235cdd3a5bdb6ec202">12497</a>     uint64_t <a class="code" href="unioncvmx__lmcx__timing__params0.html#ad68384f1d0a4fc235cdd3a5bdb6ec202">u64</a>;
<a name="l12498"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html">12498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html">cvmx_lmcx_timing_params0_s</a> {
<a name="l12499"></a>12499 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12500"></a>12500 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a783b240af5cf30bedbce71b53fbff2dd">reserved_54_63</a>               : 10;
<a name="l12501"></a>12501     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#ae23d0502c53706c74b785536c3f73462">tbcw</a>                         : 6;  <span class="comment">/**&lt; Indicates tBCW constraints. Set this field as follows:</span>
<a name="l12502"></a>12502 <span class="comment">                                                         _ RNDUP[TBCW(ns) / TCYC(ns)] - 1</span>
<a name="l12503"></a>12503 <span class="comment">                                                         where TBCW is from the JEDEC DDR4DB spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l12504"></a>12504 <span class="comment">                                                         data rate).</span>
<a name="l12505"></a>12505 <span class="comment">                                                         TYP = 16. */</span>
<a name="l12506"></a>12506     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a8fad34236b67cd6537c4ea7e60bb58d1">reserved_26_47</a>               : 22;
<a name="l12507"></a>12507     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a4bbbba4b643bdd0ad6cb06d16ecdc982">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates TMRD constraints. Set this field as follows:</span>
<a name="l12508"></a>12508 <span class="comment">                                                         _ RNDUP[TMRD(ns) / TCYC(ns)] - 1</span>
<a name="l12509"></a>12509 <span class="comment">                                                         where TMRD is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12510"></a>12510 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12511"></a>12511 <span class="comment">                                                         TYP = 8nCK. */</span>
<a name="l12512"></a>12512     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#abd023a3341d7c218241e6a4589c2fbbe">reserved_8_21</a>                : 14;
<a name="l12513"></a>12513     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a2f980b69d335b2cd6634bfd155605add">tckeon</a>                       : 8;  <span class="comment">/**&lt; Reserved. Should be written to zero. */</span>
<a name="l12514"></a>12514 <span class="preprocessor">#else</span>
<a name="l12515"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a2f980b69d335b2cd6634bfd155605add">12515</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a2f980b69d335b2cd6634bfd155605add">tckeon</a>                       : 8;
<a name="l12516"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#abd023a3341d7c218241e6a4589c2fbbe">12516</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#abd023a3341d7c218241e6a4589c2fbbe">reserved_8_21</a>                : 14;
<a name="l12517"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a4bbbba4b643bdd0ad6cb06d16ecdc982">12517</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a4bbbba4b643bdd0ad6cb06d16ecdc982">tmrd</a>                         : 4;
<a name="l12518"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a8fad34236b67cd6537c4ea7e60bb58d1">12518</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a8fad34236b67cd6537c4ea7e60bb58d1">reserved_26_47</a>               : 22;
<a name="l12519"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#ae23d0502c53706c74b785536c3f73462">12519</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#ae23d0502c53706c74b785536c3f73462">tbcw</a>                         : 6;
<a name="l12520"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a783b240af5cf30bedbce71b53fbff2dd">12520</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__s.html#a783b240af5cf30bedbce71b53fbff2dd">reserved_54_63</a>               : 10;
<a name="l12521"></a>12521 <span class="preprocessor">#endif</span>
<a name="l12522"></a>12522 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params0.html#a3cc5183d77306ac84bd94808f17b8dc0">s</a>;
<a name="l12523"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html">12523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html">cvmx_lmcx_timing_params0_cn61xx</a> {
<a name="l12524"></a>12524 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12525"></a>12525 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a02ec29cfb92f0d82d9249e7b4d530c81">reserved_47_63</a>               : 17;
<a name="l12526"></a>12526     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a43fe9879fc89abc27773d281ff2f16f6">trp_ext</a>                      : 1;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l12527"></a>12527 <span class="comment">                                                         Set [TRP_EXT[0:0], TRP[3:0]] (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l12528"></a>12528 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)]-4)-1,</span>
<a name="l12529"></a>12529 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l12530"></a>12530 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12531"></a>12531 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l12532"></a>12532 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l12533"></a>12533     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a10a54dc8ccc203888592fb2041feb48a">tcksre</a>                       : 4;  <span class="comment">/**&lt; Indicates tCKSRE constraints.</span>
<a name="l12534"></a>12534 <span class="comment">                                                         Set TCKSRE (CSR field) = RNDUP[tCKSRE(ns)/tCYC(ns)]-1,</span>
<a name="l12535"></a>12535 <span class="comment">                                                         where tCKSRE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12536"></a>12536 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12537"></a>12537 <span class="comment">                                                         TYP=max(5nCK, 10ns) */</span>
<a name="l12538"></a>12538     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#afba383aa84f06bcb2497c99adb697104">trp</a>                          : 4;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l12539"></a>12539 <span class="comment">                                                         Set [TRP_EXT[0:0], TRP[3:0]] (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l12540"></a>12540 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)])-4)-1,</span>
<a name="l12541"></a>12541 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l12542"></a>12542 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12543"></a>12543 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l12544"></a>12544 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l12545"></a>12545     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#af5b30739d2d9f6ae5cc0e3babed04ab1">tzqinit</a>                      : 4;  <span class="comment">/**&lt; Indicates tZQINIT constraints.</span>
<a name="l12546"></a>12546 <span class="comment">                                                         Set TZQINIT (CSR field) = RNDUP[tZQINIT(ns)/(256*tCYC(ns))],</span>
<a name="l12547"></a>12547 <span class="comment">                                                         where tZQINIT is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12548"></a>12548 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12549"></a>12549 <span class="comment">                                                         TYP=2 (equivalent to 512) */</span>
<a name="l12550"></a>12550     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#aefede69be5c86aaad1d7dcbb125e6638">tdllk</a>                        : 4;  <span class="comment">/**&lt; Indicates tDLLK constraints.</span>
<a name="l12551"></a>12551 <span class="comment">                                                         Set TDLLK (CSR field) = RNDUP[tDLLK(ns)/(256*tCYC(ns))],</span>
<a name="l12552"></a>12552 <span class="comment">                                                         where tDLLK is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12553"></a>12553 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12554"></a>12554 <span class="comment">                                                         TYP=2 (equivalent to 512)</span>
<a name="l12555"></a>12555 <span class="comment">                                                         This parameter is used in self-refresh exit</span>
<a name="l12556"></a>12556 <span class="comment">                                                         and assumed to be greater than tRFC */</span>
<a name="l12557"></a>12557     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a611d06748a5556a86400cf237a4876d9">tmod</a>                         : 4;  <span class="comment">/**&lt; Indicates tMOD constraints.</span>
<a name="l12558"></a>12558 <span class="comment">                                                         Set TMOD (CSR field) = RNDUP[tMOD(ns)/tCYC(ns)]-1,</span>
<a name="l12559"></a>12559 <span class="comment">                                                         where tMOD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12560"></a>12560 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12561"></a>12561 <span class="comment">                                                         TYP=max(12nCK, 15ns) */</span>
<a name="l12562"></a>12562     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a20dcc77d9972fee1989f305299630fdc">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates tMRD constraints.</span>
<a name="l12563"></a>12563 <span class="comment">                                                         Set TMRD (CSR field) = RNDUP[tMRD(ns)/tCYC(ns)]-1,</span>
<a name="l12564"></a>12564 <span class="comment">                                                         where tMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12565"></a>12565 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12566"></a>12566 <span class="comment">                                                         TYP=4nCK */</span>
<a name="l12567"></a>12567     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a71b3caf9baab38f9f0ff96a3488af07b">txpr</a>                         : 4;  <span class="comment">/**&lt; Indicates tXPR constraints.</span>
<a name="l12568"></a>12568 <span class="comment">                                                         Set TXPR (CSR field) = RNDUP[tXPR(ns)/(16*tCYC(ns))],</span>
<a name="l12569"></a>12569 <span class="comment">                                                         where tXPR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12570"></a>12570 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12571"></a>12571 <span class="comment">                                                         TYP=max(5nCK, tRFC+10ns) */</span>
<a name="l12572"></a>12572     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#af0564d7f038462df2dc31e1ae3b4ac18">tcke</a>                         : 4;  <span class="comment">/**&lt; Indicates tCKE constraints.</span>
<a name="l12573"></a>12573 <span class="comment">                                                         Set TCKE (CSR field) = RNDUP[tCKE(ns)/tCYC(ns)]-1,</span>
<a name="l12574"></a>12574 <span class="comment">                                                         where tCKE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12575"></a>12575 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12576"></a>12576 <span class="comment">                                                         TYP=max(3nCK, 7.5/5.625/5.625/5ns) */</span>
<a name="l12577"></a>12577     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a931477e60d5b9d672fb0f2b47ec339cf">tzqcs</a>                        : 4;  <span class="comment">/**&lt; Indicates tZQCS constraints.</span>
<a name="l12578"></a>12578 <span class="comment">                                                         Set TZQCS (CSR field) = RNDUP[tZQCS(ns)/(16*tCYC(ns))],</span>
<a name="l12579"></a>12579 <span class="comment">                                                         where tZQCS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12580"></a>12580 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12581"></a>12581 <span class="comment">                                                         TYP=4 (equivalent to 64) */</span>
<a name="l12582"></a>12582     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a2027d8ec82b9f064fc8db24bc4437e7e">reserved_0_9</a>                 : 10;
<a name="l12583"></a>12583 <span class="preprocessor">#else</span>
<a name="l12584"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a2027d8ec82b9f064fc8db24bc4437e7e">12584</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a2027d8ec82b9f064fc8db24bc4437e7e">reserved_0_9</a>                 : 10;
<a name="l12585"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a931477e60d5b9d672fb0f2b47ec339cf">12585</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a931477e60d5b9d672fb0f2b47ec339cf">tzqcs</a>                        : 4;
<a name="l12586"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#af0564d7f038462df2dc31e1ae3b4ac18">12586</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#af0564d7f038462df2dc31e1ae3b4ac18">tcke</a>                         : 4;
<a name="l12587"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a71b3caf9baab38f9f0ff96a3488af07b">12587</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a71b3caf9baab38f9f0ff96a3488af07b">txpr</a>                         : 4;
<a name="l12588"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a20dcc77d9972fee1989f305299630fdc">12588</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a20dcc77d9972fee1989f305299630fdc">tmrd</a>                         : 4;
<a name="l12589"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a611d06748a5556a86400cf237a4876d9">12589</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a611d06748a5556a86400cf237a4876d9">tmod</a>                         : 4;
<a name="l12590"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#aefede69be5c86aaad1d7dcbb125e6638">12590</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#aefede69be5c86aaad1d7dcbb125e6638">tdllk</a>                        : 4;
<a name="l12591"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#af5b30739d2d9f6ae5cc0e3babed04ab1">12591</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#af5b30739d2d9f6ae5cc0e3babed04ab1">tzqinit</a>                      : 4;
<a name="l12592"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#afba383aa84f06bcb2497c99adb697104">12592</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#afba383aa84f06bcb2497c99adb697104">trp</a>                          : 4;
<a name="l12593"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a10a54dc8ccc203888592fb2041feb48a">12593</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a10a54dc8ccc203888592fb2041feb48a">tcksre</a>                       : 4;
<a name="l12594"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a43fe9879fc89abc27773d281ff2f16f6">12594</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a43fe9879fc89abc27773d281ff2f16f6">trp_ext</a>                      : 1;
<a name="l12595"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a02ec29cfb92f0d82d9249e7b4d530c81">12595</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html#a02ec29cfb92f0d82d9249e7b4d530c81">reserved_47_63</a>               : 17;
<a name="l12596"></a>12596 <span class="preprocessor">#endif</span>
<a name="l12597"></a>12597 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params0.html#a237e040c03f9e0800c4138fb2290a156">cn61xx</a>;
<a name="l12598"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a50e8323254bd3b83021fc3dbe5cb6cbd">12598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html">cvmx_lmcx_timing_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a50e8323254bd3b83021fc3dbe5cb6cbd">cn63xx</a>;
<a name="l12599"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html">12599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html">cvmx_lmcx_timing_params0_cn63xxp1</a> {
<a name="l12600"></a>12600 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12601"></a>12601 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a4f3f8524428977ddeb8870af81750f92">reserved_46_63</a>               : 18;
<a name="l12602"></a>12602     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a806eb58918a73c24e099ce75b56b2d4b">tcksre</a>                       : 4;  <span class="comment">/**&lt; Indicates tCKSRE constraints.</span>
<a name="l12603"></a>12603 <span class="comment">                                                         Set TCKSRE (CSR field) = RNDUP[tCKSRE(ns)/tCYC(ns)]-1,</span>
<a name="l12604"></a>12604 <span class="comment">                                                         where tCKSRE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12605"></a>12605 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12606"></a>12606 <span class="comment">                                                         TYP=max(5nCK, 10ns) */</span>
<a name="l12607"></a>12607     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ade0243ef4b96bfb5139e9d7a9529ff34">trp</a>                          : 4;  <span class="comment">/**&lt; Indicates tRP constraints.</span>
<a name="l12608"></a>12608 <span class="comment">                                                         Set TRP (CSR field) = RNDUP[tRP(ns)/tCYC(ns)]</span>
<a name="l12609"></a>12609 <span class="comment">                                                         + (RNDUP[tRTP(ns)/tCYC(ns)])-4)-1,</span>
<a name="l12610"></a>12610 <span class="comment">                                                         where tRP, tRTP are from the DDR3 spec, and tCYC(ns)</span>
<a name="l12611"></a>12611 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12612"></a>12612 <span class="comment">                                                         TYP tRP=10-15ns</span>
<a name="l12613"></a>12613 <span class="comment">                                                         TYP tRTP=max(4nCK, 7.5ns) */</span>
<a name="l12614"></a>12614     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a2cdcd5867a10750018bd21d61dc8c7b6">tzqinit</a>                      : 4;  <span class="comment">/**&lt; Indicates tZQINIT constraints.</span>
<a name="l12615"></a>12615 <span class="comment">                                                         Set TZQINIT (CSR field) = RNDUP[tZQINIT(ns)/(256*tCYC(ns))],</span>
<a name="l12616"></a>12616 <span class="comment">                                                         where tZQINIT is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12617"></a>12617 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12618"></a>12618 <span class="comment">                                                         TYP=2 (equivalent to 512) */</span>
<a name="l12619"></a>12619     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a0bb424231ecddb3328c879e7ef935a27">tdllk</a>                        : 4;  <span class="comment">/**&lt; Indicates tDLLK constraints.</span>
<a name="l12620"></a>12620 <span class="comment">                                                         Set TDLLK (CSR field) = RNDUP[tDLLK(ns)/(256*tCYC(ns))],</span>
<a name="l12621"></a>12621 <span class="comment">                                                         where tDLLK is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12622"></a>12622 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12623"></a>12623 <span class="comment">                                                         TYP=2 (equivalent to 512)</span>
<a name="l12624"></a>12624 <span class="comment">                                                         This parameter is used in self-refresh exit</span>
<a name="l12625"></a>12625 <span class="comment">                                                         and assumed to be greater than tRFC */</span>
<a name="l12626"></a>12626     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a424c85d4407cd434e7c084f226ab62ea">tmod</a>                         : 4;  <span class="comment">/**&lt; Indicates tMOD constraints.</span>
<a name="l12627"></a>12627 <span class="comment">                                                         Set TMOD (CSR field) = RNDUP[tMOD(ns)/tCYC(ns)]-1,</span>
<a name="l12628"></a>12628 <span class="comment">                                                         where tMOD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12629"></a>12629 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12630"></a>12630 <span class="comment">                                                         TYP=max(12nCK, 15ns) */</span>
<a name="l12631"></a>12631     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a482b74766a14a2e10707a99b56695a1c">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates tMRD constraints.</span>
<a name="l12632"></a>12632 <span class="comment">                                                         Set TMRD (CSR field) = RNDUP[tMRD(ns)/tCYC(ns)]-1,</span>
<a name="l12633"></a>12633 <span class="comment">                                                         where tMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12634"></a>12634 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12635"></a>12635 <span class="comment">                                                         TYP=4nCK */</span>
<a name="l12636"></a>12636     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ad79f3821a319bc745936a086c03cbfb1">txpr</a>                         : 4;  <span class="comment">/**&lt; Indicates tXPR constraints.</span>
<a name="l12637"></a>12637 <span class="comment">                                                         Set TXPR (CSR field) = RNDUP[tXPR(ns)/(16*tCYC(ns))],</span>
<a name="l12638"></a>12638 <span class="comment">                                                         where tXPR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12639"></a>12639 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12640"></a>12640 <span class="comment">                                                         TYP=max(5nCK, tRFC+10ns) */</span>
<a name="l12641"></a>12641     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a7209a70ea541268130dc0eb008ae4302">tcke</a>                         : 4;  <span class="comment">/**&lt; Indicates tCKE constraints.</span>
<a name="l12642"></a>12642 <span class="comment">                                                         Set TCKE (CSR field) = RNDUP[tCKE(ns)/tCYC(ns)]-1,</span>
<a name="l12643"></a>12643 <span class="comment">                                                         where tCKE is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12644"></a>12644 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12645"></a>12645 <span class="comment">                                                         TYP=max(3nCK, 7.5/5.625/5.625/5ns) */</span>
<a name="l12646"></a>12646     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#aadab917fe625b6f200129f3d2d3304bc">tzqcs</a>                        : 4;  <span class="comment">/**&lt; Indicates tZQCS constraints.</span>
<a name="l12647"></a>12647 <span class="comment">                                                         Set TZQCS (CSR field) = RNDUP[tZQCS(ns)/(16*tCYC(ns))],</span>
<a name="l12648"></a>12648 <span class="comment">                                                         where tZQCS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12649"></a>12649 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12650"></a>12650 <span class="comment">                                                         TYP=4 (equivalent to 64) */</span>
<a name="l12651"></a>12651     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ad5ece7e23ef5f337d529fb8635bcc535">tckeon</a>                       : 10; <span class="comment">/**&lt; Reserved. Should be written to zero. */</span>
<a name="l12652"></a>12652 <span class="preprocessor">#else</span>
<a name="l12653"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ad5ece7e23ef5f337d529fb8635bcc535">12653</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ad5ece7e23ef5f337d529fb8635bcc535">tckeon</a>                       : 10;
<a name="l12654"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#aadab917fe625b6f200129f3d2d3304bc">12654</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#aadab917fe625b6f200129f3d2d3304bc">tzqcs</a>                        : 4;
<a name="l12655"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a7209a70ea541268130dc0eb008ae4302">12655</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a7209a70ea541268130dc0eb008ae4302">tcke</a>                         : 4;
<a name="l12656"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ad79f3821a319bc745936a086c03cbfb1">12656</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ad79f3821a319bc745936a086c03cbfb1">txpr</a>                         : 4;
<a name="l12657"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a482b74766a14a2e10707a99b56695a1c">12657</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a482b74766a14a2e10707a99b56695a1c">tmrd</a>                         : 4;
<a name="l12658"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a424c85d4407cd434e7c084f226ab62ea">12658</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a424c85d4407cd434e7c084f226ab62ea">tmod</a>                         : 4;
<a name="l12659"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a0bb424231ecddb3328c879e7ef935a27">12659</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a0bb424231ecddb3328c879e7ef935a27">tdllk</a>                        : 4;
<a name="l12660"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a2cdcd5867a10750018bd21d61dc8c7b6">12660</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a2cdcd5867a10750018bd21d61dc8c7b6">tzqinit</a>                      : 4;
<a name="l12661"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ade0243ef4b96bfb5139e9d7a9529ff34">12661</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#ade0243ef4b96bfb5139e9d7a9529ff34">trp</a>                          : 4;
<a name="l12662"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a806eb58918a73c24e099ce75b56b2d4b">12662</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a806eb58918a73c24e099ce75b56b2d4b">tcksre</a>                       : 4;
<a name="l12663"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a4f3f8524428977ddeb8870af81750f92">12663</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn63xxp1.html#a4f3f8524428977ddeb8870af81750f92">reserved_46_63</a>               : 18;
<a name="l12664"></a>12664 <span class="preprocessor">#endif</span>
<a name="l12665"></a>12665 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params0.html#aa54ae4294ff3653f1d49eea0205570b5">cn63xxp1</a>;
<a name="l12666"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a4c3599bf05e6f2c9fb1cd2f445e64e24">12666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html">cvmx_lmcx_timing_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a4c3599bf05e6f2c9fb1cd2f445e64e24">cn66xx</a>;
<a name="l12667"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a49d389c43e289997c663c0055886a934">12667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html">cvmx_lmcx_timing_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a49d389c43e289997c663c0055886a934">cn68xx</a>;
<a name="l12668"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a55030d522bcd110a6a84eefb09e46ffa">12668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html">cvmx_lmcx_timing_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a55030d522bcd110a6a84eefb09e46ffa">cn68xxp1</a>;
<a name="l12669"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html">12669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html">cvmx_lmcx_timing_params0_cn70xx</a> {
<a name="l12670"></a>12670 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12671"></a>12671 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#afc013795140c836b3f289960bfb79aba">reserved_48_63</a>               : 16;
<a name="l12672"></a>12672     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a211486df20be8498c678122e1fe4a58b">tcksre</a>                       : 4;  <span class="comment">/**&lt; Indicates TCKSRE constraints. Set this field as follows:</span>
<a name="l12673"></a>12673 <span class="comment">                                                         RNDUP[TCKSRE(ns) / TCYC(ns)] - 1</span>
<a name="l12674"></a>12674 <span class="comment">                                                         where TCKSRE is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l12675"></a>12675 <span class="comment">                                                         data rate).</span>
<a name="l12676"></a>12676 <span class="comment">                                                         TYP = max(5nCK, 10 ns). */</span>
<a name="l12677"></a>12677     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a5fa9ed406812dc728cc7bc3148739f89">trp</a>                          : 5;  <span class="comment">/**&lt; Indicates TRP constraints. Set TRP as follows:</span>
<a name="l12678"></a>12678 <span class="comment">                                                         RNDUP[TRP(ns) / TCYC(ns)] - 1</span>
<a name="l12679"></a>12679 <span class="comment">                                                         where TRP and TRTP are from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency</span>
<a name="l12680"></a>12680 <span class="comment">                                                         (not data rate).</span>
<a name="l12681"></a>12681 <span class="comment">                                                         TYP TRP = 10-15 ns.</span>
<a name="l12682"></a>12682 <span class="comment">                                                         TYP TRTP = max(4nCK, 7.5 ns). */</span>
<a name="l12683"></a>12683     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a024e3fbb717df885c3fd2b086cbb67b0">tzqinit</a>                      : 4;  <span class="comment">/**&lt; Indicates TZQINIT constraints. Set this field as follows:</span>
<a name="l12684"></a>12684 <span class="comment">                                                         RNDUP[TZQINIT(ns) / (256 * TCYC(ns))]</span>
<a name="l12685"></a>12685 <span class="comment">                                                         where TZQINIT is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l12686"></a>12686 <span class="comment">                                                         data rate).</span>
<a name="l12687"></a>12687 <span class="comment">                                                         TYP = 2 (equivalent to 512). */</span>
<a name="l12688"></a>12688     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a8b20476ee3ef3c655cdcd80c14bee92a">tdllk</a>                        : 4;  <span class="comment">/**&lt; Indicates TDLLK constraints. Set this field as follows:</span>
<a name="l12689"></a>12689 <span class="comment">                                                         RNDUP[TDLLK(ns) / (256 * TCYC(ns))]</span>
<a name="l12690"></a>12690 <span class="comment">                                                         where TDLLK is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l12691"></a>12691 <span class="comment">                                                         rate).</span>
<a name="l12692"></a>12692 <span class="comment">                                                         TYP = 2 (equivalent to 512).</span>
<a name="l12693"></a>12693 <span class="comment">                                                         This parameter is used in self-refresh exit and assumed to be greater than TRFC. */</span>
<a name="l12694"></a>12694     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#ae87fd11fd1a3cbc3164a58161302a10a">tmod</a>                         : 5;  <span class="comment">/**&lt; Indicates tMOD constraints. Set this field as follows:</span>
<a name="l12695"></a>12695 <span class="comment">                                                         RNDUP[TMOD(ns) / TCYC(ns)] - 1</span>
<a name="l12696"></a>12696 <span class="comment">                                                         where TMOD is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l12697"></a>12697 <span class="comment">                                                         rate).</span>
<a name="l12698"></a>12698 <span class="comment">                                                         TYP = max(12nCK, 15 ns). */</span>
<a name="l12699"></a>12699     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#ad9db19fe68d29a2a6597c762dc9ce805">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates TMRD constraints. Set this field as follows:</span>
<a name="l12700"></a>12700 <span class="comment">                                                         RNDUP[TMRD(ns) / TCYC(ns)] - 1</span>
<a name="l12701"></a>12701 <span class="comment">                                                         where TMRD is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l12702"></a>12702 <span class="comment">                                                         rate).</span>
<a name="l12703"></a>12703 <span class="comment">                                                         TYP = 4nCK. */</span>
<a name="l12704"></a>12704     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#acf442e8dbf31f701b8b1109102a353a9">txpr</a>                         : 6;  <span class="comment">/**&lt; Indicates TXPR constraints. Set this field as follows:</span>
<a name="l12705"></a>12705 <span class="comment">                                                         RNDUP[TXPR(ns) / (16 * TCYC(ns))]</span>
<a name="l12706"></a>12706 <span class="comment">                                                         where TXPR is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l12707"></a>12707 <span class="comment">                                                         rate).</span>
<a name="l12708"></a>12708 <span class="comment">                                                         TYP = max(5nCK, TRFC+10 ns). */</span>
<a name="l12709"></a>12709     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#abc4d2e7a549dfa080fdbe4f951db3bc4">tcke</a>                         : 4;  <span class="comment">/**&lt; Indicates TCKE constraints. Set this field as follows:</span>
<a name="l12710"></a>12710 <span class="comment">                                                         RNDUP[TCKE(ns) / TCYC(ns)] - 1</span>
<a name="l12711"></a>12711 <span class="comment">                                                         where TCKE is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l12712"></a>12712 <span class="comment">                                                         rate).</span>
<a name="l12713"></a>12713 <span class="comment">                                                         TYP = max(3nCK, 7.5/5.625/5.625/5 ns). */</span>
<a name="l12714"></a>12714     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a0431fa7ee1c937c9ebcd1a67cffe5896">tzqcs</a>                        : 4;  <span class="comment">/**&lt; Indicates TZQCS constraints. Set this field as follows:</span>
<a name="l12715"></a>12715 <span class="comment">                                                         RNDUP[TZQCS(ns) / (16 * TCYC(ns))]</span>
<a name="l12716"></a>12716 <span class="comment">                                                         where TZQCS is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l12717"></a>12717 <span class="comment">                                                         rate).</span>
<a name="l12718"></a>12718 <span class="comment">                                                         TYP = 4 (equivalent to 64). */</span>
<a name="l12719"></a>12719     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#af64ec115b68050276bc42725f0f4dd59">reserved_0_7</a>                 : 8;
<a name="l12720"></a>12720 <span class="preprocessor">#else</span>
<a name="l12721"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#af64ec115b68050276bc42725f0f4dd59">12721</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#af64ec115b68050276bc42725f0f4dd59">reserved_0_7</a>                 : 8;
<a name="l12722"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a0431fa7ee1c937c9ebcd1a67cffe5896">12722</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a0431fa7ee1c937c9ebcd1a67cffe5896">tzqcs</a>                        : 4;
<a name="l12723"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#abc4d2e7a549dfa080fdbe4f951db3bc4">12723</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#abc4d2e7a549dfa080fdbe4f951db3bc4">tcke</a>                         : 4;
<a name="l12724"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#acf442e8dbf31f701b8b1109102a353a9">12724</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#acf442e8dbf31f701b8b1109102a353a9">txpr</a>                         : 6;
<a name="l12725"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#ad9db19fe68d29a2a6597c762dc9ce805">12725</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#ad9db19fe68d29a2a6597c762dc9ce805">tmrd</a>                         : 4;
<a name="l12726"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#ae87fd11fd1a3cbc3164a58161302a10a">12726</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#ae87fd11fd1a3cbc3164a58161302a10a">tmod</a>                         : 5;
<a name="l12727"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a8b20476ee3ef3c655cdcd80c14bee92a">12727</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a8b20476ee3ef3c655cdcd80c14bee92a">tdllk</a>                        : 4;
<a name="l12728"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a024e3fbb717df885c3fd2b086cbb67b0">12728</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a024e3fbb717df885c3fd2b086cbb67b0">tzqinit</a>                      : 4;
<a name="l12729"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a5fa9ed406812dc728cc7bc3148739f89">12729</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a5fa9ed406812dc728cc7bc3148739f89">trp</a>                          : 5;
<a name="l12730"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a211486df20be8498c678122e1fe4a58b">12730</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#a211486df20be8498c678122e1fe4a58b">tcksre</a>                       : 4;
<a name="l12731"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#afc013795140c836b3f289960bfb79aba">12731</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html#afc013795140c836b3f289960bfb79aba">reserved_48_63</a>               : 16;
<a name="l12732"></a>12732 <span class="preprocessor">#endif</span>
<a name="l12733"></a>12733 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params0.html#af4cde6500e60b714c0ef440ee09fd607">cn70xx</a>;
<a name="l12734"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a617da64f781002326de8ea1d9111cb42">12734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn70xx.html">cvmx_lmcx_timing_params0_cn70xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a617da64f781002326de8ea1d9111cb42">cn70xxp1</a>;
<a name="l12735"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html">12735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html">cvmx_lmcx_timing_params0_cn73xx</a> {
<a name="l12736"></a>12736 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12737"></a>12737 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ac04aa7c3eb4c88d387546da5c6c787ef">reserved_54_63</a>               : 10;
<a name="l12738"></a>12738     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a0d7c700e301b07a306ec5ab8af99c5f2">tbcw</a>                         : 6;  <span class="comment">/**&lt; Indicates tBCW constraints. Set this field as follows:</span>
<a name="l12739"></a>12739 <span class="comment">                                                         _ RNDUP[TBCW(ns) / TCYC(ns)] - 1</span>
<a name="l12740"></a>12740 <span class="comment">                                                         where TBCW is from the JEDEC DDR4DB spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l12741"></a>12741 <span class="comment">                                                         data rate).</span>
<a name="l12742"></a>12742 <span class="comment">                                                         TYP = 16. */</span>
<a name="l12743"></a>12743     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aec7eef27930e9bfbc95229a232dbc508">tcksre</a>                       : 4;  <span class="comment">/**&lt; Indicates TCKSRE constraints. Set this field as follows:</span>
<a name="l12744"></a>12744 <span class="comment">                                                         _ RNDUP[TCKSRE(ns) / TCYC(ns)] - 1</span>
<a name="l12745"></a>12745 <span class="comment">                                                         where TCKSRE is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12746"></a>12746 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12747"></a>12747 <span class="comment">                                                         TYP = max(5nCK, 10 ns). */</span>
<a name="l12748"></a>12748     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ae150f2acd1895f164eafdbdc86fcb56f">trp</a>                          : 5;  <span class="comment">/**&lt; Indicates TRP constraints. Set TRP as follows:</span>
<a name="l12749"></a>12749 <span class="comment">                                                         _ RNDUP[TRP(ns) / TCYC(ns)] - 1</span>
<a name="l12750"></a>12750 <span class="comment">                                                         where TRP and TRTP are from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12751"></a>12751 <span class="comment">                                                         frequency</span>
<a name="l12752"></a>12752 <span class="comment">                                                         (not data rate).</span>
<a name="l12753"></a>12753 <span class="comment">                                                         TYP TRP = 10-15 ns.</span>
<a name="l12754"></a>12754 <span class="comment">                                                         TYP TRTP = max(4nCK, 7.5 ns). */</span>
<a name="l12755"></a>12755     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aa840afe67b4c20dfbefbed66227602fa">tzqinit</a>                      : 4;  <span class="comment">/**&lt; Indicates TZQINIT constraints. Set this field as follows:</span>
<a name="l12756"></a>12756 <span class="comment">                                                         _ RNDUP[TZQINIT(ns) / (256 * TCYC(ns))]</span>
<a name="l12757"></a>12757 <span class="comment">                                                         where TZQINIT is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12758"></a>12758 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12759"></a>12759 <span class="comment">                                                         TYP = 2 (equivalent to 512). */</span>
<a name="l12760"></a>12760     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a449e973ebaaf3ca2909a215e4d3cbb1b">tdllk</a>                        : 4;  <span class="comment">/**&lt; Indicates TDLLK constraints. Set this field as follows:</span>
<a name="l12761"></a>12761 <span class="comment">                                                         _ RNDUP[TDLLK(ns) / (256 * TCYC(ns))]</span>
<a name="l12762"></a>12762 <span class="comment">                                                         where TDLLK is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12763"></a>12763 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12764"></a>12764 <span class="comment">                                                         TYP = 3 (equivalent to 768).</span>
<a name="l12765"></a>12765 <span class="comment">                                                         This parameter is used in self-refresh exit and assumed to be greater than TRFC. */</span>
<a name="l12766"></a>12766     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aa82edbcd4666e226df6930927d15f62a">tmod</a>                         : 5;  <span class="comment">/**&lt; Indicates tMOD constraints. Set this field as follows:</span>
<a name="l12767"></a>12767 <span class="comment">                                                         _ RNDUP[TMOD(ns) / TCYC(ns)] - 1</span>
<a name="l12768"></a>12768 <span class="comment">                                                         where TMOD is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12769"></a>12769 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12770"></a>12770 <span class="comment">                                                         TYP = max(24nCK, 15 ns). */</span>
<a name="l12771"></a>12771     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#afe5b27f501d3f8d1b2110f46908fca5f">tmrd</a>                         : 4;  <span class="comment">/**&lt; Indicates TMRD constraints. Set this field as follows:</span>
<a name="l12772"></a>12772 <span class="comment">                                                         _ RNDUP[TMRD(ns) / TCYC(ns)] - 1</span>
<a name="l12773"></a>12773 <span class="comment">                                                         where TMRD is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12774"></a>12774 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12775"></a>12775 <span class="comment">                                                         TYP = 8nCK. */</span>
<a name="l12776"></a>12776     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a41d401dee9f8b6575f63b04a2943bc9e">txpr</a>                         : 6;  <span class="comment">/**&lt; Indicates TXPR constraints. Set this field as follows:</span>
<a name="l12777"></a>12777 <span class="comment">                                                         _ RNDUP[TXPR(ns) / (16 * TCYC(ns))]</span>
<a name="l12778"></a>12778 <span class="comment">                                                         where TXPR is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12779"></a>12779 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12780"></a>12780 <span class="comment">                                                         TYP = max(5nCK, TRFC+10 ns). */</span>
<a name="l12781"></a>12781     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ae61e7d95ea6897264a4c518726fc2ac7">tcke</a>                         : 4;  <span class="comment">/**&lt; Indicates TCKE constraints. Set this field as follows:</span>
<a name="l12782"></a>12782 <span class="comment">                                                         _ RNDUP[TCKE(ns) / TCYC(ns)] - 1</span>
<a name="l12783"></a>12783 <span class="comment">                                                         where TCKE is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12784"></a>12784 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12785"></a>12785 <span class="comment">                                                         TYP = max(3nCK, 7.5/5.625/5.625/5 ns).</span>
<a name="l12786"></a>12786 <span class="comment">                                                         Because a DDR4 register can shorten the pulse width of CKE (it delays the falling edge</span>
<a name="l12787"></a>12787 <span class="comment">                                                         but does not delay the rising edge), care must be taken to set this parameter larger</span>
<a name="l12788"></a>12788 <span class="comment">                                                         to account for this effective reduction in the pulse width. */</span>
<a name="l12789"></a>12789     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a18c63c82fffcde2be191a534836f27f2">tzqcs</a>                        : 4;  <span class="comment">/**&lt; Indicates TZQCS constraints. This field is set as follows:</span>
<a name="l12790"></a>12790 <span class="comment">                                                         _ RNDUP[(2 * TZQCS(ns)) / (16 * TCYC(ns))]</span>
<a name="l12791"></a>12791 <span class="comment">                                                         where TZQCS is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12792"></a>12792 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12793"></a>12793 <span class="comment">                                                         TYP &gt;= 8 (greater-than-or-equal-to 128), to allow for dclk90 calibration. */</span>
<a name="l12794"></a>12794     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ac05a03e79578950dc10509469469e5b1">reserved_0_7</a>                 : 8;
<a name="l12795"></a>12795 <span class="preprocessor">#else</span>
<a name="l12796"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ac05a03e79578950dc10509469469e5b1">12796</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ac05a03e79578950dc10509469469e5b1">reserved_0_7</a>                 : 8;
<a name="l12797"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a18c63c82fffcde2be191a534836f27f2">12797</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a18c63c82fffcde2be191a534836f27f2">tzqcs</a>                        : 4;
<a name="l12798"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ae61e7d95ea6897264a4c518726fc2ac7">12798</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ae61e7d95ea6897264a4c518726fc2ac7">tcke</a>                         : 4;
<a name="l12799"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a41d401dee9f8b6575f63b04a2943bc9e">12799</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a41d401dee9f8b6575f63b04a2943bc9e">txpr</a>                         : 6;
<a name="l12800"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#afe5b27f501d3f8d1b2110f46908fca5f">12800</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#afe5b27f501d3f8d1b2110f46908fca5f">tmrd</a>                         : 4;
<a name="l12801"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aa82edbcd4666e226df6930927d15f62a">12801</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aa82edbcd4666e226df6930927d15f62a">tmod</a>                         : 5;
<a name="l12802"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a449e973ebaaf3ca2909a215e4d3cbb1b">12802</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a449e973ebaaf3ca2909a215e4d3cbb1b">tdllk</a>                        : 4;
<a name="l12803"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aa840afe67b4c20dfbefbed66227602fa">12803</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aa840afe67b4c20dfbefbed66227602fa">tzqinit</a>                      : 4;
<a name="l12804"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ae150f2acd1895f164eafdbdc86fcb56f">12804</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ae150f2acd1895f164eafdbdc86fcb56f">trp</a>                          : 5;
<a name="l12805"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aec7eef27930e9bfbc95229a232dbc508">12805</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#aec7eef27930e9bfbc95229a232dbc508">tcksre</a>                       : 4;
<a name="l12806"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a0d7c700e301b07a306ec5ab8af99c5f2">12806</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#a0d7c700e301b07a306ec5ab8af99c5f2">tbcw</a>                         : 6;
<a name="l12807"></a><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ac04aa7c3eb4c88d387546da5c6c787ef">12807</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html#ac04aa7c3eb4c88d387546da5c6c787ef">reserved_54_63</a>               : 10;
<a name="l12808"></a>12808 <span class="preprocessor">#endif</span>
<a name="l12809"></a>12809 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params0.html#a3273fcd325bd4d8588f0ccd24080214b">cn73xx</a>;
<a name="l12810"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#adf4ef1e874f032d97d229e65490df696">12810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html">cvmx_lmcx_timing_params0_cn73xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#adf4ef1e874f032d97d229e65490df696">cn78xx</a>;
<a name="l12811"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a228624fac6a89b1767a25e091a9e61f0">12811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html">cvmx_lmcx_timing_params0_cn73xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a228624fac6a89b1767a25e091a9e61f0">cn78xxp1</a>;
<a name="l12812"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a8a251198786329a29d6e61eb30aacca8">12812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn61xx.html">cvmx_lmcx_timing_params0_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a8a251198786329a29d6e61eb30aacca8">cnf71xx</a>;
<a name="l12813"></a><a class="code" href="unioncvmx__lmcx__timing__params0.html#a1a9ed709a4e004bc1cacaf74af55db27">12813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params0_1_1cvmx__lmcx__timing__params0__cn73xx.html">cvmx_lmcx_timing_params0_cn73xx</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html#a1a9ed709a4e004bc1cacaf74af55db27">cnf75xx</a>;
<a name="l12814"></a>12814 };
<a name="l12815"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a3d81a678786099ca59cc42de52833b46">12815</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__timing__params0.html" title="cvmx_lmc::_timing_params0">cvmx_lmcx_timing_params0</a> <a class="code" href="unioncvmx__lmcx__timing__params0.html" title="cvmx_lmc::_timing_params0">cvmx_lmcx_timing_params0_t</a>;
<a name="l12816"></a>12816 <span class="comment"></span>
<a name="l12817"></a>12817 <span class="comment">/**</span>
<a name="l12818"></a>12818 <span class="comment"> * cvmx_lmc#_timing_params1</span>
<a name="l12819"></a>12819 <span class="comment"> */</span>
<a name="l12820"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html">12820</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__timing__params1.html" title="cvmx_lmc::_timing_params1">cvmx_lmcx_timing_params1</a> {
<a name="l12821"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#ada29e61232d50882203bc80916705f3e">12821</a>     uint64_t <a class="code" href="unioncvmx__lmcx__timing__params1.html#ada29e61232d50882203bc80916705f3e">u64</a>;
<a name="l12822"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html">12822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html">cvmx_lmcx_timing_params1_s</a> {
<a name="l12823"></a>12823 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12824"></a>12824 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#aa394c11c268d31c6b4b1519d1e46eddc">reserved_59_63</a>               : 5;
<a name="l12825"></a>12825     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#ad0ce860f63005efdd4a16c6c5eb6c50f">txp_ext</a>                      : 1;  <span class="comment">/**&lt; A 1-bit extension to the TXP register. */</span>
<a name="l12826"></a>12826     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#ae2e7e50c481ec367a3533177717715df">trcd_ext</a>                     : 1;  <span class="comment">/**&lt; A 1-bit extension to the TRCD register. */</span>
<a name="l12827"></a>12827     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a97b28dd725b0250af394990fea3f7843">tpdm_full_cycle_ena</a>          : 1;  <span class="comment">/**&lt; When set, this field enables the addition of a one cycle delay to the</span>
<a name="l12828"></a>12828 <span class="comment">                                                         write/read latency calculation. This is to compensate the case when</span>
<a name="l12829"></a>12829 <span class="comment">                                                         tPDM delay in the RCD of an RDIMM is greater than one-cycle.</span>
<a name="l12830"></a>12830 <span class="comment">                                                         Only valid in RDIMM  (LMC()_CTL[RDIMM_ENA]=1). */</span>
<a name="l12831"></a>12831     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a0891c56f778451484ba8645a8d34895a">trfc_dlr</a>                     : 7;  <span class="comment">/**&lt; Indicates TRFC_DLR constraints. Set this field as follows:</span>
<a name="l12832"></a>12832 <span class="comment">                                                         _ RNDUP[TRFC_DLR(ns) / (8 * TCYC(ns))]</span>
<a name="l12833"></a>12833 <span class="comment">                                                         where TRFC_DLR is from the JEDEC 3D Stacked SDRAM spec, and TCYC(ns) is the DDR clock</span>
<a name="l12834"></a>12834 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12835"></a>12835 <span class="comment">                                                         TYP = 90-120 ns.</span>
<a name="l12836"></a>12836 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l12837"></a>12837 <span class="comment">                                                         0x1 = 8 TCYC.</span>
<a name="l12838"></a>12838 <span class="comment">                                                         0x2 = 16 TCYC.</span>
<a name="l12839"></a>12839 <span class="comment">                                                         0x3 = 24 TCYC.</span>
<a name="l12840"></a>12840 <span class="comment">                                                         0x4 = 32 TCYC.</span>
<a name="l12841"></a>12841 <span class="comment">                                                         - ...</span>
<a name="l12842"></a>12842 <span class="comment">                                                         0x7E = 1008 TCYC.</span>
<a name="l12843"></a>12843 <span class="comment">                                                         0x7F = 1016 TCYC. */</span>
<a name="l12844"></a>12844     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#aef418485a3f3ebc4dffe33c2653f9529">reserved_4_48</a>                : 45;
<a name="l12845"></a>12845     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a1b6fc68024e90d28198048703912b1e0">tmprr</a>                        : 4;  <span class="comment">/**&lt; Indicates TMPRR constraints. Set this field as follows:</span>
<a name="l12846"></a>12846 <span class="comment">                                                         _ RNDUP[TMPRR(ns) / TCYC(ns)] - 1</span>
<a name="l12847"></a>12847 <span class="comment">                                                         where TMPRR is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l12848"></a>12848 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l12849"></a>12849 <span class="comment">                                                         TYP = 1 nCK */</span>
<a name="l12850"></a>12850 <span class="preprocessor">#else</span>
<a name="l12851"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a1b6fc68024e90d28198048703912b1e0">12851</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a1b6fc68024e90d28198048703912b1e0">tmprr</a>                        : 4;
<a name="l12852"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#aef418485a3f3ebc4dffe33c2653f9529">12852</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#aef418485a3f3ebc4dffe33c2653f9529">reserved_4_48</a>                : 45;
<a name="l12853"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a0891c56f778451484ba8645a8d34895a">12853</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a0891c56f778451484ba8645a8d34895a">trfc_dlr</a>                     : 7;
<a name="l12854"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a97b28dd725b0250af394990fea3f7843">12854</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#a97b28dd725b0250af394990fea3f7843">tpdm_full_cycle_ena</a>          : 1;
<a name="l12855"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#ae2e7e50c481ec367a3533177717715df">12855</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#ae2e7e50c481ec367a3533177717715df">trcd_ext</a>                     : 1;
<a name="l12856"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#ad0ce860f63005efdd4a16c6c5eb6c50f">12856</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#ad0ce860f63005efdd4a16c6c5eb6c50f">txp_ext</a>                      : 1;
<a name="l12857"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#aa394c11c268d31c6b4b1519d1e46eddc">12857</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__s.html#aa394c11c268d31c6b4b1519d1e46eddc">reserved_59_63</a>               : 5;
<a name="l12858"></a>12858 <span class="preprocessor">#endif</span>
<a name="l12859"></a>12859 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params1.html#acd13084097e58e09b08813022e587bd8">s</a>;
<a name="l12860"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html">12860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html">cvmx_lmcx_timing_params1_cn61xx</a> {
<a name="l12861"></a>12861 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12862"></a>12862 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a5f765fb736043366c220d504cc86380d">reserved_47_63</a>               : 17;
<a name="l12863"></a>12863     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a9f93232ef3aa66d68058022b457d3a1f">tras_ext</a>                     : 1;  <span class="comment">/**&lt; Indicates tRAS constraints.</span>
<a name="l12864"></a>12864 <span class="comment">                                                         Set [TRAS_EXT[0:0], TRAS[4:0]] (CSR field) = RNDUP[tRAS(ns)/tCYC(ns)]-1,</span>
<a name="l12865"></a>12865 <span class="comment">                                                         where tRAS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12866"></a>12866 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12867"></a>12867 <span class="comment">                                                         TYP=35ns-9*tREFI</span>
<a name="l12868"></a>12868 <span class="comment">                                                             - 000000: RESERVED</span>
<a name="l12869"></a>12869 <span class="comment">                                                             - 000001: 2 tCYC</span>
<a name="l12870"></a>12870 <span class="comment">                                                             - 000010: 3 tCYC</span>
<a name="l12871"></a>12871 <span class="comment">                                                             - ...</span>
<a name="l12872"></a>12872 <span class="comment">                                                             - 111111: 64 tCYC */</span>
<a name="l12873"></a>12873     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#acef47fa538e4162fb7b4abb792a0d149">txpdll</a>                       : 5;  <span class="comment">/**&lt; Indicates tXPDLL constraints.</span>
<a name="l12874"></a>12874 <span class="comment">                                                         Set TXPDLL (CSR field) = RNDUP[tXPDLL(ns)/tCYC(ns)]-1,</span>
<a name="l12875"></a>12875 <span class="comment">                                                         where tXPDLL is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12876"></a>12876 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12877"></a>12877 <span class="comment">                                                         TYP=max(10nCK, 24ns) */</span>
<a name="l12878"></a>12878     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a87210615195eb4c236773e4644f30704">tfaw</a>                         : 5;  <span class="comment">/**&lt; Indicates tFAW constraints.</span>
<a name="l12879"></a>12879 <span class="comment">                                                         Set TFAW (CSR field) = RNDUP[tFAW(ns)/(4*tCYC(ns))],</span>
<a name="l12880"></a>12880 <span class="comment">                                                         where tFAW is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12881"></a>12881 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12882"></a>12882 <span class="comment">                                                         TYP=30-40ns */</span>
<a name="l12883"></a>12883     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#ae0fffc8d0faa85cf3b2e5b0e39c9ae89">twldqsen</a>                     : 4;  <span class="comment">/**&lt; Indicates tWLDQSEN constraints.</span>
<a name="l12884"></a>12884 <span class="comment">                                                         Set TWLDQSEN (CSR field) = RNDUP[tWLDQSEN(ns)/(4*tCYC(ns))],</span>
<a name="l12885"></a>12885 <span class="comment">                                                         where tWLDQSEN is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12886"></a>12886 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12887"></a>12887 <span class="comment">                                                         TYP=max(25nCK) */</span>
<a name="l12888"></a>12888     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#aaebc29c74aeecbc9a7f706c3b6df35f9">twlmrd</a>                       : 4;  <span class="comment">/**&lt; Indicates tWLMRD constraints.</span>
<a name="l12889"></a>12889 <span class="comment">                                                         Set TWLMRD (CSR field) = RNDUP[tWLMRD(ns)/(4*tCYC(ns))],</span>
<a name="l12890"></a>12890 <span class="comment">                                                         where tWLMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12891"></a>12891 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12892"></a>12892 <span class="comment">                                                         TYP=max(40nCK) */</span>
<a name="l12893"></a>12893     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#adb90764374b18f4b3e01e84c9e8342a6">txp</a>                          : 3;  <span class="comment">/**&lt; Indicates tXP constraints.</span>
<a name="l12894"></a>12894 <span class="comment">                                                         Set TXP (CSR field) = RNDUP[tXP(ns)/tCYC(ns)]-1,</span>
<a name="l12895"></a>12895 <span class="comment">                                                         where tXP is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12896"></a>12896 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12897"></a>12897 <span class="comment">                                                         TYP=max(3nCK, 7.5ns) */</span>
<a name="l12898"></a>12898     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a2056fdbe89fdcf830f47d3a2f5c98d91">trrd</a>                         : 3;  <span class="comment">/**&lt; Indicates tRRD constraints.</span>
<a name="l12899"></a>12899 <span class="comment">                                                         Set TRRD (CSR field) = RNDUP[tRRD(ns)/tCYC(ns)]-2,</span>
<a name="l12900"></a>12900 <span class="comment">                                                         where tRRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12901"></a>12901 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12902"></a>12902 <span class="comment">                                                         TYP=max(4nCK, 10ns)</span>
<a name="l12903"></a>12903 <span class="comment">                                                            - 000: RESERVED</span>
<a name="l12904"></a>12904 <span class="comment">                                                            - 001: 3 tCYC</span>
<a name="l12905"></a>12905 <span class="comment">                                                            - ...</span>
<a name="l12906"></a>12906 <span class="comment">                                                            - 110: 8 tCYC</span>
<a name="l12907"></a>12907 <span class="comment">                                                            - 111: 9 tCYC */</span>
<a name="l12908"></a>12908     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a139740606635b23d33e7ea5281318278">trfc</a>                         : 5;  <span class="comment">/**&lt; Indicates tRFC constraints.</span>
<a name="l12909"></a>12909 <span class="comment">                                                         Set TRFC (CSR field) = RNDUP[tRFC(ns)/(8*tCYC(ns))],</span>
<a name="l12910"></a>12910 <span class="comment">                                                         where tRFC is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12911"></a>12911 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12912"></a>12912 <span class="comment">                                                         TYP=90-350ns</span>
<a name="l12913"></a>12913 <span class="comment">                                                              - 00000: RESERVED</span>
<a name="l12914"></a>12914 <span class="comment">                                                              - 00001: 8 tCYC</span>
<a name="l12915"></a>12915 <span class="comment">                                                              - 00010: 16 tCYC</span>
<a name="l12916"></a>12916 <span class="comment">                                                              - 00011: 24 tCYC</span>
<a name="l12917"></a>12917 <span class="comment">                                                              - 00100: 32 tCYC</span>
<a name="l12918"></a>12918 <span class="comment">                                                              - ...</span>
<a name="l12919"></a>12919 <span class="comment">                                                              - 11110: 240 tCYC</span>
<a name="l12920"></a>12920 <span class="comment">                                                              - 11111: 248 tCYC */</span>
<a name="l12921"></a>12921     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a9cf22063f791392c8c081d97045cfd08">twtr</a>                         : 4;  <span class="comment">/**&lt; Indicates tWTR constraints.</span>
<a name="l12922"></a>12922 <span class="comment">                                                         Set TWTR (CSR field) = RNDUP[tWTR(ns)/tCYC(ns)]-1,</span>
<a name="l12923"></a>12923 <span class="comment">                                                         where tWTR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12924"></a>12924 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12925"></a>12925 <span class="comment">                                                         TYP=max(4nCK, 7.5ns)</span>
<a name="l12926"></a>12926 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l12927"></a>12927 <span class="comment">                                                             - 0001: 2</span>
<a name="l12928"></a>12928 <span class="comment">                                                             - ...</span>
<a name="l12929"></a>12929 <span class="comment">                                                             - 0111: 8</span>
<a name="l12930"></a>12930 <span class="comment">                                                             - 1000-1111: RESERVED */</span>
<a name="l12931"></a>12931     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a73663ff4d925a92e7c474e44ee43e448">trcd</a>                         : 4;  <span class="comment">/**&lt; Indicates tRCD constraints.</span>
<a name="l12932"></a>12932 <span class="comment">                                                         Set TRCD (CSR field) = RNDUP[tRCD(ns)/tCYC(ns)],</span>
<a name="l12933"></a>12933 <span class="comment">                                                         where tRCD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12934"></a>12934 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12935"></a>12935 <span class="comment">                                                         TYP=10-15ns</span>
<a name="l12936"></a>12936 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l12937"></a>12937 <span class="comment">                                                             - 0001: 2 (2 is the smallest value allowed)</span>
<a name="l12938"></a>12938 <span class="comment">                                                             - 0002: 2</span>
<a name="l12939"></a>12939 <span class="comment">                                                             - ...</span>
<a name="l12940"></a>12940 <span class="comment">                                                             - 1110: 14</span>
<a name="l12941"></a>12941 <span class="comment">                                                             - 1111: RESERVED</span>
<a name="l12942"></a>12942 <span class="comment">                                                         In 2T mode, make this register TRCD-1, not going</span>
<a name="l12943"></a>12943 <span class="comment">                                                         below 2. */</span>
<a name="l12944"></a>12944     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a4ebfeb2892f5cb7b02616ece4056539e">tras</a>                         : 5;  <span class="comment">/**&lt; Indicates tRAS constraints.</span>
<a name="l12945"></a>12945 <span class="comment">                                                         Set [TRAS_EXT[0:0], TRAS[4:0]] (CSR field) = RNDUP[tRAS(ns)/tCYC(ns)]-1,</span>
<a name="l12946"></a>12946 <span class="comment">                                                         where tRAS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12947"></a>12947 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12948"></a>12948 <span class="comment">                                                         TYP=35ns-9*tREFI</span>
<a name="l12949"></a>12949 <span class="comment">                                                             - 000000: RESERVED</span>
<a name="l12950"></a>12950 <span class="comment">                                                             - 000001: 2 tCYC</span>
<a name="l12951"></a>12951 <span class="comment">                                                             - 000010: 3 tCYC</span>
<a name="l12952"></a>12952 <span class="comment">                                                             - ...</span>
<a name="l12953"></a>12953 <span class="comment">                                                             - 111111: 64 tCYC */</span>
<a name="l12954"></a>12954     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a5883058d500f2c38f61b8f154687559b">tmprr</a>                        : 4;  <span class="comment">/**&lt; Indicates tMPRR constraints.</span>
<a name="l12955"></a>12955 <span class="comment">                                                         Set TMPRR (CSR field) = RNDUP[tMPRR(ns)/tCYC(ns)]-1,</span>
<a name="l12956"></a>12956 <span class="comment">                                                         where tMPRR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12957"></a>12957 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12958"></a>12958 <span class="comment">                                                         TYP=1nCK */</span>
<a name="l12959"></a>12959 <span class="preprocessor">#else</span>
<a name="l12960"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a5883058d500f2c38f61b8f154687559b">12960</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a5883058d500f2c38f61b8f154687559b">tmprr</a>                        : 4;
<a name="l12961"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a4ebfeb2892f5cb7b02616ece4056539e">12961</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a4ebfeb2892f5cb7b02616ece4056539e">tras</a>                         : 5;
<a name="l12962"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a73663ff4d925a92e7c474e44ee43e448">12962</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a73663ff4d925a92e7c474e44ee43e448">trcd</a>                         : 4;
<a name="l12963"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a9cf22063f791392c8c081d97045cfd08">12963</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a9cf22063f791392c8c081d97045cfd08">twtr</a>                         : 4;
<a name="l12964"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a139740606635b23d33e7ea5281318278">12964</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a139740606635b23d33e7ea5281318278">trfc</a>                         : 5;
<a name="l12965"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a2056fdbe89fdcf830f47d3a2f5c98d91">12965</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a2056fdbe89fdcf830f47d3a2f5c98d91">trrd</a>                         : 3;
<a name="l12966"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#adb90764374b18f4b3e01e84c9e8342a6">12966</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#adb90764374b18f4b3e01e84c9e8342a6">txp</a>                          : 3;
<a name="l12967"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#aaebc29c74aeecbc9a7f706c3b6df35f9">12967</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#aaebc29c74aeecbc9a7f706c3b6df35f9">twlmrd</a>                       : 4;
<a name="l12968"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#ae0fffc8d0faa85cf3b2e5b0e39c9ae89">12968</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#ae0fffc8d0faa85cf3b2e5b0e39c9ae89">twldqsen</a>                     : 4;
<a name="l12969"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a87210615195eb4c236773e4644f30704">12969</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a87210615195eb4c236773e4644f30704">tfaw</a>                         : 5;
<a name="l12970"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#acef47fa538e4162fb7b4abb792a0d149">12970</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#acef47fa538e4162fb7b4abb792a0d149">txpdll</a>                       : 5;
<a name="l12971"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a9f93232ef3aa66d68058022b457d3a1f">12971</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a9f93232ef3aa66d68058022b457d3a1f">tras_ext</a>                     : 1;
<a name="l12972"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a5f765fb736043366c220d504cc86380d">12972</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html#a5f765fb736043366c220d504cc86380d">reserved_47_63</a>               : 17;
<a name="l12973"></a>12973 <span class="preprocessor">#endif</span>
<a name="l12974"></a>12974 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params1.html#a5c1c1a0945eb0860c326e7adbb0cc9a4">cn61xx</a>;
<a name="l12975"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a1eaeb839015f23a30f5d4ea0fcfd9a09">12975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html">cvmx_lmcx_timing_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a1eaeb839015f23a30f5d4ea0fcfd9a09">cn63xx</a>;
<a name="l12976"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html">12976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html">cvmx_lmcx_timing_params1_cn63xxp1</a> {
<a name="l12977"></a>12977 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l12978"></a>12978 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#aaf90460d9bb7d1fb4f9e20d55df0e5bd">reserved_46_63</a>               : 18;
<a name="l12979"></a>12979     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a812468f25aa050aabbc0bef80dd0422c">txpdll</a>                       : 5;  <span class="comment">/**&lt; Indicates tXPDLL constraints.</span>
<a name="l12980"></a>12980 <span class="comment">                                                         Set TXPDLL (CSR field) = RNDUP[tXPDLL(ns)/tCYC(ns)]-1,</span>
<a name="l12981"></a>12981 <span class="comment">                                                         where tXPDLL is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12982"></a>12982 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12983"></a>12983 <span class="comment">                                                         TYP=max(10nCK, 24ns) */</span>
<a name="l12984"></a>12984     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a50e0defe66012d14137a64fbdca3e176">tfaw</a>                         : 5;  <span class="comment">/**&lt; Indicates tFAW constraints.</span>
<a name="l12985"></a>12985 <span class="comment">                                                         Set TFAW (CSR field) = RNDUP[tFAW(ns)/(4*tCYC(ns))],</span>
<a name="l12986"></a>12986 <span class="comment">                                                         where tFAW is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12987"></a>12987 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12988"></a>12988 <span class="comment">                                                         TYP=30-40ns */</span>
<a name="l12989"></a>12989     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a7e86604a76f038f39c77df124fd4b111">twldqsen</a>                     : 4;  <span class="comment">/**&lt; Indicates tWLDQSEN constraints.</span>
<a name="l12990"></a>12990 <span class="comment">                                                         Set TWLDQSEN (CSR field) = RNDUP[tWLDQSEN(ns)/(4*tCYC(ns))],</span>
<a name="l12991"></a>12991 <span class="comment">                                                         where tWLDQSEN is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12992"></a>12992 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12993"></a>12993 <span class="comment">                                                         TYP=max(25nCK) */</span>
<a name="l12994"></a>12994     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a10105295035bde8389d427152dc5c317">twlmrd</a>                       : 4;  <span class="comment">/**&lt; Indicates tWLMRD constraints.</span>
<a name="l12995"></a>12995 <span class="comment">                                                         Set TWLMRD (CSR field) = RNDUP[tWLMRD(ns)/(4*tCYC(ns))],</span>
<a name="l12996"></a>12996 <span class="comment">                                                         where tWLMRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l12997"></a>12997 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l12998"></a>12998 <span class="comment">                                                         TYP=max(40nCK) */</span>
<a name="l12999"></a>12999     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#ad50bc91137d89da122d6db35ed9c4c1b">txp</a>                          : 3;  <span class="comment">/**&lt; Indicates tXP constraints.</span>
<a name="l13000"></a>13000 <span class="comment">                                                         Set TXP (CSR field) = RNDUP[tXP(ns)/tCYC(ns)]-1,</span>
<a name="l13001"></a>13001 <span class="comment">                                                         where tXP is from the DDR3 spec, and tCYC(ns)</span>
<a name="l13002"></a>13002 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l13003"></a>13003 <span class="comment">                                                         TYP=max(3nCK, 7.5ns) */</span>
<a name="l13004"></a>13004     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a5e2af8a292668a2152ef2d261e641b48">trrd</a>                         : 3;  <span class="comment">/**&lt; Indicates tRRD constraints.</span>
<a name="l13005"></a>13005 <span class="comment">                                                         Set TRRD (CSR field) = RNDUP[tRRD(ns)/tCYC(ns)]-2,</span>
<a name="l13006"></a>13006 <span class="comment">                                                         where tRRD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l13007"></a>13007 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l13008"></a>13008 <span class="comment">                                                         TYP=max(4nCK, 10ns)</span>
<a name="l13009"></a>13009 <span class="comment">                                                            - 000: RESERVED</span>
<a name="l13010"></a>13010 <span class="comment">                                                            - 001: 3 tCYC</span>
<a name="l13011"></a>13011 <span class="comment">                                                            - ...</span>
<a name="l13012"></a>13012 <span class="comment">                                                            - 110: 8 tCYC</span>
<a name="l13013"></a>13013 <span class="comment">                                                            - 111: 9 tCYC */</span>
<a name="l13014"></a>13014     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#ac9bf883ece19d57dccee4bb45f348268">trfc</a>                         : 5;  <span class="comment">/**&lt; Indicates tRFC constraints.</span>
<a name="l13015"></a>13015 <span class="comment">                                                         Set TRFC (CSR field) = RNDUP[tRFC(ns)/(8*tCYC(ns))],</span>
<a name="l13016"></a>13016 <span class="comment">                                                         where tRFC is from the DDR3 spec, and tCYC(ns)</span>
<a name="l13017"></a>13017 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l13018"></a>13018 <span class="comment">                                                         TYP=90-350ns</span>
<a name="l13019"></a>13019 <span class="comment">                                                              - 00000: RESERVED</span>
<a name="l13020"></a>13020 <span class="comment">                                                              - 00001: 8 tCYC</span>
<a name="l13021"></a>13021 <span class="comment">                                                              - 00010: 16 tCYC</span>
<a name="l13022"></a>13022 <span class="comment">                                                              - 00011: 24 tCYC</span>
<a name="l13023"></a>13023 <span class="comment">                                                              - 00100: 32 tCYC</span>
<a name="l13024"></a>13024 <span class="comment">                                                              - ...</span>
<a name="l13025"></a>13025 <span class="comment">                                                              - 11110: 240 tCYC</span>
<a name="l13026"></a>13026 <span class="comment">                                                              - 11111: 248 tCYC */</span>
<a name="l13027"></a>13027     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a46efa53967e716a869912b7bb87a8e1c">twtr</a>                         : 4;  <span class="comment">/**&lt; Indicates tWTR constraints.</span>
<a name="l13028"></a>13028 <span class="comment">                                                         Set TWTR (CSR field) = RNDUP[tWTR(ns)/tCYC(ns)]-1,</span>
<a name="l13029"></a>13029 <span class="comment">                                                         where tWTR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l13030"></a>13030 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l13031"></a>13031 <span class="comment">                                                         TYP=max(4nCK, 7.5ns)</span>
<a name="l13032"></a>13032 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l13033"></a>13033 <span class="comment">                                                             - 0001: 2</span>
<a name="l13034"></a>13034 <span class="comment">                                                             - ...</span>
<a name="l13035"></a>13035 <span class="comment">                                                             - 0111: 8</span>
<a name="l13036"></a>13036 <span class="comment">                                                             - 1000-1111: RESERVED */</span>
<a name="l13037"></a>13037     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a9ec5491c9789881d08697326552461a4">trcd</a>                         : 4;  <span class="comment">/**&lt; Indicates tRCD constraints.</span>
<a name="l13038"></a>13038 <span class="comment">                                                         Set TRCD (CSR field) = RNDUP[tRCD(ns)/tCYC(ns)],</span>
<a name="l13039"></a>13039 <span class="comment">                                                         where tRCD is from the DDR3 spec, and tCYC(ns)</span>
<a name="l13040"></a>13040 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l13041"></a>13041 <span class="comment">                                                         TYP=10-15ns</span>
<a name="l13042"></a>13042 <span class="comment">                                                             - 0000: RESERVED</span>
<a name="l13043"></a>13043 <span class="comment">                                                             - 0001: 2 (2 is the smallest value allowed)</span>
<a name="l13044"></a>13044 <span class="comment">                                                             - 0002: 2</span>
<a name="l13045"></a>13045 <span class="comment">                                                             - ...</span>
<a name="l13046"></a>13046 <span class="comment">                                                             - 1001: 9</span>
<a name="l13047"></a>13047 <span class="comment">                                                             - 1010-1111: RESERVED</span>
<a name="l13048"></a>13048 <span class="comment">                                                         In 2T mode, make this register TRCD-1, not going</span>
<a name="l13049"></a>13049 <span class="comment">                                                         below 2. */</span>
<a name="l13050"></a>13050     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a1c196a337305ef59093bf29312ec7030">tras</a>                         : 5;  <span class="comment">/**&lt; Indicates tRAS constraints.</span>
<a name="l13051"></a>13051 <span class="comment">                                                         Set TRAS (CSR field) = RNDUP[tRAS(ns)/tCYC(ns)]-1,</span>
<a name="l13052"></a>13052 <span class="comment">                                                         where tRAS is from the DDR3 spec, and tCYC(ns)</span>
<a name="l13053"></a>13053 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l13054"></a>13054 <span class="comment">                                                         TYP=35ns-9*tREFI</span>
<a name="l13055"></a>13055 <span class="comment">                                                             - 00000: RESERVED</span>
<a name="l13056"></a>13056 <span class="comment">                                                             - 00001: 2 tCYC</span>
<a name="l13057"></a>13057 <span class="comment">                                                             - 00010: 3 tCYC</span>
<a name="l13058"></a>13058 <span class="comment">                                                             - ...</span>
<a name="l13059"></a>13059 <span class="comment">                                                             - 11111: 32 tCYC */</span>
<a name="l13060"></a>13060     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a7e8805713ee9d80cada11c3cda262ebd">tmprr</a>                        : 4;  <span class="comment">/**&lt; Indicates tMPRR constraints.</span>
<a name="l13061"></a>13061 <span class="comment">                                                         Set TMPRR (CSR field) = RNDUP[tMPRR(ns)/tCYC(ns)]-1,</span>
<a name="l13062"></a>13062 <span class="comment">                                                         where tMPRR is from the DDR3 spec, and tCYC(ns)</span>
<a name="l13063"></a>13063 <span class="comment">                                                         is the DDR clock frequency (not data rate).</span>
<a name="l13064"></a>13064 <span class="comment">                                                         TYP=1nCK */</span>
<a name="l13065"></a>13065 <span class="preprocessor">#else</span>
<a name="l13066"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a7e8805713ee9d80cada11c3cda262ebd">13066</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a7e8805713ee9d80cada11c3cda262ebd">tmprr</a>                        : 4;
<a name="l13067"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a1c196a337305ef59093bf29312ec7030">13067</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a1c196a337305ef59093bf29312ec7030">tras</a>                         : 5;
<a name="l13068"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a9ec5491c9789881d08697326552461a4">13068</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a9ec5491c9789881d08697326552461a4">trcd</a>                         : 4;
<a name="l13069"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a46efa53967e716a869912b7bb87a8e1c">13069</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a46efa53967e716a869912b7bb87a8e1c">twtr</a>                         : 4;
<a name="l13070"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#ac9bf883ece19d57dccee4bb45f348268">13070</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#ac9bf883ece19d57dccee4bb45f348268">trfc</a>                         : 5;
<a name="l13071"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a5e2af8a292668a2152ef2d261e641b48">13071</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a5e2af8a292668a2152ef2d261e641b48">trrd</a>                         : 3;
<a name="l13072"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#ad50bc91137d89da122d6db35ed9c4c1b">13072</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#ad50bc91137d89da122d6db35ed9c4c1b">txp</a>                          : 3;
<a name="l13073"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a10105295035bde8389d427152dc5c317">13073</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a10105295035bde8389d427152dc5c317">twlmrd</a>                       : 4;
<a name="l13074"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a7e86604a76f038f39c77df124fd4b111">13074</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a7e86604a76f038f39c77df124fd4b111">twldqsen</a>                     : 4;
<a name="l13075"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a50e0defe66012d14137a64fbdca3e176">13075</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a50e0defe66012d14137a64fbdca3e176">tfaw</a>                         : 5;
<a name="l13076"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a812468f25aa050aabbc0bef80dd0422c">13076</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#a812468f25aa050aabbc0bef80dd0422c">txpdll</a>                       : 5;
<a name="l13077"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#aaf90460d9bb7d1fb4f9e20d55df0e5bd">13077</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn63xxp1.html#aaf90460d9bb7d1fb4f9e20d55df0e5bd">reserved_46_63</a>               : 18;
<a name="l13078"></a>13078 <span class="preprocessor">#endif</span>
<a name="l13079"></a>13079 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params1.html#ab9b8059f3cca36534b31660288b0f929">cn63xxp1</a>;
<a name="l13080"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a8db78917414e4ad5301a372137fbc8a4">13080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html">cvmx_lmcx_timing_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a8db78917414e4ad5301a372137fbc8a4">cn66xx</a>;
<a name="l13081"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a0a5527ecfc2bdb10428273b060127668">13081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html">cvmx_lmcx_timing_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a0a5527ecfc2bdb10428273b060127668">cn68xx</a>;
<a name="l13082"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a232ae68f30e944e723cd17fa5b9bbe9c">13082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html">cvmx_lmcx_timing_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a232ae68f30e944e723cd17fa5b9bbe9c">cn68xxp1</a>;
<a name="l13083"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html">13083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html">cvmx_lmcx_timing_params1_cn70xx</a> {
<a name="l13084"></a>13084 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13085"></a>13085 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#aea38206fb5dfd267f6f5522377686d9d">reserved_49_63</a>               : 15;
<a name="l13086"></a>13086     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a395a50d45b6818278afb51c4b442fe09">txpdll</a>                       : 5;  <span class="comment">/**&lt; Indicates TXPDLL constraints. Set this field as follows:</span>
<a name="l13087"></a>13087 <span class="comment">                                                         RNDUP[TXPDLL(ns) / TCYC(ns)] - 1</span>
<a name="l13088"></a>13088 <span class="comment">                                                         where TXPDLL is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l13089"></a>13089 <span class="comment">                                                         data rate).</span>
<a name="l13090"></a>13090 <span class="comment">                                                         TYP=max(10nCK, 24 ns) */</span>
<a name="l13091"></a>13091     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#aabc312131d50783ff4382282af909de3">tfaw</a>                         : 5;  <span class="comment">/**&lt; Indicates TFAW constraints. Set this field as follows:</span>
<a name="l13092"></a>13092 <span class="comment">                                                         RNDUP[TFAW(ns) / (4 * TCYC(ns))]</span>
<a name="l13093"></a>13093 <span class="comment">                                                         where TFAW is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13094"></a>13094 <span class="comment">                                                         rate).</span>
<a name="l13095"></a>13095 <span class="comment">                                                         TYP = 30-40 ns */</span>
<a name="l13096"></a>13096     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a45c50dcba0c2c7d161d1cc46f51aa8b1">twldqsen</a>                     : 4;  <span class="comment">/**&lt; Indicates TWLDQSEN constraints. Set this field as follows:</span>
<a name="l13097"></a>13097 <span class="comment">                                                         RNDUP[TWLDQSEN(ns) / (4 * TCYC(ns))]</span>
<a name="l13098"></a>13098 <span class="comment">                                                         where TWLDQSEN is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l13099"></a>13099 <span class="comment">                                                         data rate).</span>
<a name="l13100"></a>13100 <span class="comment">                                                         TYP = max(25nCK) */</span>
<a name="l13101"></a>13101     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a5528db645b74ae2625db76bf31a31a61">twlmrd</a>                       : 4;  <span class="comment">/**&lt; Indicates TWLMRD constraints. Set this field as follows:</span>
<a name="l13102"></a>13102 <span class="comment">                                                         RNDUP[TWLMRD(ns) / (4 * TCYC(ns))]</span>
<a name="l13103"></a>13103 <span class="comment">                                                         where TWLMRD is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not</span>
<a name="l13104"></a>13104 <span class="comment">                                                         data rate).</span>
<a name="l13105"></a>13105 <span class="comment">                                                         TYP = max(40nCK) */</span>
<a name="l13106"></a>13106     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#af6e663fece172efdaf448f1015581b02">txp</a>                          : 3;  <span class="comment">/**&lt; Indicates TXP constraints. Set this field as follows:</span>
<a name="l13107"></a>13107 <span class="comment">                                                         RNDUP[TXP(ns) / TCYC(ns)] - 1</span>
<a name="l13108"></a>13108 <span class="comment">                                                         where TXP is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13109"></a>13109 <span class="comment">                                                         rate).</span>
<a name="l13110"></a>13110 <span class="comment">                                                         TYP=max(3nCK, 7.5 ns) */</span>
<a name="l13111"></a>13111     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a2a36fcce9532f696956f45f7d0c452b9">trrd</a>                         : 3;  <span class="comment">/**&lt; Indicates TRRD constraints. Set this field as follows:</span>
<a name="l13112"></a>13112 <span class="comment">                                                         RNDUP[TRRD(ns) / TCYC(ns)] - 1,</span>
<a name="l13113"></a>13113 <span class="comment">                                                         where TRRD is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13114"></a>13114 <span class="comment">                                                         rate).</span>
<a name="l13115"></a>13115 <span class="comment">                                                         TYP = max(4nCK, 10 ns)</span>
<a name="l13116"></a>13116 <span class="comment">                                                         0x0 = reserved</span>
<a name="l13117"></a>13117 <span class="comment">                                                         0x1 = 2 TCYC</span>
<a name="l13118"></a>13118 <span class="comment">                                                         - ...</span>
<a name="l13119"></a>13119 <span class="comment">                                                         0x6 = 7 TCYC</span>
<a name="l13120"></a>13120 <span class="comment">                                                         0x7 = 8 TCYC</span>
<a name="l13121"></a>13121 <span class="comment">                                                         For DDR4, this is the TRRD_S parameter. */</span>
<a name="l13122"></a>13122     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a1bc08d2bd850205e0ae670a6637ae9a9">trfc</a>                         : 7;  <span class="comment">/**&lt; Indicates TRFC constraints. Set this field as follows:</span>
<a name="l13123"></a>13123 <span class="comment">                                                         RNDUP[TRFC(ns) / (8 * TCYC(ns))]</span>
<a name="l13124"></a>13124 <span class="comment">                                                         where TRFC is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13125"></a>13125 <span class="comment">                                                         rate).</span>
<a name="l13126"></a>13126 <span class="comment">                                                         TYP = 90-350 ns</span>
<a name="l13127"></a>13127 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13128"></a>13128 <span class="comment">                                                         0x1 = 8 TCYC.</span>
<a name="l13129"></a>13129 <span class="comment">                                                         0x2 = 16 TCYC.</span>
<a name="l13130"></a>13130 <span class="comment">                                                         0x3 = 24 TCYC.</span>
<a name="l13131"></a>13131 <span class="comment">                                                         0x4 = 32 TCYC.</span>
<a name="l13132"></a>13132 <span class="comment">                                                         - ...</span>
<a name="l13133"></a>13133 <span class="comment">                                                         0x7E = 1008 TCYC.</span>
<a name="l13134"></a>13134 <span class="comment">                                                         0x7F = 1016 TCYC. */</span>
<a name="l13135"></a>13135     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#af7837254cc70bb92feea00a383234794">twtr</a>                         : 4;  <span class="comment">/**&lt; Indicates TWTR constraints. Set this field as follows:</span>
<a name="l13136"></a>13136 <span class="comment">                                                         RNDUP[TWTR(ns) / TCYC(ns)] - 1</span>
<a name="l13137"></a>13137 <span class="comment">                                                         where TWTR is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13138"></a>13138 <span class="comment">                                                         rate).</span>
<a name="l13139"></a>13139 <span class="comment">                                                         TYP = max(4nCK, 7.5 ns)</span>
<a name="l13140"></a>13140 <span class="comment">                                                         For DDR4, this CSR field represents TWTR_S.</span>
<a name="l13141"></a>13141 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13142"></a>13142 <span class="comment">                                                         0x1 = 2.</span>
<a name="l13143"></a>13143 <span class="comment">                                                         - ...</span>
<a name="l13144"></a>13144 <span class="comment">                                                         0x7 = 8.</span>
<a name="l13145"></a>13145 <span class="comment">                                                         0x8-0xF = reserved. */</span>
<a name="l13146"></a>13146     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a419622fcce4a7855917f31694844186f">trcd</a>                         : 4;  <span class="comment">/**&lt; Indicates TRCD constraints. Set this field as follows:</span>
<a name="l13147"></a>13147 <span class="comment">                                                         RNDUP[TRCD(ns) / TCYC(ns)]</span>
<a name="l13148"></a>13148 <span class="comment">                                                         where TRCD is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13149"></a>13149 <span class="comment">                                                         rate).</span>
<a name="l13150"></a>13150 <span class="comment">                                                         TYP = 10-15 ns</span>
<a name="l13151"></a>13151 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13152"></a>13152 <span class="comment">                                                         0x1 = 2 (2 is the smallest value allowed).</span>
<a name="l13153"></a>13153 <span class="comment">                                                         0x2 = 2.</span>
<a name="l13154"></a>13154 <span class="comment">                                                         - ...</span>
<a name="l13155"></a>13155 <span class="comment">                                                         0xE = 14.</span>
<a name="l13156"></a>13156 <span class="comment">                                                         0xA-0xF = reserved.</span>
<a name="l13157"></a>13157 <span class="comment">                                                         In 2T mode, make this register TRCD - 1, not going below 2. */</span>
<a name="l13158"></a>13158     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a1fdb76d900637fe9ae235063a4208298">tras</a>                         : 6;  <span class="comment">/**&lt; Indicates TRAS constraints. Set TRAS (CSR field) as follows:</span>
<a name="l13159"></a>13159 <span class="comment">                                                         RNDUP[TRAS(ns)/TCYC(ns)] - 1,</span>
<a name="l13160"></a>13160 <span class="comment">                                                         where TRAS is from the DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data rate).</span>
<a name="l13161"></a>13161 <span class="comment">                                                         TYP = 35ns - 9 * TREFI</span>
<a name="l13162"></a>13162 <span class="comment">                                                         - 000000: reserved</span>
<a name="l13163"></a>13163 <span class="comment">                                                         - 000001: 2 TCYC</span>
<a name="l13164"></a>13164 <span class="comment">                                                         - 000010: 3 TCYC</span>
<a name="l13165"></a>13165 <span class="comment">                                                         - ...</span>
<a name="l13166"></a>13166 <span class="comment">                                                         - 111111: 64 TCYC */</span>
<a name="l13167"></a>13167     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#adb648758a6f1549a226a89f84c9f62d4">tmprr</a>                        : 4;  <span class="comment">/**&lt; Indicates TMPRR constraints. Set this field as follows:</span>
<a name="l13168"></a>13168 <span class="comment">                                                         RNDUP[TMPRR(ns) / TCYC(ns)] - 1</span>
<a name="l13169"></a>13169 <span class="comment">                                                         where TMPRR is from the JEDEC DDR3 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13170"></a>13170 <span class="comment">                                                         rate).</span>
<a name="l13171"></a>13171 <span class="comment">                                                         TYP = 1 nCK */</span>
<a name="l13172"></a>13172 <span class="preprocessor">#else</span>
<a name="l13173"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#adb648758a6f1549a226a89f84c9f62d4">13173</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#adb648758a6f1549a226a89f84c9f62d4">tmprr</a>                        : 4;
<a name="l13174"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a1fdb76d900637fe9ae235063a4208298">13174</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a1fdb76d900637fe9ae235063a4208298">tras</a>                         : 6;
<a name="l13175"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a419622fcce4a7855917f31694844186f">13175</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a419622fcce4a7855917f31694844186f">trcd</a>                         : 4;
<a name="l13176"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#af7837254cc70bb92feea00a383234794">13176</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#af7837254cc70bb92feea00a383234794">twtr</a>                         : 4;
<a name="l13177"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a1bc08d2bd850205e0ae670a6637ae9a9">13177</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a1bc08d2bd850205e0ae670a6637ae9a9">trfc</a>                         : 7;
<a name="l13178"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a2a36fcce9532f696956f45f7d0c452b9">13178</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a2a36fcce9532f696956f45f7d0c452b9">trrd</a>                         : 3;
<a name="l13179"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#af6e663fece172efdaf448f1015581b02">13179</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#af6e663fece172efdaf448f1015581b02">txp</a>                          : 3;
<a name="l13180"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a5528db645b74ae2625db76bf31a31a61">13180</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a5528db645b74ae2625db76bf31a31a61">twlmrd</a>                       : 4;
<a name="l13181"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a45c50dcba0c2c7d161d1cc46f51aa8b1">13181</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a45c50dcba0c2c7d161d1cc46f51aa8b1">twldqsen</a>                     : 4;
<a name="l13182"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#aabc312131d50783ff4382282af909de3">13182</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#aabc312131d50783ff4382282af909de3">tfaw</a>                         : 5;
<a name="l13183"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a395a50d45b6818278afb51c4b442fe09">13183</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#a395a50d45b6818278afb51c4b442fe09">txpdll</a>                       : 5;
<a name="l13184"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#aea38206fb5dfd267f6f5522377686d9d">13184</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html#aea38206fb5dfd267f6f5522377686d9d">reserved_49_63</a>               : 15;
<a name="l13185"></a>13185 <span class="preprocessor">#endif</span>
<a name="l13186"></a>13186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params1.html#ad8d8eaa28b54ece1f5eacadb3faa1ec5">cn70xx</a>;
<a name="l13187"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a79e3f98a05eb428fa6e07c222dd4c6fc">13187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn70xx.html">cvmx_lmcx_timing_params1_cn70xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a79e3f98a05eb428fa6e07c222dd4c6fc">cn70xxp1</a>;
<a name="l13188"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html">13188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html">cvmx_lmcx_timing_params1_cn73xx</a> {
<a name="l13189"></a>13189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13190"></a>13190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a82c920036a2f04ddd3ce3ba653994c8f">reserved_59_63</a>               : 5;
<a name="l13191"></a>13191     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#afde5086e9e877c0e72b6697eb070f498">txp_ext</a>                      : 1;  <span class="comment">/**&lt; A 1-bit extension to the TXP register. */</span>
<a name="l13192"></a>13192     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a09f728836ba03af10b1f1b586ce1c04c">trcd_ext</a>                     : 1;  <span class="comment">/**&lt; A 1-bit extension to the TRCD register. */</span>
<a name="l13193"></a>13193     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a0d94d5126f461d36b887d63f0b8da605">tpdm_full_cycle_ena</a>          : 1;  <span class="comment">/**&lt; When set, this field enables the addition of a one cycle delay to the</span>
<a name="l13194"></a>13194 <span class="comment">                                                         write/read latency calculation. This is to compensate the case when</span>
<a name="l13195"></a>13195 <span class="comment">                                                         tPDM delay in the RCD of an RDIMM is greater than one-cycle.</span>
<a name="l13196"></a>13196 <span class="comment">                                                         Only valid in RDIMM  (LMC()_CTL[RDIMM_ENA]=1). */</span>
<a name="l13197"></a>13197     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a4e6dbb8c83b391f7942d1e7d11bd8a03">trfc_dlr</a>                     : 7;  <span class="comment">/**&lt; Indicates TRFC_DLR constraints. Set this field as follows:</span>
<a name="l13198"></a>13198 <span class="comment">                                                         _ RNDUP[TRFC_DLR(ns) / (8 * TCYC(ns))]</span>
<a name="l13199"></a>13199 <span class="comment">                                                         where TRFC_DLR is from the JEDEC 3D stacked SDRAM spec, and TCYC(ns) is the DDR clock</span>
<a name="l13200"></a>13200 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13201"></a>13201 <span class="comment">                                                         TYP = 90-120 ns.</span>
<a name="l13202"></a>13202 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13203"></a>13203 <span class="comment">                                                         0x1 = 8 TCYC.</span>
<a name="l13204"></a>13204 <span class="comment">                                                         0x2 = 16 TCYC.</span>
<a name="l13205"></a>13205 <span class="comment">                                                         0x3 = 24 TCYC.</span>
<a name="l13206"></a>13206 <span class="comment">                                                         0x4 = 32 TCYC.</span>
<a name="l13207"></a>13207 <span class="comment">                                                         - ...</span>
<a name="l13208"></a>13208 <span class="comment">                                                         0x7E = 1008 TCYC.</span>
<a name="l13209"></a>13209 <span class="comment">                                                         0x7F = 1016 TCYC. */</span>
<a name="l13210"></a>13210     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aa6585b86f2f046bdf24b5940d541de36">txpdll</a>                       : 5;  <span class="comment">/**&lt; Indicates TXPDLL constraints. Set this field as follows:</span>
<a name="l13211"></a>13211 <span class="comment">                                                         _ RNDUP[TXPDLL(ns) / TCYC(ns)] - 1</span>
<a name="l13212"></a>13212 <span class="comment">                                                         where TXPDLL is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13213"></a>13213 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13214"></a>13214 <span class="comment">                                                         TYP=max(10nCK, 24 ns) */</span>
<a name="l13215"></a>13215     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a6a6568ad67dc3896d73ccfa6b70fc00d">tfaw</a>                         : 5;  <span class="comment">/**&lt; Indicates TFAW constraints. Set this field as follows:</span>
<a name="l13216"></a>13216 <span class="comment">                                                         _ RNDUP[TFAW(ns) / (4 * TCYC(ns))]</span>
<a name="l13217"></a>13217 <span class="comment">                                                         where TFAW is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13218"></a>13218 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13219"></a>13219 <span class="comment">                                                         TYP = 30-40 ns */</span>
<a name="l13220"></a>13220     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a1eb91ae1431692f123e5bcee25214b63">twldqsen</a>                     : 4;  <span class="comment">/**&lt; Indicates TWLDQSEN constraints. Set this field as follows:</span>
<a name="l13221"></a>13221 <span class="comment">                                                         _ RNDUP[TWLDQSEN(ns) / (4 * TCYC(ns))]</span>
<a name="l13222"></a>13222 <span class="comment">                                                         where TWLDQSEN is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13223"></a>13223 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13224"></a>13224 <span class="comment">                                                         TYP = max(25nCK) */</span>
<a name="l13225"></a>13225     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#ad3205df722847e1cb80466c3ccaa8d1b">twlmrd</a>                       : 4;  <span class="comment">/**&lt; Indicates TWLMRD constraints. Set this field as follows:</span>
<a name="l13226"></a>13226 <span class="comment">                                                         _ RNDUP[TWLMRD(ns) / (4 * TCYC(ns))]</span>
<a name="l13227"></a>13227 <span class="comment">                                                         where TWLMRD is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13228"></a>13228 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13229"></a>13229 <span class="comment">                                                         TYP = max(40nCK) */</span>
<a name="l13230"></a>13230     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aca1e7695c4adee3bfe106bb3a4da864d">txp</a>                          : 3;  <span class="comment">/**&lt; Indicates TXP constraints. Set this field as follows:</span>
<a name="l13231"></a>13231 <span class="comment">                                                         _ RNDUP[TXP(ns) / TCYC(ns)] - 1</span>
<a name="l13232"></a>13232 <span class="comment">                                                         where TXP is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13233"></a>13233 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13234"></a>13234 <span class="comment">                                                         TYP=max(3nCK, 7.5 ns) */</span>
<a name="l13235"></a>13235     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a88983dce17b9c5bf772c3bd6fbe8cd28">trrd</a>                         : 3;  <span class="comment">/**&lt; Indicates TRRD constraints. Set this field as follows:</span>
<a name="l13236"></a>13236 <span class="comment">                                                         _ RNDUP[TRRD(ns) / TCYC(ns)] - 2,</span>
<a name="l13237"></a>13237 <span class="comment">                                                         where TRRD is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13238"></a>13238 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13239"></a>13239 <span class="comment">                                                         TYP = max(4nCK, 10 ns)</span>
<a name="l13240"></a>13240 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l13241"></a>13241 <span class="comment">                                                         0x1 = 3 TCYC.</span>
<a name="l13242"></a>13242 <span class="comment">                                                         - ...</span>
<a name="l13243"></a>13243 <span class="comment">                                                         0x6 = 8 TCYC.</span>
<a name="l13244"></a>13244 <span class="comment">                                                         0x7 = 9 TCYC.</span>
<a name="l13245"></a>13245 <span class="comment">                                                         For DDR4, this is the TRRD_S parameter. */</span>
<a name="l13246"></a>13246     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a05368093d360c3f41162256cadfbc45d">trfc</a>                         : 7;  <span class="comment">/**&lt; Indicates TRFC constraints. Set this field as follows:</span>
<a name="l13247"></a>13247 <span class="comment">                                                         _ RNDUP[TRFC(ns) / (8 * TCYC(ns))]</span>
<a name="l13248"></a>13248 <span class="comment">                                                         where TRFC is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13249"></a>13249 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13250"></a>13250 <span class="comment">                                                         TYP = 90-350 ns</span>
<a name="l13251"></a>13251 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13252"></a>13252 <span class="comment">                                                         0x1 = 8 TCYC.</span>
<a name="l13253"></a>13253 <span class="comment">                                                         0x2 = 16 TCYC.</span>
<a name="l13254"></a>13254 <span class="comment">                                                         0x3 = 24 TCYC.</span>
<a name="l13255"></a>13255 <span class="comment">                                                         0x4 = 32 TCYC.</span>
<a name="l13256"></a>13256 <span class="comment">                                                         - ...</span>
<a name="l13257"></a>13257 <span class="comment">                                                         0x7E = 1008 TCYC.</span>
<a name="l13258"></a>13258 <span class="comment">                                                         0x7F = 1016 TCYC. */</span>
<a name="l13259"></a>13259     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#ace65db060f65f5ce4e06205c7d8f4b73">twtr</a>                         : 4;  <span class="comment">/**&lt; Indicates TWTR constraints. Set this field as follows:</span>
<a name="l13260"></a>13260 <span class="comment">                                                         _ RNDUP[TWTR(ns) / TCYC(ns)] - 1</span>
<a name="l13261"></a>13261 <span class="comment">                                                         where TWTR is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13262"></a>13262 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13263"></a>13263 <span class="comment">                                                         TYP = max(4nCK, 7.5 ns)</span>
<a name="l13264"></a>13264 <span class="comment">                                                         For DDR4, this CSR field represents TWTR_S.</span>
<a name="l13265"></a>13265 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13266"></a>13266 <span class="comment">                                                         0x1 = 2.</span>
<a name="l13267"></a>13267 <span class="comment">                                                         - ...</span>
<a name="l13268"></a>13268 <span class="comment">                                                         0x7 = 8.</span>
<a name="l13269"></a>13269 <span class="comment">                                                         0x8-0xF = reserved. */</span>
<a name="l13270"></a>13270     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a417bd3e30ba0623836375b5883054136">trcd</a>                         : 4;  <span class="comment">/**&lt; Indicates TRCD constraints. Set this field as follows:</span>
<a name="l13271"></a>13271 <span class="comment">                                                         _ RNDUP[TRCD(ns) / TCYC(ns)]</span>
<a name="l13272"></a>13272 <span class="comment">                                                         where TRCD is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13273"></a>13273 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13274"></a>13274 <span class="comment">                                                         TYP = 10-15 ns</span>
<a name="l13275"></a>13275 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13276"></a>13276 <span class="comment">                                                         0x1 = 2 (2 is the smallest value allowed).</span>
<a name="l13277"></a>13277 <span class="comment">                                                         0x2 = 2.</span>
<a name="l13278"></a>13278 <span class="comment">                                                         - ...</span>
<a name="l13279"></a>13279 <span class="comment">                                                         0xE = 14.</span>
<a name="l13280"></a>13280 <span class="comment">                                                         0xA-0xF = reserved.</span>
<a name="l13281"></a>13281 <span class="comment">                                                         In 2T mode, make this register TRCD - 1, not going below 2. */</span>
<a name="l13282"></a>13282     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a7a654d563314d4901b3a97f98e390f03">tras</a>                         : 6;  <span class="comment">/**&lt; Indicates TRAS constraints. Set TRAS (CSR field) as follows:</span>
<a name="l13283"></a>13283 <span class="comment">                                                         _ RNDUP[TRAS(ns)/TCYC(ns)] - 1,</span>
<a name="l13284"></a>13284 <span class="comment">                                                         where TRAS is from the DDR3/DDR4 spec, and TCYC(ns) is the DDR clock frequency (not data</span>
<a name="l13285"></a>13285 <span class="comment">                                                         rate).</span>
<a name="l13286"></a>13286 <span class="comment">                                                         TYP = 35ns - 9 * TREFI</span>
<a name="l13287"></a>13287 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13288"></a>13288 <span class="comment">                                                         0x1 = 2 TCYC.</span>
<a name="l13289"></a>13289 <span class="comment">                                                         0x2 = 3 TCYC.</span>
<a name="l13290"></a>13290 <span class="comment">                                                         - ...</span>
<a name="l13291"></a>13291 <span class="comment">                                                         0x3F = 64 TCYC. */</span>
<a name="l13292"></a>13292     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aa2efc3ce5afad7457af88e9a15fad711">tmprr</a>                        : 4;  <span class="comment">/**&lt; Indicates TMPRR constraints. Set this field as follows:</span>
<a name="l13293"></a>13293 <span class="comment">                                                         _ RNDUP[TMPRR(ns) / TCYC(ns)] - 1</span>
<a name="l13294"></a>13294 <span class="comment">                                                         where TMPRR is from the JEDEC DDR3/DDR4 spec, and TCYC(ns) is the DDR clock</span>
<a name="l13295"></a>13295 <span class="comment">                                                         frequency (not data rate).</span>
<a name="l13296"></a>13296 <span class="comment">                                                         TYP = 1 nCK */</span>
<a name="l13297"></a>13297 <span class="preprocessor">#else</span>
<a name="l13298"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aa2efc3ce5afad7457af88e9a15fad711">13298</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aa2efc3ce5afad7457af88e9a15fad711">tmprr</a>                        : 4;
<a name="l13299"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a7a654d563314d4901b3a97f98e390f03">13299</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a7a654d563314d4901b3a97f98e390f03">tras</a>                         : 6;
<a name="l13300"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a417bd3e30ba0623836375b5883054136">13300</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a417bd3e30ba0623836375b5883054136">trcd</a>                         : 4;
<a name="l13301"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#ace65db060f65f5ce4e06205c7d8f4b73">13301</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#ace65db060f65f5ce4e06205c7d8f4b73">twtr</a>                         : 4;
<a name="l13302"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a05368093d360c3f41162256cadfbc45d">13302</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a05368093d360c3f41162256cadfbc45d">trfc</a>                         : 7;
<a name="l13303"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a88983dce17b9c5bf772c3bd6fbe8cd28">13303</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a88983dce17b9c5bf772c3bd6fbe8cd28">trrd</a>                         : 3;
<a name="l13304"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aca1e7695c4adee3bfe106bb3a4da864d">13304</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aca1e7695c4adee3bfe106bb3a4da864d">txp</a>                          : 3;
<a name="l13305"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#ad3205df722847e1cb80466c3ccaa8d1b">13305</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#ad3205df722847e1cb80466c3ccaa8d1b">twlmrd</a>                       : 4;
<a name="l13306"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a1eb91ae1431692f123e5bcee25214b63">13306</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a1eb91ae1431692f123e5bcee25214b63">twldqsen</a>                     : 4;
<a name="l13307"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a6a6568ad67dc3896d73ccfa6b70fc00d">13307</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a6a6568ad67dc3896d73ccfa6b70fc00d">tfaw</a>                         : 5;
<a name="l13308"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aa6585b86f2f046bdf24b5940d541de36">13308</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#aa6585b86f2f046bdf24b5940d541de36">txpdll</a>                       : 5;
<a name="l13309"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a4e6dbb8c83b391f7942d1e7d11bd8a03">13309</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a4e6dbb8c83b391f7942d1e7d11bd8a03">trfc_dlr</a>                     : 7;
<a name="l13310"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a0d94d5126f461d36b887d63f0b8da605">13310</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a0d94d5126f461d36b887d63f0b8da605">tpdm_full_cycle_ena</a>          : 1;
<a name="l13311"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a09f728836ba03af10b1f1b586ce1c04c">13311</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a09f728836ba03af10b1f1b586ce1c04c">trcd_ext</a>                     : 1;
<a name="l13312"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#afde5086e9e877c0e72b6697eb070f498">13312</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#afde5086e9e877c0e72b6697eb070f498">txp_ext</a>                      : 1;
<a name="l13313"></a><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a82c920036a2f04ddd3ce3ba653994c8f">13313</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html#a82c920036a2f04ddd3ce3ba653994c8f">reserved_59_63</a>               : 5;
<a name="l13314"></a>13314 <span class="preprocessor">#endif</span>
<a name="l13315"></a>13315 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params1.html#a1212678f00f2987c4d76f9104a1d8a98">cn73xx</a>;
<a name="l13316"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a70cf733996310de1ded5f9e2e15ce123">13316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html">cvmx_lmcx_timing_params1_cn73xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a70cf733996310de1ded5f9e2e15ce123">cn78xx</a>;
<a name="l13317"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a2282033bea1dcece8df8bb79006c40d6">13317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html">cvmx_lmcx_timing_params1_cn73xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a2282033bea1dcece8df8bb79006c40d6">cn78xxp1</a>;
<a name="l13318"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a7a695f07a60ba86f795b291409554baf">13318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn61xx.html">cvmx_lmcx_timing_params1_cn61xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a7a695f07a60ba86f795b291409554baf">cnf71xx</a>;
<a name="l13319"></a><a class="code" href="unioncvmx__lmcx__timing__params1.html#a8b0c4020f6244eab4013c6f4694c4b97">13319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params1_1_1cvmx__lmcx__timing__params1__cn73xx.html">cvmx_lmcx_timing_params1_cn73xx</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html#a8b0c4020f6244eab4013c6f4694c4b97">cnf75xx</a>;
<a name="l13320"></a>13320 };
<a name="l13321"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a3e1bf19b4540efd8c580ec721cd4d119">13321</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__timing__params1.html" title="cvmx_lmc::_timing_params1">cvmx_lmcx_timing_params1</a> <a class="code" href="unioncvmx__lmcx__timing__params1.html" title="cvmx_lmc::_timing_params1">cvmx_lmcx_timing_params1_t</a>;
<a name="l13322"></a>13322 <span class="comment"></span>
<a name="l13323"></a>13323 <span class="comment">/**</span>
<a name="l13324"></a>13324 <span class="comment"> * cvmx_lmc#_timing_params2</span>
<a name="l13325"></a>13325 <span class="comment"> *</span>
<a name="l13326"></a>13326 <span class="comment"> * This register sets timing parameters for DDR4.</span>
<a name="l13327"></a>13327 <span class="comment"> *</span>
<a name="l13328"></a>13328 <span class="comment"> */</span>
<a name="l13329"></a><a class="code" href="unioncvmx__lmcx__timing__params2.html">13329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__timing__params2.html" title="cvmx_lmc::_timing_params2">cvmx_lmcx_timing_params2</a> {
<a name="l13330"></a><a class="code" href="unioncvmx__lmcx__timing__params2.html#ac3a5112e61b1fea08a7f611f596a5519">13330</a>     uint64_t <a class="code" href="unioncvmx__lmcx__timing__params2.html#ac3a5112e61b1fea08a7f611f596a5519">u64</a>;
<a name="l13331"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html">13331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html">cvmx_lmcx_timing_params2_s</a> {
<a name="l13332"></a>13332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13333"></a>13333 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#abff1914ed382bd9fa1fb2796b775ffd0">reserved_16_63</a>               : 48;
<a name="l13334"></a>13334     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a388d0fc91143c0fb25e7516439f95b1d">trrd_l_ext</a>                   : 1;  <span class="comment">/**&lt; MSB of TWTR_L constraints. Set this field</span>
<a name="l13335"></a>13335 <span class="comment">                                                         when requiring tRRD_L of more than 9 nCK. Otherwise</span>
<a name="l13336"></a>13336 <span class="comment">                                                         this bit must be 0. */</span>
<a name="l13337"></a>13337     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a18d35e7f502db8abd2d3022cdb49cbec">trtp</a>                         : 4;  <span class="comment">/**&lt; Specifies the TRTP parameter, in cycles. Set this field as follows:</span>
<a name="l13338"></a>13338 <span class="comment">                                                         _ RNDUP[TRTP(ns) / TCYC(ns)] - 1,</span>
<a name="l13339"></a>13339 <span class="comment">                                                         For DDR3, typical = max(4 nCK, 7.5ns).</span>
<a name="l13340"></a>13340 <span class="comment">                                                         For DDR4 the TRTP parameter is dictated by the TWR MR bits. */</span>
<a name="l13341"></a>13341     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a5a24a5d4dc91748c8357469e21fa1e2d">t_rw_op_max</a>                  : 4;  <span class="comment">/**&lt; Specifies the maximum delay for a read or write operation to complete, used to set the</span>
<a name="l13342"></a>13342 <span class="comment">                                                         timing of MRW and MPR operations. Set this field as follows:</span>
<a name="l13343"></a>13343 <span class="comment">                                                         _ RNDUP[Maximum operation delay (cycles) / 8]</span>
<a name="l13344"></a>13344 <span class="comment">                                                         Typical = 0x7. */</span>
<a name="l13345"></a>13345     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a802c0fae434f55cc5f005cf8d049fdc4">twtr_l</a>                       : 4;  <span class="comment">/**&lt; Specifies TWTR_L constraints. Set this field as follows:</span>
<a name="l13346"></a>13346 <span class="comment">                                                         _ RNDUP[TWTR_L(ns) / TCYC(ns)] - 1</span>
<a name="l13347"></a>13347 <span class="comment">                                                         where TWTR_L is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not the</span>
<a name="l13348"></a>13348 <span class="comment">                                                         data rate).</span>
<a name="l13349"></a>13349 <span class="comment">                                                         Typical = MAX(4 nCK, 7.5 ns) */</span>
<a name="l13350"></a>13350     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a22eb49495169270e323d7adf6774dd49">trrd_l</a>                       : 3;  <span class="comment">/**&lt; Specifies TRRD_L constraints. Set this field as follows:</span>
<a name="l13351"></a>13351 <span class="comment">                                                         _ RNDUP[TRRD_L(ns) / TCYC(ns)] - 2,</span>
<a name="l13352"></a>13352 <span class="comment">                                                         where TRRD_L is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not the</span>
<a name="l13353"></a>13353 <span class="comment">                                                         data rate).</span>
<a name="l13354"></a>13354 <span class="comment">                                                         Typical = MAX(4 nCK, 7.5 ns).</span>
<a name="l13355"></a>13355 <span class="comment">                                                         0x0 = reserved.</span>
<a name="l13356"></a>13356 <span class="comment">                                                         0x1 = three TCYC.</span>
<a name="l13357"></a>13357 <span class="comment">                                                         0x2 = four TCYC.</span>
<a name="l13358"></a>13358 <span class="comment">                                                         0x3 = five TCYC.</span>
<a name="l13359"></a>13359 <span class="comment">                                                         0x4 = six TCYC.</span>
<a name="l13360"></a>13360 <span class="comment">                                                         0x5 = seven TCYC.</span>
<a name="l13361"></a>13361 <span class="comment">                                                         0x6 = eight TCYC.</span>
<a name="l13362"></a>13362 <span class="comment">                                                         0x7 = nine TCYC. */</span>
<a name="l13363"></a>13363 <span class="preprocessor">#else</span>
<a name="l13364"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a22eb49495169270e323d7adf6774dd49">13364</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a22eb49495169270e323d7adf6774dd49">trrd_l</a>                       : 3;
<a name="l13365"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a802c0fae434f55cc5f005cf8d049fdc4">13365</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a802c0fae434f55cc5f005cf8d049fdc4">twtr_l</a>                       : 4;
<a name="l13366"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a5a24a5d4dc91748c8357469e21fa1e2d">13366</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a5a24a5d4dc91748c8357469e21fa1e2d">t_rw_op_max</a>                  : 4;
<a name="l13367"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a18d35e7f502db8abd2d3022cdb49cbec">13367</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a18d35e7f502db8abd2d3022cdb49cbec">trtp</a>                         : 4;
<a name="l13368"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a388d0fc91143c0fb25e7516439f95b1d">13368</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#a388d0fc91143c0fb25e7516439f95b1d">trrd_l_ext</a>                   : 1;
<a name="l13369"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#abff1914ed382bd9fa1fb2796b775ffd0">13369</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html#abff1914ed382bd9fa1fb2796b775ffd0">reserved_16_63</a>               : 48;
<a name="l13370"></a>13370 <span class="preprocessor">#endif</span>
<a name="l13371"></a>13371 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params2.html#ac77924b137a083499ee46e99a7f8bcdb">s</a>;
<a name="l13372"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html">13372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html">cvmx_lmcx_timing_params2_cn70xx</a> {
<a name="l13373"></a>13373 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13374"></a>13374 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aafe144ff9eef55ce8fd133ac8f332925">reserved_15_63</a>               : 49;
<a name="l13375"></a>13375     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#a052fdf2f7a3bd2254974ee1be1d069d2">trtp</a>                         : 4;  <span class="comment">/**&lt; Specifies the TRTP parameter, in cycles. Set this field as follows:</span>
<a name="l13376"></a>13376 <span class="comment">                                                         RNDUP[TRTP(ns) / TCYC(ns)] - 1,</span>
<a name="l13377"></a>13377 <span class="comment">                                                         For DDR3, typical = max(4 nCK, 7.5ns).</span>
<a name="l13378"></a>13378 <span class="comment">                                                         For DDR4 the TRTP parameter is dictated by the TWR MR bits. */</span>
<a name="l13379"></a>13379     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#a147922ca7f37a03f46069b286fefde8b">t_rw_op_max</a>                  : 4;  <span class="comment">/**&lt; Specifies the maximum delay for a read or write operation to complete, used to set the</span>
<a name="l13380"></a>13380 <span class="comment">                                                         timing of MRW and MPR operations. Set this field as follows:</span>
<a name="l13381"></a>13381 <span class="comment">                                                         RNDUP[Maximum operation delay (cycles) / 8]</span>
<a name="l13382"></a>13382 <span class="comment">                                                         Typical = 0x7. */</span>
<a name="l13383"></a>13383     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aac3f5d194d73d29dffef62598740ee5a">twtr_l</a>                       : 4;  <span class="comment">/**&lt; Specifies TWTR_L constraints. Set this field as follows:</span>
<a name="l13384"></a>13384 <span class="comment">                                                         RNDUP[TWTR_L(ns) / TCYC(ns)] - 1</span>
<a name="l13385"></a>13385 <span class="comment">                                                         where TWTR_L is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not the</span>
<a name="l13386"></a>13386 <span class="comment">                                                         data rate).</span>
<a name="l13387"></a>13387 <span class="comment">                                                         Typical = MAX(4 nCK, 7.5 ns) */</span>
<a name="l13388"></a>13388     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aca297c6de2e723ccb0ad378c35faed21">trrd_l</a>                       : 3;  <span class="comment">/**&lt; Specifies TRRD_L constraints. Set this field as follows:</span>
<a name="l13389"></a>13389 <span class="comment">                                                         RNDUP[TRRD_L(ns) / TCYC(ns)] - 1,</span>
<a name="l13390"></a>13390 <span class="comment">                                                         where TRRD_L is from the JEDEC DDR4 spec, and TCYC(ns) is the DDR clock frequency (not the</span>
<a name="l13391"></a>13391 <span class="comment">                                                         data rate).</span>
<a name="l13392"></a>13392 <span class="comment">                                                         Typical = MAX(4 nCK, 7.5 ns)</span>
<a name="l13393"></a>13393 <span class="comment">                                                         0x0 = reserved. 0x4 = five TCYC.</span>
<a name="l13394"></a>13394 <span class="comment">                                                         0x1 = two TCYC. 0x5 = six TCYC.</span>
<a name="l13395"></a>13395 <span class="comment">                                                         0x2 = three TCYC. 0x6 = seven TCYC.</span>
<a name="l13396"></a>13396 <span class="comment">                                                         0x3 = four TCYC. 0x7 = eight TCYC. */</span>
<a name="l13397"></a>13397 <span class="preprocessor">#else</span>
<a name="l13398"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aca297c6de2e723ccb0ad378c35faed21">13398</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aca297c6de2e723ccb0ad378c35faed21">trrd_l</a>                       : 3;
<a name="l13399"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aac3f5d194d73d29dffef62598740ee5a">13399</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aac3f5d194d73d29dffef62598740ee5a">twtr_l</a>                       : 4;
<a name="l13400"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#a147922ca7f37a03f46069b286fefde8b">13400</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#a147922ca7f37a03f46069b286fefde8b">t_rw_op_max</a>                  : 4;
<a name="l13401"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#a052fdf2f7a3bd2254974ee1be1d069d2">13401</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#a052fdf2f7a3bd2254974ee1be1d069d2">trtp</a>                         : 4;
<a name="l13402"></a><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aafe144ff9eef55ce8fd133ac8f332925">13402</a>     uint64_t <a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html#aafe144ff9eef55ce8fd133ac8f332925">reserved_15_63</a>               : 49;
<a name="l13403"></a>13403 <span class="preprocessor">#endif</span>
<a name="l13404"></a>13404 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__timing__params2.html#a71c6266a1bcb8038d5fcede150a2a3dd">cn70xx</a>;
<a name="l13405"></a><a class="code" href="unioncvmx__lmcx__timing__params2.html#af355a8371f4143f030d53be05ef96142">13405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__cn70xx.html">cvmx_lmcx_timing_params2_cn70xx</a> <a class="code" href="unioncvmx__lmcx__timing__params2.html#af355a8371f4143f030d53be05ef96142">cn70xxp1</a>;
<a name="l13406"></a><a class="code" href="unioncvmx__lmcx__timing__params2.html#abdc08249ac2d0a2b6deb2a6a83073946">13406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html">cvmx_lmcx_timing_params2_s</a>     <a class="code" href="unioncvmx__lmcx__timing__params2.html#abdc08249ac2d0a2b6deb2a6a83073946">cn73xx</a>;
<a name="l13407"></a><a class="code" href="unioncvmx__lmcx__timing__params2.html#a3548709354ab2287393de453043cc372">13407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html">cvmx_lmcx_timing_params2_s</a>     <a class="code" href="unioncvmx__lmcx__timing__params2.html#a3548709354ab2287393de453043cc372">cn78xx</a>;
<a name="l13408"></a><a class="code" href="unioncvmx__lmcx__timing__params2.html#a239f2ea2aaed5f00222be5cb63badc63">13408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html">cvmx_lmcx_timing_params2_s</a>     <a class="code" href="unioncvmx__lmcx__timing__params2.html#a239f2ea2aaed5f00222be5cb63badc63">cn78xxp1</a>;
<a name="l13409"></a><a class="code" href="unioncvmx__lmcx__timing__params2.html#a82e46a8a5bc6c1daf81f14fd4c6fa9d9">13409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__timing__params2_1_1cvmx__lmcx__timing__params2__s.html">cvmx_lmcx_timing_params2_s</a>     <a class="code" href="unioncvmx__lmcx__timing__params2.html#a82e46a8a5bc6c1daf81f14fd4c6fa9d9">cnf75xx</a>;
<a name="l13410"></a>13410 };
<a name="l13411"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a67ae76e666c03b3e53b9f0fa66034164">13411</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__timing__params2.html" title="cvmx_lmc::_timing_params2">cvmx_lmcx_timing_params2</a> <a class="code" href="unioncvmx__lmcx__timing__params2.html" title="cvmx_lmc::_timing_params2">cvmx_lmcx_timing_params2_t</a>;
<a name="l13412"></a>13412 <span class="comment"></span>
<a name="l13413"></a>13413 <span class="comment">/**</span>
<a name="l13414"></a>13414 <span class="comment"> * cvmx_lmc#_tro_ctl</span>
<a name="l13415"></a>13415 <span class="comment"> *</span>
<a name="l13416"></a>13416 <span class="comment"> * LMC_TRO_CTL = LMC Temperature Ring Osc Control</span>
<a name="l13417"></a>13417 <span class="comment"> * This register is an assortment of various control fields needed to control the temperature ring oscillator</span>
<a name="l13418"></a>13418 <span class="comment"> *</span>
<a name="l13419"></a>13419 <span class="comment"> * Notes:</span>
<a name="l13420"></a>13420 <span class="comment"> * To bring up the temperature ring oscillator, write TRESET to 0, and follow by initializing RCLK_CNT to desired</span>
<a name="l13421"></a>13421 <span class="comment"> * value</span>
<a name="l13422"></a>13422 <span class="comment"> */</span>
<a name="l13423"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html">13423</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__tro__ctl.html" title="cvmx_lmc::_tro_ctl">cvmx_lmcx_tro_ctl</a> {
<a name="l13424"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#afdb64ed1258620560b733df8a8bf848b">13424</a>     uint64_t <a class="code" href="unioncvmx__lmcx__tro__ctl.html#afdb64ed1258620560b733df8a8bf848b">u64</a>;
<a name="l13425"></a><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">13425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a> {
<a name="l13426"></a>13426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13427"></a>13427 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a980ddf98552151f0d582bd68b0fac34f">reserved_33_63</a>               : 31;
<a name="l13428"></a>13428     uint64_t <a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a8b98317dccdc47171d586b95029fc68c">rclk_cnt</a>                     : 32; <span class="comment">/**&lt; rclk counter */</span>
<a name="l13429"></a>13429     uint64_t <a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a83bc52aef567521f23139adfdbd92e06">treset</a>                       : 1;  <span class="comment">/**&lt; Reset ring oscillator */</span>
<a name="l13430"></a>13430 <span class="preprocessor">#else</span>
<a name="l13431"></a><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a83bc52aef567521f23139adfdbd92e06">13431</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a83bc52aef567521f23139adfdbd92e06">treset</a>                       : 1;
<a name="l13432"></a><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a8b98317dccdc47171d586b95029fc68c">13432</a>     uint64_t <a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a8b98317dccdc47171d586b95029fc68c">rclk_cnt</a>                     : 32;
<a name="l13433"></a><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a980ddf98552151f0d582bd68b0fac34f">13433</a>     uint64_t <a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html#a980ddf98552151f0d582bd68b0fac34f">reserved_33_63</a>               : 31;
<a name="l13434"></a>13434 <span class="preprocessor">#endif</span>
<a name="l13435"></a>13435 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__tro__ctl.html#ab8f10a8442f8e6acf84a1f08b493d2ee">s</a>;
<a name="l13436"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#a005baa4f62365b74c7f7d61b93ed0a39">13436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__tro__ctl.html#a005baa4f62365b74c7f7d61b93ed0a39">cn61xx</a>;
<a name="l13437"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#aea39419cebbcdb672e10320828f421ae">13437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__tro__ctl.html#aea39419cebbcdb672e10320828f421ae">cn63xx</a>;
<a name="l13438"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#a7af10ed72ae7d7bb313ff2437d2d5690">13438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__tro__ctl.html#a7af10ed72ae7d7bb313ff2437d2d5690">cn63xxp1</a>;
<a name="l13439"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#afa82e879b2b48fcfd21ec7d3738a45ba">13439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__tro__ctl.html#afa82e879b2b48fcfd21ec7d3738a45ba">cn66xx</a>;
<a name="l13440"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#a53554f9f71ebf5650135a9b9bbd1c7ed">13440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__tro__ctl.html#a53554f9f71ebf5650135a9b9bbd1c7ed">cn68xx</a>;
<a name="l13441"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#a3a0fb844ff9acd5d4cc05cb7176de4fb">13441</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__tro__ctl.html#a3a0fb844ff9acd5d4cc05cb7176de4fb">cn68xxp1</a>;
<a name="l13442"></a><a class="code" href="unioncvmx__lmcx__tro__ctl.html#a0404256e653d26003ce9025c9deabe0b">13442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__ctl_1_1cvmx__lmcx__tro__ctl__s.html">cvmx_lmcx_tro_ctl_s</a>            <a class="code" href="unioncvmx__lmcx__tro__ctl.html#a0404256e653d26003ce9025c9deabe0b">cnf71xx</a>;
<a name="l13443"></a>13443 };
<a name="l13444"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a27c88924441d6b54272b5c0acfb14a68">13444</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__tro__ctl.html" title="cvmx_lmc::_tro_ctl">cvmx_lmcx_tro_ctl</a> <a class="code" href="unioncvmx__lmcx__tro__ctl.html" title="cvmx_lmc::_tro_ctl">cvmx_lmcx_tro_ctl_t</a>;
<a name="l13445"></a>13445 <span class="comment"></span>
<a name="l13446"></a>13446 <span class="comment">/**</span>
<a name="l13447"></a>13447 <span class="comment"> * cvmx_lmc#_tro_stat</span>
<a name="l13448"></a>13448 <span class="comment"> *</span>
<a name="l13449"></a>13449 <span class="comment"> * LMC_TRO_STAT = LMC Temperature Ring Osc Status</span>
<a name="l13450"></a>13450 <span class="comment"> * This register is an assortment of various control fields needed to control the temperature ring oscillator</span>
<a name="l13451"></a>13451 <span class="comment"> */</span>
<a name="l13452"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html">13452</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__tro__stat.html" title="cvmx_lmc::_tro_stat">cvmx_lmcx_tro_stat</a> {
<a name="l13453"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#a0fc69d115f3739d9c4655eb6f0ae2fde">13453</a>     uint64_t <a class="code" href="unioncvmx__lmcx__tro__stat.html#a0fc69d115f3739d9c4655eb6f0ae2fde">u64</a>;
<a name="l13454"></a><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">13454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a> {
<a name="l13455"></a>13455 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13456"></a>13456 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html#a0b52b8fd32d1df1b3650a9f7d966d034">reserved_32_63</a>               : 32;
<a name="l13457"></a>13457     uint64_t <a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html#a5e3e1f0e2f074d83429b0136cb2a2744">ring_cnt</a>                     : 32; <span class="comment">/**&lt; ring counter */</span>
<a name="l13458"></a>13458 <span class="preprocessor">#else</span>
<a name="l13459"></a><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html#a5e3e1f0e2f074d83429b0136cb2a2744">13459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html#a5e3e1f0e2f074d83429b0136cb2a2744">ring_cnt</a>                     : 32;
<a name="l13460"></a><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html#a0b52b8fd32d1df1b3650a9f7d966d034">13460</a>     uint64_t <a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html#a0b52b8fd32d1df1b3650a9f7d966d034">reserved_32_63</a>               : 32;
<a name="l13461"></a>13461 <span class="preprocessor">#endif</span>
<a name="l13462"></a>13462 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__tro__stat.html#a90c2dfaef3b2c9179be0845c96505a61">s</a>;
<a name="l13463"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#a0ec838f91908d6cc0f2e6cd08e381ed4">13463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a>           <a class="code" href="unioncvmx__lmcx__tro__stat.html#a0ec838f91908d6cc0f2e6cd08e381ed4">cn61xx</a>;
<a name="l13464"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#a30772ff36e519be1d6446ec8ebd557bc">13464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a>           <a class="code" href="unioncvmx__lmcx__tro__stat.html#a30772ff36e519be1d6446ec8ebd557bc">cn63xx</a>;
<a name="l13465"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#a4831a9df2ca7117b99c26d071896e24f">13465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a>           <a class="code" href="unioncvmx__lmcx__tro__stat.html#a4831a9df2ca7117b99c26d071896e24f">cn63xxp1</a>;
<a name="l13466"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#a017e39e60d28d16c010bf09366f14c5e">13466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a>           <a class="code" href="unioncvmx__lmcx__tro__stat.html#a017e39e60d28d16c010bf09366f14c5e">cn66xx</a>;
<a name="l13467"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#ab91f9781b5b6ed7690a51b92f555ae5c">13467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a>           <a class="code" href="unioncvmx__lmcx__tro__stat.html#ab91f9781b5b6ed7690a51b92f555ae5c">cn68xx</a>;
<a name="l13468"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#a4139088357c12204df48b4f583302410">13468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a>           <a class="code" href="unioncvmx__lmcx__tro__stat.html#a4139088357c12204df48b4f583302410">cn68xxp1</a>;
<a name="l13469"></a><a class="code" href="unioncvmx__lmcx__tro__stat.html#ab49ea9a5597b55ece9dbf055708faf23">13469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__tro__stat_1_1cvmx__lmcx__tro__stat__s.html">cvmx_lmcx_tro_stat_s</a>           <a class="code" href="unioncvmx__lmcx__tro__stat.html#ab49ea9a5597b55ece9dbf055708faf23">cnf71xx</a>;
<a name="l13470"></a>13470 };
<a name="l13471"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab41a957abfcfc30827cae39e91fad842">13471</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__tro__stat.html" title="cvmx_lmc::_tro_stat">cvmx_lmcx_tro_stat</a> <a class="code" href="unioncvmx__lmcx__tro__stat.html" title="cvmx_lmc::_tro_stat">cvmx_lmcx_tro_stat_t</a>;
<a name="l13472"></a>13472 <span class="comment"></span>
<a name="l13473"></a>13473 <span class="comment">/**</span>
<a name="l13474"></a>13474 <span class="comment"> * cvmx_lmc#_wlevel_ctl</span>
<a name="l13475"></a>13475 <span class="comment"> */</span>
<a name="l13476"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html">13476</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html" title="cvmx_lmc::_wlevel_ctl">cvmx_lmcx_wlevel_ctl</a> {
<a name="l13477"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a1095c153be87f870a25558ddedc5c30b">13477</a>     uint64_t <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a1095c153be87f870a25558ddedc5c30b">u64</a>;
<a name="l13478"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">13478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a> {
<a name="l13479"></a>13479 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13480"></a>13480 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a67cab29aede9da42c241fabba1837aef">reserved_22_63</a>               : 42;
<a name="l13481"></a>13481     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a28334caecad9a494b6ae969a7b2d3d13">rtt_nom</a>                      : 3;  <span class="comment">/**&lt; LMC writes a decoded value to MR1[Rtt_Nom] of the rank during write leveling. Per JEDEC</span>
<a name="l13482"></a>13482 <span class="comment">                                                         DDR3 specifications, only values MR1[Rtt_Nom] = 1 (RZQ/4), 2 (RZQ/2), or 3 (RZQ/6) are</span>
<a name="l13483"></a>13483 <span class="comment">                                                         allowed during write leveling with output buffer enabled.</span>
<a name="l13484"></a>13484 <span class="comment">                                                         DDR3 Spec:</span>
<a name="l13485"></a>13485 <span class="comment">                                                         0x0 = LMC writes 0x1 (RZQ/4) to MR1[Rtt_Nom].</span>
<a name="l13486"></a>13486 <span class="comment">                                                         0x1 = LMC writes 0x2 (RZQ/2) to MR1[Rtt_Nom].</span>
<a name="l13487"></a>13487 <span class="comment">                                                         0x2 = LMC writes 0x3 (RZQ/6) to MR1[Rtt_Nom].</span>
<a name="l13488"></a>13488 <span class="comment">                                                         0x3 = LMC writes 0x4 (RZQ/12) to MR1[Rtt_Nom].</span>
<a name="l13489"></a>13489 <span class="comment">                                                         0x4 = LMC writes 0x5 (RZQ/8) to MR1[Rtt_Nom].</span>
<a name="l13490"></a>13490 <span class="comment">                                                         0x5 = LMC writes 0x6 (Rsvd) to MR1[Rtt_Nom].</span>
<a name="l13491"></a>13491 <span class="comment">                                                         0x6 = LMC writes 0x7 (Rsvd) to MR1[Rtt_Nom].</span>
<a name="l13492"></a>13492 <span class="comment">                                                         0x7 = LMC writes 0x0 (Disabled) to MR1[Rtt_Nom]. */</span>
<a name="l13493"></a>13493     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a2a75827b8cd39c00cef6e60531ff0f7c">bitmask</a>                      : 8;  <span class="comment">/**&lt; Mask to select bit lanes on which write-leveling feedback is returned when OR_DIS is set to 1. */</span>
<a name="l13494"></a>13494     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a66e330f40e010810fa5e8434dc6efbe8">or_dis</a>                       : 1;  <span class="comment">/**&lt; Disable ORing of bits in a byte lane when computing the write-leveling bitmask. */</span>
<a name="l13495"></a>13495     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#aaafe75378766f438eb49e02c131d3dd0">sset</a>                         : 1;  <span class="comment">/**&lt; Run write-leveling on the current setting only. */</span>
<a name="l13496"></a>13496     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#ab7e3de6c952edddef36c3d0489fec124">lanemask</a>                     : 9;  <span class="comment">/**&lt; One-shot mask to select byte lane to be leveled by the write-leveling sequence. Used with</span>
<a name="l13497"></a>13497 <span class="comment">                                                         *16 parts where the upper and lower byte lanes need to be leveled independently.</span>
<a name="l13498"></a>13498 <span class="comment">                                                         This field is also used for byte lane masking during read-leveling sequence. */</span>
<a name="l13499"></a>13499 <span class="preprocessor">#else</span>
<a name="l13500"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#ab7e3de6c952edddef36c3d0489fec124">13500</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#ab7e3de6c952edddef36c3d0489fec124">lanemask</a>                     : 9;
<a name="l13501"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#aaafe75378766f438eb49e02c131d3dd0">13501</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#aaafe75378766f438eb49e02c131d3dd0">sset</a>                         : 1;
<a name="l13502"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a66e330f40e010810fa5e8434dc6efbe8">13502</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a66e330f40e010810fa5e8434dc6efbe8">or_dis</a>                       : 1;
<a name="l13503"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a2a75827b8cd39c00cef6e60531ff0f7c">13503</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a2a75827b8cd39c00cef6e60531ff0f7c">bitmask</a>                      : 8;
<a name="l13504"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a28334caecad9a494b6ae969a7b2d3d13">13504</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a28334caecad9a494b6ae969a7b2d3d13">rtt_nom</a>                      : 3;
<a name="l13505"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a67cab29aede9da42c241fabba1837aef">13505</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html#a67cab29aede9da42c241fabba1837aef">reserved_22_63</a>               : 42;
<a name="l13506"></a>13506 <span class="preprocessor">#endif</span>
<a name="l13507"></a>13507 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a9cd6f833674984ae81b18822cd3c5a01">s</a>;
<a name="l13508"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#ae4c5fe036dbd4ec09d46a64aeb88d94c">13508</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#ae4c5fe036dbd4ec09d46a64aeb88d94c">cn61xx</a>;
<a name="l13509"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a9fac1387f3a7f50e378f78c443dec3d6">13509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a9fac1387f3a7f50e378f78c443dec3d6">cn63xx</a>;
<a name="l13510"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html">13510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html">cvmx_lmcx_wlevel_ctl_cn63xxp1</a> {
<a name="l13511"></a>13511 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13512"></a>13512 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#a9d89e4af4aaf826645a81372e8ac0d6a">reserved_10_63</a>               : 54;
<a name="l13513"></a>13513     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#a22e562336d07da7f72ec851e91eb6dac">sset</a>                         : 1;  <span class="comment">/**&lt; Run write-leveling on the current setting only. */</span>
<a name="l13514"></a>13514     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#ab01818a05afe3b7704f38f2d0f2ee54f">lanemask</a>                     : 9;  <span class="comment">/**&lt; One-hot mask to select byte lane to be leveled by</span>
<a name="l13515"></a>13515 <span class="comment">                                                         the write-leveling sequence</span>
<a name="l13516"></a>13516 <span class="comment">                                                         Used with x16 parts where the upper and lower byte</span>
<a name="l13517"></a>13517 <span class="comment">                                                         lanes need to be leveled independently */</span>
<a name="l13518"></a>13518 <span class="preprocessor">#else</span>
<a name="l13519"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#ab01818a05afe3b7704f38f2d0f2ee54f">13519</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#ab01818a05afe3b7704f38f2d0f2ee54f">lanemask</a>                     : 9;
<a name="l13520"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#a22e562336d07da7f72ec851e91eb6dac">13520</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#a22e562336d07da7f72ec851e91eb6dac">sset</a>                         : 1;
<a name="l13521"></a><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#a9d89e4af4aaf826645a81372e8ac0d6a">13521</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__cn63xxp1.html#a9d89e4af4aaf826645a81372e8ac0d6a">reserved_10_63</a>               : 54;
<a name="l13522"></a>13522 <span class="preprocessor">#endif</span>
<a name="l13523"></a>13523 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a376a6e80bf37806878a046185960ef5d">cn63xxp1</a>;
<a name="l13524"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a1b876bfd814792652a07e8a09784c365">13524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a1b876bfd814792652a07e8a09784c365">cn66xx</a>;
<a name="l13525"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a63afc021e8d173c45dce594e0c193ff3">13525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a63afc021e8d173c45dce594e0c193ff3">cn68xx</a>;
<a name="l13526"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#aae61aa336b06d8fd67093134db767f34">13526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#aae61aa336b06d8fd67093134db767f34">cn68xxp1</a>;
<a name="l13527"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a2f82c73252cbc34956a056a599acef2b">13527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a2f82c73252cbc34956a056a599acef2b">cn70xx</a>;
<a name="l13528"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a1a8a7706dc78b9862c30b6446323b58b">13528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a1a8a7706dc78b9862c30b6446323b58b">cn70xxp1</a>;
<a name="l13529"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a02cb3bb7c77eac3786dad7085449ff21">13529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a02cb3bb7c77eac3786dad7085449ff21">cn73xx</a>;
<a name="l13530"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#afd0ebc635948c813ad43616b18e636a6">13530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#afd0ebc635948c813ad43616b18e636a6">cn78xx</a>;
<a name="l13531"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a9ce6c69bddefeaf6bd2fa3ca0d487db3">13531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a9ce6c69bddefeaf6bd2fa3ca0d487db3">cn78xxp1</a>;
<a name="l13532"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a908b7ad7ba40b2558c46aaddc3822ab6">13532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#a908b7ad7ba40b2558c46aaddc3822ab6">cnf71xx</a>;
<a name="l13533"></a><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#ae1999dac7eda4d7c6f5dd02405463eb2">13533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__ctl_1_1cvmx__lmcx__wlevel__ctl__s.html">cvmx_lmcx_wlevel_ctl_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html#ae1999dac7eda4d7c6f5dd02405463eb2">cnf75xx</a>;
<a name="l13534"></a>13534 };
<a name="l13535"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a8c79bb246cf2425759a83a0598618a8e">13535</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wlevel__ctl.html" title="cvmx_lmc::_wlevel_ctl">cvmx_lmcx_wlevel_ctl</a> <a class="code" href="unioncvmx__lmcx__wlevel__ctl.html" title="cvmx_lmc::_wlevel_ctl">cvmx_lmcx_wlevel_ctl_t</a>;
<a name="l13536"></a>13536 <span class="comment"></span>
<a name="l13537"></a>13537 <span class="comment">/**</span>
<a name="l13538"></a>13538 <span class="comment"> * cvmx_lmc#_wlevel_dbg</span>
<a name="l13539"></a>13539 <span class="comment"> *</span>
<a name="l13540"></a>13540 <span class="comment"> * A given write of LMC()_WLEVEL_DBG returns the write-leveling pass/fail results for all</span>
<a name="l13541"></a>13541 <span class="comment"> * possible delay settings (i.e. the BITMASK) for only one byte in the last rank that the</span>
<a name="l13542"></a>13542 <span class="comment"> * hardware write-leveled. LMC()_WLEVEL_DBG[BYTE] selects the particular byte. To get these</span>
<a name="l13543"></a>13543 <span class="comment"> * pass/fail results for a different rank, you must run the hardware write-leveling again. For</span>
<a name="l13544"></a>13544 <span class="comment"> * example, it is possible to get the [BITMASK] results for every byte of every rank if you run</span>
<a name="l13545"></a>13545 <span class="comment"> * write-leveling separately for each rank, probing LMC()_WLEVEL_DBG between each write-</span>
<a name="l13546"></a>13546 <span class="comment"> * leveling.</span>
<a name="l13547"></a>13547 <span class="comment"> */</span>
<a name="l13548"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html">13548</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html" title="cvmx_lmc::_wlevel_dbg">cvmx_lmcx_wlevel_dbg</a> {
<a name="l13549"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a0a71bd9fb1331205fee9bca88d30c6d1">13549</a>     uint64_t <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a0a71bd9fb1331205fee9bca88d30c6d1">u64</a>;
<a name="l13550"></a><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">13550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a> {
<a name="l13551"></a>13551 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13552"></a>13552 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a493d24cbfa377ce33909153ebbe66426">reserved_12_63</a>               : 52;
<a name="l13553"></a>13553     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a5b4e29f1db79dfa42bb9b627ce44dadc">bitmask</a>                      : 8;  <span class="comment">/**&lt; Bitmask generated during write level settings sweep. If LMC()_WLEVEL_CTL[SSET]=0,</span>
<a name="l13554"></a>13554 <span class="comment">                                                         [BITMASK]&lt;n&gt;=0 means write level setting n failed; [BITMASK]&lt;n&gt;=1 means write level</span>
<a name="l13555"></a>13555 <span class="comment">                                                         setting n</span>
<a name="l13556"></a>13556 <span class="comment">                                                         passed for</span>
<a name="l13557"></a>13557 <span class="comment">                                                         0 &lt;= n &lt;= 7. [BITMASK] contains the first 8 results of the total 16 collected by LMC</span>
<a name="l13558"></a>13558 <span class="comment">                                                         during</span>
<a name="l13559"></a>13559 <span class="comment">                                                         the write-leveling sequence.</span>
<a name="l13560"></a>13560 <span class="comment">                                                         If LMC()_WLEVEL_CTL[SSET]=1, [BITMASK]&lt;0&gt;=0 means curr write level setting failed;</span>
<a name="l13561"></a>13561 <span class="comment">                                                         [BITMASK]&lt;0&gt;=1 means curr write level setting passed. */</span>
<a name="l13562"></a>13562     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a9b64fd2f39b2a156a34509f33023f9f9">byte</a>                         : 4;  <span class="comment">/**&lt; 0 &lt;= BYTE &lt;= 8. */</span>
<a name="l13563"></a>13563 <span class="preprocessor">#else</span>
<a name="l13564"></a><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a9b64fd2f39b2a156a34509f33023f9f9">13564</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a9b64fd2f39b2a156a34509f33023f9f9">byte</a>                         : 4;
<a name="l13565"></a><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a5b4e29f1db79dfa42bb9b627ce44dadc">13565</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a5b4e29f1db79dfa42bb9b627ce44dadc">bitmask</a>                      : 8;
<a name="l13566"></a><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a493d24cbfa377ce33909153ebbe66426">13566</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html#a493d24cbfa377ce33909153ebbe66426">reserved_12_63</a>               : 52;
<a name="l13567"></a>13567 <span class="preprocessor">#endif</span>
<a name="l13568"></a>13568 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#aadff30b4ae89eb31b43fa24f8dd5276b">s</a>;
<a name="l13569"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#aa0122761bf5ccb731050369e92124163">13569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#aa0122761bf5ccb731050369e92124163">cn61xx</a>;
<a name="l13570"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ad191475c6bd00520a7df30742b026c71">13570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ad191475c6bd00520a7df30742b026c71">cn63xx</a>;
<a name="l13571"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a07737c211fd12af381745ffec25fb929">13571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a07737c211fd12af381745ffec25fb929">cn63xxp1</a>;
<a name="l13572"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#afd7e90c466ea597391dc07d6adc9ef52">13572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#afd7e90c466ea597391dc07d6adc9ef52">cn66xx</a>;
<a name="l13573"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ac4762d391d25229204e3bba842a6b9bc">13573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ac4762d391d25229204e3bba842a6b9bc">cn68xx</a>;
<a name="l13574"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ad7cbdd4342203c1a6298483b90551cf8">13574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ad7cbdd4342203c1a6298483b90551cf8">cn68xxp1</a>;
<a name="l13575"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a131803abe9aece63a98deee672cd0816">13575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a131803abe9aece63a98deee672cd0816">cn70xx</a>;
<a name="l13576"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a075b17332a975ecc9360ed1c3d7de735">13576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a075b17332a975ecc9360ed1c3d7de735">cn70xxp1</a>;
<a name="l13577"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ae494358f111f6a7badf6d59703b1cb73">13577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#ae494358f111f6a7badf6d59703b1cb73">cn73xx</a>;
<a name="l13578"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a257fe858584da18fc39eb3bec8e9813b">13578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a257fe858584da18fc39eb3bec8e9813b">cn78xx</a>;
<a name="l13579"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a9df3915bc1f84d0ea1516dbc79f8d220">13579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a9df3915bc1f84d0ea1516dbc79f8d220">cn78xxp1</a>;
<a name="l13580"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#af20e8af3c865329d21038494783ee18e">13580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#af20e8af3c865329d21038494783ee18e">cnf71xx</a>;
<a name="l13581"></a><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a6a730e296f54bffa39cc3559e5044980">13581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__dbg_1_1cvmx__lmcx__wlevel__dbg__s.html">cvmx_lmcx_wlevel_dbg_s</a>         <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html#a6a730e296f54bffa39cc3559e5044980">cnf75xx</a>;
<a name="l13582"></a>13582 };
<a name="l13583"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ac3ce3611239ea16891a9f5b084a29630">13583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wlevel__dbg.html" title="cvmx_lmc::_wlevel_dbg">cvmx_lmcx_wlevel_dbg</a> <a class="code" href="unioncvmx__lmcx__wlevel__dbg.html" title="cvmx_lmc::_wlevel_dbg">cvmx_lmcx_wlevel_dbg_t</a>;
<a name="l13584"></a>13584 <span class="comment"></span>
<a name="l13585"></a>13585 <span class="comment">/**</span>
<a name="l13586"></a>13586 <span class="comment"> * cvmx_lmc#_wlevel_rank#</span>
<a name="l13587"></a>13587 <span class="comment"> *</span>
<a name="l13588"></a>13588 <span class="comment"> * Four of these CSRs exist per LMC, one for each rank. Write level setting is measured in units</span>
<a name="l13589"></a>13589 <span class="comment"> * of 1/8 CK, so the below BYTEn values can range over 4 CK cycles. Assuming</span>
<a name="l13590"></a>13590 <span class="comment"> * LMC()_WLEVEL_CTL[SSET]=0, the BYTEn&lt;2:0&gt; values are not used during write-leveling, and</span>
<a name="l13591"></a>13591 <span class="comment"> * they are overwritten by the hardware as part of the write-leveling sequence. (Hardware sets</span>
<a name="l13592"></a>13592 <span class="comment"> * [STATUS] to 3 after hardware write-leveling completes for the rank). Software needs to set</span>
<a name="l13593"></a>13593 <span class="comment"> * BYTEn&lt;4:3&gt; bits.</span>
<a name="l13594"></a>13594 <span class="comment"> *</span>
<a name="l13595"></a>13595 <span class="comment"> * Each CSR may also be written by software, but not while a write-leveling sequence is in</span>
<a name="l13596"></a>13596 <span class="comment"> * progress. (Hardware sets [STATUS] to 1 after a CSR write.) Software initiates a hardware</span>
<a name="l13597"></a>13597 <span class="comment"> * write-</span>
<a name="l13598"></a>13598 <span class="comment"> * leveling sequence by programming LMC()_WLEVEL_CTL and writing RANKMASK and INIT_START=1 with</span>
<a name="l13599"></a>13599 <span class="comment"> * SEQ_SEL=6 in LMC*0_CONFIG.</span>
<a name="l13600"></a>13600 <span class="comment"> *</span>
<a name="l13601"></a>13601 <span class="comment"> * LMC will then step through and accumulate write leveling results for 8 unique delay settings</span>
<a name="l13602"></a>13602 <span class="comment"> * (twice), starting at a delay of LMC()_WLEVEL_RANK() [BYTEn&lt;4:3&gt;]* 8 CK increasing by</span>
<a name="l13603"></a>13603 <span class="comment"> * 1/8 CK each setting. Hardware will then set LMC()_WLEVEL_RANK()[BYTEn&lt;2:0&gt;] to</span>
<a name="l13604"></a>13604 <span class="comment"> * indicate the first write leveling result of &apos;1&apos; that followed a result of &apos;0&apos; during the</span>
<a name="l13605"></a>13605 <span class="comment"> * sequence by searching for a &apos;1100&apos; pattern in the generated bitmask, except that LMC will</span>
<a name="l13606"></a>13606 <span class="comment"> * always write LMC()_WLEVEL_RANK()[BYTEn&lt;0&gt;]=0. If hardware is unable to find a match</span>
<a name="l13607"></a>13607 <span class="comment"> * for a &apos;1100&apos; pattern, then hardware sets LMC()_WLEVEL_RANK() [BYTEn&lt;2:0&gt;] to 0x4. See</span>
<a name="l13608"></a>13608 <span class="comment"> * LMC()_WLEVEL_CTL.</span>
<a name="l13609"></a>13609 <span class="comment"> *</span>
<a name="l13610"></a>13610 <span class="comment"> * LMC()_WLEVEL_RANKi values for ranks i without attached DRAM should be set such that they do</span>
<a name="l13611"></a>13611 <span class="comment"> * not</span>
<a name="l13612"></a>13612 <span class="comment"> * increase the range of possible BYTE values for any byte lane. The easiest way to do this is to</span>
<a name="l13613"></a>13613 <span class="comment"> * set LMC()_WLEVEL_RANKi = LMC()_WLEVEL_RANKj, where j is some rank with attached DRAM whose</span>
<a name="l13614"></a>13614 <span class="comment"> * LMC()_WLEVEL_RANKj is already fully initialized.</span>
<a name="l13615"></a>13615 <span class="comment"> */</span>
<a name="l13616"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html">13616</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html" title="cvmx_lmc::_wlevel_rank#">cvmx_lmcx_wlevel_rankx</a> {
<a name="l13617"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#ad54a6299668f33697c309e906c775103">13617</a>     uint64_t <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#ad54a6299668f33697c309e906c775103">u64</a>;
<a name="l13618"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">13618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a> {
<a name="l13619"></a>13619 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13620"></a>13620 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a84942dd1e5f17aa74ddee08a0e64589b">reserved_47_63</a>               : 17;
<a name="l13621"></a>13621     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#ab3df43d2cda5b4de7e3171af62d45813">status</a>                       : 2;  <span class="comment">/**&lt; Indicates status of the write-leveling and where the BYTE* programmings in &lt;44:0&gt; came</span>
<a name="l13622"></a>13622 <span class="comment">                                                         from:</span>
<a name="l13623"></a>13623 <span class="comment">                                                         0x0 = BYTE* values are their reset value.</span>
<a name="l13624"></a>13624 <span class="comment">                                                         0x1 = BYTE* values were set via a CSR write to this register.</span>
<a name="l13625"></a>13625 <span class="comment">                                                         0x2 = write-leveling sequence currently in progress (BYTE* values are unpredictable).</span>
<a name="l13626"></a>13626 <span class="comment">                                                         0x3 = BYTE* values came from a complete write-leveling sequence, irrespective of which</span>
<a name="l13627"></a>13627 <span class="comment">                                                         lanes are masked via LMC()_WLEVEL_CTL[LANEMASK]. */</span>
<a name="l13628"></a>13628     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#adb5548df6e01c03f6cf014e9fbb5d524">byte8</a>                        : 5;  <span class="comment">/**&lt; &quot;Write level setting. Bit 0 of BYTE8 must be zero during normal operation. When ECC DRAM</span>
<a name="l13629"></a>13629 <span class="comment">                                                         is not present in 64-bit mode (i.e. when DRAM is not attached to chip signals DDR#_CBS_0_*</span>
<a name="l13630"></a>13630 <span class="comment">                                                         and DDR#_CB&lt;7:0&gt;), software should write BYTE8 with a value that does not increase the</span>
<a name="l13631"></a>13631 <span class="comment">                                                         range of possible BYTE* values. The easiest way to do this is to set</span>
<a name="l13632"></a>13632 <span class="comment">                                                         LMC()_WLEVEL_RANK()[BYTE8] = LMC()_WLEVEL_RANK()[BYTE0] when there is no</span>
<a name="l13633"></a>13633 <span class="comment">                                                         ECC DRAM, using the final BYTE0 value.&quot; */</span>
<a name="l13634"></a>13634     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a38d6abedf701355eaa4940f268ea78b1">byte7</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE7] must be zero during normal operation. */</span>
<a name="l13635"></a>13635     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a7695631f1caf50887c7bd13a1f422459">byte6</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE6] must be zero during normal operation. */</span>
<a name="l13636"></a>13636     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a0ad08c778c33a46433cf32bc17c36047">byte5</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE5] must be zero during normal operation. */</span>
<a name="l13637"></a>13637     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a553e79741549eb469051d3d0416267a7">byte4</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE4] must be zero during normal operation. */</span>
<a name="l13638"></a>13638     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a0d78c62cd39cd3e422235205ce51fb99">byte3</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE3] must be zero during normal operation. */</span>
<a name="l13639"></a>13639     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a01aeb9a21eeb886e7a46a2c435345fb0">byte2</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE2] must be zero during normal operation. */</span>
<a name="l13640"></a>13640     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a01890f0993a2747484464876e5ff99b0">byte1</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE1] must be zero during normal operation. */</span>
<a name="l13641"></a>13641     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a50bd5e332f529f8b9c5b2af24c27cdba">byte0</a>                        : 5;  <span class="comment">/**&lt; Write level setting. Bit 0 of [BYTE0] must be zero during normal operation. */</span>
<a name="l13642"></a>13642 <span class="preprocessor">#else</span>
<a name="l13643"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a50bd5e332f529f8b9c5b2af24c27cdba">13643</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a50bd5e332f529f8b9c5b2af24c27cdba">byte0</a>                        : 5;
<a name="l13644"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a01890f0993a2747484464876e5ff99b0">13644</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a01890f0993a2747484464876e5ff99b0">byte1</a>                        : 5;
<a name="l13645"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a01aeb9a21eeb886e7a46a2c435345fb0">13645</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a01aeb9a21eeb886e7a46a2c435345fb0">byte2</a>                        : 5;
<a name="l13646"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a0d78c62cd39cd3e422235205ce51fb99">13646</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a0d78c62cd39cd3e422235205ce51fb99">byte3</a>                        : 5;
<a name="l13647"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a553e79741549eb469051d3d0416267a7">13647</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a553e79741549eb469051d3d0416267a7">byte4</a>                        : 5;
<a name="l13648"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a0ad08c778c33a46433cf32bc17c36047">13648</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a0ad08c778c33a46433cf32bc17c36047">byte5</a>                        : 5;
<a name="l13649"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a7695631f1caf50887c7bd13a1f422459">13649</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a7695631f1caf50887c7bd13a1f422459">byte6</a>                        : 5;
<a name="l13650"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a38d6abedf701355eaa4940f268ea78b1">13650</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a38d6abedf701355eaa4940f268ea78b1">byte7</a>                        : 5;
<a name="l13651"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#adb5548df6e01c03f6cf014e9fbb5d524">13651</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#adb5548df6e01c03f6cf014e9fbb5d524">byte8</a>                        : 5;
<a name="l13652"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#ab3df43d2cda5b4de7e3171af62d45813">13652</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#ab3df43d2cda5b4de7e3171af62d45813">status</a>                       : 2;
<a name="l13653"></a><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a84942dd1e5f17aa74ddee08a0e64589b">13653</a>     uint64_t <a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html#a84942dd1e5f17aa74ddee08a0e64589b">reserved_47_63</a>               : 17;
<a name="l13654"></a>13654 <span class="preprocessor">#endif</span>
<a name="l13655"></a>13655 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#aaa14b5becb250834e5e99bb9e403a4c3">s</a>;
<a name="l13656"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a8b00855c1f84e9e45e9ec7d05b850b90">13656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a8b00855c1f84e9e45e9ec7d05b850b90">cn61xx</a>;
<a name="l13657"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a7fe11b423b5d4d061a44e14a1e7e8266">13657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a7fe11b423b5d4d061a44e14a1e7e8266">cn63xx</a>;
<a name="l13658"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#add9b211c978ff073390c3fbcb97b6a00">13658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#add9b211c978ff073390c3fbcb97b6a00">cn63xxp1</a>;
<a name="l13659"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#aeae1a0079fffa55c82074ceca4f720bd">13659</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#aeae1a0079fffa55c82074ceca4f720bd">cn66xx</a>;
<a name="l13660"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a8a4418d43a5216f254aad8a1cf081594">13660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a8a4418d43a5216f254aad8a1cf081594">cn68xx</a>;
<a name="l13661"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a0e41e3aef30857927a7f1b8c6c8559e3">13661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a0e41e3aef30857927a7f1b8c6c8559e3">cn68xxp1</a>;
<a name="l13662"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a6bbc64c6590a0e1b4e9efa56099b72df">13662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a6bbc64c6590a0e1b4e9efa56099b72df">cn70xx</a>;
<a name="l13663"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a7778fd11ae57dda0300c3f28630e9cea">13663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a7778fd11ae57dda0300c3f28630e9cea">cn70xxp1</a>;
<a name="l13664"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a0153d8d7351fa234989c5f8ed892db8f">13664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a0153d8d7351fa234989c5f8ed892db8f">cn73xx</a>;
<a name="l13665"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a8ddd983262a80b22bdae7077424572e6">13665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a8ddd983262a80b22bdae7077424572e6">cn78xx</a>;
<a name="l13666"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a937767c844a701bd5aa8c9ca3aa6d84b">13666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a937767c844a701bd5aa8c9ca3aa6d84b">cn78xxp1</a>;
<a name="l13667"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a0a57d0aa31b367c5c6755ac762da852e">13667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#a0a57d0aa31b367c5c6755ac762da852e">cnf71xx</a>;
<a name="l13668"></a><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#ac6314c0197179a90f841bd8cab5aee0d">13668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wlevel__rankx_1_1cvmx__lmcx__wlevel__rankx__s.html">cvmx_lmcx_wlevel_rankx_s</a>       <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html#ac6314c0197179a90f841bd8cab5aee0d">cnf75xx</a>;
<a name="l13669"></a>13669 };
<a name="l13670"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a71f4f80ca5ad5085c9b20163e183af8f">13670</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wlevel__rankx.html" title="cvmx_lmc::_wlevel_rank#">cvmx_lmcx_wlevel_rankx</a> <a class="code" href="unioncvmx__lmcx__wlevel__rankx.html" title="cvmx_lmc::_wlevel_rank#">cvmx_lmcx_wlevel_rankx_t</a>;
<a name="l13671"></a>13671 <span class="comment"></span>
<a name="l13672"></a>13672 <span class="comment">/**</span>
<a name="l13673"></a>13673 <span class="comment"> * cvmx_lmc#_wodt_ctl0</span>
<a name="l13674"></a>13674 <span class="comment"> *</span>
<a name="l13675"></a>13675 <span class="comment"> * LMC_WODT_CTL0 = LMC Write OnDieTermination control</span>
<a name="l13676"></a>13676 <span class="comment"> * See the description in LMC_WODT_CTL1.</span>
<a name="l13677"></a>13677 <span class="comment"> *</span>
<a name="l13678"></a>13678 <span class="comment"> * Notes:</span>
<a name="l13679"></a>13679 <span class="comment"> * Together, the LMC_WODT_CTL1 and LMC_WODT_CTL0 CSRs control the write ODT mask.  See LMC_WODT_CTL1.</span>
<a name="l13680"></a>13680 <span class="comment"> *</span>
<a name="l13681"></a>13681 <span class="comment"> */</span>
<a name="l13682"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html">13682</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html" title="cvmx_lmc::_wodt_ctl0">cvmx_lmcx_wodt_ctl0</a> {
<a name="l13683"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#aa6a4be83b3bee2dae44838313daff5b9">13683</a>     uint64_t <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#aa6a4be83b3bee2dae44838313daff5b9">u64</a>;
<a name="l13684"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__s.html">13684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__s.html">cvmx_lmcx_wodt_ctl0_s</a> {
<a name="l13685"></a>13685 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13686"></a>13686 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__s.html#a7d4193eddf3331ae433d197dfd081b5f">reserved_0_63</a>                : 64;
<a name="l13687"></a>13687 <span class="preprocessor">#else</span>
<a name="l13688"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__s.html#a7d4193eddf3331ae433d197dfd081b5f">13688</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__s.html#a7d4193eddf3331ae433d197dfd081b5f">reserved_0_63</a>                : 64;
<a name="l13689"></a>13689 <span class="preprocessor">#endif</span>
<a name="l13690"></a>13690 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a5d8c259b0ea397577ae00b2edfaa61fc">s</a>;
<a name="l13691"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html">13691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html">cvmx_lmcx_wodt_ctl0_cn30xx</a> {
<a name="l13692"></a>13692 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13693"></a>13693 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a6cb94c0ab626cde67fdd7a04c2aa39e5">reserved_32_63</a>               : 32;
<a name="l13694"></a>13694     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#ae17e100d4e03477f1cf5a8dfa74ece28">wodt_d1_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM1, RANK1 */</span>
<a name="l13695"></a>13695     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a102819fcfb0f414897ca8e8352dc2d0e">wodt_d1_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM1, RANK0 */</span>
<a name="l13696"></a>13696     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a3a484b1be4ff6efe9a9949de470c3366">wodt_d0_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM0, RANK1 */</span>
<a name="l13697"></a>13697     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a3583f840fe9ebcf5d3e4816cfe875864">wodt_d0_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM0, RANK0 */</span>
<a name="l13698"></a>13698 <span class="preprocessor">#else</span>
<a name="l13699"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a3583f840fe9ebcf5d3e4816cfe875864">13699</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a3583f840fe9ebcf5d3e4816cfe875864">wodt_d0_r0</a>                   : 8;
<a name="l13700"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a3a484b1be4ff6efe9a9949de470c3366">13700</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a3a484b1be4ff6efe9a9949de470c3366">wodt_d0_r1</a>                   : 8;
<a name="l13701"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a102819fcfb0f414897ca8e8352dc2d0e">13701</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a102819fcfb0f414897ca8e8352dc2d0e">wodt_d1_r0</a>                   : 8;
<a name="l13702"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#ae17e100d4e03477f1cf5a8dfa74ece28">13702</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#ae17e100d4e03477f1cf5a8dfa74ece28">wodt_d1_r1</a>                   : 8;
<a name="l13703"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a6cb94c0ab626cde67fdd7a04c2aa39e5">13703</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html#a6cb94c0ab626cde67fdd7a04c2aa39e5">reserved_32_63</a>               : 32;
<a name="l13704"></a>13704 <span class="preprocessor">#endif</span>
<a name="l13705"></a>13705 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a2da60b782147469b51dbbdb436b39a35">cn30xx</a>;
<a name="l13706"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#aa2a70d4cf0b7b9795a6cac013a2e4a01">13706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html">cvmx_lmcx_wodt_ctl0_cn30xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#aa2a70d4cf0b7b9795a6cac013a2e4a01">cn31xx</a>;
<a name="l13707"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html">13707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html">cvmx_lmcx_wodt_ctl0_cn38xx</a> {
<a name="l13708"></a>13708 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13709"></a>13709 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a1b15e4f5a8428bb7dc3e8738ea85528b">reserved_32_63</a>               : 32;
<a name="l13710"></a>13710     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#aa318d342555ea53dab8daccd4c58fb75">wodt_hi3</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 3, data[127:64] */</span>
<a name="l13711"></a>13711     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#ae57848cc370050df55480573d62cbbe2">wodt_hi2</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 2, data[127:64] */</span>
<a name="l13712"></a>13712     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a9601bf6012bfd1966d2923027a0ce367">wodt_hi1</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 1, data[127:64] */</span>
<a name="l13713"></a>13713     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#aaf2c84d192c2182ab9f77c07e0f46284">wodt_hi0</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 0, data[127:64] */</span>
<a name="l13714"></a>13714     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a01b9853bfc9b08d4d782c71f73e2aef9">wodt_lo3</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 3, data[ 63: 0] */</span>
<a name="l13715"></a>13715     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a5aa1d73390b54b6ead3e20374a7fbbcf">wodt_lo2</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 2, data[ 63: 0] */</span>
<a name="l13716"></a>13716     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a00d44d012b239ae55f206ac57b8ab05c">wodt_lo1</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 1, data[ 63: 0] */</span>
<a name="l13717"></a>13717     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#ac52e4247a5eba706944689e9c2a9843e">wodt_lo0</a>                     : 4;  <span class="comment">/**&lt; Write ODT mask for position 0, data[ 63: 0] */</span>
<a name="l13718"></a>13718 <span class="preprocessor">#else</span>
<a name="l13719"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#ac52e4247a5eba706944689e9c2a9843e">13719</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#ac52e4247a5eba706944689e9c2a9843e">wodt_lo0</a>                     : 4;
<a name="l13720"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a00d44d012b239ae55f206ac57b8ab05c">13720</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a00d44d012b239ae55f206ac57b8ab05c">wodt_lo1</a>                     : 4;
<a name="l13721"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a5aa1d73390b54b6ead3e20374a7fbbcf">13721</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a5aa1d73390b54b6ead3e20374a7fbbcf">wodt_lo2</a>                     : 4;
<a name="l13722"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a01b9853bfc9b08d4d782c71f73e2aef9">13722</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a01b9853bfc9b08d4d782c71f73e2aef9">wodt_lo3</a>                     : 4;
<a name="l13723"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#aaf2c84d192c2182ab9f77c07e0f46284">13723</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#aaf2c84d192c2182ab9f77c07e0f46284">wodt_hi0</a>                     : 4;
<a name="l13724"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a9601bf6012bfd1966d2923027a0ce367">13724</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a9601bf6012bfd1966d2923027a0ce367">wodt_hi1</a>                     : 4;
<a name="l13725"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#ae57848cc370050df55480573d62cbbe2">13725</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#ae57848cc370050df55480573d62cbbe2">wodt_hi2</a>                     : 4;
<a name="l13726"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#aa318d342555ea53dab8daccd4c58fb75">13726</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#aa318d342555ea53dab8daccd4c58fb75">wodt_hi3</a>                     : 4;
<a name="l13727"></a><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a1b15e4f5a8428bb7dc3e8738ea85528b">13727</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html#a1b15e4f5a8428bb7dc3e8738ea85528b">reserved_32_63</a>               : 32;
<a name="l13728"></a>13728 <span class="preprocessor">#endif</span>
<a name="l13729"></a>13729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a9db0c88cfd84d2fcac22e9e4b80875e1">cn38xx</a>;
<a name="l13730"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a4e84eafe7de1677042fccc1d3d49fce8">13730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html">cvmx_lmcx_wodt_ctl0_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a4e84eafe7de1677042fccc1d3d49fce8">cn38xxp2</a>;
<a name="l13731"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#aec40967cba3753b5c26b83729571e0f2">13731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html">cvmx_lmcx_wodt_ctl0_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#aec40967cba3753b5c26b83729571e0f2">cn50xx</a>;
<a name="l13732"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a27d8062c37b3a63942519eb085e15180">13732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html">cvmx_lmcx_wodt_ctl0_cn30xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a27d8062c37b3a63942519eb085e15180">cn52xx</a>;
<a name="l13733"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#ae6f01ad1d98c752ce478f08815e459fb">13733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html">cvmx_lmcx_wodt_ctl0_cn30xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#ae6f01ad1d98c752ce478f08815e459fb">cn52xxp1</a>;
<a name="l13734"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#ac4074a60f6492b2907d2644d44b6316d">13734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html">cvmx_lmcx_wodt_ctl0_cn30xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#ac4074a60f6492b2907d2644d44b6316d">cn56xx</a>;
<a name="l13735"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#ac05ebb729d364bc29dbdef7fdd4fad02">13735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn30xx.html">cvmx_lmcx_wodt_ctl0_cn30xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#ac05ebb729d364bc29dbdef7fdd4fad02">cn56xxp1</a>;
<a name="l13736"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a1f68f3c8f5a9d7e5e6de8379fe41713f">13736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html">cvmx_lmcx_wodt_ctl0_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a1f68f3c8f5a9d7e5e6de8379fe41713f">cn58xx</a>;
<a name="l13737"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a9ab3302401e752f5c695f82531ecb9ed">13737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl0_1_1cvmx__lmcx__wodt__ctl0__cn38xx.html">cvmx_lmcx_wodt_ctl0_cn38xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html#a9ab3302401e752f5c695f82531ecb9ed">cn58xxp1</a>;
<a name="l13738"></a>13738 };
<a name="l13739"></a><a class="code" href="cvmx-lmcx-defs_8h.html#aaa23173ea0cd07d6d2dce2a3b8b7e17a">13739</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wodt__ctl0.html" title="cvmx_lmc::_wodt_ctl0">cvmx_lmcx_wodt_ctl0</a> <a class="code" href="unioncvmx__lmcx__wodt__ctl0.html" title="cvmx_lmc::_wodt_ctl0">cvmx_lmcx_wodt_ctl0_t</a>;
<a name="l13740"></a>13740 <span class="comment"></span>
<a name="l13741"></a>13741 <span class="comment">/**</span>
<a name="l13742"></a>13742 <span class="comment"> * cvmx_lmc#_wodt_ctl1</span>
<a name="l13743"></a>13743 <span class="comment"> *</span>
<a name="l13744"></a>13744 <span class="comment"> * LMC_WODT_CTL1 = LMC Write OnDieTermination control</span>
<a name="l13745"></a>13745 <span class="comment"> * System designers may desire to terminate DQ/DQS/DM lines for higher frequency DDR operations</span>
<a name="l13746"></a>13746 <span class="comment"> * (667MHz and faster), especially on a multi-rank system. DDR2 DQ/DM/DQS I/O&apos;s have built in</span>
<a name="l13747"></a>13747 <span class="comment"> * Termination resistor that can be turned on or off by the controller, after meeting tAOND and tAOF</span>
<a name="l13748"></a>13748 <span class="comment"> * timing requirements. Each Rank has its own ODT pin that fans out to all the memory parts</span>
<a name="l13749"></a>13749 <span class="comment"> * in that DIMM. System designers may prefer different combinations of ODT ON&apos;s for read and write</span>
<a name="l13750"></a>13750 <span class="comment"> * into different ranks. Octeon supports full programmability by way of the mask register below.</span>
<a name="l13751"></a>13751 <span class="comment"> * Each Rank position has its own 8-bit programmable field.</span>
<a name="l13752"></a>13752 <span class="comment"> * When the controller does a write to that rank, it sets the 8 ODT pins to the MASK pins below.</span>
<a name="l13753"></a>13753 <span class="comment"> * For eg., When doing a write into Rank0, a system designer may desire to terminate the lines</span>
<a name="l13754"></a>13754 <span class="comment"> * with the resistor on Dimm0/Rank1. The mask WODT_D0_R0 would then be [00000010].</span>
<a name="l13755"></a>13755 <span class="comment"> * If ODT feature is not desired, the DDR parts can be programmed to not look at these pins by</span>
<a name="l13756"></a>13756 <span class="comment"> * writing 0 in QS_DIC. Octeon drives the appropriate mask values on the ODT pins by default.</span>
<a name="l13757"></a>13757 <span class="comment"> * If this feature is not required, write 0 in this register.</span>
<a name="l13758"></a>13758 <span class="comment"> *</span>
<a name="l13759"></a>13759 <span class="comment"> * Notes:</span>
<a name="l13760"></a>13760 <span class="comment"> * Together, the LMC_WODT_CTL1 and LMC_WODT_CTL0 CSRs control the write ODT mask.</span>
<a name="l13761"></a>13761 <span class="comment"> * When a given RANK is selected, the WODT mask for that RANK is used.  The resulting WODT mask is</span>
<a name="l13762"></a>13762 <span class="comment"> * driven to the DIMMs in the following manner:</span>
<a name="l13763"></a>13763 <span class="comment"> *            BUNK_ENA=1     BUNK_ENA=0</span>
<a name="l13764"></a>13764 <span class="comment"> * Mask[7] -&gt; DIMM3, RANK1    DIMM3</span>
<a name="l13765"></a>13765 <span class="comment"> * Mask[6] -&gt; DIMM3, RANK0</span>
<a name="l13766"></a>13766 <span class="comment"> * Mask[5] -&gt; DIMM2, RANK1    DIMM2</span>
<a name="l13767"></a>13767 <span class="comment"> * Mask[4] -&gt; DIMM2, RANK0</span>
<a name="l13768"></a>13768 <span class="comment"> * Mask[3] -&gt; DIMM1, RANK1    DIMM1</span>
<a name="l13769"></a>13769 <span class="comment"> * Mask[2] -&gt; DIMM1, RANK0</span>
<a name="l13770"></a>13770 <span class="comment"> * Mask[1] -&gt; DIMM0, RANK1    DIMM0</span>
<a name="l13771"></a>13771 <span class="comment"> * Mask[0] -&gt; DIMM0, RANK0</span>
<a name="l13772"></a>13772 <span class="comment"> */</span>
<a name="l13773"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html">13773</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html" title="cvmx_lmc::_wodt_ctl1">cvmx_lmcx_wodt_ctl1</a> {
<a name="l13774"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#abfa2ae9d30e844d62d7ac112004d5a65">13774</a>     uint64_t <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#abfa2ae9d30e844d62d7ac112004d5a65">u64</a>;
<a name="l13775"></a><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">13775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">cvmx_lmcx_wodt_ctl1_s</a> {
<a name="l13776"></a>13776 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13777"></a>13777 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a3fa9f842a4bfd0fd1861da22586d3353">reserved_32_63</a>               : 32;
<a name="l13778"></a>13778     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a20da992b7791ba5f573448dc070229d1">wodt_d3_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM3, RANK1/DIMM3 in SingleRanked */</span>
<a name="l13779"></a>13779     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a1a3667a0f3e1f289bf34eea623ba2dd9">wodt_d3_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM3, RANK0 */</span>
<a name="l13780"></a>13780     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a89d683f0ff18ed6bf8aea800d88a8a5a">wodt_d2_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM2, RANK1/DIMM2 in SingleRanked */</span>
<a name="l13781"></a>13781     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a11c1aa827b0488f479ef3e9e81f3972f">wodt_d2_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM2, RANK0 */</span>
<a name="l13782"></a>13782 <span class="preprocessor">#else</span>
<a name="l13783"></a><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a11c1aa827b0488f479ef3e9e81f3972f">13783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a11c1aa827b0488f479ef3e9e81f3972f">wodt_d2_r0</a>                   : 8;
<a name="l13784"></a><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a89d683f0ff18ed6bf8aea800d88a8a5a">13784</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a89d683f0ff18ed6bf8aea800d88a8a5a">wodt_d2_r1</a>                   : 8;
<a name="l13785"></a><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a1a3667a0f3e1f289bf34eea623ba2dd9">13785</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a1a3667a0f3e1f289bf34eea623ba2dd9">wodt_d3_r0</a>                   : 8;
<a name="l13786"></a><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a20da992b7791ba5f573448dc070229d1">13786</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a20da992b7791ba5f573448dc070229d1">wodt_d3_r1</a>                   : 8;
<a name="l13787"></a><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a3fa9f842a4bfd0fd1861da22586d3353">13787</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html#a3fa9f842a4bfd0fd1861da22586d3353">reserved_32_63</a>               : 32;
<a name="l13788"></a>13788 <span class="preprocessor">#endif</span>
<a name="l13789"></a>13789 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#adc26c711353d589d04e95b264f99920f">s</a>;
<a name="l13790"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a4fbc52c58163dc5f894f1a16ed9af6af">13790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">cvmx_lmcx_wodt_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a4fbc52c58163dc5f894f1a16ed9af6af">cn30xx</a>;
<a name="l13791"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#aa3369b47cd8aba1884586858274c2e77">13791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">cvmx_lmcx_wodt_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#aa3369b47cd8aba1884586858274c2e77">cn31xx</a>;
<a name="l13792"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a4fd3b32fb9feeedc20bd34700795a6b9">13792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">cvmx_lmcx_wodt_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a4fd3b32fb9feeedc20bd34700795a6b9">cn52xx</a>;
<a name="l13793"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a813efca15f061830342ffb713e41dffb">13793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">cvmx_lmcx_wodt_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a813efca15f061830342ffb713e41dffb">cn52xxp1</a>;
<a name="l13794"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a870651bf43ecd2dd86d926dbbfb6ca53">13794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">cvmx_lmcx_wodt_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#a870651bf43ecd2dd86d926dbbfb6ca53">cn56xx</a>;
<a name="l13795"></a><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#af7a3bf8edc900207bb492482c53deca7">13795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__ctl1_1_1cvmx__lmcx__wodt__ctl1__s.html">cvmx_lmcx_wodt_ctl1_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html#af7a3bf8edc900207bb492482c53deca7">cn56xxp1</a>;
<a name="l13796"></a>13796 };
<a name="l13797"></a><a class="code" href="cvmx-lmcx-defs_8h.html#ab50e9b2ca4b572e861ee37c231b9d7ad">13797</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wodt__ctl1.html" title="cvmx_lmc::_wodt_ctl1">cvmx_lmcx_wodt_ctl1</a> <a class="code" href="unioncvmx__lmcx__wodt__ctl1.html" title="cvmx_lmc::_wodt_ctl1">cvmx_lmcx_wodt_ctl1_t</a>;
<a name="l13798"></a>13798 <span class="comment"></span>
<a name="l13799"></a>13799 <span class="comment">/**</span>
<a name="l13800"></a>13800 <span class="comment"> * cvmx_lmc#_wodt_mask</span>
<a name="l13801"></a>13801 <span class="comment"> *</span>
<a name="l13802"></a>13802 <span class="comment"> * System designers may desire to terminate DQ/DQS lines for higher-frequency DDR operations,</span>
<a name="l13803"></a>13803 <span class="comment"> * especially on a multirank system. DDR3 DQ/DQS I/Os have built-in termination resistors that</span>
<a name="l13804"></a>13804 <span class="comment"> * can be turned on or off by the controller, after meeting TAOND and TAOF timing requirements.</span>
<a name="l13805"></a>13805 <span class="comment"> * Each rank has its own ODT pin that fans out to all of the memory parts in that DIMM. System</span>
<a name="l13806"></a>13806 <span class="comment"> * designers may prefer different combinations of ODT ONs for write operations into different</span>
<a name="l13807"></a>13807 <span class="comment"> * ranks. CNXXXX supports full programmability by way of the mask register below. Each rank</span>
<a name="l13808"></a>13808 <span class="comment"> * position has its own 8-bit programmable field. When the controller does a write to that rank,</span>
<a name="l13809"></a>13809 <span class="comment"> * it sets the 4 ODT pins to the mask pins below. For example, when doing a write into Rank0, a</span>
<a name="l13810"></a>13810 <span class="comment"> * system designer may desire to terminate the lines with the resistor on DIMM0/Rank1. The mask</span>
<a name="l13811"></a>13811 <span class="comment"> * [WODT_D0_R0] would then be [00000010].</span>
<a name="l13812"></a>13812 <span class="comment"> *</span>
<a name="l13813"></a>13813 <span class="comment"> * CNXXXX drives the appropriate mask values on the ODT pins by default. If this feature is not</span>
<a name="l13814"></a>13814 <span class="comment"> * required, write 0x0 in this register. When a given RANK is selected, the WODT mask for that</span>
<a name="l13815"></a>13815 <span class="comment"> * RANK is used. The resulting WODT mask is driven to the DIMMs in the following manner:</span>
<a name="l13816"></a>13816 <span class="comment"> */</span>
<a name="l13817"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html">13817</a> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wodt__mask.html" title="cvmx_lmc::_wodt_mask">cvmx_lmcx_wodt_mask</a> {
<a name="l13818"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#af41efcf421794bf8dc718ee5d5310015">13818</a>     uint64_t <a class="code" href="unioncvmx__lmcx__wodt__mask.html#af41efcf421794bf8dc718ee5d5310015">u64</a>;
<a name="l13819"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">13819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a> {
<a name="l13820"></a>13820 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13821"></a>13821 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a3851f6067e0c800a9b50e02c4e65c327">wodt_d3_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM3, RANK1/DIMM3 in SingleRanked</span>
<a name="l13822"></a>13822 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l13823"></a>13823     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a723d80cfce452962b1aac85c6cf779f7">wodt_d3_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM3, RANK0</span>
<a name="l13824"></a>13824 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l13825"></a>13825     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a86aa63b1cbd0ad33dffd0040b8cd447b">wodt_d2_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM2, RANK1/DIMM2 in SingleRanked</span>
<a name="l13826"></a>13826 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l13827"></a>13827     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#ac062f0670c24be771609f79cbff2b035">wodt_d2_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM2, RANK0</span>
<a name="l13828"></a>13828 <span class="comment">                                                         *UNUSED IN 6xxx, and MBZ* */</span>
<a name="l13829"></a>13829     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a2c77d5bcbab0c460f127f19bc4979fb6">wodt_d1_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM1, RANK1/DIMM1 in SingleRanked.</span>
<a name="l13830"></a>13830 <span class="comment">                                                         If RANK_ENA=0, [WODT_D1_R1]&lt;3:0&gt; must be zero. */</span>
<a name="l13831"></a>13831     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a17c6f4e8e8fc7e0e4c8e8f59bd87eebc">wodt_d1_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM1, RANK0. If [RANK_ENA]=0, [WODT_D1_R0]&lt;3,1&gt; must be zero. */</span>
<a name="l13832"></a>13832     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a2c32c32808bb66d101f38c1147099af4">wodt_d0_r1</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM0, RANK1/DIMM0 in SingleRanked. If [RANK_ENA]=0, [WODT_D0_R1]&lt;3:0&gt; must</span>
<a name="l13833"></a>13833 <span class="comment">                                                         be</span>
<a name="l13834"></a>13834 <span class="comment">                                                         zero. */</span>
<a name="l13835"></a>13835     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#ad01085d9f28b980b08f7be822c230d7a">wodt_d0_r0</a>                   : 8;  <span class="comment">/**&lt; Write ODT mask DIMM0, RANK0. If [RANK_ENA]=0, [WODT_D0_R0]&lt;3,1&gt; must be zero. */</span>
<a name="l13836"></a>13836 <span class="preprocessor">#else</span>
<a name="l13837"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#ad01085d9f28b980b08f7be822c230d7a">13837</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#ad01085d9f28b980b08f7be822c230d7a">wodt_d0_r0</a>                   : 8;
<a name="l13838"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a2c32c32808bb66d101f38c1147099af4">13838</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a2c32c32808bb66d101f38c1147099af4">wodt_d0_r1</a>                   : 8;
<a name="l13839"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a17c6f4e8e8fc7e0e4c8e8f59bd87eebc">13839</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a17c6f4e8e8fc7e0e4c8e8f59bd87eebc">wodt_d1_r0</a>                   : 8;
<a name="l13840"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a2c77d5bcbab0c460f127f19bc4979fb6">13840</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a2c77d5bcbab0c460f127f19bc4979fb6">wodt_d1_r1</a>                   : 8;
<a name="l13841"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#ac062f0670c24be771609f79cbff2b035">13841</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#ac062f0670c24be771609f79cbff2b035">wodt_d2_r0</a>                   : 8;
<a name="l13842"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a86aa63b1cbd0ad33dffd0040b8cd447b">13842</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a86aa63b1cbd0ad33dffd0040b8cd447b">wodt_d2_r1</a>                   : 8;
<a name="l13843"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a723d80cfce452962b1aac85c6cf779f7">13843</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a723d80cfce452962b1aac85c6cf779f7">wodt_d3_r0</a>                   : 8;
<a name="l13844"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a3851f6067e0c800a9b50e02c4e65c327">13844</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html#a3851f6067e0c800a9b50e02c4e65c327">wodt_d3_r1</a>                   : 8;
<a name="l13845"></a>13845 <span class="preprocessor">#endif</span>
<a name="l13846"></a>13846 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wodt__mask.html#aee65bb4aaa4d527035ea23fb5a862006">s</a>;
<a name="l13847"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a976d5eac0bce0797b7c9df9c0698e104">13847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a976d5eac0bce0797b7c9df9c0698e104">cn61xx</a>;
<a name="l13848"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a4916339751d9def442d597c9aa387715">13848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a4916339751d9def442d597c9aa387715">cn63xx</a>;
<a name="l13849"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#ae50518e61c9484c3c2b2017ad3aeda0e">13849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__mask.html#ae50518e61c9484c3c2b2017ad3aeda0e">cn63xxp1</a>;
<a name="l13850"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a6cb38affa29faf4b480b5082637677f4">13850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a6cb38affa29faf4b480b5082637677f4">cn66xx</a>;
<a name="l13851"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#aa4c1567c6755150d3e38a82045cd1b01">13851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__mask.html#aa4c1567c6755150d3e38a82045cd1b01">cn68xx</a>;
<a name="l13852"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a6484c5ac8bd6e37b09de049c6088a3f2">13852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a6484c5ac8bd6e37b09de049c6088a3f2">cn68xxp1</a>;
<a name="l13853"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html">13853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html">cvmx_lmcx_wodt_mask_cn70xx</a> {
<a name="l13854"></a>13854 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l13855"></a>13855 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a8211354890b6b19168e6adedc0c12e10">reserved_28_63</a>               : 36;
<a name="l13856"></a>13856     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a61e6f382c21b140bbd17728e5fa44550">wodt_d1_r1</a>                   : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l13857"></a>13857     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#ac357dc84e0f3f6b181a552f36710f510">reserved_20_23</a>               : 4;
<a name="l13858"></a>13858     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#afeff7150217fcb8a74baabce34ec8b76">wodt_d1_r0</a>                   : 4;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l13859"></a>13859     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a467175aaf517686cba814a5e2f13d49b">reserved_12_15</a>               : 4;
<a name="l13860"></a>13860     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#abc0313b1b6e033ae7fcfbae0e40070c3">wodt_d0_r1</a>                   : 4;  <span class="comment">/**&lt; Write ODT mask DIMM0, RANK1/DIMM0 in SingleRanked. If [RANK_ENA]=0, [WODT_D0_R1]&lt;3:0&gt; must</span>
<a name="l13861"></a>13861 <span class="comment">                                                         be</span>
<a name="l13862"></a>13862 <span class="comment">                                                         zero. */</span>
<a name="l13863"></a>13863     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a46f84de9753b8ae5b3d2eb49755b0c40">reserved_4_7</a>                 : 4;
<a name="l13864"></a>13864     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a8070053964abe4cfd10daeda2ba4b076">wodt_d0_r0</a>                   : 4;  <span class="comment">/**&lt; Write ODT mask DIMM0, RANK0. If [RANK_ENA]=0, [WODT_D0_R0]&lt;3,1&gt; must be zero. */</span>
<a name="l13865"></a>13865 <span class="preprocessor">#else</span>
<a name="l13866"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a8070053964abe4cfd10daeda2ba4b076">13866</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a8070053964abe4cfd10daeda2ba4b076">wodt_d0_r0</a>                   : 4;
<a name="l13867"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a46f84de9753b8ae5b3d2eb49755b0c40">13867</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a46f84de9753b8ae5b3d2eb49755b0c40">reserved_4_7</a>                 : 4;
<a name="l13868"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#abc0313b1b6e033ae7fcfbae0e40070c3">13868</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#abc0313b1b6e033ae7fcfbae0e40070c3">wodt_d0_r1</a>                   : 4;
<a name="l13869"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a467175aaf517686cba814a5e2f13d49b">13869</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a467175aaf517686cba814a5e2f13d49b">reserved_12_15</a>               : 4;
<a name="l13870"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#afeff7150217fcb8a74baabce34ec8b76">13870</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#afeff7150217fcb8a74baabce34ec8b76">wodt_d1_r0</a>                   : 4;
<a name="l13871"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#ac357dc84e0f3f6b181a552f36710f510">13871</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#ac357dc84e0f3f6b181a552f36710f510">reserved_20_23</a>               : 4;
<a name="l13872"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a61e6f382c21b140bbd17728e5fa44550">13872</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a61e6f382c21b140bbd17728e5fa44550">wodt_d1_r1</a>                   : 4;
<a name="l13873"></a><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a8211354890b6b19168e6adedc0c12e10">13873</a>     uint64_t <a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html#a8211354890b6b19168e6adedc0c12e10">reserved_28_63</a>               : 36;
<a name="l13874"></a>13874 <span class="preprocessor">#endif</span>
<a name="l13875"></a>13875 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__lmcx__wodt__mask.html#af84d5485ff36120c371a0645aca81494">cn70xx</a>;
<a name="l13876"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a2c8ef97b8f53ca4b15bcf9c899dd6d16">13876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html">cvmx_lmcx_wodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a2c8ef97b8f53ca4b15bcf9c899dd6d16">cn70xxp1</a>;
<a name="l13877"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#aa6cc5c44777728fc74e1c07bcb7cef6d">13877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html">cvmx_lmcx_wodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__mask.html#aa6cc5c44777728fc74e1c07bcb7cef6d">cn73xx</a>;
<a name="l13878"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#afc9d7dc2dce0cf8813fdf60de37395e5">13878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html">cvmx_lmcx_wodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__mask.html#afc9d7dc2dce0cf8813fdf60de37395e5">cn78xx</a>;
<a name="l13879"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a27801c9e762d48d90593f3dae089fb07">13879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html">cvmx_lmcx_wodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a27801c9e762d48d90593f3dae089fb07">cn78xxp1</a>;
<a name="l13880"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a5022b2f6ca87e7269afc9016f55e1cf8">13880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__s.html">cvmx_lmcx_wodt_mask_s</a>          <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a5022b2f6ca87e7269afc9016f55e1cf8">cnf71xx</a>;
<a name="l13881"></a><a class="code" href="unioncvmx__lmcx__wodt__mask.html#a62352436ac3351f75832d8e5aa39da55">13881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__lmcx__wodt__mask_1_1cvmx__lmcx__wodt__mask__cn70xx.html">cvmx_lmcx_wodt_mask_cn70xx</a>     <a class="code" href="unioncvmx__lmcx__wodt__mask.html#a62352436ac3351f75832d8e5aa39da55">cnf75xx</a>;
<a name="l13882"></a>13882 };
<a name="l13883"></a><a class="code" href="cvmx-lmcx-defs_8h.html#a0f05eda73d35c67abd76db6a521b0a82">13883</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__lmcx__wodt__mask.html" title="cvmx_lmc::_wodt_mask">cvmx_lmcx_wodt_mask</a> <a class="code" href="unioncvmx__lmcx__wodt__mask.html" title="cvmx_lmc::_wodt_mask">cvmx_lmcx_wodt_mask_t</a>;
<a name="l13884"></a>13884 
<a name="l13885"></a>13885 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
