// Seed: 1503440598
macromodule module_0;
  module_3();
endmodule
module module_1 (
    output tri id_0,
    output tri id_1
);
  assign id_1 = 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always id_3 <= id_3 <-> id_2 * id_2;
  module_0();
  assign id_3 = 1;
  wire id_4;
endmodule
macromodule module_3;
  assign id_1 = 1;
endmodule
module module_4 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  generate
    wire id_3;
  endgenerate
  assign id_3 = id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  module_3(); id_8(
      .id_0(1),
      .id_1((1)),
      .id_2(id_5),
      .id_3(1),
      .id_4(1),
      .id_5(id_5),
      .id_6(id_3),
      .id_7(1'h0),
      .id_8(1),
      .id_9(id_5),
      .id_10(1'b0),
      .id_11(1),
      .id_12(id_9 + 1'h0)
  );
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  assign id_26 = id_7;
endmodule
