#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Thu Oct 17 16:36:11 2024
# Process ID: 24686
# Current directory: /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7
# Command line: vivado -mode batch -source make_project.tcl
# Log file: /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/vivado.log
# Journal file: /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/vivado.jou
# Running On: shakeelarkam00-Latitude-7520, OS: Linux, CPU Frequency: 1804.800 MHz, CPU Physical cores: 6, Host memory: 11503 MB
#-----------------------------------------------------------
source make_project.tcl
# create_project finn_vivado_stitch_proj /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7 -part xc7z020clg400-1
# set_property ip_repo_paths [list $::env(FINN_ROOT)/finn-rtllib/memstream /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_0_36hh0wfu/project_StreamingFIFO_0/sol1/impl/verilog /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_Thresholding_Batch_0_ss7v612c/project_Thresholding_Batch_0/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_1_5dsdggwp/project_StreamingFIFO_1/sol1/impl/verilog /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_ConvolutionInputGenerator_0_sxcdbpe6/project_ConvolutionInputGenerator_0/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_he9o4xa8 /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_3_7usynzot/project_StreamingFIFO_3/sol1/impl/verilog /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_0_9vkg6_ht/project_MatrixVectorActivation_0/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_vk_t0gtz/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_5_65xjsq0s/project_StreamingFIFO_5/sol1/impl/verilog /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_ConvolutionInputGenerator_1_uvlo2oh9/project_ConvolutionInputGenerator_1/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_6_k74iimd0/project_StreamingFIFO_6/sol1/impl/verilog /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_skr_xk0l/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_1_6gre_pox/project_MatrixVectorActivation_1/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingMaxPool_Batch_0_gkfuul5e/project_StreamingMaxPool_Batch_0/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_9_q3fnuoak/project_StreamingFIFO_9/sol1/impl/verilog /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_3_j3tyyvl7/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_ConvolutionInputGenerator_2_xxqih2zj/project_ConvolutionInputGenerator_2/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_h2dl7tdc/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_2__dc96uvj/project_MatrixVectorActivation_2/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_3_6wk94lp2/project_MatrixVectorActivation_3/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_5_k4qblsrl/project_StreamingDataWidthConverter_Batch_5/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_4_cide3z0u/project_MatrixVectorActivation_4/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_6_bg13te8b /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_5_pus_cs12/project_MatrixVectorActivation_5/sol1/impl/ip /tmp/finn_dev_shakeelarkam00/code_gen_ipgen_LabelSelect_Batch_0_wab6txyc/project_LabelSelect_Batch_0/sol1/impl/ip] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/dpfl/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_0_36hh0wfu/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_Thresholding_Batch_0_ss7v612c/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_1_5dsdggwp/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_ConvolutionInputGenerator_0_sxcdbpe6/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_he9o4xa8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_3_7usynzot/project_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_0_9vkg6_ht/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_vk_t0gtz/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_5_65xjsq0s/project_StreamingFIFO_5/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_ConvolutionInputGenerator_1_uvlo2oh9/project_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_6_k74iimd0/project_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_skr_xk0l/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_1_6gre_pox/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingMaxPool_Batch_0_gkfuul5e/project_StreamingMaxPool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingFIFO_9_q3fnuoak/project_StreamingFIFO_9/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_3_j3tyyvl7/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_ConvolutionInputGenerator_2_xxqih2zj/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_h2dl7tdc/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_2__dc96uvj/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_3_6wk94lp2/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_5_k4qblsrl/project_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_4_cide3z0u/project_MatrixVectorActivation_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_StreamingDataWidthConverter_Batch_6_bg13te8b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_5_pus_cs12/project_MatrixVectorActivation_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_LabelSelect_Batch_0_wab6txyc/project_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design "finn_design"
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_0:1.0 StreamingFIFO_0
# create_bd_cell -type ip -vlnv xilinx.com:hls:Thresholding_Batch_0:1.0 Thresholding_Batch_0
# create_bd_cell -type hier StreamingFIFO_1
# create_bd_pin -dir I -type clk /StreamingFIFO_1/ap_clk
# create_bd_pin -dir I -type rst /StreamingFIFO_1/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_1/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_1/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_1/fifo
# set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_1/fifo]
# set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_1/fifo]
# set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingFIFO_1/fifo]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_1/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_1/out_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_1/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_1/in0_V]
# connect_bd_net [get_bd_pins StreamingFIFO_1/ap_rst_n] [get_bd_pins StreamingFIFO_1/fifo/s_axis_aresetn]
# connect_bd_net [get_bd_pins StreamingFIFO_1/ap_clk] [get_bd_pins StreamingFIFO_1/fifo/s_axis_aclk]
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_0:1.0 ConvolutionInputGenerator_0
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier StreamingDataWidthConverter_Batch_0
# create_bd_pin -dir I -type clk /StreamingDataWidthConverter_Batch_0/ap_clk
# create_bd_pin -dir I -type rst /StreamingDataWidthConverter_Batch_0/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingDataWidthConverter_Batch_0/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingDataWidthConverter_Batch_0/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 /StreamingDataWidthConverter_Batch_0/dwc
# set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells /StreamingDataWidthConverter_Batch_0/dwc]
# set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingDataWidthConverter_Batch_0/dwc]
# set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {4}] [get_bd_cells /StreamingDataWidthConverter_Batch_0/dwc]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/dwc/M_AXIS] [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/out_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/dwc/S_AXIS] [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/in0_V]
# connect_bd_net [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_0/dwc/aresetn]
# connect_bd_net [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_0/dwc/aclk]
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_3:1.0 StreamingFIFO_3
# create_bd_cell -type hier MatrixVectorActivation_0
# create_bd_pin -dir I -type clk /MatrixVectorActivation_0/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_0/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_0/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_0/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_0:1.0 /MatrixVectorActivation_0/MatrixVectorActivation_0
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_0_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {27} CONFIG.MEM_WIDTH {32} CONFIG.MEM_INIT {/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_0_9vkg6_ht/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {27} CONFIG.STRM0_WIDTH {32} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 7.0 is provided. The value is converted to long type(7)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_rst_n] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_clk] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_rst_n] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_clk] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/in0_V] [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/out_V] [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0/out_V]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 /MatrixVectorActivation_0/s_axilite
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/s_axilite] [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/s_axilite]
# assign_bd_address
# save_bd_design
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_1:1.0 StreamingDataWidthConverter_Batch_1
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_5:1.0 StreamingFIFO_5
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_1:1.0 ConvolutionInputGenerator_1
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier StreamingFIFO_6
# create_bd_pin -dir I -type clk /StreamingFIFO_6/ap_clk
# create_bd_pin -dir I -type rst /StreamingFIFO_6/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_6/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_6/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_6/fifo
# set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells /StreamingFIFO_6/fifo]
# set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_6/fifo]
# set_property -dict [list CONFIG.TDATA_NUM_BYTES {3}] [get_bd_cells /StreamingFIFO_6/fifo]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_6/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_6/out_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_6/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_6/in0_V]
# connect_bd_net [get_bd_pins StreamingFIFO_6/ap_rst_n] [get_bd_pins StreamingFIFO_6/fifo/s_axis_aresetn]
# connect_bd_net [get_bd_pins StreamingFIFO_6/ap_clk] [get_bd_pins StreamingFIFO_6/fifo/s_axis_aclk]
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_2:1.0 StreamingDataWidthConverter_Batch_2
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier MatrixVectorActivation_1
# create_bd_pin -dir I -type clk /MatrixVectorActivation_1/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_1/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_1/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_1/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_1:1.0 /MatrixVectorActivation_1/MatrixVectorActivation_1
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_1_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {63} CONFIG.MEM_WIDTH {256} CONFIG.MEM_INIT {/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_1_6gre_pox/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {63} CONFIG.STRM0_WIDTH {256} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 19.0 is provided. The value is converted to long type(19)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 11.0 is provided. The value is converted to long type(11)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_rst_n] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_clk] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_rst_n] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_clk] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/in0_V] [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/out_V] [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1/out_V]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 /MatrixVectorActivation_1/s_axilite
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/s_axilite] [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/s_axilite]
# assign_bd_address
# save_bd_design
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingMaxPool_Batch_0:1.0 StreamingMaxPool_Batch_0
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_9:1.0 StreamingFIFO_9
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_3:1.0 StreamingDataWidthConverter_Batch_3
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_2:1.0 ConvolutionInputGenerator_2
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_4:1.0 StreamingDataWidthConverter_Batch_4
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier MatrixVectorActivation_2
# create_bd_pin -dir I -type clk /MatrixVectorActivation_2/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_2/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_2/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_2/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_2:1.0 /MatrixVectorActivation_2/MatrixVectorActivation_2
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_2_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {63} CONFIG.MEM_WIDTH {256} CONFIG.MEM_INIT {/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_2__dc96uvj/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {63} CONFIG.STRM0_WIDTH {256} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 19.0 is provided. The value is converted to long type(19)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 11.0 is provided. The value is converted to long type(11)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_rst_n] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_clk] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_rst_n] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_clk] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/in0_V] [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/out_V] [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2/out_V]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 /MatrixVectorActivation_2/s_axilite
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/s_axilite] [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/s_axilite]
# assign_bd_address
# save_bd_design
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type hier MatrixVectorActivation_3
# create_bd_pin -dir I -type clk /MatrixVectorActivation_3/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_3/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_3/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_3/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_3:1.0 /MatrixVectorActivation_3/MatrixVectorActivation_3
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_3_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {16} CONFIG.MEM_WIDTH {24} CONFIG.MEM_INIT {/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_3_6wk94lp2/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {16} CONFIG.STRM0_WIDTH {24} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 16.0 is provided. The value is converted to long type(16)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 6.0 is provided. The value is converted to long type(6)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_rst_n] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_clk] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_rst_n] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_clk] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/in0_V] [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/out_V] [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3/out_V]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 /MatrixVectorActivation_3/s_axilite
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/s_axilite] [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/s_axilite]
# assign_bd_address
# save_bd_design
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_5:1.0 StreamingDataWidthConverter_Batch_5
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_5' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier MatrixVectorActivation_4
# create_bd_pin -dir I -type clk /MatrixVectorActivation_4/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_4/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_4/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_4/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_4:1.0 /MatrixVectorActivation_4/MatrixVectorActivation_4
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_4_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {16} CONFIG.MEM_WIDTH {16} CONFIG.MEM_INIT {/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_4_cide3z0u/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {16} CONFIG.STRM0_WIDTH {16} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 16.0 is provided. The value is converted to long type(16)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 6.0 is provided. The value is converted to long type(6)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_4/MatrixVectorActivation_4/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_4/ap_rst_n] [get_bd_pins MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_4/ap_clk] [get_bd_pins MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_4/ap_rst_n] [get_bd_pins MatrixVectorActivation_4/MatrixVectorActivation_4/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_4/ap_clk] [get_bd_pins MatrixVectorActivation_4/MatrixVectorActivation_4/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_4/in0_V] [get_bd_intf_pins MatrixVectorActivation_4/MatrixVectorActivation_4/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_4/out_V] [get_bd_intf_pins MatrixVectorActivation_4/MatrixVectorActivation_4/out_V]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 /MatrixVectorActivation_4/s_axilite
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_4/s_axilite] [get_bd_intf_pins MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm/s_axilite]
# assign_bd_address
# save_bd_design
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type hier StreamingDataWidthConverter_Batch_6
# create_bd_pin -dir I -type clk /StreamingDataWidthConverter_Batch_6/ap_clk
# create_bd_pin -dir I -type rst /StreamingDataWidthConverter_Batch_6/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingDataWidthConverter_Batch_6/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingDataWidthConverter_Batch_6/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 /StreamingDataWidthConverter_Batch_6/dwc
# set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells /StreamingDataWidthConverter_Batch_6/dwc]
# set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {1}] [get_bd_cells /StreamingDataWidthConverter_Batch_6/dwc]
# set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {2}] [get_bd_cells /StreamingDataWidthConverter_Batch_6/dwc]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/dwc/M_AXIS] [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/out_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/dwc/S_AXIS] [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/in0_V]
# connect_bd_net [get_bd_pins StreamingDataWidthConverter_Batch_6/ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_6/dwc/aresetn]
# connect_bd_net [get_bd_pins StreamingDataWidthConverter_Batch_6/ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_6/dwc/aclk]
# create_bd_cell -type hier MatrixVectorActivation_5
# create_bd_pin -dir I -type clk /MatrixVectorActivation_5/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_5/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_5/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_5/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_5:1.0 /MatrixVectorActivation_5/MatrixVectorActivation_5
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_5_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {5} CONFIG.MEM_WIDTH {16} CONFIG.MEM_INIT {/tmp/finn_dev_shakeelarkam00/code_gen_ipgen_MatrixVectorActivation_5_pus_cs12/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {5} CONFIG.STRM0_WIDTH {16} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 16.0 is provided. The value is converted to long type(16)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 5.0 is provided. The value is converted to long type(5)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_5/MatrixVectorActivation_5/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_5/ap_rst_n] [get_bd_pins MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_5/ap_clk] [get_bd_pins MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_5/ap_rst_n] [get_bd_pins MatrixVectorActivation_5/MatrixVectorActivation_5/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_5/ap_clk] [get_bd_pins MatrixVectorActivation_5/MatrixVectorActivation_5/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_5/in0_V] [get_bd_intf_pins MatrixVectorActivation_5/MatrixVectorActivation_5/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_5/out_V] [get_bd_intf_pins MatrixVectorActivation_5/MatrixVectorActivation_5/out_V]
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 /MatrixVectorActivation_5/s_axilite
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_5/s_axilite] [get_bd_intf_pins MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm/s_axilite]
# assign_bd_address
# save_bd_design
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:LabelSelect_Batch_0:1.0 LabelSelect_Batch_0
# make_bd_pins_external [get_bd_pins StreamingFIFO_0/ap_clk]
# set_property name ap_clk [get_bd_ports ap_clk_0]
# make_bd_pins_external [get_bd_pins StreamingFIFO_0/ap_rst_n]
# set_property name ap_rst_n [get_bd_ports ap_rst_n_0]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_0/out_V] [get_bd_intf_pins Thresholding_Batch_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins Thresholding_Batch_0/out_V] [get_bd_intf_pins StreamingFIFO_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_1/out_V] [get_bd_intf_pins ConvolutionInputGenerator_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_0/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/out_V] [get_bd_intf_pins StreamingFIFO_3/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_0/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins MatrixVectorActivation_0/s_axilite]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_3/out_V] [get_bd_intf_pins MatrixVectorActivation_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_5/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_5/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_1/out_V] [get_bd_intf_pins StreamingFIFO_5/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_5/out_V] [get_bd_intf_pins ConvolutionInputGenerator_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_6/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_6/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_1/out_V] [get_bd_intf_pins StreamingFIFO_6/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_6/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_1/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins MatrixVectorActivation_1/s_axilite]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_2/out_V] [get_bd_intf_pins MatrixVectorActivation_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingMaxPool_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingMaxPool_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/out_V] [get_bd_intf_pins StreamingMaxPool_Batch_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_9/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_9/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingMaxPool_Batch_0/out_V] [get_bd_intf_pins StreamingFIFO_9/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_9/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_3/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_3/out_V] [get_bd_intf_pins ConvolutionInputGenerator_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_4/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_4/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_2/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_4/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_2/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins MatrixVectorActivation_2/s_axilite]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_4/out_V] [get_bd_intf_pins MatrixVectorActivation_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_3/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins MatrixVectorActivation_3/s_axilite]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/out_V] [get_bd_intf_pins MatrixVectorActivation_3/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_5/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_5/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_5/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_4/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_4/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins MatrixVectorActivation_4/s_axilite]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_5/out_V] [get_bd_intf_pins MatrixVectorActivation_4/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_6/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_6/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_4/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_5/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_5/ap_clk]
# make_bd_intf_pins_external [get_bd_intf_pins MatrixVectorActivation_5/s_axilite]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/out_V] [get_bd_intf_pins MatrixVectorActivation_5/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins LabelSelect_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins LabelSelect_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_5/out_V] [get_bd_intf_pins LabelSelect_Batch_0/in0_V]
# make_bd_intf_pins_external [get_bd_intf_pins StreamingFIFO_0/in0_V]
# set_property name s_axis_0 [get_bd_intf_ports in0_V_0]
# make_bd_intf_pins_external [get_bd_intf_pins LabelSelect_Batch_0/out_V]
# set_property name m_axis_0 [get_bd_intf_ports out_V_0]
# set_property CONFIG.FREQ_HZ 100000000.000000 [get_bd_ports /ap_clk]
# regenerate_bd_layout
# validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/interface_aximm/reg0> is not assigned into address space </s_axilite_1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/interface_aximm/reg0> is not assigned into address space </s_axilite_0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/interface_aximm/reg0> is not assigned into address space </s_axilite_2>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/interface_aximm/reg0> is not assigned into address space </s_axilite_3>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm/interface_aximm/reg0> is not assigned into address space </s_axilite_4>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm/interface_aximm/reg0> is not assigned into address space </s_axilite_5>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm> to completely resolve these warnings.
# save_bd_design
Wrote  : </tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# make_wrapper -files [get_files /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd] -top
INFO: [BD 41-1662] The design 'finn_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v
Verilog Output written to : /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v
Verilog Output written to : /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
# add_files -norecurse /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v, adding it to Project
# set_property top finn_design_wrapper [current_fileset]
# ipx::package_project -root_dir /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/ip -vendor xilinx_finn -library finn -taxonomy /UserIP -module finn_design -import_files
INFO: [BD 41-1662] The design 'finn_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v
Verilog Output written to : /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v
Verilog Output written to : /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Thresholding_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_1/fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_0/dwc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_0/MatrixVectorActivation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_6/fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_1/MatrixVectorActivation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingMaxPool_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_2/MatrixVectorActivation_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_3/MatrixVectorActivation_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_4/MatrixVectorActivation_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_4/MatrixVectorActivation_4_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_6/dwc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_5/MatrixVectorActivation_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_5/MatrixVectorActivation_5_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LabelSelect_Batch_0 .
Exporting to file /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh
Generated Hardware Definition File /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
WARNING: [BD 41-1604] External address space /s_axilite_0 in the scoped design has no assigned segments and will not be converted to a surface memory map on the parent IP.
WARNING: [BD 41-1604] External address space /s_axilite_1 in the scoped design has no assigned segments and will not be converted to a surface memory map on the parent IP.
WARNING: [BD 41-1604] External address space /s_axilite_2 in the scoped design has no assigned segments and will not be converted to a surface memory map on the parent IP.
WARNING: [BD 41-1604] External address space /s_axilite_3 in the scoped design has no assigned segments and will not be converted to a surface memory map on the parent IP.
WARNING: [BD 41-1604] External address space /s_axilite_4 in the scoped design has no assigned segments and will not be converted to a surface memory map on the parent IP.
WARNING: [BD 41-1604] External address space /s_axilite_5 in the scoped design has no assigned segments and will not be converted to a surface memory map on the parent IP.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axilite_0' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axilite_1' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axilite_2' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axilite_3' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axilite_4' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axilite_5' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis_0' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis_0' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.AP_CLK' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3157] Bus Interface 'RST.AP_RST_N': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::remove_segment -quiet m_axi_gmem0:APERTURE_0 [ipx::get_address_spaces m_axi_gmem0 -of_objects [ipx::current_core]]
# set_property core_revision 2 [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# ipx::create_xgui_files [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# set_property value_resolve_type user [ipx::get_bus_parameters -of [ipx::get_bus_interfaces -of [ipx::current_core ]]]
# file copy -force data ip/
# ipx::add_file_group -type software_driver {} [ipx::current_core]
# set_property type mdd [ipx::add_file data/finn_design.mdd [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
# set_property type tclSource [ipx::add_file data/finn_design.tcl [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
# ipx::update_checksums [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# ipx::save_core [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# set all_v_files [get_files -filter {USED_IN_SYNTHESIS == 1 && (FILE_TYPE == Verilog || FILE_TYPE == SystemVerilog || FILE_TYPE =="Verilog Header")}]
# set fp [open /tmp/finn_dev_shakeelarkam00/vivado_stitch_proj__3scw3v7/all_verilog_srcs.txt w]
# foreach vf $all_v_files {puts $fp $vf}
# close $fp
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 16:36:26 2024...
