

================================================================
== Vitis HLS Report for 'generic_tanh_float_s'
================================================================
* Date:           Wed Sep  6 10:24:20 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    340|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   32|    5466|   6918|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|    5113|    352|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   32|   10579|   7692|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   14|       9|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                Instance               |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------+----------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U875    |dadd_64ns_64ns_64_7_full_dsp_1    |        0|   3|   630|  1141|    0|
    |grp_exp_generic_double_s_fu_89         |exp_generic_double_s              |        5|  16|  3668|  3506|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_x_U865  |fadd_32ns_32ns_32_5_full_dsp_1_x  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_x_U867  |fadd_32ns_32ns_32_5_full_dsp_1_x  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_x_U868  |fadd_32ns_32ns_32_5_full_dsp_1_x  |        0|   2|   205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U874       |fcmp_32ns_32ns_1_2_no_dsp_1       |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_x_U871   |fdiv_32ns_32ns_32_16_no_dsp_1_x   |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_x_U870   |fmul_32ns_32ns_32_4_max_dsp_1_x   |        0|   3|   143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U873          |fpext_32ns_64_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U872        |fptrunc_64ns_32_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U866    |fsub_32ns_32ns_32_5_full_dsp_1    |        0|   2|   205|   390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U869    |fsub_32ns_32ns_32_5_full_dsp_1    |        0|   2|   205|   390|    0|
    +---------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                  |                                  |        5|  32|  5466|  6918|    0|
    +---------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |and_ln75_fu_219_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln80_fu_257_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1109                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1332                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1335                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1476                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1496                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1971                      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op130_call_state9_state8  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_3_fu_207_p2                |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1019_4_fu_213_p2                |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln1019_5_fu_298_p2                |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1019_fu_195_p2                  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln1023_fu_231_p2                  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln1027_fu_304_p2                  |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1035_1_fu_263_p2                |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1035_fu_201_p2                  |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln80_1_fu_225_p2                  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln80_fu_246_p2                    |      icmp|   0|  0|  11|           8|           2|
    |ap_condition_1464                      |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_252_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln84_fu_268_p2                      |        or|   0|  0|  33|          32|          33|
    |ap_return                              |    select|   0|  0|  32|           1|          32|
    |select_ln67_fu_325_p3                  |    select|   0|  0|  31|           1|          31|
    |x_3_fu_278_p3                          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_343_p2                    |       xor|   0|  0|  33|          32|          33|
    |xor_ln95_fu_314_p2                     |       xor|   0|  0|  33|          32|          33|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 340|         236|         243|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_3_phi_fu_76_p10      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter46_expx_reg_58       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter68_resultf_3_reg_72  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter72_resultf_3_reg_72  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter7_expx_reg_58        |  14|          3|   32|         96|
    |grp_fu_128_p0                           |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  82|         18|  256|        576|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_377                              |  31|   0|   32|          1|
    |add2_reg_477                                 |  32|   0|   32|          0|
    |add_reg_423                                  |  32|   0|   32|          0|
    |and_ln75_reg_395                             |   1|   0|    1|          0|
    |and_ln80_reg_409                             |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter56_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter57_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter58_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter59_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter60_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter61_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter62_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter63_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter64_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter65_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter66_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter67_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter68_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter69_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter70_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter71_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter72_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_72        |  32|   0|   32|          0|
    |data_V_reg_361                               |  32|   0|   32|          0|
    |din_exp_V_reg_367                            |   8|   0|    8|          0|
    |expx_reg_58                                  |  32|   0|   32|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1019_5_reg_444                        |   1|   0|    1|          0|
    |icmp_ln1019_reg_387                          |   1|   0|    1|          0|
    |icmp_ln1023_reg_404                          |   1|   0|    1|          0|
    |icmp_ln1027_reg_448                          |   1|   0|    1|          0|
    |icmp_ln1035_1_reg_413                        |   1|   0|    1|          0|
    |icmp_ln1035_reg_391                          |   1|   0|    1|          0|
    |icmp_ln80_1_reg_399                          |   1|   0|    1|          0|
    |p_Result_s_reg_372                           |  31|   0|   32|          1|
    |reg_149                                      |  32|   0|   32|          0|
    |resultf_2_reg_487                            |  32|   0|   32|          0|
    |resultf_reg_457                              |  32|   0|   32|          0|
    |sub_i_reg_467                                |  64|   0|   64|          0|
    |tmp_reg_462                                  |  64|   0|   64|          0|
    |x_1_reg_433                                  |  32|   0|   32|          0|
    |x_reg_428                                    |  32|   0|   32|          0|
    |xd_reg_452                                   |  64|   0|   64|          0|
    |abst_in_reg_377                              |  64|  32|   32|          1|
    |and_ln75_reg_395                             |  64|  32|    1|          0|
    |and_ln80_reg_409                             |  64|  32|    1|          0|
    |data_V_reg_361                               |  64|  32|   32|          0|
    |expx_reg_58                                  |  64|  32|   32|          0|
    |icmp_ln1019_5_reg_444                        |  64|  32|    1|          0|
    |icmp_ln1019_reg_387                          |  64|  32|    1|          0|
    |icmp_ln1023_reg_404                          |  64|  32|    1|          0|
    |icmp_ln1027_reg_448                          |  64|  32|    1|          0|
    |icmp_ln1035_1_reg_413                        |  64|  32|    1|          0|
    |icmp_ln1035_reg_391                          |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |5113| 352| 4515|          3|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  generic_tanh<float>|  return value|
|t_in       |   in|   32|     ap_none|                 t_in|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

