Information: Updating design information... (UID-85)
Warning: Design 'mips_processor' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : mips_processor
Version: L-2016.03-SP5
Date   : Sun Dec 13 18:37:23 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          3.37
  Critical Path Slack:          -1.39
  Critical Path Clk Period:      2.00
  Total Negative Slack:       -127.44
  No. of Violating Paths:      236.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        299
  Leaf Cell Count:              10774
  Buf/Inv Cell Count:             550
  Buf Cell Count:                  87
  Inv Cell Count:                 463
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8193
  Sequential Cell Count:         2581
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    20111.177167
  Noncombinational Area: 17075.935916
  Buf/Inv Area:            832.321609
  Total Buffer Area:           178.92
  Total Inverter Area:         653.40
  Macro/Black Box Area:      0.000000
  Net Area:              17361.644351
  -----------------------------------
  Cell Area:             37187.113083
  Design Area:           54548.757433


  Design Rules
  -----------------------------------
  Total Number of Nets:         10855
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mgt

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.27
  Logic Optimization:                  6.37
  Mapping Optimization:               53.37
  -----------------------------------------
  Overall Compile Time:              113.82
  Overall Compile Wall Clock Time:   116.21

  --------------------------------------------------------------------

  Design  WNS: 1.39  TNS: 127.44  Number of Violating Paths: 236


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
