
Modified from: ndisasm -b32 addr32

== [base]
12 00_001_000                         adc cl,[eax]
12 00_111_111                         adc bh,[edi]
12 00_001_100 00_100_100              adc cl,[esp]
12 01_001_101 00                      adc cl,[ebp+0x0]

== [disp]
12 00_001_101 11000000                adc cl,[dword 0x11]
12 00_111_101 11000000                adc bh,[dword 0x11]
12 00_001_101 44332211                adc cl,[dword 0x11223344]
12 00_111_101 44332211                adc bh,[dword 0x11223344]

== [base + disp]
12 01_001_000 11                      adc cl,[eax+0x11]
12 01_111_111 11                      adc bh,[edi+0x11]
12 10_001_000 44332211                adc cl,[eax+0x11223344]
12 10_111_111 44332211                adc bh,[edi+0x11223344]
12 01_001_100 00_100_100 11           adc cl,[esp+0x11]
12 01_111_100 00_100_100 11           adc bh,[esp+0x11]
12 10_001_100 00_100_100 44332211     adc cl,[esp+0x11223344]
12 10_111_100 00_100_100 44332211     adc bh,[esp+0x11223344]
12 01_001_101 11                      adc cl,[ebp+0x11]
12 01_111_101 11                      adc bh,[ebp+0x11]
12 10_001_101 44332211                adc cl,[ebp+0x11223344]
12 10_111_101 44332211                adc bh,[ebp+0x11223344]

== [index * scale]
12 00_001_000                         adc cl,[eax]
12 00_111_111                         adc bh,[edi]
12 01_001_101 00                      adc cl,[ebp+0x0]
12 01_111_101 00                      adc bh,[ebp+0x0]
12 00_001_100 00_000_000              adc cl,[eax+eax]
12 00_111_100 00_111_111              adc bh,[edi+edi]
12 01_001_100 00_101_101 00           adc cl,[ebp+ebp+0x0]
12 01_111_100 00_101_101 00           adc bh,[ebp+ebp+0x0]
12 00_001_100 10_000_101 00000000     adc cl,[eax*4+0x0]
12 00_111_100 10_111_101 00000000     adc bh,[edi*4+0x0]
12 00_001_100 10_101_101 00000000     adc cl,[ebp*4+0x0]
12 00_111_100 10_101_101 00000000     adc bh,[ebp*4+0x0]
12 00_001_100 11_000_101 00000000     adc cl,[eax*8+0x0]
12 00_111_100 11_111_101 00000000     adc bh,[edi*8+0x0]
12 00_001_100 11_101_101 00000000     adc cl,[ebp*8+0x0]
12 00_111_100 11_101_101 00000000     adc bh,[ebp*8+0x0]

== [index * scale + disp]
12 01_001_000 11                      adc cl,[eax+0x11]
12 10_111_111 44332211                adc bh,[edi+0x11223344]
12 01_001_101 11                      adc cl,[ebp+0x11]
12 10_111_101 44332211                adc bh,[ebp+0x11223344]
12 01_001_100 00_000_000 11           adc cl,[eax+eax+0x11]
12 10_111_100 00_111_111 44332211     adc bh,[edi+edi+0x11223344]
12 01_001_100 00_101_101 11           adc cl,[ebp+ebp+0x11]
12 10_111_100 00_101_101 44332211     adc bh,[ebp+ebp+0x11223344]
12 00_001_100 10_000_101 11000000     adc cl,[eax*4+0x11]
12 00_111_100 10_111_101 44332211     adc bh,[edi*4+0x11223344]
12 00_001_100 10_101_101 11000000     adc cl,[ebp*4+0x11]
12 00_111_100 10_101_101 44332211     adc bh,[ebp*4+0x11223344]
12 00_001_100 11_000_101 11000000     adc cl,[eax*8+0x11]
12 00_111_100 11_111_101 44332211     adc bh,[edi*8+0x11223344]
12 00_001_100 11_101_101 11000000     adc cl,[ebp*8+0x11]
12 00_111_100 11_101_101 44332211     adc bh,[ebp*8+0x11223344]

== [base + index * scale]
12 00_001_100 00_000_000              adc cl,[eax+eax]
12 00_111_100 00_111_111              adc bh,[edi+edi]
12 00_001_100 01_000_000              adc cl,[eax+eax*2]
12 00_111_100 01_111_111              adc bh,[edi+edi*2]
12 00_001_100 10_000_000              adc cl,[eax+eax*4]
12 00_111_100 10_111_111              adc bh,[edi+edi*4]
12 00_001_100 11_000_000              adc cl,[eax+eax*8]
12 00_111_100 01_111_111              adc bh,[edi+edi*8]

== [base + ebp * scale]
12 00_001_100 00_101_000              adc cl,[eax+ebp]
12 00_111_100 00_101_111              adc bh,[edi+ebp]
12 00_001_100 01_101_000              adc cl,[eax+ebp*2]
12 00_111_100 01_101_111              adc bh,[edi+ebp*2]
12 00_001_100 10_101_000              adc cl,[eax+ebp*4]
12 00_111_100 10_101_111              adc bh,[edi+ebp*4]
12 00_001_100 11_101_000              adc cl,[eax+ebp*8]
12 00_111_100 11_101_111              adc bh,[edi+ebp*8]

== [esp + index * scale]
12 00_001_100 00_000_100              adc cl,[esp+eax]
12 00_111_100 00_111_100              adc bh,[esp+edi]
12 00_001_100 01_000_100              adc cl,[esp+eax*2]
12 00_111_100 01_111_100              adc bh,[esp+edi*2]
12 00_001_100 10_000_100              adc cl,[esp+eax*4]
12 00_111_100 10_111_100              adc bh,[esp+edi*4]
12 00_001_100 11_000_100              adc cl,[esp+eax*8]
12 00_111_100 11_111_100              adc bh,[esp+edi*8]

== [esp + ebp * scale]
12 00_001_100 00_101_100              adc cl,[esp+ebp]
12 00_111_100 00_101_100              adc bh,[esp+ebp]
12 00_001_100 01_101_100              adc cl,[esp+ebp*2]
12 00_111_100 01_101_100              adc bh,[esp+ebp*2]
12 00_001_100 10_101_100              adc cl,[esp+ebp*4]
12 00_111_100 10_101_100              adc bh,[esp+ebp*4]
12 00_001_100 11_101_100              adc cl,[esp+ebp*8]
12 00_111_100 11_101_100              adc bh,[esp+ebp*8]

== [ebp + index * scale]
12 01_001_100 00_000_101 00           adc cl,[ebp+eax+0x0]
12 01_111_100 00_111_101 00           adc bh,[ebp+edi+0x0]
12 01_001_100 01_000_101 00           adc cl,[ebp+eax*2+0x0]
12 01_111_100 01_111_101 00           adc bh,[ebp+edi*2+0x0]
12 01_001_100 10_000_101 00           adc cl,[ebp+eax*4+0x0]
12 01_111_100 10_111_101 00           adc bh,[ebp+edi*4+0x0]
12 01_001_100 11_000_101 00           adc cl,[ebp+eax*8+0x0]
12 01_111_100 11_111_101 00           adc bh,[ebp+edi*8+0x0]

== [ebp + ebp * scale]
12 01_001_100 00_101_101 00           adc cl,[ebp+ebp+0x0]
12 01_111_100 00_101_101 00           adc bh,[ebp+ebp+0x0]
12 01_001_100 01_101_101 00           adc cl,[ebp+ebp*2+0x0]
12 01_111_100 01_101_101 00           adc bh,[ebp+ebp*2+0x0]
12 01_001_100 10_101_101 00           adc cl,[ebp+ebp*4+0x0]
12 01_111_100 10_101_101 00           adc bh,[ebp+ebp*4+0x0]
12 01_001_100 11_101_101 00           adc cl,[ebp+ebp*8+0x0]
12 01_111_100 11_101_101 00           adc bh,[ebp+ebp*8+0x0]

== [base + index * scale + disp]
12 01_001_100 00_000_000 11           adc cl,[eax+eax+0x11]
12 10_111_100 00_111_111 44332211     adc bh,[edi+edi+0x11223344]
12 01_001_100 01_000_000 11           adc cl,[eax+eax*2+0x11]
12 10_111_100 01_111_111 44332211     adc bh,[edi+edi*2+0x11223344]
12 01_001_100 10_000_000 11           adc cl,[eax+eax*4+0x11]
12 10_111_100 10_111_111 44332211     adc bh,[edi+edi*4+0x11223344]
12 01_001_100 11_000_000 11           adc cl,[eax+eax*8+0x11]
12 10_111_100 01_111_111 44332211    adc bh,[edi+edi*8+0x11223344]

== [base + ebp * scale + disp]
12 01_001_100 00_101_000 11           adc cl,[eax+ebp+0x11]
12 10_111_100 00_101_111 44332211     adc bh,[edi+ebp+0x11223344]
12 01_001_100 01_101_000 11           adc cl,[eax+ebp*2+0x11]
12 10_111_100 01_101_111 44332211     adc bh,[edi+ebp*2+0x11223344]
12 01_001_100 10_101_000 11           adc cl,[eax+ebp*4+0x11]
12 10_111_100 10_101_111 44332211     adc bh,[edi+ebp*4+0x11223344]
12 01_001_100 11_101_000 11           adc cl,[eax+ebp*8+0x11]
12 10_111_100 11_101_111 44332211     adc bh,[edi+ebp*8+0x11223344]

== [esp + index * scale + disp]
12 01_001_100 00_000_100 11           adc cl,[esp+eax+0x11]
12 10_111_100 00_111_100 44332211     adc bh,[esp+edi+0x11223344]
12 01_001_100 01_000_100 11           adc cl,[esp+eax*2+0x11]
12 10_111_100 01_111_100 44332211     adc bh,[esp+edi*2+0x11223344]
12 01_001_100 10_000_100 11           adc cl,[esp+eax*4+0x11]
12 10_111_100 10_111_100 44332211     adc bh,[esp+edi*4+0x11223344]
12 01_001_100 11_000_100 11           adc cl,[esp+eax*8+0x11]
12 10_111_100 11_111_100 44332211     adc bh,[esp+edi*8+0x11223344]

== [esp + ebp * scale + disp]
12 01_001_100 00_101_100 11           adc cl,[esp+ebp+0x11]
12 10_111_100 00_101_100 44332211     adc bh,[esp+ebp+0x11223344]
12 01_001_100 01_101_100 11           adc cl,[esp+ebp*2+0x11]
12 10_111_100 01_101_100 44332211     adc bh,[esp+ebp*2+0x11223344]
12 01_001_100 10_101_100 11           adc cl,[esp+ebp*4+0x11]
12 10_111_100 10_101_100 44332211     adc bh,[esp+ebp*4+0x11223344]
12 01_001_100 11_101_100 11           adc cl,[esp+ebp*8+0x11]
12 10_111_100 11_101_100 44332211     adc bh,[esp+ebp*8+0x11223344]

== [ebp + index * scale + disp]
12 01_001_100 00_000_101 11           adc cl,[ebp+eax+0x11]
12 10_111_100 00_111_101 44332211     adc bh,[ebp+edi+0x11223344]
12 01_001_100 01_000_101 11           adc cl,[ebp+eax*2+0x11]
12 10_111_100 01_111_101 44332211     adc bh,[ebp+edi*2+0x11223344]
12 01_001_100 10_000_101 11           adc cl,[ebp+eax*4+0x11]
12 10_111_100 10_111_101 44332211     adc bh,[ebp+edi*4+0x11223344]
12 01_001_100 11_000_101 11           adc cl,[ebp+eax*8+0x11]
12 10_111_100 11_111_101 44332211     adc bh,[ebp+edi*8+0x11223344]

== [ebp + ebp * scale + disp]
12 01_001_100 00_101_101 11           adc cl,[ebp+ebp+0x11]
12 10_111_100 00_101_101 44332211     adc bh,[ebp+ebp+0x11223344]
12 01_001_100 01_101_101 11           adc cl,[ebp+ebp*2+0x11]
12 10_111_100 01_101_101 44332211     adc bh,[ebp+ebp*2+0x11223344]
12 01_001_100 10_101_101 11           adc cl,[ebp+ebp*4+0x11]
12 10_111_100 10_101_101 44332211     adc bh,[ebp+ebp*4+0x11223344]
12 01_001_100 11_101_101 11           adc cl,[ebp+ebp*8+0x11]
12 10_111_100 11_101_101 44332211     adc bh,[ebp+ebp*8+0x11223344]
