module partsel_00824(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [27:6] x4;
  wire signed [31:7] x5;
  wire [25:0] x6;
  wire signed [7:24] x7;
  wire signed [3:27] x8;
  wire [0:31] x9;
  wire [28:4] x10;
  wire signed [5:31] x11;
  wire [5:29] x12;
  wire [25:1] x13;
  wire [0:30] x14;
  wire signed [29:7] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [31:0] p0 = 662047976;
  localparam [1:25] p1 = 787514873;
  localparam [27:5] p2 = 304741841;
  localparam [29:2] p3 = 652540774;
  assign x4 = p2;
  assign x5 = {2{(x0[18 + s3] | x0)}};
  assign x6 = (((((x1[10] + x4[15 + s0]) & (p2[7 + s0 -: 4] - ((p1[19] ^ x0[10 + s2]) ^ (p2[23 -: 2] | p0[17 -: 2])))) - {2{(x2[18 + s0] ^ p1[3 + s3 -: 3])}}) - {2{{((p2[17] - (x4[12 + s3] | (x3[22 -: 1] & p2[9 + s1]))) | p1[15]), p3[20 -: 3]}}}) | (p1 - ({2{{2{x2}}}} & {2{p0}})));
  assign x7 = {2{(x5 ^ x4)}};
  assign x8 = ({(x2[16 + s2 +: 6] ^ x5[13 + s3]), {2{p1[6 + s0]}}} | {2{x2[17 + s3 +: 4]}});
  assign x9 = {2{p3[30 + s3 -: 8]}};
  assign x10 = p0[12];
  assign x11 = p1[10 + s3 +: 7];
  assign x12 = ({({2{{x11[15 -: 1], (x7 & p0)}}} ^ ({2{x5}} | (x10[9 +: 1] ^ x5[12 +: 1]))), x6} + (p3[5 + s0 +: 2] | (!ctrl[3] || ctrl[1] || !ctrl[1] ? {(!ctrl[0] && ctrl[3] && ctrl[1] ? x0[18 -: 2] : p3), {2{x0[13 + s3]}}} : {(x1 + p2[2 + s0 +: 2]), (p0[8] - (x10[20 + s3 +: 1] | p2[17 +: 2]))})));
  assign x13 = {2{(x6[15 -: 3] | p3)}};
  assign x14 = ((p0 ^ (!ctrl[0] || ctrl[3] && !ctrl[1] ? (p2 + {p3, x6[24 + s1 -: 6]}) : x9[12 -: 4])) | p3[15 +: 4]);
  assign x15 = p1[12 + s2 +: 2];
  assign y0 = (p3[28 + s2 -: 6] + p1[17 -: 1]);
  assign y1 = (p1[8 + s0 -: 8] | {2{x6}});
  assign y2 = (x10 ^ (x12 & x15));
  assign y3 = (!ctrl[2] && ctrl[1] || ctrl[2] ? ({2{{2{{x1, p0[30 + s2 +: 4]}}}}} & {2{p0}}) : x5[11]);
endmodule
