
State Machine - |DE2_115|top_level:Inst_top_level|SRAM_Controller:Inst_SRAM_Controller|state_reg
Name state_reg.w2 state_reg.w1 state_reg.r2 state_reg.r1 state_reg.idle 
state_reg.idle 0 0 0 0 0 
state_reg.r1 0 0 0 1 1 
state_reg.r2 0 0 1 0 1 
state_reg.w1 0 1 0 0 1 
state_reg.w2 1 0 0 0 1 

State Machine - |DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine|freqState
Name freqState.Hz1000 freqState.Hz120 freqState.Hz60 
freqState.Hz60 0 0 0 
freqState.Hz120 0 1 1 
freqState.Hz1000 1 0 1 

State Machine - |DE2_115|top_level:Inst_top_level|statemachine:Inst_StateMachine|stateVAR
Name stateVAR.PWM stateVAR.PAUSE stateVAR.TEST stateVAR.INIT 
stateVAR.INIT 0 0 0 0 
stateVAR.TEST 0 0 1 1 
stateVAR.PAUSE 0 1 0 1 
stateVAR.PWM 1 0 0 1 
