library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.pkg_temporizador1.all;

entity top_sistema1 is
    Port (
        clk_50mhz : in  STD_LOGIC;
        rst       : in  STD_LOGIC;
        start     : in  STD_LOGIC;
        stop      : in  STD_LOGIC;
        seg_min   : out STD_LOGIC_VECTOR(6 downto 0);
        seg_dseg  : out STD_LOGIC_VECTOR(6 downto 0);
        seg_useg  : out STD_LOGIC_VECTOR(6 downto 0)
    );
end top_sistema1;
