
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 430.508 ; gain = 105.648
Command: read_checkpoint -auto_incremental -incremental D:/clases/project_Marcelo/project_Marcelo.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/clases/project_Marcelo/project_Marcelo.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17748
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Instalaciones/Xiling/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1257.613 ; gain = 410.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:7]
INFO: [Synth 8-6157] synthesizing module 'riscv32imf_pipeline' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/riscv32imf_pipeline.sv:7]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:7]
	Parameter initial_option bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cache_controller' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:290]
INFO: [Synth 8-6157] synthesizing module 'dm_cache_fsm' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:118]
INFO: [Synth 8-155] case statement is not full and has no default [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:198]
INFO: [Synth 8-6157] synthesizing module 'dm_cache_tag' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'dm_cache_tag' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:91]
INFO: [Synth 8-6157] synthesizing module 'dm_cache_data' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'dm_cache_data' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'dm_cache_fsm' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'cache_controller' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/cache_controller.sv:290]
INFO: [Synth 8-6157] synthesizing module 'block_ram' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:166]
	Parameter initial_option bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'text_in.mem' is read successfully [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'block_ram' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:7]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized0' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:7]
	Parameter initial_option bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'block_ram__parameterized0' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:166]
	Parameter initial_option bound to: 1 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'data_in.mem' is read successfully [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'block_ram__parameterized0' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized0' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/memory.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Decoder' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/Instruction_Decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Decoder' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/Instruction_Decoder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'registers_files' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/Instruction_Decoder.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'registers_files' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/Instruction_Decoder.sv:213]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/riscv32imf_pipeline.sv:263]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/riscv32imf_pipeline.sv:263]
INFO: [Synth 8-6157] synthesizing module 'alu_op_selection' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:7]
INFO: [Synth 8-226] default block is never used [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:15]
INFO: [Synth 8-226] default block is never used [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'alu_op_selection' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:75]
INFO: [Synth 8-6157] synthesizing module 'integer_sub_alu_simple' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:121]
INFO: [Synth 8-226] default block is never used [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'integer_sub_alu_simple' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:121]
INFO: [Synth 8-6157] synthesizing module 'integer_sub_alu_comparison' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:151]
INFO: [Synth 8-6155] done synthesizing module 'integer_sub_alu_comparison' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:151]
INFO: [Synth 8-6157] synthesizing module 'integer_sub_alu_mul' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'integer_sub_alu_mul' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/ALU.sv:75]
INFO: [Synth 8-6157] synthesizing module 'fpu_op_selection' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fpu_op_selection' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:7]
INFO: [Synth 8-6157] synthesizing module 'FPU' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:145]
INFO: [Synth 8-6157] synthesizing module 'fp_arithmetic_unit' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:8]
INFO: [Synth 8-6157] synthesizing module 'generic_register' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6157] synthesizing module 'NORMALIZER' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:240]
INFO: [Synth 8-6155] done synthesizing module 'NORMALIZER' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:240]
INFO: [Synth 8-6157] synthesizing module 'ROUNDER' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:311]
INFO: [Synth 8-6155] done synthesizing module 'ROUNDER' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:311]
INFO: [Synth 8-6157] synthesizing module 'excep_triv_checker' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:869]
INFO: [Synth 8-6157] synthesizing module 'normalizer4significands_inputs' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:698]
INFO: [Synth 8-6155] done synthesizing module 'normalizer4significands_inputs' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:698]
INFO: [Synth 8-6155] done synthesizing module 'excep_triv_checker' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:869]
INFO: [Synth 8-6157] synthesizing module 'ADDER' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'shifter_right' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:401]
INFO: [Synth 8-6155] done synthesizing module 'shifter_right' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:401]
INFO: [Synth 8-6157] synthesizing module 'significands_adder' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'significands_adder' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:413]
INFO: [Synth 8-6155] done synthesizing module 'ADDER' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:349]
INFO: [Synth 8-6157] synthesizing module 'MULTIPLIER' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:456]
INFO: [Synth 8-6157] synthesizing module 'significands_multiplier' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:494]
INFO: [Synth 8-6155] done synthesizing module 'significands_multiplier' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:494]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLIER' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:456]
INFO: [Synth 8-6157] synthesizing module 'DIVISOR' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:510]
INFO: [Synth 8-6157] synthesizing module 'significands_divisor' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:540]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized0' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized0' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized1' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized1' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized2' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized2' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6155] done synthesizing module 'significands_divisor' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:540]
INFO: [Synth 8-6155] done synthesizing module 'DIVISOR' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:510]
INFO: [Synth 8-6157] synthesizing module 'SQRT' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:721]
INFO: [Synth 8-6157] synthesizing module 'significand_sqrt' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:751]
INFO: [Synth 8-6157] synthesizing module 'significands_subtractor' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:853]
INFO: [Synth 8-6155] done synthesizing module 'significands_subtractor' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:853]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized3' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized3' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6155] done synthesizing module 'significand_sqrt' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:751]
INFO: [Synth 8-6155] done synthesizing module 'SQRT' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:721]
INFO: [Synth 8-6155] done synthesizing module 'fp_arithmetic_unit' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:8]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized4' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized4' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6157] synthesizing module 'fp_converter' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'converter_exceptions_checker' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'converter_exceptions_checker' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:121]
INFO: [Synth 8-6157] synthesizing module 'fp_to_integer_unit' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:167]
INFO: [Synth 8-6157] synthesizing module 'integer_rounder' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'integer_rounder' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'fp_to_integer_unit' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:167]
INFO: [Synth 8-6157] synthesizing module 'integer_to_fp_unit' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:226]
INFO: [Synth 8-6155] done synthesizing module 'integer_to_fp_unit' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:226]
INFO: [Synth 8-6157] synthesizing module 'normalizer_integer2fp' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:238]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized5' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized5' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6155] done synthesizing module 'normalizer_integer2fp' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:238]
INFO: [Synth 8-6157] synthesizing module 'rounder_integer2fp' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:294]
INFO: [Synth 8-6155] done synthesizing module 'rounder_integer2fp' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:294]
INFO: [Synth 8-6155] done synthesizing module 'fp_converter' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_converter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'fp_classifier' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'fp_classifier' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:364]
INFO: [Synth 8-6157] synthesizing module 'fp_comparator' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:382]
INFO: [Synth 8-6155] done synthesizing module 'fp_comparator' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:382]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/FPU.sv:145]
INFO: [Synth 8-6155] done synthesizing module 'riscv32imf_pipeline' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/riscv32imf_pipeline.sv:7]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized6' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized6' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6157] synthesizing module 'generic_register__parameterized7' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_register__parameterized7' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:258]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:266]
INFO: [Synth 8-6157] synthesizing module 'full_display' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:302]
INFO: [Synth 8-6157] synthesizing module 'display_character' [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'display_character' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:361]
INFO: [Synth 8-6155] done synthesizing module 'full_display' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:302]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/TOP.sv:7]
WARNING: [Synth 8-6014] Unused sequential element new_PC_reg was removed.  [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/riscv32imf_pipeline.sv:133]
WARNING: [Synth 8-7129] Port man_in[27] in module SQRT is either unconnected or has no load
WARNING: [Synth 8-7129] Port man1[27] in module DIVISOR is either unconnected or has no load
WARNING: [Synth 8-7129] Port man2[27] in module DIVISOR is either unconnected or has no load
WARNING: [Synth 8-7129] Port man1[27] in module MULTIPLIER is either unconnected or has no load
WARNING: [Synth 8-7129] Port man2[27] in module MULTIPLIER is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_access_option_MEM[1] in module forwarding_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_access_option_WB[1] in module forwarding_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sub_format_type_MEM[1] in module forwarding_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.555 ; gain = 540.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.555 ; gain = 540.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.555 ; gain = 540.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1388.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/clases/project_Marcelo/project_Marcelo.srcs/constrs_1/imports/Trabajo_Titulo_SoC-RiscV-main/top_constraints.xdc]
Finished Parsing XDC File [D:/clases/project_Marcelo/project_Marcelo.srcs/constrs_1/imports/Trabajo_Titulo_SoC-RiscV-main/top_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/clases/project_Marcelo/project_Marcelo.srcs/constrs_1/imports/Trabajo_Titulo_SoC-RiscV-main/top_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1498.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1498.750 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Instalaciones/Xiling/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1498.750 ; gain = 651.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1498.750 ; gain = 651.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1498.750 ; gain = 651.152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'dm_cache_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'NORMALIZER'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'significands_divisor'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'significand_sqrt'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'fp_arithmetic_unit'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'normalizer_integer2fp'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'fp_converter'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'FPU'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'riscv32imf_pipeline'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'debounce'
INFO: [Synth 8-802] inferred FSM for state register 'actual_state_reg' in module 'TOP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 | 00000000000000000000000000000000
             compare_tag |                             0010 | 00000000000000000000000000000001
              write_back |                             0100 | 00000000000000000000000000000011
                allocate |                             1000 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'dm_cache_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                               00 | 00000000000000000000000000000000
           initial_state |                               01 | 00000000000000000000000000000001
         iteration_state |                               10 | 00000000000000000000000000000010
             final_state |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'sequential' in module 'NORMALIZER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                       0000000001 | 00000000000000000000000000000000
           initial_state |                       0000000010 | 00000000000000000000000000000001
            middle_state |                       0000000100 | 00000000000000000000000000000010
       iteration_state_1 |                       0000001000 | 00000000000000000000000000000011
     iteration_state_2b1 |                       0000010000 | 00000000000000000000000000000110
     iteration_state_2b2 |                       0000100000 | 00000000000000000000000000000111
     iteration_state_2a1 |                       0001000000 | 00000000000000000000000000000100
     iteration_state_2a2 |                       0010000000 | 00000000000000000000000000000101
       iteration_state_3 |                       0100000000 | 00000000000000000000000000001000
             final_state |                       1000000000 | 00000000000000000000000000001001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'one-hot' in module 'significands_divisor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                           000001 | 00000000000000000000000000000000
             iteration_1 |                           000010 | 00000000000000000000000000000001
             iteration_2 |                           000100 | 00000000000000000000000000000010
             iteration_3 |                           001000 | 00000000000000000000000000000011
             iteration_4 |                           010000 | 00000000000000000000000000000100
             final_state |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'one-hot' in module 'significand_sqrt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                    0000000000001 | 00000000000000000000000000000000
           initial_state |                    0000000000010 | 00000000000000000000000000000001
       pre_final_state_1 |                    0000000000100 | 00000000000000000000000000001010
     pre_iteration_state |                    0000000001000 | 00000000000000000000000000000010
       iteration_state_1 |                    0000000010000 | 00000000000000000000000000000011
       iteration_state_2 |                    0000000100000 | 00000000000000000000000000000100
       pre_final_state_2 |                    0000001000000 | 00000000000000000000000000001011
             final_state |                    0000010000000 | 00000000000000000000000000001100
       iteration_state_3 |                    0000100000000 | 00000000000000000000000000000101
       exception_state_3 |                    0001000000000 | 00000000000000000000000000001000
       exception_state_2 |                    0010000000000 | 00000000000000000000000000000111
   final_exception_state |                    0100000000000 | 00000000000000000000000000001001
       exception_state_1 |                    1000000000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'one-hot' in module 'fp_arithmetic_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                               00 | 00000000000000000000000000000000
           initial_state |                               01 | 00000000000000000000000000000001
         iteration_state |                               10 | 00000000000000000000000000000010
             final_state |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'sequential' in module 'normalizer_integer2fp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                       0000000001 | 00000000000000000000000000000000
           initial_state |                       0000000010 | 00000000000000000000000000000001
       pre_final_state_1 |                       0000000100 | 00000000000000000000000000000111
   pre_iteration_state_1 |                       0000001000 | 00000000000000000000000000000010
   pre_iteration_state_2 |                       0000010000 | 00000000000000000000000000000011
       iteration_state_1 |                       0000100000 | 00000000000000000000000000000100
       pre_final_state_2 |                       0001000000 | 00000000000000000000000000001000
             final_state |                       0010000000 | 00000000000000000000000000001001
       iteration_state_2 |                       0100000000 | 00000000000000000000000000000101
       iteration_state_3 |                       1000000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'one-hot' in module 'fp_converter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                             0000 | 00000000000000000000000000000000
                CS_state |                             0001 | 00000000000000000000000000000001
                MM_state |                             0010 | 00000000000000000000000000000010
                CM_state |                             0011 | 00000000000000000000000000000011
                CO_state |                             0100 | 00000000000000000000000000000100
                SG_state |                             0101 | 00000000000000000000000000000101
               DA_state1 |                             0110 | 00000000000000000000000000000110
               DA_state2 |                             0111 | 00000000000000000000000000000111
               DA_state3 |                             1000 | 00000000000000000000000000001000
               DA_state4 |                             1001 | 00000000000000000000000000001001
                AM_state |                             1010 | 00000000000000000000000000001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'sequential' in module 'FPU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                              000 | 00000000000000000000000000000000
            loop_state_1 |                              001 | 00000000000000000000000000000001
             final_state |                              010 | 00000000000000000000000000000110
   loop_state_2_chazzard |                              011 | 00000000000000000000000000000011
     loop_state_2_normal |                              100 | 00000000000000000000000000000010
            loop_state_3 |                              101 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'sequential' in module 'riscv32imf_pipeline'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                               00 | 00000000000000000000000000000000
           counter_state |                               01 | 00000000000000000000000000000001
              hold_state |                               10 | 00000000000000000000000000000010
          response_state |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           waiting_state |                 0000000000000001 | 00000000000000000000000000000000
         start_cpu_state |                 0000000000000010 | 00000000000000000000000000000011
            ebreak_state |                 0000000000000100 | 00000000000000000000000000000100
  final_state_error_prog |                 0000000000001000 | 00000000000000000000000000000001
  final_state_error_data |                 0000000000010000 | 00000000000000000000000000000010
             ecall_state |                 0000000000100000 | 00000000000000000000000000000101
             final_state |                 0000000001000000 | 00000000000000000000000000001111
ecall_print_integer_state |                 0000000010000000 | 00000000000000000000000000000111
    ecall_print_fp_state |                 0000000100000000 | 00000000000000000000000000001000
ecall_get_integer_state_1 |                 0000001000000000 | 00000000000000000000000000001001
ecall_get_integer_state_2 |                 0000010000000000 | 00000000000000000000000000001010
ecall_get_integer_state_3 |                 0000100000000000 | 00000000000000000000000000001011
    ecall_get_fp_state_1 |                 0001000000000000 | 00000000000000000000000000001100
    ecall_get_fp_state_2 |                 0010000000000000 | 00000000000000000000000000001101
    ecall_get_fp_state_3 |                 0100000000000000 | 00000000000000000000000000001110
     ecall_default_state |                 1000000000000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_state_reg' using encoding 'one-hot' in module 'TOP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 1498.750 ; gain = 651.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   56 Bit       Adders := 6     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 3     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 4     
	   2 Input   27 Bit       Adders := 1     
	   5 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 3     
	   6 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              128 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 11    
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 39    
+---RAMs : 
	             488K Bit	(3906 X 128 bit)          RAMs := 2     
	             1024 Bit	(32 X 32 bit)          RAMs := 2     
+---Muxes : 
	   4 Input  128 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 4     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 4     
	   4 Input   36 Bit        Muxes := 1     
	   8 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 84    
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 5     
	   6 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 28    
	   4 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 30    
	   7 Input   23 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   4 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	  38 Input   16 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 11    
	   2 Input   10 Bit        Muxes := 15    
	  10 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 19    
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	  16 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 44    
	   9 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	  15 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	  28 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 8     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 3     
	  13 Input    3 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 37    
	   4 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 179   
	   4 Input    1 Bit        Muxes := 30    
	  10 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 11    
	  16 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP man_multiplier/temp, operation Mode is: A2*B2.
DSP Report: register normalizer4significands_inputs_multiplier1/man_out_reg is absorbed into DSP man_multiplier/temp.
DSP Report: register man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: Generating DSP man_multiplier/temp, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register normalizer4significands_inputs_multiplier2/man_out_reg is absorbed into DSP man_multiplier/temp.
DSP Report: register normalizer4significands_inputs_multiplier1/man_out_reg is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: Generating DSP man_multiplier/temp, operation Mode is: A2*B2.
DSP Report: register man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: register man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: Generating DSP man_multiplier/temp, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register normalizer4significands_inputs_multiplier2/man_out_reg is absorbed into DSP man_multiplier/temp.
DSP Report: register man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
DSP Report: operator man_multiplier/temp is absorbed into DSP man_multiplier/temp.
WARNING: [Synth 8-6014] Unused sequential element significand_sqrt_unit/mul_4/temp was removed.  [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:502]
WARNING: [Synth 8-6014] Unused sequential element significand_sqrt_unit/mul_4/temp was removed.  [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:502]
WARNING: [Synth 8-6014] Unused sequential element significand_sqrt_unit/mul_4/temp was removed.  [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:502]
WARNING: [Synth 8-6014] Unused sequential element significand_sqrt_unit/mul_4/temp was removed.  [D:/clases/project_Marcelo/project_Marcelo.srcs/sources_1/imports/codigo_fuente_soc/fp_arithmetic_unit.sv:502]
DSP Report: Generating DSP significand_sqrt_unit/mul_3/temp, operation Mode is: A*B.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_3/temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_3/temp, operation Mode is: A*B.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_3/temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: operator significand_sqrt_unit/mul_3/temp is absorbed into DSP significand_sqrt_unit/mul_3/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_1/temp, operation Mode is: A*B.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_1/temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_1/temp, operation Mode is: A*B.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_1/temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: operator significand_sqrt_unit/mul_1/temp is absorbed into DSP significand_sqrt_unit/mul_1/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_2/temp, operation Mode is: A2*B.
DSP Report: register significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_2/temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_2/temp, operation Mode is: A*B2.
DSP Report: register significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_2/temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: operator significand_sqrt_unit/mul_2/temp is absorbed into DSP significand_sqrt_unit/mul_2/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_4/temp, operation Mode is: A2*B.
DSP Report: register significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_4/temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_4/temp, operation Mode is: A2*B.
DSP Report: register significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: Generating DSP significand_sqrt_unit/mul_4/temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: operator significand_sqrt_unit/mul_4/temp is absorbed into DSP significand_sqrt_unit/mul_4/temp.
DSP Report: Generating DSP significands_multiplier_unit/temp, operation Mode is: (A:0x2798)*B.
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
DSP Report: Generating DSP significands_multiplier_unit/temp, operation Mode is: (PCIN>>17)+A*(B:0x2d4).
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
DSP Report: Generating DSP significands_multiplier_unit/temp, operation Mode is: A*(B:0x2798).
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
DSP Report: Generating DSP significands_multiplier_unit/temp, operation Mode is: (PCIN>>17)+A*(B:0x2d4).
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
DSP Report: operator significands_multiplier_unit/temp is absorbed into DSP significands_multiplier_unit/temp.
WARNING: [Synth 8-3332] Sequential element (cache_controller_unit/cache_fsm/FSM_onehot_rstate_reg[2]) is unused and will be removed from module memory.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:15 ; elapsed = 00:03:25 . Memory (MB): peak = 1517.293 ; gain = 669.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv32imfi_2/prog_memory_unit | block_ram_unit/mem_reg | 3 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 14     | 
|riscv32imfi_2/data_memory_unit | block_ram_unit/mem_reg | 3 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 14     | 
+-------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+--------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name                        | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives       | 
+-----------------------------------+--------------------------------------------------------------+-----------+----------------------+------------------+
|riscv32imfi_2/prog_memory_unit     | cache_controller_unit/cache_fsm/cdata/data_mem_reg           | Implied   | 1 K x 128            | RAM256X1S x 512  | 
|riscv32imfi_2/prog_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][tag]   | Implied   | 1 K x 18             | RAM256X1S x 72   | 
|riscv32imfi_2/prog_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][valid] | Implied   | 1 K x 1              | RAM256X1S x 4    | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/cdata/data_mem_reg           | Implied   | 1 K x 128            | RAM256X1S x 512  | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][tag]   | Implied   | 1 K x 18             | RAM256X1S x 72   | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][valid] | Implied   | 1 K x 1              | RAM256X1S x 4    | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][dirty] | Implied   | 1 K x 1              | RAM256X1S x 4    | 
|riscv32imfi_2/registers_files_unit | fp_registers_reg                                             | Implied   | 32 x 32              | RAM32M x 18      | 
|riscv32imfi_2/registers_files_unit | int_registers_reg                                            | Implied   | 32 x 32              | RAM32M x 12      | 
+-----------------------------------+--------------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|integer_sub_alu_mul     | A*B                    | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|integer_sub_alu_mul     | (PCIN>>17)+A*B         | 17     | 17     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|integer_sub_alu_mul     | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|integer_sub_alu_mul     | (PCIN>>17)+A*B         | 18     | 17     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | A2*B2                  | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | (PCIN>>17)+A2*B2       | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | A2*B2                  | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | (PCIN>>17)+A2*B2       | 18     | 11     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B                    | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*B         | 12     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*B         | 18     | 12     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B                    | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*B         | 12     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*B         | 18     | 12     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A2*B                   | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*B         | 12     | 12     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A*B2                   | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*B         | 18     | 12     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A2*B                   | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | (PCIN>>17)+A2*B        | 12     | 12     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A2*B                   | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | (PCIN>>17)+A2*B        | 18     | 12     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (A:0x2798)*B           | 12     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*(B:0x2d4) | 12     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*(B:0x2798)           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | (PCIN>>17)+A*(B:0x2d4) | 18     | 11     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:40 ; elapsed = 00:03:49 . Memory (MB): peak = 1517.293 ; gain = 669.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:10 . Memory (MB): peak = 1554.191 ; gain = 706.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv32imfi_2/prog_memory_unit | block_ram_unit/mem_reg | 3 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 14     | 
|riscv32imfi_2/data_memory_unit | block_ram_unit/mem_reg | 3 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 14     | 
+-------------------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------------+--------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name                        | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives       | 
+-----------------------------------+--------------------------------------------------------------+-----------+----------------------+------------------+
|riscv32imfi_2/prog_memory_unit     | cache_controller_unit/cache_fsm/cdata/data_mem_reg           | Implied   | 1 K x 128            | RAM256X1S x 512  | 
|riscv32imfi_2/prog_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][tag]   | Implied   | 1 K x 18             | RAM256X1S x 72   | 
|riscv32imfi_2/prog_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][valid] | Implied   | 1 K x 1              | RAM256X1S x 4    | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/cdata/data_mem_reg           | Implied   | 1 K x 128            | RAM256X1S x 512  | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][tag]   | Implied   | 1 K x 18             | RAM256X1S x 72   | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][valid] | Implied   | 1 K x 1              | RAM256X1S x 4    | 
|riscv32imfi_2/data_memory_unit     | cache_controller_unit/cache_fsm/ctag/tag_mem_reg[797][dirty] | Implied   | 1 K x 1              | RAM256X1S x 4    | 
|riscv32imfi_2/registers_files_unit | fp_registers_reg                                             | Implied   | 32 x 32              | RAM32M x 18      | 
|riscv32imfi_2/registers_files_unit | int_registers_reg                                            | Implied   | 32 x 32              | RAM32M x 12      | 
+-----------------------------------+--------------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/prog_memory_unit/block_ram_unit/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance riscv32imf/data_memory_unit/block_ram_unit/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:24 ; elapsed = 00:04:38 . Memory (MB): peak = 1713.492 ; gain = 865.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:38 ; elapsed = 00:04:52 . Memory (MB): peak = 1726.621 ; gain = 879.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:38 ; elapsed = 00:04:52 . Memory (MB): peak = 1726.621 ; gain = 879.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:45 ; elapsed = 00:04:58 . Memory (MB): peak = 1726.621 ; gain = 879.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:45 ; elapsed = 00:04:59 . Memory (MB): peak = 1726.621 ; gain = 879.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:46 ; elapsed = 00:05:00 . Memory (MB): peak = 1727.582 ; gain = 879.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:46 ; elapsed = 00:05:00 . Memory (MB): peak = 1727.582 ; gain = 879.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|integer_sub_alu_mul     | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|integer_sub_alu_mul     | PCIN>>17+A*B   | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|integer_sub_alu_mul     | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|integer_sub_alu_mul     | PCIN>>17+A*B   | 17     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | A'*B'          | 17     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | PCIN>>17+A'*B' | 10     | 10     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULTIPLIER              | PCIN>>17+A'*B' | 17     | 10     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B            | 17     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 17     | 11     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A'*B           | 17     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 11     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A*B'           | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 0      | 9      | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B            | 17     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 17     | 11     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A'*B           | 17     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | PCIN>>17+A'*B  | 11     | 10     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | A'*B           | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SQRT                    | PCIN>>17+A'*B  | 17     | 10     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B            | 11     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 11     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | A*B            | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|significands_multiplier | PCIN>>17+A*B   | 17     | 10     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  1500|
|3     |DSP48E1   |    28|
|7     |LUT1      |   350|
|8     |LUT2      |   890|
|9     |LUT3      |  2958|
|10    |LUT4      |  1241|
|11    |LUT5      |  2892|
|12    |LUT6      |  2901|
|13    |MUXF7     |   113|
|14    |MUXF8     |     8|
|15    |RAM256X1S |  1180|
|16    |RAM32M    |    25|
|17    |RAM32X1D  |    10|
|18    |RAMB18E1  |     2|
|20    |RAMB36E1  |    28|
|35    |FDRE      |  1306|
|36    |FDSE      |     7|
|37    |IBUF      |    20|
|38    |OBUF      |    38|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:46 ; elapsed = 00:05:00 . Memory (MB): peak = 1727.582 ; gain = 879.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:15 ; elapsed = 00:04:49 . Memory (MB): peak = 1727.582 ; gain = 769.789
Synthesis Optimization Complete : Time (s): cpu = 00:04:47 ; elapsed = 00:05:00 . Memory (MB): peak = 1727.582 ; gain = 879.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1736.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2894 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 38 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1739.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1215 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1180 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 25 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 10 instances

Synth Design complete, checksum: 9fadc6f
INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:11 ; elapsed = 00:05:49 . Memory (MB): peak = 1739.117 ; gain = 1284.754
INFO: [Common 17-1381] The checkpoint 'D:/clases/project_Marcelo/project_Marcelo.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 11:46:11 2023...
