// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "01/26/2025 00:43:45"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Servo_Controller (
	clk_50MHz,
	ir,
	pwm_signal1,
	pwm_signal2,
	led);
input 	clk_50MHz;
input 	ir;
output 	pwm_signal1;
output 	pwm_signal2;
output 	led;

// Design Ports Information
// pwm_signal1	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pwm_signal2	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50MHz	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pwm_signal1~output_o ;
wire \pwm_signal2~output_o ;
wire \led~output_o ;
wire \clk_50MHz~input_o ;
wire \clk_50MHz~inputclkctrl_outclk ;
wire \counter[0]~28_combout ;
wire \counter[0]~29 ;
wire \counter[1]~30_combout ;
wire \counter[1]~31 ;
wire \counter[2]~32_combout ;
wire \counter[2]~33 ;
wire \counter[3]~34_combout ;
wire \counter[3]~35 ;
wire \counter[4]~36_combout ;
wire \counter[4]~37 ;
wire \counter[5]~38_combout ;
wire \counter[5]~39 ;
wire \counter[6]~40_combout ;
wire \counter[6]~41 ;
wire \counter[7]~42_combout ;
wire \counter[7]~43 ;
wire \counter[8]~44_combout ;
wire \counter[8]~45 ;
wire \counter[9]~46_combout ;
wire \counter[9]~47 ;
wire \counter[10]~48_combout ;
wire \counter[10]~49 ;
wire \counter[11]~50_combout ;
wire \counter[11]~51 ;
wire \counter[12]~52_combout ;
wire \Equal1~0_combout ;
wire \counter[12]~53 ;
wire \counter[13]~54_combout ;
wire \counter[13]~55 ;
wire \counter[14]~56_combout ;
wire \counter[14]~57 ;
wire \counter[15]~58_combout ;
wire \counter[15]~59 ;
wire \counter[16]~60_combout ;
wire \counter[16]~61 ;
wire \counter[17]~62_combout ;
wire \counter[17]~63 ;
wire \counter[18]~64_combout ;
wire \Equal1~1_combout ;
wire \counter[18]~65 ;
wire \counter[19]~66_combout ;
wire \counter[19]~67 ;
wire \counter[20]~68_combout ;
wire \counter[20]~69 ;
wire \counter[21]~70_combout ;
wire \counter[21]~71 ;
wire \counter[22]~72_combout ;
wire \counter[22]~73 ;
wire \counter[23]~74_combout ;
wire \counter[23]~75 ;
wire \counter[24]~76_combout ;
wire \counter[24]~77 ;
wire \counter[25]~78_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \Equal0~1_combout ;
wire \counter[25]~79 ;
wire \counter[26]~80_combout ;
wire \counter[26]~81 ;
wire \counter[27]~82_combout ;
wire \Equal0~3_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal1~4_combout ;
wire \state[1]~4_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Equal0~5_combout ;
wire \Equal0~9_combout ;
wire \ir~input_o ;
wire \state[1]~2_combout ;
wire \state[0]~3_combout ;
wire \value1[3]~0_combout ;
wire \u1_Base_Controller|clk_1MHz~0_combout ;
wire \u1_Base_Controller|clk_1MHz~feeder_combout ;
wire \u1_Base_Controller|counter[0]~2_combout ;
wire \u1_Base_Controller|Add0~1_combout ;
wire \u1_Base_Controller|Add0~2_combout ;
wire \u1_Base_Controller|Add0~0_combout ;
wire \u1_Base_Controller|Equal0~0_combout ;
wire \u1_Base_Controller|counter~1_combout ;
wire \u1_Base_Controller|counter~0_combout ;
wire \u1_Base_Controller|WideNor0~0_combout ;
wire \u1_Base_Controller|WideNor0~combout ;
wire \u1_Base_Controller|clk_1MHz~q ;
wire \u1_Base_Controller|clk_1MHz~clkctrl_outclk ;
wire \u1_Base_Controller|Add1~18 ;
wire \u1_Base_Controller|Add1~19_combout ;
wire \u1_Base_Controller|Add1~47_combout ;
wire \u1_Base_Controller|Add1~20 ;
wire \u1_Base_Controller|Add1~22 ;
wire \u1_Base_Controller|Add1~23_combout ;
wire \u1_Base_Controller|Add1~43_combout ;
wire \u1_Base_Controller|Add1~24 ;
wire \u1_Base_Controller|Add1~25_combout ;
wire \u1_Base_Controller|Add1~41_combout ;
wire \u1_Base_Controller|Add1~26 ;
wire \u1_Base_Controller|Add1~27_combout ;
wire \u1_Base_Controller|Add1~29_combout ;
wire \u1_Base_Controller|Add1~28 ;
wire \u1_Base_Controller|Add1~30_combout ;
wire \u1_Base_Controller|Add1~32_combout ;
wire \u1_Base_Controller|Add1~31 ;
wire \u1_Base_Controller|Add1~34 ;
wire \u1_Base_Controller|Add1~35_combout ;
wire \u1_Base_Controller|Add1~37_combout ;
wire \u1_Base_Controller|Add1~36 ;
wire \u1_Base_Controller|Add1~38_combout ;
wire \u1_Base_Controller|Add1~40_combout ;
wire \u1_Base_Controller|LessThan0~0_combout ;
wire \u1_Base_Controller|Add1~21_combout ;
wire \u1_Base_Controller|Add1~44_combout ;
wire \u1_Base_Controller|LessThan0~2_combout ;
wire \u1_Base_Controller|Add1~0_combout ;
wire \u1_Base_Controller|Add1~50_combout ;
wire \u1_Base_Controller|Add1~1 ;
wire \u1_Base_Controller|Add1~2_combout ;
wire \u1_Base_Controller|Add1~49_combout ;
wire \u1_Base_Controller|Add1~3 ;
wire \u1_Base_Controller|Add1~4_combout ;
wire \u1_Base_Controller|Add1~48_combout ;
wire \u1_Base_Controller|Add1~5 ;
wire \u1_Base_Controller|Add1~6_combout ;
wire \u1_Base_Controller|Add1~13_combout ;
wire \u1_Base_Controller|Add1~7 ;
wire \u1_Base_Controller|Add1~8_combout ;
wire \u1_Base_Controller|Add1~14_combout ;
wire \u1_Base_Controller|Add1~9 ;
wire \u1_Base_Controller|Add1~10_combout ;
wire \u1_Base_Controller|Add1~12_combout ;
wire \u1_Base_Controller|LessThan0~1_combout ;
wire \u1_Base_Controller|LessThan0~3_combout ;
wire \u1_Base_Controller|Add1~33_combout ;
wire \u1_Base_Controller|Add1~42_combout ;
wire \u1_Base_Controller|Add1~11 ;
wire \u1_Base_Controller|Add1~15_combout ;
wire \u1_Base_Controller|Add1~45_combout ;
wire \u1_Base_Controller|Add1~16 ;
wire \u1_Base_Controller|Add1~17_combout ;
wire \u1_Base_Controller|Add1~46_combout ;
wire \u1_Base_Controller|LessThan1~3_combout ;
wire \u1_Base_Controller|LessThan1~4_combout ;
wire \u1_Base_Controller|LessThan1~0_combout ;
wire \u1_Base_Controller|LessThan1~1_combout ;
wire \u1_Base_Controller|LessThan1~2_combout ;
wire \u1_Base_Controller|LessThan1~5_combout ;
wire \u2_Base_Controller|clk_1MHz~0_combout ;
wire \u2_Base_Controller|clk_1MHz~feeder_combout ;
wire \u2_Base_Controller|clk_1MHz~q ;
wire \u2_Base_Controller|clk_1MHz~clkctrl_outclk ;
wire \u2_Base_Controller|Add1~0_combout ;
wire \u2_Base_Controller|Add1~50_combout ;
wire \u2_Base_Controller|Add1~1 ;
wire \u2_Base_Controller|Add1~2_combout ;
wire \u2_Base_Controller|Add1~49_combout ;
wire \u2_Base_Controller|Add1~3 ;
wire \u2_Base_Controller|Add1~4_combout ;
wire \u2_Base_Controller|Add1~48_combout ;
wire \u2_Base_Controller|Add1~5 ;
wire \u2_Base_Controller|Add1~6_combout ;
wire \u2_Base_Controller|Add1~47_combout ;
wire \u2_Base_Controller|Add1~7 ;
wire \u2_Base_Controller|Add1~8_combout ;
wire \u2_Base_Controller|Add1~46_combout ;
wire \u2_Base_Controller|Add1~9 ;
wire \u2_Base_Controller|Add1~10_combout ;
wire \u2_Base_Controller|Add1~44_combout ;
wire \u2_Base_Controller|Add1~11 ;
wire \u2_Base_Controller|Add1~12_combout ;
wire \u2_Base_Controller|Add1~45_combout ;
wire \u2_Base_Controller|Add1~13 ;
wire \u2_Base_Controller|Add1~14_combout ;
wire \u2_Base_Controller|Add1~43_combout ;
wire \u2_Base_Controller|Add1~15 ;
wire \u2_Base_Controller|Add1~16_combout ;
wire \u2_Base_Controller|Add1~42_combout ;
wire \u2_Base_Controller|Add1~17 ;
wire \u2_Base_Controller|Add1~19 ;
wire \u2_Base_Controller|Add1~20_combout ;
wire \u2_Base_Controller|Add1~22_combout ;
wire \u2_Base_Controller|Add1~21 ;
wire \u2_Base_Controller|Add1~23_combout ;
wire \u2_Base_Controller|Add1~39_combout ;
wire \u2_Base_Controller|LessThan0~1_combout ;
wire \u2_Base_Controller|LessThan1~2_combout ;
wire \u2_Base_Controller|Add1~24 ;
wire \u2_Base_Controller|Add1~25_combout ;
wire \u2_Base_Controller|Add1~27_combout ;
wire \u2_Base_Controller|Add1~26 ;
wire \u2_Base_Controller|Add1~28_combout ;
wire \u2_Base_Controller|Add1~30_combout ;
wire \u2_Base_Controller|LessThan1~0_combout ;
wire \u2_Base_Controller|LessThan0~2_combout ;
wire \u2_Base_Controller|Add1~29 ;
wire \u2_Base_Controller|Add1~32 ;
wire \u2_Base_Controller|Add1~33_combout ;
wire \u2_Base_Controller|Add1~35_combout ;
wire \u2_Base_Controller|Add1~34 ;
wire \u2_Base_Controller|Add1~36_combout ;
wire \u2_Base_Controller|Add1~38_combout ;
wire \u2_Base_Controller|LessThan0~0_combout ;
wire \u2_Base_Controller|Add1~31_combout ;
wire \u2_Base_Controller|Add1~40_combout ;
wire \u2_Base_Controller|Add1~18_combout ;
wire \u2_Base_Controller|Add1~41_combout ;
wire \u2_Base_Controller|LessThan1~3_combout ;
wire \Selector31~0_combout ;
wire \Selector41~0_combout ;
wire \u2_Base_Controller|LessThan1~4_combout ;
wire \u2_Base_Controller|LessThan1~5_combout ;
wire \u2_Base_Controller|LessThan1~6_combout ;
wire \u2_Base_Controller|LessThan1~1_combout ;
wire \u2_Base_Controller|LessThan1~7_combout ;
wire \led~0_combout ;
wire \led~reg0_q ;
wire [27:0] counter;
wire [16:0] \u2_Base_Controller|pwm_counter ;
wire [16:0] \u1_Base_Controller|pwm_counter ;
wire [20:0] value1;
wire [20:0] value2;
wire [4:0] \u1_Base_Controller|counter ;
wire [3:0] state;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \pwm_signal1~output (
	.i(\u1_Base_Controller|LessThan1~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwm_signal1~output_o ),
	.obar());
// synopsys translate_off
defparam \pwm_signal1~output .bus_hold = "false";
defparam \pwm_signal1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \pwm_signal2~output (
	.i(\u2_Base_Controller|LessThan1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwm_signal2~output_o ),
	.obar());
// synopsys translate_off
defparam \pwm_signal2~output .bus_hold = "false";
defparam \pwm_signal2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \led~output (
	.i(\led~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led~output_o ),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_50MHz~input (
	.i(clk_50MHz),
	.ibar(gnd),
	.o(\clk_50MHz~input_o ));
// synopsys translate_off
defparam \clk_50MHz~input .bus_hold = "false";
defparam \clk_50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk_50MHz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50MHz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50MHz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50MHz~inputclkctrl .clock_type = "global clock";
defparam \clk_50MHz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N4
cycloneive_lcell_comb \counter[0]~28 (
// Equation(s):
// \counter[0]~28_combout  = counter[0] $ (VCC)
// \counter[0]~29  = CARRY(counter[0])

	.dataa(gnd),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~28_combout ),
	.cout(\counter[0]~29 ));
// synopsys translate_off
defparam \counter[0]~28 .lut_mask = 16'h33CC;
defparam \counter[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y5_N5
dffeas \counter[0] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N6
cycloneive_lcell_comb \counter[1]~30 (
// Equation(s):
// \counter[1]~30_combout  = (counter[1] & (!\counter[0]~29 )) # (!counter[1] & ((\counter[0]~29 ) # (GND)))
// \counter[1]~31  = CARRY((!\counter[0]~29 ) # (!counter[1]))

	.dataa(counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[0]~29 ),
	.combout(\counter[1]~30_combout ),
	.cout(\counter[1]~31 ));
// synopsys translate_off
defparam \counter[1]~30 .lut_mask = 16'h5A5F;
defparam \counter[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \counter[1] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N8
cycloneive_lcell_comb \counter[2]~32 (
// Equation(s):
// \counter[2]~32_combout  = (counter[2] & (\counter[1]~31  $ (GND))) # (!counter[2] & (!\counter[1]~31  & VCC))
// \counter[2]~33  = CARRY((counter[2] & !\counter[1]~31 ))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~31 ),
	.combout(\counter[2]~32_combout ),
	.cout(\counter[2]~33 ));
// synopsys translate_off
defparam \counter[2]~32 .lut_mask = 16'hC30C;
defparam \counter[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N9
dffeas \counter[2] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N10
cycloneive_lcell_comb \counter[3]~34 (
// Equation(s):
// \counter[3]~34_combout  = (counter[3] & (!\counter[2]~33 )) # (!counter[3] & ((\counter[2]~33 ) # (GND)))
// \counter[3]~35  = CARRY((!\counter[2]~33 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~33 ),
	.combout(\counter[3]~34_combout ),
	.cout(\counter[3]~35 ));
// synopsys translate_off
defparam \counter[3]~34 .lut_mask = 16'h5A5F;
defparam \counter[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N11
dffeas \counter[3] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N12
cycloneive_lcell_comb \counter[4]~36 (
// Equation(s):
// \counter[4]~36_combout  = (counter[4] & (\counter[3]~35  $ (GND))) # (!counter[4] & (!\counter[3]~35  & VCC))
// \counter[4]~37  = CARRY((counter[4] & !\counter[3]~35 ))

	.dataa(counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[3]~35 ),
	.combout(\counter[4]~36_combout ),
	.cout(\counter[4]~37 ));
// synopsys translate_off
defparam \counter[4]~36 .lut_mask = 16'hA50A;
defparam \counter[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N13
dffeas \counter[4] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N14
cycloneive_lcell_comb \counter[5]~38 (
// Equation(s):
// \counter[5]~38_combout  = (counter[5] & (!\counter[4]~37 )) # (!counter[5] & ((\counter[4]~37 ) # (GND)))
// \counter[5]~39  = CARRY((!\counter[4]~37 ) # (!counter[5]))

	.dataa(gnd),
	.datab(counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[4]~37 ),
	.combout(\counter[5]~38_combout ),
	.cout(\counter[5]~39 ));
// synopsys translate_off
defparam \counter[5]~38 .lut_mask = 16'h3C3F;
defparam \counter[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N15
dffeas \counter[5] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N16
cycloneive_lcell_comb \counter[6]~40 (
// Equation(s):
// \counter[6]~40_combout  = (counter[6] & (\counter[5]~39  $ (GND))) # (!counter[6] & (!\counter[5]~39  & VCC))
// \counter[6]~41  = CARRY((counter[6] & !\counter[5]~39 ))

	.dataa(gnd),
	.datab(counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[5]~39 ),
	.combout(\counter[6]~40_combout ),
	.cout(\counter[6]~41 ));
// synopsys translate_off
defparam \counter[6]~40 .lut_mask = 16'hC30C;
defparam \counter[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \counter[6] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N18
cycloneive_lcell_comb \counter[7]~42 (
// Equation(s):
// \counter[7]~42_combout  = (counter[7] & (!\counter[6]~41 )) # (!counter[7] & ((\counter[6]~41 ) # (GND)))
// \counter[7]~43  = CARRY((!\counter[6]~41 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[6]~41 ),
	.combout(\counter[7]~42_combout ),
	.cout(\counter[7]~43 ));
// synopsys translate_off
defparam \counter[7]~42 .lut_mask = 16'h3C3F;
defparam \counter[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N19
dffeas \counter[7] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N20
cycloneive_lcell_comb \counter[8]~44 (
// Equation(s):
// \counter[8]~44_combout  = (counter[8] & (\counter[7]~43  $ (GND))) # (!counter[8] & (!\counter[7]~43  & VCC))
// \counter[8]~45  = CARRY((counter[8] & !\counter[7]~43 ))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[7]~43 ),
	.combout(\counter[8]~44_combout ),
	.cout(\counter[8]~45 ));
// synopsys translate_off
defparam \counter[8]~44 .lut_mask = 16'hC30C;
defparam \counter[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N21
dffeas \counter[8] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N22
cycloneive_lcell_comb \counter[9]~46 (
// Equation(s):
// \counter[9]~46_combout  = (counter[9] & (!\counter[8]~45 )) # (!counter[9] & ((\counter[8]~45 ) # (GND)))
// \counter[9]~47  = CARRY((!\counter[8]~45 ) # (!counter[9]))

	.dataa(counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[8]~45 ),
	.combout(\counter[9]~46_combout ),
	.cout(\counter[9]~47 ));
// synopsys translate_off
defparam \counter[9]~46 .lut_mask = 16'h5A5F;
defparam \counter[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \counter[9] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N24
cycloneive_lcell_comb \counter[10]~48 (
// Equation(s):
// \counter[10]~48_combout  = (counter[10] & (\counter[9]~47  $ (GND))) # (!counter[10] & (!\counter[9]~47  & VCC))
// \counter[10]~49  = CARRY((counter[10] & !\counter[9]~47 ))

	.dataa(gnd),
	.datab(counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[9]~47 ),
	.combout(\counter[10]~48_combout ),
	.cout(\counter[10]~49 ));
// synopsys translate_off
defparam \counter[10]~48 .lut_mask = 16'hC30C;
defparam \counter[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N25
dffeas \counter[10] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N26
cycloneive_lcell_comb \counter[11]~50 (
// Equation(s):
// \counter[11]~50_combout  = (counter[11] & (!\counter[10]~49 )) # (!counter[11] & ((\counter[10]~49 ) # (GND)))
// \counter[11]~51  = CARRY((!\counter[10]~49 ) # (!counter[11]))

	.dataa(counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[10]~49 ),
	.combout(\counter[11]~50_combout ),
	.cout(\counter[11]~51 ));
// synopsys translate_off
defparam \counter[11]~50 .lut_mask = 16'h5A5F;
defparam \counter[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N27
dffeas \counter[11] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N28
cycloneive_lcell_comb \counter[12]~52 (
// Equation(s):
// \counter[12]~52_combout  = (counter[12] & (\counter[11]~51  $ (GND))) # (!counter[12] & (!\counter[11]~51  & VCC))
// \counter[12]~53  = CARRY((counter[12] & !\counter[11]~51 ))

	.dataa(gnd),
	.datab(counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[11]~51 ),
	.combout(\counter[12]~52_combout ),
	.cout(\counter[12]~53 ));
// synopsys translate_off
defparam \counter[12]~52 .lut_mask = 16'hC30C;
defparam \counter[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \counter[12] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[12]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N12
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ((counter[12]) # ((counter[7]) # (!counter[9]))) # (!counter[6])

	.dataa(counter[6]),
	.datab(counter[12]),
	.datac(counter[7]),
	.datad(counter[9]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'hFDFF;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N30
cycloneive_lcell_comb \counter[13]~54 (
// Equation(s):
// \counter[13]~54_combout  = (counter[13] & (!\counter[12]~53 )) # (!counter[13] & ((\counter[12]~53 ) # (GND)))
// \counter[13]~55  = CARRY((!\counter[12]~53 ) # (!counter[13]))

	.dataa(counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[12]~53 ),
	.combout(\counter[13]~54_combout ),
	.cout(\counter[13]~55 ));
// synopsys translate_off
defparam \counter[13]~54 .lut_mask = 16'h5A5F;
defparam \counter[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N31
dffeas \counter[13] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N0
cycloneive_lcell_comb \counter[14]~56 (
// Equation(s):
// \counter[14]~56_combout  = (counter[14] & (\counter[13]~55  $ (GND))) # (!counter[14] & (!\counter[13]~55  & VCC))
// \counter[14]~57  = CARRY((counter[14] & !\counter[13]~55 ))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[13]~55 ),
	.combout(\counter[14]~56_combout ),
	.cout(\counter[14]~57 ));
// synopsys translate_off
defparam \counter[14]~56 .lut_mask = 16'hC30C;
defparam \counter[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \counter[14] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[14]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N2
cycloneive_lcell_comb \counter[15]~58 (
// Equation(s):
// \counter[15]~58_combout  = (counter[15] & (!\counter[14]~57 )) # (!counter[15] & ((\counter[14]~57 ) # (GND)))
// \counter[15]~59  = CARRY((!\counter[14]~57 ) # (!counter[15]))

	.dataa(gnd),
	.datab(counter[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[14]~57 ),
	.combout(\counter[15]~58_combout ),
	.cout(\counter[15]~59 ));
// synopsys translate_off
defparam \counter[15]~58 .lut_mask = 16'h3C3F;
defparam \counter[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N3
dffeas \counter[15] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[15]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N4
cycloneive_lcell_comb \counter[16]~60 (
// Equation(s):
// \counter[16]~60_combout  = (counter[16] & (\counter[15]~59  $ (GND))) # (!counter[16] & (!\counter[15]~59  & VCC))
// \counter[16]~61  = CARRY((counter[16] & !\counter[15]~59 ))

	.dataa(gnd),
	.datab(counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[15]~59 ),
	.combout(\counter[16]~60_combout ),
	.cout(\counter[16]~61 ));
// synopsys translate_off
defparam \counter[16]~60 .lut_mask = 16'hC30C;
defparam \counter[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \counter[16] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N6
cycloneive_lcell_comb \counter[17]~62 (
// Equation(s):
// \counter[17]~62_combout  = (counter[17] & (!\counter[16]~61 )) # (!counter[17] & ((\counter[16]~61 ) # (GND)))
// \counter[17]~63  = CARRY((!\counter[16]~61 ) # (!counter[17]))

	.dataa(counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[16]~61 ),
	.combout(\counter[17]~62_combout ),
	.cout(\counter[17]~63 ));
// synopsys translate_off
defparam \counter[17]~62 .lut_mask = 16'h5A5F;
defparam \counter[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \counter[17] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N8
cycloneive_lcell_comb \counter[18]~64 (
// Equation(s):
// \counter[18]~64_combout  = (counter[18] & (\counter[17]~63  $ (GND))) # (!counter[18] & (!\counter[17]~63  & VCC))
// \counter[18]~65  = CARRY((counter[18] & !\counter[17]~63 ))

	.dataa(gnd),
	.datab(counter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[17]~63 ),
	.combout(\counter[18]~64_combout ),
	.cout(\counter[18]~65 ));
// synopsys translate_off
defparam \counter[18]~64 .lut_mask = 16'hC30C;
defparam \counter[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N9
dffeas \counter[18] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (counter[15]) # (((counter[13]) # (!counter[16])) # (!counter[18]))

	.dataa(counter[15]),
	.datab(counter[18]),
	.datac(counter[13]),
	.datad(counter[16]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'hFBFF;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N10
cycloneive_lcell_comb \counter[19]~66 (
// Equation(s):
// \counter[19]~66_combout  = (counter[19] & (!\counter[18]~65 )) # (!counter[19] & ((\counter[18]~65 ) # (GND)))
// \counter[19]~67  = CARRY((!\counter[18]~65 ) # (!counter[19]))

	.dataa(counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[18]~65 ),
	.combout(\counter[19]~66_combout ),
	.cout(\counter[19]~67 ));
// synopsys translate_off
defparam \counter[19]~66 .lut_mask = 16'h5A5F;
defparam \counter[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \counter[19] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N12
cycloneive_lcell_comb \counter[20]~68 (
// Equation(s):
// \counter[20]~68_combout  = (counter[20] & (\counter[19]~67  $ (GND))) # (!counter[20] & (!\counter[19]~67  & VCC))
// \counter[20]~69  = CARRY((counter[20] & !\counter[19]~67 ))

	.dataa(counter[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[19]~67 ),
	.combout(\counter[20]~68_combout ),
	.cout(\counter[20]~69 ));
// synopsys translate_off
defparam \counter[20]~68 .lut_mask = 16'hA50A;
defparam \counter[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \counter[20] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N14
cycloneive_lcell_comb \counter[21]~70 (
// Equation(s):
// \counter[21]~70_combout  = (counter[21] & (!\counter[20]~69 )) # (!counter[21] & ((\counter[20]~69 ) # (GND)))
// \counter[21]~71  = CARRY((!\counter[20]~69 ) # (!counter[21]))

	.dataa(gnd),
	.datab(counter[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[20]~69 ),
	.combout(\counter[21]~70_combout ),
	.cout(\counter[21]~71 ));
// synopsys translate_off
defparam \counter[21]~70 .lut_mask = 16'h3C3F;
defparam \counter[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N15
dffeas \counter[21] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N16
cycloneive_lcell_comb \counter[22]~72 (
// Equation(s):
// \counter[22]~72_combout  = (counter[22] & (\counter[21]~71  $ (GND))) # (!counter[22] & (!\counter[21]~71  & VCC))
// \counter[22]~73  = CARRY((counter[22] & !\counter[21]~71 ))

	.dataa(gnd),
	.datab(counter[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[21]~71 ),
	.combout(\counter[22]~72_combout ),
	.cout(\counter[22]~73 ));
// synopsys translate_off
defparam \counter[22]~72 .lut_mask = 16'hC30C;
defparam \counter[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \counter[22] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N18
cycloneive_lcell_comb \counter[23]~74 (
// Equation(s):
// \counter[23]~74_combout  = (counter[23] & (!\counter[22]~73 )) # (!counter[23] & ((\counter[22]~73 ) # (GND)))
// \counter[23]~75  = CARRY((!\counter[22]~73 ) # (!counter[23]))

	.dataa(gnd),
	.datab(counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[22]~73 ),
	.combout(\counter[23]~74_combout ),
	.cout(\counter[23]~75 ));
// synopsys translate_off
defparam \counter[23]~74 .lut_mask = 16'h3C3F;
defparam \counter[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \counter[23] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N20
cycloneive_lcell_comb \counter[24]~76 (
// Equation(s):
// \counter[24]~76_combout  = (counter[24] & (\counter[23]~75  $ (GND))) # (!counter[24] & (!\counter[23]~75  & VCC))
// \counter[24]~77  = CARRY((counter[24] & !\counter[23]~75 ))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[23]~75 ),
	.combout(\counter[24]~76_combout ),
	.cout(\counter[24]~77 ));
// synopsys translate_off
defparam \counter[24]~76 .lut_mask = 16'hC30C;
defparam \counter[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N21
dffeas \counter[24] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[24]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N22
cycloneive_lcell_comb \counter[25]~78 (
// Equation(s):
// \counter[25]~78_combout  = (counter[25] & (!\counter[24]~77 )) # (!counter[25] & ((\counter[24]~77 ) # (GND)))
// \counter[25]~79  = CARRY((!\counter[24]~77 ) # (!counter[25]))

	.dataa(counter[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[24]~77 ),
	.combout(\counter[25]~78_combout ),
	.cout(\counter[25]~79 ));
// synopsys translate_off
defparam \counter[25]~78 .lut_mask = 16'h5A5F;
defparam \counter[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \counter[25] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[25]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N28
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (counter[21]) # (counter[20])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[21]),
	.datad(counter[20]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'hFFF0;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (counter[22]) # ((counter[25]) # ((counter[23]) # (\Equal1~2_combout )))

	.dataa(counter[22]),
	.datab(counter[25]),
	.datac(counter[23]),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'hFFFE;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!counter[4] & (!counter[10] & (!counter[5] & !counter[8])))

	.dataa(counter[4]),
	.datab(counter[10]),
	.datac(counter[5]),
	.datad(counter[8]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N24
cycloneive_lcell_comb \counter[26]~80 (
// Equation(s):
// \counter[26]~80_combout  = (counter[26] & (\counter[25]~79  $ (GND))) # (!counter[26] & (!\counter[25]~79  & VCC))
// \counter[26]~81  = CARRY((counter[26] & !\counter[25]~79 ))

	.dataa(gnd),
	.datab(counter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[25]~79 ),
	.combout(\counter[26]~80_combout ),
	.cout(\counter[26]~81 ));
// synopsys translate_off
defparam \counter[26]~80 .lut_mask = 16'hC30C;
defparam \counter[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N25
dffeas \counter[26] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N26
cycloneive_lcell_comb \counter[27]~82 (
// Equation(s):
// \counter[27]~82_combout  = counter[27] $ (\counter[26]~81 )

	.dataa(counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter[26]~81 ),
	.combout(\counter[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \counter[27]~82 .lut_mask = 16'h5A5A;
defparam \counter[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y4_N27
dffeas \counter[27] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\counter[27]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N30
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!counter[24] & (!counter[27] & !counter[26]))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(counter[27]),
	.datad(counter[26]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0003;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!counter[1] & (!counter[0] & (!counter[2] & !counter[3])))

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (counter[14] & (counter[17] & (!counter[11] & counter[19])))

	.dataa(counter[14]),
	.datab(counter[17]),
	.datac(counter[11]),
	.datad(counter[19]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0800;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~3_combout  & (\Equal0~0_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~0_combout ) # ((\Equal1~1_combout ) # ((\Equal1~3_combout ) # (!\Equal0~4_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'hFEFF;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N4
cycloneive_lcell_comb \state[1]~4 (
// Equation(s):
// \state[1]~4_combout  = (state[0] & ((\Equal1~4_combout ) # (!state[1]))) # (!state[0] & (state[1]))

	.dataa(state[0]),
	.datab(gnd),
	.datac(state[1]),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\state[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \state[1]~4 .lut_mask = 16'hFA5A;
defparam \state[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \state[1] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\state[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N6
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!counter[16] & (counter[13] & (!counter[18] & counter[15])))

	.dataa(counter[16]),
	.datab(counter[13]),
	.datac(counter[18]),
	.datad(counter[15]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0400;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (counter[21] & counter[20])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[21]),
	.datad(counter[20]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'hF000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (counter[23] & (\Equal0~7_combout  & (counter[22] & counter[25])))

	.dataa(counter[23]),
	.datab(\Equal0~7_combout ),
	.datac(counter[22]),
	.datad(counter[25]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y5_N30
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!counter[6] & (!counter[9] & (counter[7] & counter[12])))

	.dataa(counter[6]),
	.datab(counter[9]),
	.datac(counter[7]),
	.datad(counter[12]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h1000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~6_combout  & (\Equal0~4_combout  & (\Equal0~8_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~8_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \ir~input (
	.i(ir),
	.ibar(gnd),
	.o(\ir~input_o ));
// synopsys translate_off
defparam \ir~input .bus_hold = "false";
defparam \ir~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
cycloneive_lcell_comb \state[1]~2 (
// Equation(s):
// \state[1]~2_combout  = (state[0] & (state[1] & ((\Equal1~4_combout )))) # (!state[0] & (!state[1] & (\ir~input_o )))

	.dataa(state[0]),
	.datab(state[1]),
	.datac(\ir~input_o ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \state[1]~2 .lut_mask = 16'h9810;
defparam \state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
cycloneive_lcell_comb \state[0]~3 (
// Equation(s):
// \state[0]~3_combout  = (state[0] & (((\state[1]~2_combout )))) # (!state[0] & (!\state[1]~2_combout  & ((\Equal0~9_combout ) # (!state[1]))))

	.dataa(state[1]),
	.datab(\Equal0~9_combout ),
	.datac(state[0]),
	.datad(\state[1]~2_combout ),
	.cin(gnd),
	.combout(\state[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \state[0]~3 .lut_mask = 16'hF00D;
defparam \state[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \state[0] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\state[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
cycloneive_lcell_comb \value1[3]~0 (
// Equation(s):
// \value1[3]~0_combout  = (state[0] & (((value1[3] & \Equal1~4_combout )) # (!state[1]))) # (!state[0] & (((value1[3]))))

	.dataa(state[0]),
	.datab(state[1]),
	.datac(value1[3]),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\value1[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \value1[3]~0 .lut_mask = 16'hF272;
defparam \value1[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N21
dffeas \value1[3] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\value1[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(value1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \value1[3] .is_wysiwyg = "true";
defparam \value1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N14
cycloneive_lcell_comb \u1_Base_Controller|clk_1MHz~0 (
// Equation(s):
// \u1_Base_Controller|clk_1MHz~0_combout  = !\u1_Base_Controller|clk_1MHz~q 

	.dataa(gnd),
	.datab(\u1_Base_Controller|clk_1MHz~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_Base_Controller|clk_1MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|clk_1MHz~0 .lut_mask = 16'h3333;
defparam \u1_Base_Controller|clk_1MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N10
cycloneive_lcell_comb \u1_Base_Controller|clk_1MHz~feeder (
// Equation(s):
// \u1_Base_Controller|clk_1MHz~feeder_combout  = \u1_Base_Controller|clk_1MHz~0_combout 

	.dataa(\u1_Base_Controller|clk_1MHz~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_Base_Controller|clk_1MHz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|clk_1MHz~feeder .lut_mask = 16'hAAAA;
defparam \u1_Base_Controller|clk_1MHz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N30
cycloneive_lcell_comb \u1_Base_Controller|counter[0]~2 (
// Equation(s):
// \u1_Base_Controller|counter[0]~2_combout  = !\u1_Base_Controller|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_Base_Controller|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_Base_Controller|counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|counter[0]~2 .lut_mask = 16'h0F0F;
defparam \u1_Base_Controller|counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N31
dffeas \u1_Base_Controller|counter[0] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\u1_Base_Controller|counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|counter[0] .is_wysiwyg = "true";
defparam \u1_Base_Controller|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N20
cycloneive_lcell_comb \u1_Base_Controller|Add0~1 (
// Equation(s):
// \u1_Base_Controller|Add0~1_combout  = \u1_Base_Controller|counter [0] $ (\u1_Base_Controller|counter [1])

	.dataa(\u1_Base_Controller|counter [0]),
	.datab(gnd),
	.datac(\u1_Base_Controller|counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add0~1 .lut_mask = 16'h5A5A;
defparam \u1_Base_Controller|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N21
dffeas \u1_Base_Controller|counter[1] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\u1_Base_Controller|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|counter[1] .is_wysiwyg = "true";
defparam \u1_Base_Controller|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N24
cycloneive_lcell_comb \u1_Base_Controller|Add0~2 (
// Equation(s):
// \u1_Base_Controller|Add0~2_combout  = \u1_Base_Controller|counter [2] $ (((\u1_Base_Controller|counter [0] & \u1_Base_Controller|counter [1])))

	.dataa(\u1_Base_Controller|counter [0]),
	.datab(gnd),
	.datac(\u1_Base_Controller|counter [2]),
	.datad(\u1_Base_Controller|counter [1]),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add0~2 .lut_mask = 16'h5AF0;
defparam \u1_Base_Controller|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N25
dffeas \u1_Base_Controller|counter[2] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\u1_Base_Controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|counter[2] .is_wysiwyg = "true";
defparam \u1_Base_Controller|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N12
cycloneive_lcell_comb \u1_Base_Controller|Add0~0 (
// Equation(s):
// \u1_Base_Controller|Add0~0_combout  = (\u1_Base_Controller|counter [2] & (\u1_Base_Controller|counter [0] & \u1_Base_Controller|counter [1]))

	.dataa(\u1_Base_Controller|counter [2]),
	.datab(gnd),
	.datac(\u1_Base_Controller|counter [0]),
	.datad(\u1_Base_Controller|counter [1]),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add0~0 .lut_mask = 16'hA000;
defparam \u1_Base_Controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N18
cycloneive_lcell_comb \u1_Base_Controller|Equal0~0 (
// Equation(s):
// \u1_Base_Controller|Equal0~0_combout  = (\u1_Base_Controller|counter [1] & (\u1_Base_Controller|counter [0] & (\u1_Base_Controller|counter [2] & !\u1_Base_Controller|counter [3])))

	.dataa(\u1_Base_Controller|counter [1]),
	.datab(\u1_Base_Controller|counter [0]),
	.datac(\u1_Base_Controller|counter [2]),
	.datad(\u1_Base_Controller|counter [3]),
	.cin(gnd),
	.combout(\u1_Base_Controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Equal0~0 .lut_mask = 16'h0080;
defparam \u1_Base_Controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N22
cycloneive_lcell_comb \u1_Base_Controller|counter~1 (
// Equation(s):
// \u1_Base_Controller|counter~1_combout  = (\u1_Base_Controller|Equal0~0_combout  & (\u1_Base_Controller|counter [4] $ (((\u1_Base_Controller|Add0~0_combout ) # (\u1_Base_Controller|counter [3]))))) # (!\u1_Base_Controller|Equal0~0_combout  & 
// (\u1_Base_Controller|Add0~0_combout  $ (((\u1_Base_Controller|counter [3])))))

	.dataa(\u1_Base_Controller|Add0~0_combout ),
	.datab(\u1_Base_Controller|counter [4]),
	.datac(\u1_Base_Controller|counter [3]),
	.datad(\u1_Base_Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|counter~1 .lut_mask = 16'h365A;
defparam \u1_Base_Controller|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N23
dffeas \u1_Base_Controller|counter[3] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\u1_Base_Controller|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|counter[3] .is_wysiwyg = "true";
defparam \u1_Base_Controller|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N8
cycloneive_lcell_comb \u1_Base_Controller|counter~0 (
// Equation(s):
// \u1_Base_Controller|counter~0_combout  = (!\u1_Base_Controller|Equal0~0_combout  & (\u1_Base_Controller|counter [4] $ (((\u1_Base_Controller|Add0~0_combout  & \u1_Base_Controller|counter [3])))))

	.dataa(\u1_Base_Controller|Add0~0_combout ),
	.datab(\u1_Base_Controller|counter [3]),
	.datac(\u1_Base_Controller|counter [4]),
	.datad(\u1_Base_Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|counter~0 .lut_mask = 16'h0078;
defparam \u1_Base_Controller|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N9
dffeas \u1_Base_Controller|counter[4] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\u1_Base_Controller|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|counter[4] .is_wysiwyg = "true";
defparam \u1_Base_Controller|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N16
cycloneive_lcell_comb \u1_Base_Controller|WideNor0~0 (
// Equation(s):
// \u1_Base_Controller|WideNor0~0_combout  = (\u1_Base_Controller|counter [0]) # ((\u1_Base_Controller|counter [1]) # ((\u1_Base_Controller|counter [3]) # (\u1_Base_Controller|counter [2])))

	.dataa(\u1_Base_Controller|counter [0]),
	.datab(\u1_Base_Controller|counter [1]),
	.datac(\u1_Base_Controller|counter [3]),
	.datad(\u1_Base_Controller|counter [2]),
	.cin(gnd),
	.combout(\u1_Base_Controller|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \u1_Base_Controller|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N26
cycloneive_lcell_comb \u1_Base_Controller|WideNor0 (
// Equation(s):
// \u1_Base_Controller|WideNor0~combout  = (!\u1_Base_Controller|counter [4] & !\u1_Base_Controller|WideNor0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_Base_Controller|counter [4]),
	.datad(\u1_Base_Controller|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|WideNor0 .lut_mask = 16'h000F;
defparam \u1_Base_Controller|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N11
dffeas \u1_Base_Controller|clk_1MHz (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\u1_Base_Controller|clk_1MHz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_Base_Controller|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|clk_1MHz .is_wysiwyg = "true";
defparam \u1_Base_Controller|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \u1_Base_Controller|clk_1MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1_Base_Controller|clk_1MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \u1_Base_Controller|clk_1MHz~clkctrl .clock_type = "global clock";
defparam \u1_Base_Controller|clk_1MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \u1_Base_Controller|Add1~17 (
// Equation(s):
// \u1_Base_Controller|Add1~17_combout  = (\u1_Base_Controller|pwm_counter [7] & ((\u1_Base_Controller|Add1~16 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [7] & (!\u1_Base_Controller|Add1~16 ))
// \u1_Base_Controller|Add1~18  = CARRY((\u1_Base_Controller|pwm_counter [7]) # (!\u1_Base_Controller|Add1~16 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~16 ),
	.combout(\u1_Base_Controller|Add1~17_combout ),
	.cout(\u1_Base_Controller|Add1~18 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~17 .lut_mask = 16'hC3CF;
defparam \u1_Base_Controller|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \u1_Base_Controller|Add1~19 (
// Equation(s):
// \u1_Base_Controller|Add1~19_combout  = (\u1_Base_Controller|pwm_counter [8] & (!\u1_Base_Controller|Add1~18  & VCC)) # (!\u1_Base_Controller|pwm_counter [8] & (\u1_Base_Controller|Add1~18  $ (GND)))
// \u1_Base_Controller|Add1~20  = CARRY((!\u1_Base_Controller|pwm_counter [8] & !\u1_Base_Controller|Add1~18 ))

	.dataa(\u1_Base_Controller|pwm_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~18 ),
	.combout(\u1_Base_Controller|Add1~19_combout ),
	.cout(\u1_Base_Controller|Add1~20 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~19 .lut_mask = 16'h5A05;
defparam \u1_Base_Controller|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \u1_Base_Controller|Add1~47 (
// Equation(s):
// \u1_Base_Controller|Add1~47_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~19_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~19_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~47 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \u1_Base_Controller|pwm_counter[8] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[8] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneive_lcell_comb \u1_Base_Controller|Add1~21 (
// Equation(s):
// \u1_Base_Controller|Add1~21_combout  = (\u1_Base_Controller|pwm_counter [9] & ((\u1_Base_Controller|Add1~20 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [9] & (!\u1_Base_Controller|Add1~20 ))
// \u1_Base_Controller|Add1~22  = CARRY((\u1_Base_Controller|pwm_counter [9]) # (!\u1_Base_Controller|Add1~20 ))

	.dataa(\u1_Base_Controller|pwm_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~20 ),
	.combout(\u1_Base_Controller|Add1~21_combout ),
	.cout(\u1_Base_Controller|Add1~22 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~21 .lut_mask = 16'hA5AF;
defparam \u1_Base_Controller|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \u1_Base_Controller|Add1~23 (
// Equation(s):
// \u1_Base_Controller|Add1~23_combout  = (\u1_Base_Controller|pwm_counter [10] & (!\u1_Base_Controller|Add1~22  & VCC)) # (!\u1_Base_Controller|pwm_counter [10] & (\u1_Base_Controller|Add1~22  $ (GND)))
// \u1_Base_Controller|Add1~24  = CARRY((!\u1_Base_Controller|pwm_counter [10] & !\u1_Base_Controller|Add1~22 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~22 ),
	.combout(\u1_Base_Controller|Add1~23_combout ),
	.cout(\u1_Base_Controller|Add1~24 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~23 .lut_mask = 16'h3C03;
defparam \u1_Base_Controller|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \u1_Base_Controller|Add1~43 (
// Equation(s):
// \u1_Base_Controller|Add1~43_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~23_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|Add1~23_combout ),
	.datad(\u1_Base_Controller|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~43 .lut_mask = 16'h3F7F;
defparam \u1_Base_Controller|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N21
dffeas \u1_Base_Controller|pwm_counter[10] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[10] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneive_lcell_comb \u1_Base_Controller|Add1~25 (
// Equation(s):
// \u1_Base_Controller|Add1~25_combout  = (\u1_Base_Controller|pwm_counter [11] & ((\u1_Base_Controller|Add1~24 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [11] & (!\u1_Base_Controller|Add1~24 ))
// \u1_Base_Controller|Add1~26  = CARRY((\u1_Base_Controller|pwm_counter [11]) # (!\u1_Base_Controller|Add1~24 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~24 ),
	.combout(\u1_Base_Controller|Add1~25_combout ),
	.cout(\u1_Base_Controller|Add1~26 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~25 .lut_mask = 16'hC3CF;
defparam \u1_Base_Controller|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \u1_Base_Controller|Add1~41 (
// Equation(s):
// \u1_Base_Controller|Add1~41_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~25_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~25_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~41 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \u1_Base_Controller|pwm_counter[11] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[11] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \u1_Base_Controller|Add1~27 (
// Equation(s):
// \u1_Base_Controller|Add1~27_combout  = (\u1_Base_Controller|pwm_counter [12] & (!\u1_Base_Controller|Add1~26  & VCC)) # (!\u1_Base_Controller|pwm_counter [12] & (\u1_Base_Controller|Add1~26  $ (GND)))
// \u1_Base_Controller|Add1~28  = CARRY((!\u1_Base_Controller|pwm_counter [12] & !\u1_Base_Controller|Add1~26 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~26 ),
	.combout(\u1_Base_Controller|Add1~27_combout ),
	.cout(\u1_Base_Controller|Add1~28 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~27 .lut_mask = 16'h3C03;
defparam \u1_Base_Controller|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneive_lcell_comb \u1_Base_Controller|Add1~29 (
// Equation(s):
// \u1_Base_Controller|Add1~29_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~27_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|LessThan0~0_combout ),
	.datab(\u1_Base_Controller|pwm_counter [14]),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~27_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~29 .lut_mask = 16'h57FF;
defparam \u1_Base_Controller|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N15
dffeas \u1_Base_Controller|pwm_counter[12] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[12] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \u1_Base_Controller|Add1~30 (
// Equation(s):
// \u1_Base_Controller|Add1~30_combout  = (\u1_Base_Controller|pwm_counter [13] & ((\u1_Base_Controller|Add1~28 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [13] & (!\u1_Base_Controller|Add1~28 ))
// \u1_Base_Controller|Add1~31  = CARRY((\u1_Base_Controller|pwm_counter [13]) # (!\u1_Base_Controller|Add1~28 ))

	.dataa(\u1_Base_Controller|pwm_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~28 ),
	.combout(\u1_Base_Controller|Add1~30_combout ),
	.cout(\u1_Base_Controller|Add1~31 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~30 .lut_mask = 16'hA5AF;
defparam \u1_Base_Controller|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \u1_Base_Controller|Add1~32 (
// Equation(s):
// \u1_Base_Controller|Add1~32_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~30_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~30_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~32 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \u1_Base_Controller|pwm_counter[13] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[13] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \u1_Base_Controller|Add1~33 (
// Equation(s):
// \u1_Base_Controller|Add1~33_combout  = (\u1_Base_Controller|pwm_counter [14] & (!\u1_Base_Controller|Add1~31  & VCC)) # (!\u1_Base_Controller|pwm_counter [14] & (\u1_Base_Controller|Add1~31  $ (GND)))
// \u1_Base_Controller|Add1~34  = CARRY((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|Add1~31 ))

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~31 ),
	.combout(\u1_Base_Controller|Add1~33_combout ),
	.cout(\u1_Base_Controller|Add1~34 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~33 .lut_mask = 16'h5A05;
defparam \u1_Base_Controller|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \u1_Base_Controller|Add1~35 (
// Equation(s):
// \u1_Base_Controller|Add1~35_combout  = (\u1_Base_Controller|pwm_counter [15] & ((\u1_Base_Controller|Add1~34 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [15] & (!\u1_Base_Controller|Add1~34 ))
// \u1_Base_Controller|Add1~36  = CARRY((\u1_Base_Controller|pwm_counter [15]) # (!\u1_Base_Controller|Add1~34 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~34 ),
	.combout(\u1_Base_Controller|Add1~35_combout ),
	.cout(\u1_Base_Controller|Add1~36 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~35 .lut_mask = 16'hC3CF;
defparam \u1_Base_Controller|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \u1_Base_Controller|Add1~37 (
// Equation(s):
// \u1_Base_Controller|Add1~37_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~35_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|Add1~35_combout ),
	.datad(\u1_Base_Controller|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~37 .lut_mask = 16'h3F7F;
defparam \u1_Base_Controller|Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \u1_Base_Controller|pwm_counter[15] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[15] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneive_lcell_comb \u1_Base_Controller|Add1~38 (
// Equation(s):
// \u1_Base_Controller|Add1~38_combout  = \u1_Base_Controller|Add1~36  $ (\u1_Base_Controller|pwm_counter [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_Base_Controller|pwm_counter [16]),
	.cin(\u1_Base_Controller|Add1~36 ),
	.combout(\u1_Base_Controller|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~38 .lut_mask = 16'h0FF0;
defparam \u1_Base_Controller|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \u1_Base_Controller|Add1~40 (
// Equation(s):
// \u1_Base_Controller|Add1~40_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~38_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~38_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~40 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N19
dffeas \u1_Base_Controller|pwm_counter[16] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[16] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \u1_Base_Controller|LessThan0~0 (
// Equation(s):
// \u1_Base_Controller|LessThan0~0_combout  = (\u1_Base_Controller|pwm_counter [16] & \u1_Base_Controller|pwm_counter [15])

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [16]),
	.datac(gnd),
	.datad(\u1_Base_Controller|pwm_counter [15]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan0~0 .lut_mask = 16'hCC00;
defparam \u1_Base_Controller|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \u1_Base_Controller|Add1~44 (
// Equation(s):
// \u1_Base_Controller|Add1~44_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~21_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|LessThan0~0_combout ),
	.datab(\u1_Base_Controller|pwm_counter [14]),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~21_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~44 .lut_mask = 16'h57FF;
defparam \u1_Base_Controller|Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \u1_Base_Controller|pwm_counter[9] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[9] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \u1_Base_Controller|LessThan0~2 (
// Equation(s):
// \u1_Base_Controller|LessThan0~2_combout  = (\u1_Base_Controller|pwm_counter [9]) # ((\u1_Base_Controller|pwm_counter [11]) # (\u1_Base_Controller|pwm_counter [10]))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [9]),
	.datac(\u1_Base_Controller|pwm_counter [11]),
	.datad(\u1_Base_Controller|pwm_counter [10]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan0~2 .lut_mask = 16'hFFFC;
defparam \u1_Base_Controller|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \u1_Base_Controller|Add1~0 (
// Equation(s):
// \u1_Base_Controller|Add1~0_combout  = \u1_Base_Controller|pwm_counter [0] $ (GND)
// \u1_Base_Controller|Add1~1  = CARRY(!\u1_Base_Controller|pwm_counter [0])

	.dataa(\u1_Base_Controller|pwm_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~0_combout ),
	.cout(\u1_Base_Controller|Add1~1 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~0 .lut_mask = 16'hAA55;
defparam \u1_Base_Controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \u1_Base_Controller|Add1~50 (
// Equation(s):
// \u1_Base_Controller|Add1~50_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )) # (!\u1_Base_Controller|Add1~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|Add1~0_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~50 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \u1_Base_Controller|pwm_counter[0] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[0] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \u1_Base_Controller|Add1~2 (
// Equation(s):
// \u1_Base_Controller|Add1~2_combout  = (\u1_Base_Controller|pwm_counter [1] & ((\u1_Base_Controller|Add1~1 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [1] & (!\u1_Base_Controller|Add1~1 ))
// \u1_Base_Controller|Add1~3  = CARRY((\u1_Base_Controller|pwm_counter [1]) # (!\u1_Base_Controller|Add1~1 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~1 ),
	.combout(\u1_Base_Controller|Add1~2_combout ),
	.cout(\u1_Base_Controller|Add1~3 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~2 .lut_mask = 16'hC3CF;
defparam \u1_Base_Controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \u1_Base_Controller|Add1~49 (
// Equation(s):
// \u1_Base_Controller|Add1~49_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )) # (!\u1_Base_Controller|Add1~2_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|Add1~2_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~49 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \u1_Base_Controller|pwm_counter[1] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[1] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \u1_Base_Controller|Add1~4 (
// Equation(s):
// \u1_Base_Controller|Add1~4_combout  = (\u1_Base_Controller|pwm_counter [2] & (!\u1_Base_Controller|Add1~3  & VCC)) # (!\u1_Base_Controller|pwm_counter [2] & (\u1_Base_Controller|Add1~3  $ (GND)))
// \u1_Base_Controller|Add1~5  = CARRY((!\u1_Base_Controller|pwm_counter [2] & !\u1_Base_Controller|Add1~3 ))

	.dataa(\u1_Base_Controller|pwm_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~3 ),
	.combout(\u1_Base_Controller|Add1~4_combout ),
	.cout(\u1_Base_Controller|Add1~5 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~4 .lut_mask = 16'h5A05;
defparam \u1_Base_Controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \u1_Base_Controller|Add1~48 (
// Equation(s):
// \u1_Base_Controller|Add1~48_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )) # (!\u1_Base_Controller|Add1~4_combout )

	.dataa(\u1_Base_Controller|Add1~4_combout ),
	.datab(\u1_Base_Controller|pwm_counter [14]),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~48 .lut_mask = 16'h57FF;
defparam \u1_Base_Controller|Add1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \u1_Base_Controller|pwm_counter[2] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[2] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneive_lcell_comb \u1_Base_Controller|Add1~6 (
// Equation(s):
// \u1_Base_Controller|Add1~6_combout  = (\u1_Base_Controller|pwm_counter [3] & ((\u1_Base_Controller|Add1~5 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [3] & (!\u1_Base_Controller|Add1~5 ))
// \u1_Base_Controller|Add1~7  = CARRY((\u1_Base_Controller|pwm_counter [3]) # (!\u1_Base_Controller|Add1~5 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~5 ),
	.combout(\u1_Base_Controller|Add1~6_combout ),
	.cout(\u1_Base_Controller|Add1~7 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~6 .lut_mask = 16'hC3CF;
defparam \u1_Base_Controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \u1_Base_Controller|Add1~13 (
// Equation(s):
// \u1_Base_Controller|Add1~13_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )) # (!\u1_Base_Controller|Add1~6_combout )

	.dataa(\u1_Base_Controller|Add1~6_combout ),
	.datab(\u1_Base_Controller|pwm_counter [14]),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~13 .lut_mask = 16'h57FF;
defparam \u1_Base_Controller|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N3
dffeas \u1_Base_Controller|pwm_counter[3] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[3] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \u1_Base_Controller|Add1~8 (
// Equation(s):
// \u1_Base_Controller|Add1~8_combout  = (\u1_Base_Controller|pwm_counter [4] & (!\u1_Base_Controller|Add1~7  & VCC)) # (!\u1_Base_Controller|pwm_counter [4] & (\u1_Base_Controller|Add1~7  $ (GND)))
// \u1_Base_Controller|Add1~9  = CARRY((!\u1_Base_Controller|pwm_counter [4] & !\u1_Base_Controller|Add1~7 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~7 ),
	.combout(\u1_Base_Controller|Add1~8_combout ),
	.cout(\u1_Base_Controller|Add1~9 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~8 .lut_mask = 16'h3C03;
defparam \u1_Base_Controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \u1_Base_Controller|Add1~14 (
// Equation(s):
// \u1_Base_Controller|Add1~14_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~8_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~14 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \u1_Base_Controller|pwm_counter[4] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[4] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \u1_Base_Controller|Add1~10 (
// Equation(s):
// \u1_Base_Controller|Add1~10_combout  = (\u1_Base_Controller|pwm_counter [5] & ((\u1_Base_Controller|Add1~9 ) # (GND))) # (!\u1_Base_Controller|pwm_counter [5] & (!\u1_Base_Controller|Add1~9 ))
// \u1_Base_Controller|Add1~11  = CARRY((\u1_Base_Controller|pwm_counter [5]) # (!\u1_Base_Controller|Add1~9 ))

	.dataa(\u1_Base_Controller|pwm_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~9 ),
	.combout(\u1_Base_Controller|Add1~10_combout ),
	.cout(\u1_Base_Controller|Add1~11 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~10 .lut_mask = 16'hA5AF;
defparam \u1_Base_Controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \u1_Base_Controller|Add1~12 (
// Equation(s):
// \u1_Base_Controller|Add1~12_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )) # (!\u1_Base_Controller|Add1~10_combout )

	.dataa(\u1_Base_Controller|Add1~10_combout ),
	.datab(\u1_Base_Controller|pwm_counter [14]),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~12 .lut_mask = 16'h57FF;
defparam \u1_Base_Controller|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \u1_Base_Controller|pwm_counter[5] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[5] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneive_lcell_comb \u1_Base_Controller|LessThan0~1 (
// Equation(s):
// \u1_Base_Controller|LessThan0~1_combout  = (\u1_Base_Controller|pwm_counter [8] & (\u1_Base_Controller|pwm_counter [6] & (\u1_Base_Controller|pwm_counter [7] & \u1_Base_Controller|pwm_counter [5])))

	.dataa(\u1_Base_Controller|pwm_counter [8]),
	.datab(\u1_Base_Controller|pwm_counter [6]),
	.datac(\u1_Base_Controller|pwm_counter [7]),
	.datad(\u1_Base_Controller|pwm_counter [5]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan0~1 .lut_mask = 16'h8000;
defparam \u1_Base_Controller|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \u1_Base_Controller|LessThan0~3 (
// Equation(s):
// \u1_Base_Controller|LessThan0~3_combout  = (\u1_Base_Controller|pwm_counter [13] & (\u1_Base_Controller|pwm_counter [12] & ((\u1_Base_Controller|LessThan0~2_combout ) # (\u1_Base_Controller|LessThan0~1_combout ))))

	.dataa(\u1_Base_Controller|LessThan0~2_combout ),
	.datab(\u1_Base_Controller|pwm_counter [13]),
	.datac(\u1_Base_Controller|pwm_counter [12]),
	.datad(\u1_Base_Controller|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan0~3 .lut_mask = 16'hC080;
defparam \u1_Base_Controller|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \u1_Base_Controller|Add1~42 (
// Equation(s):
// \u1_Base_Controller|Add1~42_combout  = (((!\u1_Base_Controller|LessThan0~3_combout  & !\u1_Base_Controller|pwm_counter [14])) # (!\u1_Base_Controller|Add1~33_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|LessThan0~3_combout ),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|pwm_counter [14]),
	.datad(\u1_Base_Controller|Add1~33_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~42 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \u1_Base_Controller|pwm_counter[14] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[14] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \u1_Base_Controller|Add1~15 (
// Equation(s):
// \u1_Base_Controller|Add1~15_combout  = (\u1_Base_Controller|pwm_counter [6] & (!\u1_Base_Controller|Add1~11  & VCC)) # (!\u1_Base_Controller|pwm_counter [6] & (\u1_Base_Controller|Add1~11  $ (GND)))
// \u1_Base_Controller|Add1~16  = CARRY((!\u1_Base_Controller|pwm_counter [6] & !\u1_Base_Controller|Add1~11 ))

	.dataa(gnd),
	.datab(\u1_Base_Controller|pwm_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_Base_Controller|Add1~11 ),
	.combout(\u1_Base_Controller|Add1~15_combout ),
	.cout(\u1_Base_Controller|Add1~16 ));
// synopsys translate_off
defparam \u1_Base_Controller|Add1~15 .lut_mask = 16'h3C03;
defparam \u1_Base_Controller|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \u1_Base_Controller|Add1~45 (
// Equation(s):
// \u1_Base_Controller|Add1~45_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|Add1~15_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )

	.dataa(\u1_Base_Controller|pwm_counter [14]),
	.datab(\u1_Base_Controller|LessThan0~0_combout ),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|Add1~15_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~45 .lut_mask = 16'h37FF;
defparam \u1_Base_Controller|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \u1_Base_Controller|pwm_counter[6] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[6] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \u1_Base_Controller|Add1~46 (
// Equation(s):
// \u1_Base_Controller|Add1~46_combout  = (((!\u1_Base_Controller|pwm_counter [14] & !\u1_Base_Controller|LessThan0~3_combout )) # (!\u1_Base_Controller|LessThan0~0_combout )) # (!\u1_Base_Controller|Add1~17_combout )

	.dataa(\u1_Base_Controller|Add1~17_combout ),
	.datab(\u1_Base_Controller|pwm_counter [14]),
	.datac(\u1_Base_Controller|LessThan0~3_combout ),
	.datad(\u1_Base_Controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u1_Base_Controller|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|Add1~46 .lut_mask = 16'h57FF;
defparam \u1_Base_Controller|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N9
dffeas \u1_Base_Controller|pwm_counter[7] (
	.clk(\u1_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u1_Base_Controller|Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_Base_Controller|pwm_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_Base_Controller|pwm_counter[7] .is_wysiwyg = "true";
defparam \u1_Base_Controller|pwm_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \u1_Base_Controller|LessThan1~3 (
// Equation(s):
// \u1_Base_Controller|LessThan1~3_combout  = (\u1_Base_Controller|pwm_counter [7] & ((\u1_Base_Controller|pwm_counter [10]) # ((\u1_Base_Controller|pwm_counter [6] & \u1_Base_Controller|pwm_counter [8])))) # (!\u1_Base_Controller|pwm_counter [7] & 
// (\u1_Base_Controller|pwm_counter [10] & ((\u1_Base_Controller|pwm_counter [6]) # (\u1_Base_Controller|pwm_counter [8]))))

	.dataa(\u1_Base_Controller|pwm_counter [7]),
	.datab(\u1_Base_Controller|pwm_counter [6]),
	.datac(\u1_Base_Controller|pwm_counter [8]),
	.datad(\u1_Base_Controller|pwm_counter [10]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan1~3 .lut_mask = 16'hFE80;
defparam \u1_Base_Controller|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \u1_Base_Controller|LessThan1~4 (
// Equation(s):
// \u1_Base_Controller|LessThan1~4_combout  = (value1[3] & ((\u1_Base_Controller|LessThan1~3_combout ) # ((\u1_Base_Controller|pwm_counter [9])))) # (!value1[3] & (\u1_Base_Controller|pwm_counter [10] & ((\u1_Base_Controller|LessThan1~3_combout ) # 
// (\u1_Base_Controller|pwm_counter [9]))))

	.dataa(value1[3]),
	.datab(\u1_Base_Controller|LessThan1~3_combout ),
	.datac(\u1_Base_Controller|pwm_counter [9]),
	.datad(\u1_Base_Controller|pwm_counter [10]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan1~4 .lut_mask = 16'hFCA8;
defparam \u1_Base_Controller|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneive_lcell_comb \u1_Base_Controller|LessThan1~0 (
// Equation(s):
// \u1_Base_Controller|LessThan1~0_combout  = (\u1_Base_Controller|pwm_counter [5]) # ((value1[3]) # ((\u1_Base_Controller|pwm_counter [4] & \u1_Base_Controller|pwm_counter [3])))

	.dataa(\u1_Base_Controller|pwm_counter [4]),
	.datab(\u1_Base_Controller|pwm_counter [5]),
	.datac(\u1_Base_Controller|pwm_counter [3]),
	.datad(value1[3]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan1~0 .lut_mask = 16'hFFEC;
defparam \u1_Base_Controller|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \u1_Base_Controller|LessThan1~1 (
// Equation(s):
// \u1_Base_Controller|LessThan1~1_combout  = (\u1_Base_Controller|pwm_counter [15] & (\u1_Base_Controller|pwm_counter [16] & (\u1_Base_Controller|pwm_counter [12] & \u1_Base_Controller|pwm_counter [13])))

	.dataa(\u1_Base_Controller|pwm_counter [15]),
	.datab(\u1_Base_Controller|pwm_counter [16]),
	.datac(\u1_Base_Controller|pwm_counter [12]),
	.datad(\u1_Base_Controller|pwm_counter [13]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan1~1 .lut_mask = 16'h8000;
defparam \u1_Base_Controller|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneive_lcell_comb \u1_Base_Controller|LessThan1~2 (
// Equation(s):
// \u1_Base_Controller|LessThan1~2_combout  = (\u1_Base_Controller|pwm_counter [11] & (\u1_Base_Controller|LessThan1~1_combout  & \u1_Base_Controller|pwm_counter [14]))

	.dataa(\u1_Base_Controller|pwm_counter [11]),
	.datab(\u1_Base_Controller|LessThan1~1_combout ),
	.datac(gnd),
	.datad(\u1_Base_Controller|pwm_counter [14]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan1~2 .lut_mask = 16'h8800;
defparam \u1_Base_Controller|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \u1_Base_Controller|LessThan1~5 (
// Equation(s):
// \u1_Base_Controller|LessThan1~5_combout  = (\u1_Base_Controller|LessThan1~2_combout  & ((\u1_Base_Controller|LessThan1~4_combout ) # ((\u1_Base_Controller|LessThan1~0_combout  & \u1_Base_Controller|pwm_counter [10]))))

	.dataa(\u1_Base_Controller|LessThan1~4_combout ),
	.datab(\u1_Base_Controller|LessThan1~0_combout ),
	.datac(\u1_Base_Controller|LessThan1~2_combout ),
	.datad(\u1_Base_Controller|pwm_counter [10]),
	.cin(gnd),
	.combout(\u1_Base_Controller|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1_Base_Controller|LessThan1~5 .lut_mask = 16'hE0A0;
defparam \u1_Base_Controller|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneive_lcell_comb \u2_Base_Controller|clk_1MHz~0 (
// Equation(s):
// \u2_Base_Controller|clk_1MHz~0_combout  = !\u2_Base_Controller|clk_1MHz~q 

	.dataa(gnd),
	.datab(\u2_Base_Controller|clk_1MHz~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2_Base_Controller|clk_1MHz~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|clk_1MHz~0 .lut_mask = 16'h3333;
defparam \u2_Base_Controller|clk_1MHz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N6
cycloneive_lcell_comb \u2_Base_Controller|clk_1MHz~feeder (
// Equation(s):
// \u2_Base_Controller|clk_1MHz~feeder_combout  = \u2_Base_Controller|clk_1MHz~0_combout 

	.dataa(gnd),
	.datab(\u2_Base_Controller|clk_1MHz~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2_Base_Controller|clk_1MHz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|clk_1MHz~feeder .lut_mask = 16'hCCCC;
defparam \u2_Base_Controller|clk_1MHz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N7
dffeas \u2_Base_Controller|clk_1MHz (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\u2_Base_Controller|clk_1MHz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1_Base_Controller|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|clk_1MHz .is_wysiwyg = "true";
defparam \u2_Base_Controller|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \u2_Base_Controller|clk_1MHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u2_Base_Controller|clk_1MHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \u2_Base_Controller|clk_1MHz~clkctrl .clock_type = "global clock";
defparam \u2_Base_Controller|clk_1MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \u2_Base_Controller|Add1~0 (
// Equation(s):
// \u2_Base_Controller|Add1~0_combout  = \u2_Base_Controller|pwm_counter [0] $ (GND)
// \u2_Base_Controller|Add1~1  = CARRY(!\u2_Base_Controller|pwm_counter [0])

	.dataa(\u2_Base_Controller|pwm_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~0_combout ),
	.cout(\u2_Base_Controller|Add1~1 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~0 .lut_mask = 16'hAA55;
defparam \u2_Base_Controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \u2_Base_Controller|Add1~50 (
// Equation(s):
// \u2_Base_Controller|Add1~50_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )) # (!\u2_Base_Controller|Add1~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|Add1~0_combout ),
	.datac(\u2_Base_Controller|LessThan0~0_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~50 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \u2_Base_Controller|pwm_counter[0] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[0] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \u2_Base_Controller|Add1~2 (
// Equation(s):
// \u2_Base_Controller|Add1~2_combout  = (\u2_Base_Controller|pwm_counter [1] & ((\u2_Base_Controller|Add1~1 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [1] & (!\u2_Base_Controller|Add1~1 ))
// \u2_Base_Controller|Add1~3  = CARRY((\u2_Base_Controller|pwm_counter [1]) # (!\u2_Base_Controller|Add1~1 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~1 ),
	.combout(\u2_Base_Controller|Add1~2_combout ),
	.cout(\u2_Base_Controller|Add1~3 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~2 .lut_mask = 16'hC3CF;
defparam \u2_Base_Controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \u2_Base_Controller|Add1~49 (
// Equation(s):
// \u2_Base_Controller|Add1~49_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )) # (!\u2_Base_Controller|Add1~2_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|Add1~2_combout ),
	.datac(\u2_Base_Controller|LessThan0~0_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~49 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \u2_Base_Controller|pwm_counter[1] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[1] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \u2_Base_Controller|Add1~4 (
// Equation(s):
// \u2_Base_Controller|Add1~4_combout  = (\u2_Base_Controller|pwm_counter [2] & (!\u2_Base_Controller|Add1~3  & VCC)) # (!\u2_Base_Controller|pwm_counter [2] & (\u2_Base_Controller|Add1~3  $ (GND)))
// \u2_Base_Controller|Add1~5  = CARRY((!\u2_Base_Controller|pwm_counter [2] & !\u2_Base_Controller|Add1~3 ))

	.dataa(\u2_Base_Controller|pwm_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~3 ),
	.combout(\u2_Base_Controller|Add1~4_combout ),
	.cout(\u2_Base_Controller|Add1~5 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~4 .lut_mask = 16'h5A05;
defparam \u2_Base_Controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \u2_Base_Controller|Add1~48 (
// Equation(s):
// \u2_Base_Controller|Add1~48_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )) # (!\u2_Base_Controller|Add1~4_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|Add1~4_combout ),
	.datac(\u2_Base_Controller|LessThan0~0_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~48_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~48 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \u2_Base_Controller|pwm_counter[2] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[2] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \u2_Base_Controller|Add1~6 (
// Equation(s):
// \u2_Base_Controller|Add1~6_combout  = (\u2_Base_Controller|pwm_counter [3] & ((\u2_Base_Controller|Add1~5 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [3] & (!\u2_Base_Controller|Add1~5 ))
// \u2_Base_Controller|Add1~7  = CARRY((\u2_Base_Controller|pwm_counter [3]) # (!\u2_Base_Controller|Add1~5 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~5 ),
	.combout(\u2_Base_Controller|Add1~6_combout ),
	.cout(\u2_Base_Controller|Add1~7 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~6 .lut_mask = 16'hC3CF;
defparam \u2_Base_Controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \u2_Base_Controller|Add1~47 (
// Equation(s):
// \u2_Base_Controller|Add1~47_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~6_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|Add1~6_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~47 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \u2_Base_Controller|pwm_counter[3] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[3] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \u2_Base_Controller|Add1~8 (
// Equation(s):
// \u2_Base_Controller|Add1~8_combout  = (\u2_Base_Controller|pwm_counter [4] & (!\u2_Base_Controller|Add1~7  & VCC)) # (!\u2_Base_Controller|pwm_counter [4] & (\u2_Base_Controller|Add1~7  $ (GND)))
// \u2_Base_Controller|Add1~9  = CARRY((!\u2_Base_Controller|pwm_counter [4] & !\u2_Base_Controller|Add1~7 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~7 ),
	.combout(\u2_Base_Controller|Add1~8_combout ),
	.cout(\u2_Base_Controller|Add1~9 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~8 .lut_mask = 16'h3C03;
defparam \u2_Base_Controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \u2_Base_Controller|Add1~46 (
// Equation(s):
// \u2_Base_Controller|Add1~46_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )) # (!\u2_Base_Controller|Add1~8_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|Add1~8_combout ),
	.datac(\u2_Base_Controller|LessThan0~0_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~46 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N3
dffeas \u2_Base_Controller|pwm_counter[4] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[4] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \u2_Base_Controller|Add1~10 (
// Equation(s):
// \u2_Base_Controller|Add1~10_combout  = (\u2_Base_Controller|pwm_counter [5] & ((\u2_Base_Controller|Add1~9 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [5] & (!\u2_Base_Controller|Add1~9 ))
// \u2_Base_Controller|Add1~11  = CARRY((\u2_Base_Controller|pwm_counter [5]) # (!\u2_Base_Controller|Add1~9 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~9 ),
	.combout(\u2_Base_Controller|Add1~10_combout ),
	.cout(\u2_Base_Controller|Add1~11 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~10 .lut_mask = 16'hC3CF;
defparam \u2_Base_Controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \u2_Base_Controller|Add1~44 (
// Equation(s):
// \u2_Base_Controller|Add1~44_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~10_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|Add1~10_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~44 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N15
dffeas \u2_Base_Controller|pwm_counter[5] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[5] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \u2_Base_Controller|Add1~12 (
// Equation(s):
// \u2_Base_Controller|Add1~12_combout  = (\u2_Base_Controller|pwm_counter [6] & (!\u2_Base_Controller|Add1~11  & VCC)) # (!\u2_Base_Controller|pwm_counter [6] & (\u2_Base_Controller|Add1~11  $ (GND)))
// \u2_Base_Controller|Add1~13  = CARRY((!\u2_Base_Controller|pwm_counter [6] & !\u2_Base_Controller|Add1~11 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~11 ),
	.combout(\u2_Base_Controller|Add1~12_combout ),
	.cout(\u2_Base_Controller|Add1~13 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~12 .lut_mask = 16'h3C03;
defparam \u2_Base_Controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \u2_Base_Controller|Add1~45 (
// Equation(s):
// \u2_Base_Controller|Add1~45_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )) # (!\u2_Base_Controller|Add1~12_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|Add1~12_combout ),
	.datac(\u2_Base_Controller|LessThan0~0_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~45 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N9
dffeas \u2_Base_Controller|pwm_counter[6] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[6] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \u2_Base_Controller|Add1~14 (
// Equation(s):
// \u2_Base_Controller|Add1~14_combout  = (\u2_Base_Controller|pwm_counter [7] & ((\u2_Base_Controller|Add1~13 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [7] & (!\u2_Base_Controller|Add1~13 ))
// \u2_Base_Controller|Add1~15  = CARRY((\u2_Base_Controller|pwm_counter [7]) # (!\u2_Base_Controller|Add1~13 ))

	.dataa(\u2_Base_Controller|pwm_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~13 ),
	.combout(\u2_Base_Controller|Add1~14_combout ),
	.cout(\u2_Base_Controller|Add1~15 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~14 .lut_mask = 16'hA5AF;
defparam \u2_Base_Controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \u2_Base_Controller|Add1~43 (
// Equation(s):
// \u2_Base_Controller|Add1~43_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~14_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|Add1~14_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~43 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \u2_Base_Controller|pwm_counter[7] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[7] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \u2_Base_Controller|Add1~16 (
// Equation(s):
// \u2_Base_Controller|Add1~16_combout  = (\u2_Base_Controller|pwm_counter [8] & (!\u2_Base_Controller|Add1~15  & VCC)) # (!\u2_Base_Controller|pwm_counter [8] & (\u2_Base_Controller|Add1~15  $ (GND)))
// \u2_Base_Controller|Add1~17  = CARRY((!\u2_Base_Controller|pwm_counter [8] & !\u2_Base_Controller|Add1~15 ))

	.dataa(\u2_Base_Controller|pwm_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~15 ),
	.combout(\u2_Base_Controller|Add1~16_combout ),
	.cout(\u2_Base_Controller|Add1~17 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~16 .lut_mask = 16'h5A05;
defparam \u2_Base_Controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \u2_Base_Controller|Add1~42 (
// Equation(s):
// \u2_Base_Controller|Add1~42_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~16_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|LessThan0~2_combout ),
	.datad(\u2_Base_Controller|Add1~16_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~42 .lut_mask = 16'h37FF;
defparam \u2_Base_Controller|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N27
dffeas \u2_Base_Controller|pwm_counter[8] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[8] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \u2_Base_Controller|Add1~18 (
// Equation(s):
// \u2_Base_Controller|Add1~18_combout  = (\u2_Base_Controller|pwm_counter [9] & ((\u2_Base_Controller|Add1~17 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [9] & (!\u2_Base_Controller|Add1~17 ))
// \u2_Base_Controller|Add1~19  = CARRY((\u2_Base_Controller|pwm_counter [9]) # (!\u2_Base_Controller|Add1~17 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~17 ),
	.combout(\u2_Base_Controller|Add1~18_combout ),
	.cout(\u2_Base_Controller|Add1~19 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~18 .lut_mask = 16'hC3CF;
defparam \u2_Base_Controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
cycloneive_lcell_comb \u2_Base_Controller|Add1~20 (
// Equation(s):
// \u2_Base_Controller|Add1~20_combout  = (\u2_Base_Controller|pwm_counter [10] & (!\u2_Base_Controller|Add1~19  & VCC)) # (!\u2_Base_Controller|pwm_counter [10] & (\u2_Base_Controller|Add1~19  $ (GND)))
// \u2_Base_Controller|Add1~21  = CARRY((!\u2_Base_Controller|pwm_counter [10] & !\u2_Base_Controller|Add1~19 ))

	.dataa(\u2_Base_Controller|pwm_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~19 ),
	.combout(\u2_Base_Controller|Add1~20_combout ),
	.cout(\u2_Base_Controller|Add1~21 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~20 .lut_mask = 16'h5A05;
defparam \u2_Base_Controller|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \u2_Base_Controller|Add1~22 (
// Equation(s):
// \u2_Base_Controller|Add1~22_combout  = (((!\u2_Base_Controller|LessThan0~2_combout  & !\u2_Base_Controller|pwm_counter [14])) # (!\u2_Base_Controller|Add1~20_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|LessThan0~0_combout ),
	.datab(\u2_Base_Controller|LessThan0~2_combout ),
	.datac(\u2_Base_Controller|Add1~20_combout ),
	.datad(\u2_Base_Controller|pwm_counter [14]),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~22 .lut_mask = 16'h5F7F;
defparam \u2_Base_Controller|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \u2_Base_Controller|pwm_counter[10] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[10] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
cycloneive_lcell_comb \u2_Base_Controller|Add1~23 (
// Equation(s):
// \u2_Base_Controller|Add1~23_combout  = (\u2_Base_Controller|pwm_counter [11] & ((\u2_Base_Controller|Add1~21 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [11] & (!\u2_Base_Controller|Add1~21 ))
// \u2_Base_Controller|Add1~24  = CARRY((\u2_Base_Controller|pwm_counter [11]) # (!\u2_Base_Controller|Add1~21 ))

	.dataa(\u2_Base_Controller|pwm_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~21 ),
	.combout(\u2_Base_Controller|Add1~23_combout ),
	.cout(\u2_Base_Controller|Add1~24 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~23 .lut_mask = 16'hA5AF;
defparam \u2_Base_Controller|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
cycloneive_lcell_comb \u2_Base_Controller|Add1~39 (
// Equation(s):
// \u2_Base_Controller|Add1~39_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~23_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|Add1~23_combout ),
	.datad(\u2_Base_Controller|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~39 .lut_mask = 16'h3F7F;
defparam \u2_Base_Controller|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \u2_Base_Controller|pwm_counter[11] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[11] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
cycloneive_lcell_comb \u2_Base_Controller|LessThan0~1 (
// Equation(s):
// \u2_Base_Controller|LessThan0~1_combout  = (\u2_Base_Controller|pwm_counter [10]) # ((\u2_Base_Controller|pwm_counter [11]) # (\u2_Base_Controller|pwm_counter [9]))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [10]),
	.datac(\u2_Base_Controller|pwm_counter [11]),
	.datad(\u2_Base_Controller|pwm_counter [9]),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan0~1 .lut_mask = 16'hFFFC;
defparam \u2_Base_Controller|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~2 (
// Equation(s):
// \u2_Base_Controller|LessThan1~2_combout  = (\u2_Base_Controller|pwm_counter [8] & (\u2_Base_Controller|pwm_counter [5] & \u2_Base_Controller|pwm_counter [6]))

	.dataa(\u2_Base_Controller|pwm_counter [8]),
	.datab(gnd),
	.datac(\u2_Base_Controller|pwm_counter [5]),
	.datad(\u2_Base_Controller|pwm_counter [6]),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~2 .lut_mask = 16'hA000;
defparam \u2_Base_Controller|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
cycloneive_lcell_comb \u2_Base_Controller|Add1~25 (
// Equation(s):
// \u2_Base_Controller|Add1~25_combout  = (\u2_Base_Controller|pwm_counter [12] & (!\u2_Base_Controller|Add1~24  & VCC)) # (!\u2_Base_Controller|pwm_counter [12] & (\u2_Base_Controller|Add1~24  $ (GND)))
// \u2_Base_Controller|Add1~26  = CARRY((!\u2_Base_Controller|pwm_counter [12] & !\u2_Base_Controller|Add1~24 ))

	.dataa(\u2_Base_Controller|pwm_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~24 ),
	.combout(\u2_Base_Controller|Add1~25_combout ),
	.cout(\u2_Base_Controller|Add1~26 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~25 .lut_mask = 16'h5A05;
defparam \u2_Base_Controller|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
cycloneive_lcell_comb \u2_Base_Controller|Add1~27 (
// Equation(s):
// \u2_Base_Controller|Add1~27_combout  = (((!\u2_Base_Controller|LessThan0~2_combout  & !\u2_Base_Controller|pwm_counter [14])) # (!\u2_Base_Controller|Add1~25_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|LessThan0~2_combout ),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|pwm_counter [14]),
	.datad(\u2_Base_Controller|Add1~25_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~27 .lut_mask = 16'h37FF;
defparam \u2_Base_Controller|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \u2_Base_Controller|pwm_counter[12] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[12] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \u2_Base_Controller|Add1~28 (
// Equation(s):
// \u2_Base_Controller|Add1~28_combout  = (\u2_Base_Controller|pwm_counter [13] & ((\u2_Base_Controller|Add1~26 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [13] & (!\u2_Base_Controller|Add1~26 ))
// \u2_Base_Controller|Add1~29  = CARRY((\u2_Base_Controller|pwm_counter [13]) # (!\u2_Base_Controller|Add1~26 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~26 ),
	.combout(\u2_Base_Controller|Add1~28_combout ),
	.cout(\u2_Base_Controller|Add1~29 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~28 .lut_mask = 16'hC3CF;
defparam \u2_Base_Controller|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \u2_Base_Controller|Add1~30 (
// Equation(s):
// \u2_Base_Controller|Add1~30_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~28_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|LessThan0~2_combout ),
	.datad(\u2_Base_Controller|Add1~28_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~30 .lut_mask = 16'h37FF;
defparam \u2_Base_Controller|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \u2_Base_Controller|pwm_counter[13] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[13] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~0 (
// Equation(s):
// \u2_Base_Controller|LessThan1~0_combout  = (\u2_Base_Controller|pwm_counter [12] & \u2_Base_Controller|pwm_counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2_Base_Controller|pwm_counter [12]),
	.datad(\u2_Base_Controller|pwm_counter [13]),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~0 .lut_mask = 16'hF000;
defparam \u2_Base_Controller|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
cycloneive_lcell_comb \u2_Base_Controller|LessThan0~2 (
// Equation(s):
// \u2_Base_Controller|LessThan0~2_combout  = (\u2_Base_Controller|LessThan1~0_combout  & ((\u2_Base_Controller|LessThan0~1_combout ) # ((\u2_Base_Controller|pwm_counter [7] & \u2_Base_Controller|LessThan1~2_combout ))))

	.dataa(\u2_Base_Controller|pwm_counter [7]),
	.datab(\u2_Base_Controller|LessThan0~1_combout ),
	.datac(\u2_Base_Controller|LessThan1~2_combout ),
	.datad(\u2_Base_Controller|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan0~2 .lut_mask = 16'hEC00;
defparam \u2_Base_Controller|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \u2_Base_Controller|Add1~31 (
// Equation(s):
// \u2_Base_Controller|Add1~31_combout  = (\u2_Base_Controller|pwm_counter [14] & (!\u2_Base_Controller|Add1~29  & VCC)) # (!\u2_Base_Controller|pwm_counter [14] & (\u2_Base_Controller|Add1~29  $ (GND)))
// \u2_Base_Controller|Add1~32  = CARRY((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|Add1~29 ))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~29 ),
	.combout(\u2_Base_Controller|Add1~31_combout ),
	.cout(\u2_Base_Controller|Add1~32 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~31 .lut_mask = 16'h3C03;
defparam \u2_Base_Controller|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
cycloneive_lcell_comb \u2_Base_Controller|Add1~33 (
// Equation(s):
// \u2_Base_Controller|Add1~33_combout  = (\u2_Base_Controller|pwm_counter [15] & ((\u2_Base_Controller|Add1~32 ) # (GND))) # (!\u2_Base_Controller|pwm_counter [15] & (!\u2_Base_Controller|Add1~32 ))
// \u2_Base_Controller|Add1~34  = CARRY((\u2_Base_Controller|pwm_counter [15]) # (!\u2_Base_Controller|Add1~32 ))

	.dataa(\u2_Base_Controller|pwm_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2_Base_Controller|Add1~32 ),
	.combout(\u2_Base_Controller|Add1~33_combout ),
	.cout(\u2_Base_Controller|Add1~34 ));
// synopsys translate_off
defparam \u2_Base_Controller|Add1~33 .lut_mask = 16'hA5AF;
defparam \u2_Base_Controller|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
cycloneive_lcell_comb \u2_Base_Controller|Add1~35 (
// Equation(s):
// \u2_Base_Controller|Add1~35_combout  = (((!\u2_Base_Controller|LessThan0~2_combout  & !\u2_Base_Controller|pwm_counter [14])) # (!\u2_Base_Controller|Add1~33_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|LessThan0~0_combout ),
	.datab(\u2_Base_Controller|LessThan0~2_combout ),
	.datac(\u2_Base_Controller|Add1~33_combout ),
	.datad(\u2_Base_Controller|pwm_counter [14]),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~35 .lut_mask = 16'h5F7F;
defparam \u2_Base_Controller|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \u2_Base_Controller|pwm_counter[15] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[15] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
cycloneive_lcell_comb \u2_Base_Controller|Add1~36 (
// Equation(s):
// \u2_Base_Controller|Add1~36_combout  = \u2_Base_Controller|Add1~34  $ (\u2_Base_Controller|pwm_counter [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_Base_Controller|pwm_counter [16]),
	.cin(\u2_Base_Controller|Add1~34 ),
	.combout(\u2_Base_Controller|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~36 .lut_mask = 16'h0FF0;
defparam \u2_Base_Controller|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \u2_Base_Controller|Add1~38 (
// Equation(s):
// \u2_Base_Controller|Add1~38_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~36_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|LessThan0~2_combout ),
	.datad(\u2_Base_Controller|Add1~36_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~38 .lut_mask = 16'h37FF;
defparam \u2_Base_Controller|Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \u2_Base_Controller|pwm_counter[16] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[16] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
cycloneive_lcell_comb \u2_Base_Controller|LessThan0~0 (
// Equation(s):
// \u2_Base_Controller|LessThan0~0_combout  = (\u2_Base_Controller|pwm_counter [16] & \u2_Base_Controller|pwm_counter [15])

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [16]),
	.datac(gnd),
	.datad(\u2_Base_Controller|pwm_counter [15]),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan0~0 .lut_mask = 16'hCC00;
defparam \u2_Base_Controller|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
cycloneive_lcell_comb \u2_Base_Controller|Add1~40 (
// Equation(s):
// \u2_Base_Controller|Add1~40_combout  = (((!\u2_Base_Controller|LessThan0~2_combout  & !\u2_Base_Controller|pwm_counter [14])) # (!\u2_Base_Controller|Add1~31_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|LessThan0~0_combout ),
	.datab(\u2_Base_Controller|LessThan0~2_combout ),
	.datac(\u2_Base_Controller|pwm_counter [14]),
	.datad(\u2_Base_Controller|Add1~31_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~40 .lut_mask = 16'h57FF;
defparam \u2_Base_Controller|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \u2_Base_Controller|pwm_counter[14] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[14] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
cycloneive_lcell_comb \u2_Base_Controller|Add1~41 (
// Equation(s):
// \u2_Base_Controller|Add1~41_combout  = (((!\u2_Base_Controller|pwm_counter [14] & !\u2_Base_Controller|LessThan0~2_combout )) # (!\u2_Base_Controller|Add1~18_combout )) # (!\u2_Base_Controller|LessThan0~0_combout )

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|LessThan0~2_combout ),
	.datad(\u2_Base_Controller|Add1~18_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|Add1~41 .lut_mask = 16'h37FF;
defparam \u2_Base_Controller|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N21
dffeas \u2_Base_Controller|pwm_counter[9] (
	.clk(\u2_Base_Controller|clk_1MHz~clkctrl_outclk ),
	.d(\u2_Base_Controller|Add1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_Base_Controller|pwm_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_Base_Controller|pwm_counter[9] .is_wysiwyg = "true";
defparam \u2_Base_Controller|pwm_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~3 (
// Equation(s):
// \u2_Base_Controller|LessThan1~3_combout  = (\u2_Base_Controller|pwm_counter [3]) # ((\u2_Base_Controller|pwm_counter [1] & \u2_Base_Controller|pwm_counter [2]))

	.dataa(\u2_Base_Controller|pwm_counter [1]),
	.datab(\u2_Base_Controller|pwm_counter [3]),
	.datac(\u2_Base_Controller|pwm_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~3 .lut_mask = 16'hECEC;
defparam \u2_Base_Controller|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (!state[0] & \Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'h0F00;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (state[1] & ((!\Equal1~4_combout ) # (!state[0])))

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'h0CCC;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N27
dffeas \value2[10] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector41~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(value2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \value2[10] .is_wysiwyg = "true";
defparam \value2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~4 (
// Equation(s):
// \u2_Base_Controller|LessThan1~4_combout  = (\u2_Base_Controller|LessThan1~2_combout  & ((\u2_Base_Controller|LessThan1~3_combout  & ((value2[10]) # (\u2_Base_Controller|pwm_counter [4]))) # (!\u2_Base_Controller|LessThan1~3_combout  & (value2[10] & 
// \u2_Base_Controller|pwm_counter [4]))))

	.dataa(\u2_Base_Controller|LessThan1~2_combout ),
	.datab(\u2_Base_Controller|LessThan1~3_combout ),
	.datac(value2[10]),
	.datad(\u2_Base_Controller|pwm_counter [4]),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~4 .lut_mask = 16'hA880;
defparam \u2_Base_Controller|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~5 (
// Equation(s):
// \u2_Base_Controller|LessThan1~5_combout  = (\u2_Base_Controller|pwm_counter [9] & (((\u2_Base_Controller|pwm_counter [7] & \u2_Base_Controller|LessThan1~4_combout )))) # (!\u2_Base_Controller|pwm_counter [9] & ((\u2_Base_Controller|pwm_counter [7] & 
// (\u2_Base_Controller|pwm_counter [8])) # (!\u2_Base_Controller|pwm_counter [7] & ((\u2_Base_Controller|LessThan1~4_combout )))))

	.dataa(\u2_Base_Controller|pwm_counter [8]),
	.datab(\u2_Base_Controller|pwm_counter [9]),
	.datac(\u2_Base_Controller|pwm_counter [7]),
	.datad(\u2_Base_Controller|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~5 .lut_mask = 16'hE320;
defparam \u2_Base_Controller|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N25
dffeas \value2[7] (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\Equal0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector41~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(value2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \value2[7] .is_wysiwyg = "true";
defparam \value2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~6 (
// Equation(s):
// \u2_Base_Controller|LessThan1~6_combout  = (\u2_Base_Controller|pwm_counter [9] & ((\u2_Base_Controller|LessThan1~5_combout ) # (!value2[7]))) # (!\u2_Base_Controller|pwm_counter [9] & (\u2_Base_Controller|LessThan1~5_combout  & !value2[7]))

	.dataa(gnd),
	.datab(\u2_Base_Controller|pwm_counter [9]),
	.datac(\u2_Base_Controller|LessThan1~5_combout ),
	.datad(value2[7]),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~6 .lut_mask = 16'hC0FC;
defparam \u2_Base_Controller|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~1 (
// Equation(s):
// \u2_Base_Controller|LessThan1~1_combout  = (\u2_Base_Controller|pwm_counter [14] & (\u2_Base_Controller|LessThan0~0_combout  & (\u2_Base_Controller|pwm_counter [11] & \u2_Base_Controller|LessThan1~0_combout )))

	.dataa(\u2_Base_Controller|pwm_counter [14]),
	.datab(\u2_Base_Controller|LessThan0~0_combout ),
	.datac(\u2_Base_Controller|pwm_counter [11]),
	.datad(\u2_Base_Controller|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~1 .lut_mask = 16'h8000;
defparam \u2_Base_Controller|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
cycloneive_lcell_comb \u2_Base_Controller|LessThan1~7 (
// Equation(s):
// \u2_Base_Controller|LessThan1~7_combout  = (\u2_Base_Controller|LessThan1~1_combout  & ((\u2_Base_Controller|LessThan1~6_combout  & ((\u2_Base_Controller|pwm_counter [10]) # (value2[10]))) # (!\u2_Base_Controller|LessThan1~6_combout  & 
// (\u2_Base_Controller|pwm_counter [10] & value2[10]))))

	.dataa(\u2_Base_Controller|LessThan1~6_combout ),
	.datab(\u2_Base_Controller|pwm_counter [10]),
	.datac(value2[10]),
	.datad(\u2_Base_Controller|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u2_Base_Controller|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u2_Base_Controller|LessThan1~7 .lut_mask = 16'hE800;
defparam \u2_Base_Controller|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
cycloneive_lcell_comb \led~0 (
// Equation(s):
// \led~0_combout  = !\ir~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led~0_combout ),
	.cout());
// synopsys translate_off
defparam \led~0 .lut_mask = 16'h0F0F;
defparam \led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \led~reg0 (
	.clk(\clk_50MHz~inputclkctrl_outclk ),
	.d(\led~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led~reg0 .is_wysiwyg = "true";
defparam \led~reg0 .power_up = "low";
// synopsys translate_on

assign pwm_signal1 = \pwm_signal1~output_o ;

assign pwm_signal2 = \pwm_signal2~output_o ;

assign led = \led~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
