# SV-Skeleton-Testbench-using-Modelsim-
A skeleton testbench demonstarting how to use System Verilog's OOP side to set up a testing framework centered around formal equivalence verification (FEV).
