#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: sc_dyn_merged_compute_units.h
#include "sc_dyn_merged_compute_units.h"

#include "hw_classes.h"

struct in_pw_math_in_oc03_2_to_in_store_to_in_to_gp_220492_1_cache {
	// RAM Box: {[0, 247], [0, 247]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_cache {
  // # of banks: 1
  in_pw_math_in_oc03_2_to_in_store_to_in_to_gp_220492_1_cache in_pw_math_in_oc03_2_to_in_store_to_in_to_gp_220492_1;
};



inline void in_pw_math_in_oc03_2_write(hw_uint<32> & in_pw_math_in_oc03_2, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
  in.in_pw_math_in_oc03_2_to_in_store_to_in_to_gp_220492_1.push(in_pw_math_in_oc03_2);
}

inline hw_uint<32>  in_store_to_in_to_gp_220492_1_select(in_cache& in, int root, int in_ld1, int in_ld0, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_store_to_in_to_gp_220492_1 read pattern: { store_to_in_to_gp_220492[root = 0, in_ld1, in_ld0] -> in[in_ld0, in_ld1] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  // Read schedule : { store_to_in_to_gp_220492[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 1] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  // Write schedule: { pw_math_in_oc03[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 247 and 0 <= pw_math_in_oc02 <= 247 }
  auto value_in_pw_math_in_oc03_2 = in.in_pw_math_in_oc03_2_to_in_store_to_in_to_gp_220492_1.peek(/* one reader or all rams */ 0);
  return value_in_pw_math_in_oc03_2;
  return 0;
}

// # of bundles = 2
// pw_math_in_oc03_write
//	in_pw_math_in_oc03_2
inline void in_pw_math_in_oc03_write_bundle_write(hw_uint<32>& pw_math_in_oc03_write, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02, int dynamic_address) {
	hw_uint<32>  in_pw_math_in_oc03_2_res = pw_math_in_oc03_write.extract<0, 31>();
	in_pw_math_in_oc03_2_write(in_pw_math_in_oc03_2_res, in, root, pw_math_in_oc01, pw_math_in_oc02, dynamic_address);
}

// store_to_in_to_gp_220492_read
//	in_store_to_in_to_gp_220492_1
inline hw_uint<32> in_store_to_in_to_gp_220492_read_bundle_read(in_cache& in, int root, int in_ld1, int in_ld0, int dynamic_address) {
  // # of ports in bundle: 1
    // in_store_to_in_to_gp_220492_1

	hw_uint<32> result;
	hw_uint<32>  in_store_to_in_to_gp_220492_1_res = in_store_to_in_to_gp_220492_1_select(in, root, in_ld1, in_ld0, dynamic_address);
	set_at<0, 32>(result, in_store_to_in_to_gp_220492_1_res);
	return result;
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void pw_math_in_oc03(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */in_oc, in_cache& in, int root, int pw_math_in_oc01, int pw_math_in_oc02) {
  // Dynamic address computation

	// Consume: in_oc
	auto in_oc__lp_pw_math_in_oc02__p___m_60_rp__p_60_c______lp_pw_math_in_oc01__p___m_60_rp__p_60_value = in_oc.read();
	auto compute_result = id(in_oc__lp_pw_math_in_oc02__p___m_60_rp__p_60_c______lp_pw_math_in_oc01__p___m_60_rp__p_60_value);
	// Produce: in
	in_pw_math_in_oc03_write_bundle_write(/* arg names */compute_result, in, root, pw_math_in_oc01, pw_math_in_oc02, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_in_to_gp_220492(in_cache& in, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */in_to_gp_22049, int root, int in_ld1, int in_ld0) {
  // Dynamic address computation

	// Consume: in
	auto in_in_ld0_c__in_ld1_value = in_store_to_in_to_gp_220492_read_bundle_read(in/* source_delay */, root, in_ld1, in_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: in_to_gp_22049
	in_to_gp_22049.write(in_in_ld0_c__in_ld1_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_pw_math_in_oc01_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_oc, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_to_gp_22049) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_pw_math_in_oc01__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_in_oc03[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 247 and 0 <= pw_math_in_oc02 <= 247; store_to_in_to_gp_220492[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 1] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
//   { pw_math_in_oc03[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> [pw_math_in_oc01, pw_math_in_oc02, 0] : 0 <= pw_math_in_oc01 <= 247 and 0 <= pw_math_in_oc02 <= 247 }
// Condition for pw_math_in_oc03(((i2 == 0) && (i0 >= 0) && (247 - i0 >= 0) && (i1 >= 0) && (247 - i1 >= 0)))
//   { store_to_in_to_gp_220492[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 1] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
// Condition for store_to_in_to_gp_220492(((-1 + i2 == 0) && (i0 >= 0) && (247 - i0 >= 0) && (i1 >= 0) && (247 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 247; c0 += 1)
  for (int c1 = 0; c1 <= 247; c1 += 1) {
    pw_math_in_oc03(0, c0, c1);
    store_to_in_to_gp_220492(0, c0, c1);
  }

  */
	for (int c0 = 0; c0 <= 247; c0 += 1)
	  for (int c1 = 0; c1 <= 247; c1 += 1) {
	    pw_math_in_oc03(in_oc /* buf name */, in, 0, c0, c1);
	    store_to_in_to_gp_220492(in /* buf name */, in_to_gp_22049, 0, c0, c1);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_pw_math_in_oc01__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_oc, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_to_gp_22049, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_pw_math_in_oc01_(in_oc, in_to_gp_22049);
  }
}
#include "hw_classes.h"

struct stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_to_stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1_cache {
	// RAM Box: {[0, 127], [0, 127]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_59_FIFO_buf2044_cache {
  // # of banks: 1
  stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_to_stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1_cache stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_to_stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1;
};



inline void stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_write(hw_uint<32> & stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2, stencil_59_FIFO_buf2044_cache& stencil_59_FIFO_buf2044, int root, int stencil_59_ld1, int stencil_59_ld0, int dynamic_address) {
  stencil_59_FIFO_buf2044.stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_to_stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1.push(stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2);
}

inline hw_uint<32>  stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1_select(stencil_59_FIFO_buf2044_cache& stencil_59_FIFO_buf2044, int root, int pw_math_stencil_59364365, int pw_math_stencil_59364366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1 read pattern: { pw_math_stencil_59364367[root = 0, pw_math_stencil_59364365, pw_math_stencil_59364366] -> stencil_59_FIFO_buf2044[pw_math_stencil_59364366, pw_math_stencil_59364365] : 0 <= pw_math_stencil_59364365 <= 127 and 0 <= pw_math_stencil_59364366 <= 127 }
  // Read schedule : { pw_math_stencil_59364367[root = 0, pw_math_stencil_59364365, pw_math_stencil_59364366] -> [pw_math_stencil_59364365, pw_math_stencil_59364366, 1] : 0 <= pw_math_stencil_59364365 <= 127 and 0 <= pw_math_stencil_59364366 <= 127 }
  // Write schedule: { load_to_stencil_59_FIFO_buf20442[root = 0, stencil_59_ld1, stencil_59_ld0] -> [stencil_59_ld1, stencil_59_ld0, 0] : 0 <= stencil_59_ld1 <= 127 and 0 <= stencil_59_ld0 <= 127 }
  auto value_stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2 = stencil_59_FIFO_buf2044.stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_to_stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1.peek(/* one reader or all rams */ 0);
  return value_stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2;
  return 0;
}

// # of bundles = 2
// load_to_stencil_59_FIFO_buf20442_write
//	stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2
inline void stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_write_bundle_write(hw_uint<32>& load_to_stencil_59_FIFO_buf20442_write, stencil_59_FIFO_buf2044_cache& stencil_59_FIFO_buf2044, int root, int stencil_59_ld1, int stencil_59_ld0, int dynamic_address) {
	hw_uint<32>  stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_res = load_to_stencil_59_FIFO_buf20442_write.extract<0, 31>();
	stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_write(stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_2_res, stencil_59_FIFO_buf2044, root, stencil_59_ld1, stencil_59_ld0, dynamic_address);
}

// pw_math_stencil_59364367_read
//	stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1
inline hw_uint<32> stencil_59_FIFO_buf2044_pw_math_stencil_59364367_read_bundle_read(stencil_59_FIFO_buf2044_cache& stencil_59_FIFO_buf2044, int root, int pw_math_stencil_59364365, int pw_math_stencil_59364366, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1

	hw_uint<32> result;
	hw_uint<32>  stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1_res = stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1_select(stencil_59_FIFO_buf2044, root, pw_math_stencil_59364365, pw_math_stencil_59364366, dynamic_address);
	set_at<0, 32>(result, stencil_59_FIFO_buf2044_pw_math_stencil_59364367_1_res);
	return result;
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void pw_math_stencil_59364367(stencil_59_FIFO_buf2044_cache& stencil_59_FIFO_buf2044, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */out, int root, int pw_math_stencil_59364365, int pw_math_stencil_59364366) {
  // Dynamic address computation

	// Consume: stencil_59_FIFO_buf2044
	auto stencil_59_FIFO_buf2044_pw_math_stencil_59364366_p_0_c___pw_math_stencil_59364365_p_0_value = stencil_59_FIFO_buf2044_pw_math_stencil_59364367_read_bundle_read(stencil_59_FIFO_buf2044/* source_delay */, root, pw_math_stencil_59364365, pw_math_stencil_59364366, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id(stencil_59_FIFO_buf2044_pw_math_stencil_59364366_p_0_c___pw_math_stencil_59364365_p_0_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_59_FIFO_buf20442(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_59_to_gp_12105, stencil_59_FIFO_buf2044_cache& stencil_59_FIFO_buf2044, int root, int stencil_59_ld1, int stencil_59_ld0) {
  // Dynamic address computation

	// Consume: stencil_59_to_gp_12105
	auto stencil_59_to_gp_12105_stencil_59_ld0_c__stencil_59_ld1_value = stencil_59_to_gp_12105.read();
	// Produce: stencil_59_FIFO_buf2044
	stencil_59_FIFO_buf2044_load_to_stencil_59_FIFO_buf20442_write_bundle_write(/* arg names */stencil_59_to_gp_12105_stencil_59_ld0_c__stencil_59_ld1_value, stencil_59_FIFO_buf2044, root, stencil_59_ld1, stencil_59_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_pw_math_stencil_59364365_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_59_to_gp_12105, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_pw_math_stencil_59364365__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_59_FIFO_buf2044_cache stencil_59_FIFO_buf2044;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_59_FIFO_buf20442[root = 0, stencil_59_ld1, stencil_59_ld0] -> [stencil_59_ld1, stencil_59_ld0, 0] : 0 <= stencil_59_ld1 <= 127 and 0 <= stencil_59_ld0 <= 127; pw_math_stencil_59364367[root = 0, pw_math_stencil_59364365, pw_math_stencil_59364366] -> [pw_math_stencil_59364365, pw_math_stencil_59364366, 1] : 0 <= pw_math_stencil_59364365 <= 127 and 0 <= pw_math_stencil_59364366 <= 127 }
//   { load_to_stencil_59_FIFO_buf20442[root = 0, stencil_59_ld1, stencil_59_ld0] -> [stencil_59_ld1, stencil_59_ld0, 0] : 0 <= stencil_59_ld1 <= 127 and 0 <= stencil_59_ld0 <= 127 }
// Condition for load_to_stencil_59_FIFO_buf20442(((i2 == 0) && (i0 >= 0) && (127 - i0 >= 0) && (i1 >= 0) && (127 - i1 >= 0)))
//   { pw_math_stencil_59364367[root = 0, pw_math_stencil_59364365, pw_math_stencil_59364366] -> [pw_math_stencil_59364365, pw_math_stencil_59364366, 1] : 0 <= pw_math_stencil_59364365 <= 127 and 0 <= pw_math_stencil_59364366 <= 127 }
// Condition for pw_math_stencil_59364367(((-1 + i2 == 0) && (i0 >= 0) && (127 - i0 >= 0) && (i1 >= 0) && (127 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 127; c0 += 1)
  for (int c1 = 0; c1 <= 127; c1 += 1) {
    load_to_stencil_59_FIFO_buf20442(0, c0, c1);
    pw_math_stencil_59364367(0, c0, c1);
  }

  */
	for (int c0 = 0; c0 <= 127; c0 += 1)
	  for (int c1 = 0; c1 <= 127; c1 += 1) {
	    load_to_stencil_59_FIFO_buf20442(stencil_59_to_gp_12105 /* buf name */, stencil_59_FIFO_buf2044, 0, c0, c1);
	    pw_math_stencil_59364367(stencil_59_FIFO_buf2044 /* buf name */, out, 0, c0, c1);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_pw_math_stencil_59364365__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_59_to_gp_12105, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_pw_math_stencil_59364365_(stencil_59_to_gp_12105, out);
  }
}
#include "hw_classes.h"

struct stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9_cache {
	// RAM Box: {[0, 215], [0, 215]}
	// Capacity: 435
	// # of read delays: 9
  // 0, 1, 2, 216, 217, 218, 432, 433, 434
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 213> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 213> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_215() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_216() {
		return f6;
	}

	inline hw_uint<32>  peek_217() {
		return f8;
	}

	inline hw_uint<32>  peek_218() {
		return f10;
	}

	inline hw_uint<32>  peek_431() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_432() {
		return f12;
	}

	inline hw_uint<32>  peek_433() {
		return f14;
	}

	inline hw_uint<32>  peek_434() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 213
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 213 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 213
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 213 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_15_FIFO_buf1996_cache {
  // # of banks: 1
  stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9_cache stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9;
};



inline void stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_write(hw_uint<32> & stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12, stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_15_ld1, int stencil_15_ld0, int dynamic_address) {
  stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.push(stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12);
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_10_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_10 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[1 + stencil_16101, stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_433();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_11_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_11 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[2 + stencil_16101, stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_432();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_3_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_3 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[stencil_16101, 2 + stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_2();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_4_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_4 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[1 + stencil_16101, 2 + stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_1();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_5_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_5 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[2 + stencil_16101, 2 + stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_0();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_6_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_6 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[stencil_16101, 1 + stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_218();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_7_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_7 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[1 + stencil_16101, 1 + stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_217();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_8_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_8 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[2 + stencil_16101, 1 + stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_216();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

inline hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_9_select(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_FIFO_buf1996_stencil_16101_merged1861_9 read pattern: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> stencil_15_FIFO_buf1996[stencil_16101, stencil_16100] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Read schedule : { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  // Write schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
  auto value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12 = stencil_15_FIFO_buf1996.stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_merged_banks_9.peek_434();
  return value_stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_15_FIFO_buf19962_write
//	stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12
inline void stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_write_bundle_write(hw_uint<32>& load_to_stencil_15_FIFO_buf19962_write, stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_15_ld1, int stencil_15_ld0, int dynamic_address) {
	hw_uint<32>  stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_res = load_to_stencil_15_FIFO_buf19962_write.extract<0, 31>();
	stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_write(stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_12_res, stencil_15_FIFO_buf1996, root, stencil_15_ld1, stencil_15_ld0, dynamic_address);
}

// stencil_16101_merged1861_read
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_3
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_4
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_5
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_6
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_7
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_8
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_9
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_10
//	stencil_15_FIFO_buf1996_stencil_16101_merged1861_11
inline hw_uint<288> stencil_15_FIFO_buf1996_stencil_16101_merged1861_read_bundle_read(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_3
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_4
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_5
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_6
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_7
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_8
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_9
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_10
    // stencil_15_FIFO_buf1996_stencil_16101_merged1861_11

	hw_uint<288> result;
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_3_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_3_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<0, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_3_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_4_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_4_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<32, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_4_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_5_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_5_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<64, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_5_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_6_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_6_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<96, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_6_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_7_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_7_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<128, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_7_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_8_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_8_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<160, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_8_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_9_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_9_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<192, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_9_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_10_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_10_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<224, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_10_res);
	hw_uint<32>  stencil_15_FIFO_buf1996_stencil_16101_merged1861_11_res = stencil_15_FIFO_buf1996_stencil_16101_merged1861_11_select(stencil_15_FIFO_buf1996, root, stencil_16100, stencil_16101, dynamic_address);
	set_at<256, 288>(result, stencil_15_FIFO_buf1996_stencil_16101_merged1861_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_16_stencil_16101_merged1861_2_to_stencil_16_store_to_stencil_16_to_gp_1120585_1_cache {
	// RAM Box: {[0, 213], [0, 213]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_16_cache {
  // # of banks: 1
  stencil_16_stencil_16101_merged1861_2_to_stencil_16_store_to_stencil_16_to_gp_1120585_1_cache stencil_16_stencil_16101_merged1861_2_to_stencil_16_store_to_stencil_16_to_gp_1120585_1;
};



inline void stencil_16_stencil_16101_merged1861_2_write(hw_uint<32> & stencil_16_stencil_16101_merged1861_2, stencil_16_cache& stencil_16, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
  stencil_16.stencil_16_stencil_16101_merged1861_2_to_stencil_16_store_to_stencil_16_to_gp_1120585_1.push(stencil_16_stencil_16101_merged1861_2);
}

inline hw_uint<32>  stencil_16_store_to_stencil_16_to_gp_1120585_1_select(stencil_16_cache& stencil_16, int root, int stencil_16_ld4, int stencil_16_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_store_to_stencil_16_to_gp_1120585_1 read pattern: { store_to_stencil_16_to_gp_1120585[root = 0, stencil_16_ld4, stencil_16_ld3] -> stencil_16[stencil_16_ld3, stencil_16_ld4] : 0 <= stencil_16_ld4 <= 213 and 0 <= stencil_16_ld3 <= 213 }
  // Read schedule : { store_to_stencil_16_to_gp_1120585[root = 0, stencil_16_ld4, stencil_16_ld3] -> [2 + stencil_16_ld4, 2 + stencil_16_ld3, 2] : 0 <= stencil_16_ld4 <= 213 and 0 <= stencil_16_ld3 <= 213 }
  // Write schedule: { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
  auto value_stencil_16_stencil_16101_merged1861_2 = stencil_16.stencil_16_stencil_16101_merged1861_2_to_stencil_16_store_to_stencil_16_to_gp_1120585_1.peek(/* one reader or all rams */ 0);
  return value_stencil_16_stencil_16101_merged1861_2;
  return 0;
}

// # of bundles = 2
// stencil_16101_merged1861_write
//	stencil_16_stencil_16101_merged1861_2
inline void stencil_16_stencil_16101_merged1861_write_bundle_write(hw_uint<32>& stencil_16101_merged1861_write, stencil_16_cache& stencil_16, int root, int stencil_16100, int stencil_16101, int dynamic_address) {
	hw_uint<32>  stencil_16_stencil_16101_merged1861_2_res = stencil_16101_merged1861_write.extract<0, 31>();
	stencil_16_stencil_16101_merged1861_2_write(stencil_16_stencil_16101_merged1861_2_res, stencil_16, root, stencil_16100, stencil_16101, dynamic_address);
}

// store_to_stencil_16_to_gp_1120585_read
//	stencil_16_store_to_stencil_16_to_gp_1120585_1
inline hw_uint<32> stencil_16_store_to_stencil_16_to_gp_1120585_read_bundle_read(stencil_16_cache& stencil_16, int root, int stencil_16_ld4, int stencil_16_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_16_store_to_stencil_16_to_gp_1120585_1

	hw_uint<32> result;
	hw_uint<32>  stencil_16_store_to_stencil_16_to_gp_1120585_1_res = stencil_16_store_to_stencil_16_to_gp_1120585_1_select(stencil_16, root, stencil_16_ld4, stencil_16_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_16_store_to_stencil_16_to_gp_1120585_1_res);
	return result;
}

// Total re-use buffer capacity: 13888 bits


// Operation logic
inline void stencil_16101_merged1861(stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, stencil_16_cache& stencil_16, int root, int stencil_16100, int stencil_16101) {
  // Dynamic address computation

	// Consume: stencil_15_FIFO_buf1996
	auto stencil_15_FIFO_buf1996__lp_stencil_16101__p___m_43_rp___p___m_1_p_44_c________lp_stencil_16100__p___m_43_rp___p__1_p_44_value = stencil_15_FIFO_buf1996_stencil_16101_merged1861_read_bundle_read(stencil_15_FIFO_buf1996/* source_delay */, root, stencil_16100, stencil_16101, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_16101_cu1859(stencil_15_FIFO_buf1996__lp_stencil_16101__p___m_43_rp___p___m_1_p_44_c________lp_stencil_16100__p___m_43_rp___p__1_p_44_value);
	// Produce: stencil_16
	stencil_16_stencil_16101_merged1861_write_bundle_write(/* arg names */compute_result, stencil_16, root, stencil_16100, stencil_16101, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_15_FIFO_buf19962(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_15_to_gp_102057, stencil_15_FIFO_buf1996_cache& stencil_15_FIFO_buf1996, int root, int stencil_15_ld1, int stencil_15_ld0) {
  // Dynamic address computation

	// Consume: stencil_15_to_gp_102057
	auto stencil_15_to_gp_102057_stencil_15_ld0_c__stencil_15_ld1_value = stencil_15_to_gp_102057.read();
	// Produce: stencil_15_FIFO_buf1996
	stencil_15_FIFO_buf1996_load_to_stencil_15_FIFO_buf19962_write_bundle_write(/* arg names */stencil_15_to_gp_102057_stencil_15_ld0_c__stencil_15_ld1_value, stencil_15_FIFO_buf1996, root, stencil_15_ld1, stencil_15_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_16_to_gp_1120585(stencil_16_cache& stencil_16, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_16_to_gp_112058, int root, int stencil_16_ld4, int stencil_16_ld3) {
  // Dynamic address computation

	// Consume: stencil_16
	auto stencil_16_stencil_16_ld3_c__stencil_16_ld4_value = stencil_16_store_to_stencil_16_to_gp_1120585_read_bundle_read(stencil_16/* source_delay */, root, stencil_16_ld4, stencil_16_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_16_to_gp_112058
	stencil_16_to_gp_112058.write(stencil_16_stencil_16_ld3_c__stencil_16_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_16100_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_15_to_gp_102057, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_16_to_gp_112058) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_16100__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_15_FIFO_buf1996_cache stencil_15_FIFO_buf1996;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_16_cache stencil_16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215; store_to_stencil_16_to_gp_1120585[root = 0, stencil_16_ld4, stencil_16_ld3] -> [2 + stencil_16_ld4, 2 + stencil_16_ld3, 2] : 0 <= stencil_16_ld4 <= 213 and 0 <= stencil_16_ld3 <= 213; stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
//   { load_to_stencil_15_FIFO_buf19962[root = 0, stencil_15_ld1, stencil_15_ld0] -> [stencil_15_ld1, stencil_15_ld0, 0] : 0 <= stencil_15_ld1 <= 215 and 0 <= stencil_15_ld0 <= 215 }
// Condition for load_to_stencil_15_FIFO_buf19962(((i2 == 0) && (i0 >= 0) && (215 - i0 >= 0) && (i1 >= 0) && (215 - i1 >= 0)))
//   { store_to_stencil_16_to_gp_1120585[root = 0, stencil_16_ld4, stencil_16_ld3] -> [2 + stencil_16_ld4, 2 + stencil_16_ld3, 2] : 0 <= stencil_16_ld4 <= 213 and 0 <= stencil_16_ld3 <= 213 }
// Condition for store_to_stencil_16_to_gp_1120585(((-2 + i2 == 0) && (-2 + i0 >= 0) && (215 - i0 >= 0) && (-2 + i1 >= 0) && (215 - i1 >= 0)))
//   { stencil_16101_merged1861[root = 0, stencil_16100, stencil_16101] -> [2 + stencil_16100, 2 + stencil_16101, 1] : 0 <= stencil_16100 <= 213 and 0 <= stencil_16101 <= 213 }
// Condition for stencil_16101_merged1861(((-1 + i2 == 0) && (-2 + i0 >= 0) && (215 - i0 >= 0) && (-2 + i1 >= 0) && (215 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 215; c0 += 1)
  for (int c1 = 0; c1 <= 215; c1 += 1) {
    load_to_stencil_15_FIFO_buf19962(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_16101_merged1861(0, c0 - 2, c1 - 2);
      store_to_stencil_16_to_gp_1120585(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 215; c0 += 1)
	  for (int c1 = 0; c1 <= 215; c1 += 1) {
	    load_to_stencil_15_FIFO_buf19962(stencil_15_to_gp_102057 /* buf name */, stencil_15_FIFO_buf1996, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_16101_merged1861(stencil_15_FIFO_buf1996 /* buf name */, stencil_16, 0, c0 - 2, c1 - 2);
	      store_to_stencil_16_to_gp_1120585(stencil_16 /* buf name */, stencil_16_to_gp_112058, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_16100__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_15_to_gp_102057, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_16_to_gp_112058, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_16100_(stencil_15_to_gp_102057, stencil_16_to_gp_112058);
  }
}
#include "hw_classes.h"

struct stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9_cache {
	// RAM Box: {[0, 213], [0, 213]}
	// Capacity: 431
	// # of read delays: 9
  // 0, 1, 2, 214, 215, 216, 428, 429, 430
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 211> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 211> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_213() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_214() {
		return f6;
	}

	inline hw_uint<32>  peek_215() {
		return f8;
	}

	inline hw_uint<32>  peek_216() {
		return f10;
	}

	inline hw_uint<32>  peek_427() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_428() {
		return f12;
	}

	inline hw_uint<32>  peek_429() {
		return f14;
	}

	inline hw_uint<32>  peek_430() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 211
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 211 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 211
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 211 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_16_FIFO_buf1997_cache {
  // # of banks: 1
  stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9_cache stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9;
};



inline void stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_write(hw_uint<32> & stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12, stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_16_ld1, int stencil_16_ld0, int dynamic_address) {
  stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.push(stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12);
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_10_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_10 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[1 + stencil_17107, stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_429();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_11_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_11 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[2 + stencil_17107, stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_428();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_3_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_3 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[stencil_17107, 2 + stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_2();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_4_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_4 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[1 + stencil_17107, 2 + stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_1();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_5_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_5 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[2 + stencil_17107, 2 + stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_0();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_6_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_6 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[stencil_17107, 1 + stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_216();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_7_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_7 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[1 + stencil_17107, 1 + stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_215();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_8_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_8 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[2 + stencil_17107, 1 + stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_214();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

inline hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_9_select(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_16_FIFO_buf1997_stencil_17107_merged1864_9 read pattern: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> stencil_16_FIFO_buf1997[stencil_17107, stencil_17106] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Read schedule : { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  // Write schedule: { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
  auto value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12 = stencil_16_FIFO_buf1997.stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_merged_banks_9.peek_430();
  return value_stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_16_FIFO_buf19972_write
//	stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12
inline void stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_write_bundle_write(hw_uint<32>& load_to_stencil_16_FIFO_buf19972_write, stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_16_ld1, int stencil_16_ld0, int dynamic_address) {
	hw_uint<32>  stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_res = load_to_stencil_16_FIFO_buf19972_write.extract<0, 31>();
	stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_write(stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_12_res, stencil_16_FIFO_buf1997, root, stencil_16_ld1, stencil_16_ld0, dynamic_address);
}

// stencil_17107_merged1864_read
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_3
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_4
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_5
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_6
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_7
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_8
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_9
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_10
//	stencil_16_FIFO_buf1997_stencil_17107_merged1864_11
inline hw_uint<288> stencil_16_FIFO_buf1997_stencil_17107_merged1864_read_bundle_read(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_3
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_4
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_5
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_6
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_7
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_8
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_9
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_10
    // stencil_16_FIFO_buf1997_stencil_17107_merged1864_11

	hw_uint<288> result;
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_3_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_3_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<0, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_3_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_4_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_4_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<32, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_4_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_5_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_5_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<64, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_5_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_6_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_6_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<96, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_6_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_7_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_7_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<128, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_7_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_8_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_8_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<160, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_8_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_9_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_9_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<192, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_9_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_10_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_10_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<224, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_10_res);
	hw_uint<32>  stencil_16_FIFO_buf1997_stencil_17107_merged1864_11_res = stencil_16_FIFO_buf1997_stencil_17107_merged1864_11_select(stencil_16_FIFO_buf1997, root, stencil_17106, stencil_17107, dynamic_address);
	set_at<256, 288>(result, stencil_16_FIFO_buf1997_stencil_17107_merged1864_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_17_stencil_17107_merged1864_2_to_stencil_17_store_to_stencil_17_to_gp_1220595_1_cache {
	// RAM Box: {[0, 211], [0, 211]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_17_cache {
  // # of banks: 1
  stencil_17_stencil_17107_merged1864_2_to_stencil_17_store_to_stencil_17_to_gp_1220595_1_cache stencil_17_stencil_17107_merged1864_2_to_stencil_17_store_to_stencil_17_to_gp_1220595_1;
};



inline void stencil_17_stencil_17107_merged1864_2_write(hw_uint<32> & stencil_17_stencil_17107_merged1864_2, stencil_17_cache& stencil_17, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
  stencil_17.stencil_17_stencil_17107_merged1864_2_to_stencil_17_store_to_stencil_17_to_gp_1220595_1.push(stencil_17_stencil_17107_merged1864_2);
}

inline hw_uint<32>  stencil_17_store_to_stencil_17_to_gp_1220595_1_select(stencil_17_cache& stencil_17, int root, int stencil_17_ld4, int stencil_17_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_store_to_stencil_17_to_gp_1220595_1 read pattern: { store_to_stencil_17_to_gp_1220595[root = 0, stencil_17_ld4, stencil_17_ld3] -> stencil_17[stencil_17_ld3, stencil_17_ld4] : 0 <= stencil_17_ld4 <= 211 and 0 <= stencil_17_ld3 <= 211 }
  // Read schedule : { store_to_stencil_17_to_gp_1220595[root = 0, stencil_17_ld4, stencil_17_ld3] -> [2 + stencil_17_ld4, 2 + stencil_17_ld3, 2] : 0 <= stencil_17_ld4 <= 211 and 0 <= stencil_17_ld3 <= 211 }
  // Write schedule: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
  auto value_stencil_17_stencil_17107_merged1864_2 = stencil_17.stencil_17_stencil_17107_merged1864_2_to_stencil_17_store_to_stencil_17_to_gp_1220595_1.peek(/* one reader or all rams */ 0);
  return value_stencil_17_stencil_17107_merged1864_2;
  return 0;
}

// # of bundles = 2
// stencil_17107_merged1864_write
//	stencil_17_stencil_17107_merged1864_2
inline void stencil_17_stencil_17107_merged1864_write_bundle_write(hw_uint<32>& stencil_17107_merged1864_write, stencil_17_cache& stencil_17, int root, int stencil_17106, int stencil_17107, int dynamic_address) {
	hw_uint<32>  stencil_17_stencil_17107_merged1864_2_res = stencil_17107_merged1864_write.extract<0, 31>();
	stencil_17_stencil_17107_merged1864_2_write(stencil_17_stencil_17107_merged1864_2_res, stencil_17, root, stencil_17106, stencil_17107, dynamic_address);
}

// store_to_stencil_17_to_gp_1220595_read
//	stencil_17_store_to_stencil_17_to_gp_1220595_1
inline hw_uint<32> stencil_17_store_to_stencil_17_to_gp_1220595_read_bundle_read(stencil_17_cache& stencil_17, int root, int stencil_17_ld4, int stencil_17_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_17_store_to_stencil_17_to_gp_1220595_1

	hw_uint<32> result;
	hw_uint<32>  stencil_17_store_to_stencil_17_to_gp_1220595_1_res = stencil_17_store_to_stencil_17_to_gp_1220595_1_select(stencil_17, root, stencil_17_ld4, stencil_17_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_17_store_to_stencil_17_to_gp_1220595_1_res);
	return result;
}

// Total re-use buffer capacity: 13760 bits


// Operation logic
inline void stencil_17107_merged1864(stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, stencil_17_cache& stencil_17, int root, int stencil_17106, int stencil_17107) {
  // Dynamic address computation

	// Consume: stencil_16_FIFO_buf1997
	auto stencil_16_FIFO_buf1997__lp_stencil_17107__p___m_42_rp___p___m_1_p_43_c________lp_stencil_17106__p___m_42_rp___p__1_p_43_value = stencil_16_FIFO_buf1997_stencil_17107_merged1864_read_bundle_read(stencil_16_FIFO_buf1997/* source_delay */, root, stencil_17106, stencil_17107, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_17107_cu1862(stencil_16_FIFO_buf1997__lp_stencil_17107__p___m_42_rp___p___m_1_p_43_c________lp_stencil_17106__p___m_42_rp___p__1_p_43_value);
	// Produce: stencil_17
	stencil_17_stencil_17107_merged1864_write_bundle_write(/* arg names */compute_result, stencil_17, root, stencil_17106, stencil_17107, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_16_FIFO_buf19972(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_16_to_gp_112058, stencil_16_FIFO_buf1997_cache& stencil_16_FIFO_buf1997, int root, int stencil_16_ld1, int stencil_16_ld0) {
  // Dynamic address computation

	// Consume: stencil_16_to_gp_112058
	auto stencil_16_to_gp_112058_stencil_16_ld0_c__stencil_16_ld1_value = stencil_16_to_gp_112058.read();
	// Produce: stencil_16_FIFO_buf1997
	stencil_16_FIFO_buf1997_load_to_stencil_16_FIFO_buf19972_write_bundle_write(/* arg names */stencil_16_to_gp_112058_stencil_16_ld0_c__stencil_16_ld1_value, stencil_16_FIFO_buf1997, root, stencil_16_ld1, stencil_16_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_17_to_gp_1220595(stencil_17_cache& stencil_17, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_17_to_gp_122059, int root, int stencil_17_ld4, int stencil_17_ld3) {
  // Dynamic address computation

	// Consume: stencil_17
	auto stencil_17_stencil_17_ld3_c__stencil_17_ld4_value = stencil_17_store_to_stencil_17_to_gp_1220595_read_bundle_read(stencil_17/* source_delay */, root, stencil_17_ld4, stencil_17_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_17_to_gp_122059
	stencil_17_to_gp_122059.write(stencil_17_stencil_17_ld3_c__stencil_17_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_17106_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_16_to_gp_112058, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_17_to_gp_122059) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_17106__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_16_FIFO_buf1997_cache stencil_16_FIFO_buf1997;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_17_cache stencil_17;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211; store_to_stencil_17_to_gp_1220595[root = 0, stencil_17_ld4, stencil_17_ld3] -> [2 + stencil_17_ld4, 2 + stencil_17_ld3, 2] : 0 <= stencil_17_ld4 <= 211 and 0 <= stencil_17_ld3 <= 211; load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
//   { stencil_17107_merged1864[root = 0, stencil_17106, stencil_17107] -> [2 + stencil_17106, 2 + stencil_17107, 1] : 0 <= stencil_17106 <= 211 and 0 <= stencil_17107 <= 211 }
// Condition for stencil_17107_merged1864(((-1 + i2 == 0) && (-2 + i0 >= 0) && (213 - i0 >= 0) && (-2 + i1 >= 0) && (213 - i1 >= 0)))
//   { store_to_stencil_17_to_gp_1220595[root = 0, stencil_17_ld4, stencil_17_ld3] -> [2 + stencil_17_ld4, 2 + stencil_17_ld3, 2] : 0 <= stencil_17_ld4 <= 211 and 0 <= stencil_17_ld3 <= 211 }
// Condition for store_to_stencil_17_to_gp_1220595(((-2 + i2 == 0) && (-2 + i0 >= 0) && (213 - i0 >= 0) && (-2 + i1 >= 0) && (213 - i1 >= 0)))
//   { load_to_stencil_16_FIFO_buf19972[root = 0, stencil_16_ld1, stencil_16_ld0] -> [stencil_16_ld1, stencil_16_ld0, 0] : 0 <= stencil_16_ld1 <= 213 and 0 <= stencil_16_ld0 <= 213 }
// Condition for load_to_stencil_16_FIFO_buf19972(((i2 == 0) && (i0 >= 0) && (213 - i0 >= 0) && (i1 >= 0) && (213 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 213; c0 += 1)
  for (int c1 = 0; c1 <= 213; c1 += 1) {
    load_to_stencil_16_FIFO_buf19972(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_17107_merged1864(0, c0 - 2, c1 - 2);
      store_to_stencil_17_to_gp_1220595(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 213; c0 += 1)
	  for (int c1 = 0; c1 <= 213; c1 += 1) {
	    load_to_stencil_16_FIFO_buf19972(stencil_16_to_gp_112058 /* buf name */, stencil_16_FIFO_buf1997, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_17107_merged1864(stencil_16_FIFO_buf1997 /* buf name */, stencil_17, 0, c0 - 2, c1 - 2);
	      store_to_stencil_17_to_gp_1220595(stencil_17 /* buf name */, stencil_17_to_gp_122059, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_17106__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_16_to_gp_112058, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_17_to_gp_122059, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_17106_(stencil_16_to_gp_112058, stencil_17_to_gp_122059);
  }
}
#include "hw_classes.h"

struct stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9_cache {
	// RAM Box: {[0, 211], [0, 211]}
	// Capacity: 427
	// # of read delays: 9
  // 0, 1, 2, 212, 213, 214, 424, 425, 426
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 209> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 209> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_211() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_212() {
		return f6;
	}

	inline hw_uint<32>  peek_213() {
		return f8;
	}

	inline hw_uint<32>  peek_214() {
		return f10;
	}

	inline hw_uint<32>  peek_423() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_424() {
		return f12;
	}

	inline hw_uint<32>  peek_425() {
		return f14;
	}

	inline hw_uint<32>  peek_426() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 209
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 209 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 209
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 209 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_17_FIFO_buf1998_cache {
  // # of banks: 1
  stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9_cache stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9;
};



inline void stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_write(hw_uint<32> & stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12, stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_17_ld1, int stencil_17_ld0, int dynamic_address) {
  stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.push(stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12);
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_10_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_10 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[1 + stencil_18113, stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_425();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_11_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_11 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[2 + stencil_18113, stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_424();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_3_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_3 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[stencil_18113, 2 + stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_2();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_4_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_4 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[1 + stencil_18113, 2 + stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_1();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_5_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_5 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[2 + stencil_18113, 2 + stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_0();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_6_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_6 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[stencil_18113, 1 + stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_214();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_7_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_7 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[1 + stencil_18113, 1 + stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_213();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_8_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_8 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[2 + stencil_18113, 1 + stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_212();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

inline hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_9_select(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_17_FIFO_buf1998_stencil_18113_merged1867_9 read pattern: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> stencil_17_FIFO_buf1998[stencil_18113, stencil_18112] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Read schedule : { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  // Write schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
  auto value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12 = stencil_17_FIFO_buf1998.stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_merged_banks_9.peek_426();
  return value_stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_17_FIFO_buf19982_write
//	stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12
inline void stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_write_bundle_write(hw_uint<32>& load_to_stencil_17_FIFO_buf19982_write, stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_17_ld1, int stencil_17_ld0, int dynamic_address) {
	hw_uint<32>  stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_res = load_to_stencil_17_FIFO_buf19982_write.extract<0, 31>();
	stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_write(stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_12_res, stencil_17_FIFO_buf1998, root, stencil_17_ld1, stencil_17_ld0, dynamic_address);
}

// stencil_18113_merged1867_read
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_3
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_4
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_5
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_6
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_7
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_8
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_9
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_10
//	stencil_17_FIFO_buf1998_stencil_18113_merged1867_11
inline hw_uint<288> stencil_17_FIFO_buf1998_stencil_18113_merged1867_read_bundle_read(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_3
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_4
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_5
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_6
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_7
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_8
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_9
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_10
    // stencil_17_FIFO_buf1998_stencil_18113_merged1867_11

	hw_uint<288> result;
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_3_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_3_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<0, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_3_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_4_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_4_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<32, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_4_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_5_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_5_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<64, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_5_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_6_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_6_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<96, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_6_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_7_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_7_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<128, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_7_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_8_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_8_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<160, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_8_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_9_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_9_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<192, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_9_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_10_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_10_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<224, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_10_res);
	hw_uint<32>  stencil_17_FIFO_buf1998_stencil_18113_merged1867_11_res = stencil_17_FIFO_buf1998_stencil_18113_merged1867_11_select(stencil_17_FIFO_buf1998, root, stencil_18112, stencil_18113, dynamic_address);
	set_at<256, 288>(result, stencil_17_FIFO_buf1998_stencil_18113_merged1867_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_18_stencil_18113_merged1867_2_to_stencil_18_store_to_stencil_18_to_gp_1320605_1_cache {
	// RAM Box: {[0, 209], [0, 209]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_18_cache {
  // # of banks: 1
  stencil_18_stencil_18113_merged1867_2_to_stencil_18_store_to_stencil_18_to_gp_1320605_1_cache stencil_18_stencil_18113_merged1867_2_to_stencil_18_store_to_stencil_18_to_gp_1320605_1;
};



inline void stencil_18_stencil_18113_merged1867_2_write(hw_uint<32> & stencil_18_stencil_18113_merged1867_2, stencil_18_cache& stencil_18, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
  stencil_18.stencil_18_stencil_18113_merged1867_2_to_stencil_18_store_to_stencil_18_to_gp_1320605_1.push(stencil_18_stencil_18113_merged1867_2);
}

inline hw_uint<32>  stencil_18_store_to_stencil_18_to_gp_1320605_1_select(stencil_18_cache& stencil_18, int root, int stencil_18_ld4, int stencil_18_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_store_to_stencil_18_to_gp_1320605_1 read pattern: { store_to_stencil_18_to_gp_1320605[root = 0, stencil_18_ld4, stencil_18_ld3] -> stencil_18[stencil_18_ld3, stencil_18_ld4] : 0 <= stencil_18_ld4 <= 209 and 0 <= stencil_18_ld3 <= 209 }
  // Read schedule : { store_to_stencil_18_to_gp_1320605[root = 0, stencil_18_ld4, stencil_18_ld3] -> [2 + stencil_18_ld4, 2 + stencil_18_ld3, 2] : 0 <= stencil_18_ld4 <= 209 and 0 <= stencil_18_ld3 <= 209 }
  // Write schedule: { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
  auto value_stencil_18_stencil_18113_merged1867_2 = stencil_18.stencil_18_stencil_18113_merged1867_2_to_stencil_18_store_to_stencil_18_to_gp_1320605_1.peek(/* one reader or all rams */ 0);
  return value_stencil_18_stencil_18113_merged1867_2;
  return 0;
}

// # of bundles = 2
// stencil_18113_merged1867_write
//	stencil_18_stencil_18113_merged1867_2
inline void stencil_18_stencil_18113_merged1867_write_bundle_write(hw_uint<32>& stencil_18113_merged1867_write, stencil_18_cache& stencil_18, int root, int stencil_18112, int stencil_18113, int dynamic_address) {
	hw_uint<32>  stencil_18_stencil_18113_merged1867_2_res = stencil_18113_merged1867_write.extract<0, 31>();
	stencil_18_stencil_18113_merged1867_2_write(stencil_18_stencil_18113_merged1867_2_res, stencil_18, root, stencil_18112, stencil_18113, dynamic_address);
}

// store_to_stencil_18_to_gp_1320605_read
//	stencil_18_store_to_stencil_18_to_gp_1320605_1
inline hw_uint<32> stencil_18_store_to_stencil_18_to_gp_1320605_read_bundle_read(stencil_18_cache& stencil_18, int root, int stencil_18_ld4, int stencil_18_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_18_store_to_stencil_18_to_gp_1320605_1

	hw_uint<32> result;
	hw_uint<32>  stencil_18_store_to_stencil_18_to_gp_1320605_1_res = stencil_18_store_to_stencil_18_to_gp_1320605_1_select(stencil_18, root, stencil_18_ld4, stencil_18_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_18_store_to_stencil_18_to_gp_1320605_1_res);
	return result;
}

// Total re-use buffer capacity: 13632 bits


// Operation logic
inline void stencil_18113_merged1867(stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, stencil_18_cache& stencil_18, int root, int stencil_18112, int stencil_18113) {
  // Dynamic address computation

	// Consume: stencil_17_FIFO_buf1998
	auto stencil_17_FIFO_buf1998__lp_stencil_18113__p___m_41_rp___p___m_1_p_42_c________lp_stencil_18112__p___m_41_rp___p__1_p_42_value = stencil_17_FIFO_buf1998_stencil_18113_merged1867_read_bundle_read(stencil_17_FIFO_buf1998/* source_delay */, root, stencil_18112, stencil_18113, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_18113_cu1865(stencil_17_FIFO_buf1998__lp_stencil_18113__p___m_41_rp___p___m_1_p_42_c________lp_stencil_18112__p___m_41_rp___p__1_p_42_value);
	// Produce: stencil_18
	stencil_18_stencil_18113_merged1867_write_bundle_write(/* arg names */compute_result, stencil_18, root, stencil_18112, stencil_18113, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_17_FIFO_buf19982(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_17_to_gp_122059, stencil_17_FIFO_buf1998_cache& stencil_17_FIFO_buf1998, int root, int stencil_17_ld1, int stencil_17_ld0) {
  // Dynamic address computation

	// Consume: stencil_17_to_gp_122059
	auto stencil_17_to_gp_122059_stencil_17_ld0_c__stencil_17_ld1_value = stencil_17_to_gp_122059.read();
	// Produce: stencil_17_FIFO_buf1998
	stencil_17_FIFO_buf1998_load_to_stencil_17_FIFO_buf19982_write_bundle_write(/* arg names */stencil_17_to_gp_122059_stencil_17_ld0_c__stencil_17_ld1_value, stencil_17_FIFO_buf1998, root, stencil_17_ld1, stencil_17_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_18_to_gp_1320605(stencil_18_cache& stencil_18, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_18_to_gp_132060, int root, int stencil_18_ld4, int stencil_18_ld3) {
  // Dynamic address computation

	// Consume: stencil_18
	auto stencil_18_stencil_18_ld3_c__stencil_18_ld4_value = stencil_18_store_to_stencil_18_to_gp_1320605_read_bundle_read(stencil_18/* source_delay */, root, stencil_18_ld4, stencil_18_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_18_to_gp_132060
	stencil_18_to_gp_132060.write(stencil_18_stencil_18_ld3_c__stencil_18_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_18112_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_17_to_gp_122059, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_18_to_gp_132060) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_18112__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_17_FIFO_buf1998_cache stencil_17_FIFO_buf1998;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_18_cache stencil_18;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211; stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209; store_to_stencil_18_to_gp_1320605[root = 0, stencil_18_ld4, stencil_18_ld3] -> [2 + stencil_18_ld4, 2 + stencil_18_ld3, 2] : 0 <= stencil_18_ld4 <= 209 and 0 <= stencil_18_ld3 <= 209 }
//   { load_to_stencil_17_FIFO_buf19982[root = 0, stencil_17_ld1, stencil_17_ld0] -> [stencil_17_ld1, stencil_17_ld0, 0] : 0 <= stencil_17_ld1 <= 211 and 0 <= stencil_17_ld0 <= 211 }
// Condition for load_to_stencil_17_FIFO_buf19982(((i2 == 0) && (i0 >= 0) && (211 - i0 >= 0) && (i1 >= 0) && (211 - i1 >= 0)))
//   { stencil_18113_merged1867[root = 0, stencil_18112, stencil_18113] -> [2 + stencil_18112, 2 + stencil_18113, 1] : 0 <= stencil_18112 <= 209 and 0 <= stencil_18113 <= 209 }
// Condition for stencil_18113_merged1867(((-1 + i2 == 0) && (-2 + i0 >= 0) && (211 - i0 >= 0) && (-2 + i1 >= 0) && (211 - i1 >= 0)))
//   { store_to_stencil_18_to_gp_1320605[root = 0, stencil_18_ld4, stencil_18_ld3] -> [2 + stencil_18_ld4, 2 + stencil_18_ld3, 2] : 0 <= stencil_18_ld4 <= 209 and 0 <= stencil_18_ld3 <= 209 }
// Condition for store_to_stencil_18_to_gp_1320605(((-2 + i2 == 0) && (-2 + i0 >= 0) && (211 - i0 >= 0) && (-2 + i1 >= 0) && (211 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 211; c0 += 1)
  for (int c1 = 0; c1 <= 211; c1 += 1) {
    load_to_stencil_17_FIFO_buf19982(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_18113_merged1867(0, c0 - 2, c1 - 2);
      store_to_stencil_18_to_gp_1320605(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 211; c0 += 1)
	  for (int c1 = 0; c1 <= 211; c1 += 1) {
	    load_to_stencil_17_FIFO_buf19982(stencil_17_to_gp_122059 /* buf name */, stencil_17_FIFO_buf1998, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_18113_merged1867(stencil_17_FIFO_buf1998 /* buf name */, stencil_18, 0, c0 - 2, c1 - 2);
	      store_to_stencil_18_to_gp_1320605(stencil_18 /* buf name */, stencil_18_to_gp_132060, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_18112__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_17_to_gp_122059, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_18_to_gp_132060, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_18112_(stencil_17_to_gp_122059, stencil_18_to_gp_132060);
  }
}
#include "hw_classes.h"

struct stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9_cache {
	// RAM Box: {[0, 209], [0, 209]}
	// Capacity: 423
	// # of read delays: 9
  // 0, 1, 2, 210, 211, 212, 420, 421, 422
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 207> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 207> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_209() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_210() {
		return f6;
	}

	inline hw_uint<32>  peek_211() {
		return f8;
	}

	inline hw_uint<32>  peek_212() {
		return f10;
	}

	inline hw_uint<32>  peek_419() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_420() {
		return f12;
	}

	inline hw_uint<32>  peek_421() {
		return f14;
	}

	inline hw_uint<32>  peek_422() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 207
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 207 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 207
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 207 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_18_FIFO_buf1999_cache {
  // # of banks: 1
  stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9_cache stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9;
};



inline void stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_write(hw_uint<32> & stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12, stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_18_ld1, int stencil_18_ld0, int dynamic_address) {
  stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.push(stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12);
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_10_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_10 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[1 + stencil_19119, stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_421();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_11_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_11 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[2 + stencil_19119, stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_420();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_3_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_3 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[stencil_19119, 2 + stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_2();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_4_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_4 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[1 + stencil_19119, 2 + stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_1();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_5_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_5 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[2 + stencil_19119, 2 + stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_0();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_6_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_6 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[stencil_19119, 1 + stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_212();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_7_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_7 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[1 + stencil_19119, 1 + stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_211();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_8_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_8 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[2 + stencil_19119, 1 + stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_210();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

inline hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_9_select(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_18_FIFO_buf1999_stencil_19119_merged1870_9 read pattern: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> stencil_18_FIFO_buf1999[stencil_19119, stencil_19118] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Read schedule : { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  // Write schedule: { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
  auto value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12 = stencil_18_FIFO_buf1999.stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_merged_banks_9.peek_422();
  return value_stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_18_FIFO_buf19992_write
//	stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12
inline void stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_write_bundle_write(hw_uint<32>& load_to_stencil_18_FIFO_buf19992_write, stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_18_ld1, int stencil_18_ld0, int dynamic_address) {
	hw_uint<32>  stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_res = load_to_stencil_18_FIFO_buf19992_write.extract<0, 31>();
	stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_write(stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_12_res, stencil_18_FIFO_buf1999, root, stencil_18_ld1, stencil_18_ld0, dynamic_address);
}

// stencil_19119_merged1870_read
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_3
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_4
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_5
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_6
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_7
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_8
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_9
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_10
//	stencil_18_FIFO_buf1999_stencil_19119_merged1870_11
inline hw_uint<288> stencil_18_FIFO_buf1999_stencil_19119_merged1870_read_bundle_read(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_3
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_4
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_5
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_6
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_7
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_8
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_9
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_10
    // stencil_18_FIFO_buf1999_stencil_19119_merged1870_11

	hw_uint<288> result;
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_3_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_3_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<0, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_3_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_4_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_4_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<32, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_4_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_5_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_5_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<64, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_5_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_6_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_6_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<96, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_6_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_7_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_7_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<128, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_7_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_8_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_8_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<160, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_8_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_9_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_9_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<192, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_9_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_10_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_10_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<224, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_10_res);
	hw_uint<32>  stencil_18_FIFO_buf1999_stencil_19119_merged1870_11_res = stencil_18_FIFO_buf1999_stencil_19119_merged1870_11_select(stencil_18_FIFO_buf1999, root, stencil_19118, stencil_19119, dynamic_address);
	set_at<256, 288>(result, stencil_18_FIFO_buf1999_stencil_19119_merged1870_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_19_stencil_19119_merged1870_2_to_stencil_19_store_to_stencil_19_to_gp_1420615_1_cache {
	// RAM Box: {[0, 207], [0, 207]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_19_cache {
  // # of banks: 1
  stencil_19_stencil_19119_merged1870_2_to_stencil_19_store_to_stencil_19_to_gp_1420615_1_cache stencil_19_stencil_19119_merged1870_2_to_stencil_19_store_to_stencil_19_to_gp_1420615_1;
};



inline void stencil_19_stencil_19119_merged1870_2_write(hw_uint<32> & stencil_19_stencil_19119_merged1870_2, stencil_19_cache& stencil_19, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
  stencil_19.stencil_19_stencil_19119_merged1870_2_to_stencil_19_store_to_stencil_19_to_gp_1420615_1.push(stencil_19_stencil_19119_merged1870_2);
}

inline hw_uint<32>  stencil_19_store_to_stencil_19_to_gp_1420615_1_select(stencil_19_cache& stencil_19, int root, int stencil_19_ld4, int stencil_19_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_store_to_stencil_19_to_gp_1420615_1 read pattern: { store_to_stencil_19_to_gp_1420615[root = 0, stencil_19_ld4, stencil_19_ld3] -> stencil_19[stencil_19_ld3, stencil_19_ld4] : 0 <= stencil_19_ld4 <= 207 and 0 <= stencil_19_ld3 <= 207 }
  // Read schedule : { store_to_stencil_19_to_gp_1420615[root = 0, stencil_19_ld4, stencil_19_ld3] -> [2 + stencil_19_ld4, 2 + stencil_19_ld3, 2] : 0 <= stencil_19_ld4 <= 207 and 0 <= stencil_19_ld3 <= 207 }
  // Write schedule: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
  auto value_stencil_19_stencil_19119_merged1870_2 = stencil_19.stencil_19_stencil_19119_merged1870_2_to_stencil_19_store_to_stencil_19_to_gp_1420615_1.peek(/* one reader or all rams */ 0);
  return value_stencil_19_stencil_19119_merged1870_2;
  return 0;
}

// # of bundles = 2
// stencil_19119_merged1870_write
//	stencil_19_stencil_19119_merged1870_2
inline void stencil_19_stencil_19119_merged1870_write_bundle_write(hw_uint<32>& stencil_19119_merged1870_write, stencil_19_cache& stencil_19, int root, int stencil_19118, int stencil_19119, int dynamic_address) {
	hw_uint<32>  stencil_19_stencil_19119_merged1870_2_res = stencil_19119_merged1870_write.extract<0, 31>();
	stencil_19_stencil_19119_merged1870_2_write(stencil_19_stencil_19119_merged1870_2_res, stencil_19, root, stencil_19118, stencil_19119, dynamic_address);
}

// store_to_stencil_19_to_gp_1420615_read
//	stencil_19_store_to_stencil_19_to_gp_1420615_1
inline hw_uint<32> stencil_19_store_to_stencil_19_to_gp_1420615_read_bundle_read(stencil_19_cache& stencil_19, int root, int stencil_19_ld4, int stencil_19_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_19_store_to_stencil_19_to_gp_1420615_1

	hw_uint<32> result;
	hw_uint<32>  stencil_19_store_to_stencil_19_to_gp_1420615_1_res = stencil_19_store_to_stencil_19_to_gp_1420615_1_select(stencil_19, root, stencil_19_ld4, stencil_19_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_19_store_to_stencil_19_to_gp_1420615_1_res);
	return result;
}

// Total re-use buffer capacity: 13504 bits


// Operation logic
inline void stencil_19119_merged1870(stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, stencil_19_cache& stencil_19, int root, int stencil_19118, int stencil_19119) {
  // Dynamic address computation

	// Consume: stencil_18_FIFO_buf1999
	auto stencil_18_FIFO_buf1999__lp_stencil_19119__p___m_40_rp___p___m_1_p_41_c________lp_stencil_19118__p___m_40_rp___p__1_p_41_value = stencil_18_FIFO_buf1999_stencil_19119_merged1870_read_bundle_read(stencil_18_FIFO_buf1999/* source_delay */, root, stencil_19118, stencil_19119, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_19119_cu1868(stencil_18_FIFO_buf1999__lp_stencil_19119__p___m_40_rp___p___m_1_p_41_c________lp_stencil_19118__p___m_40_rp___p__1_p_41_value);
	// Produce: stencil_19
	stencil_19_stencil_19119_merged1870_write_bundle_write(/* arg names */compute_result, stencil_19, root, stencil_19118, stencil_19119, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_18_FIFO_buf19992(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_18_to_gp_132060, stencil_18_FIFO_buf1999_cache& stencil_18_FIFO_buf1999, int root, int stencil_18_ld1, int stencil_18_ld0) {
  // Dynamic address computation

	// Consume: stencil_18_to_gp_132060
	auto stencil_18_to_gp_132060_stencil_18_ld0_c__stencil_18_ld1_value = stencil_18_to_gp_132060.read();
	// Produce: stencil_18_FIFO_buf1999
	stencil_18_FIFO_buf1999_load_to_stencil_18_FIFO_buf19992_write_bundle_write(/* arg names */stencil_18_to_gp_132060_stencil_18_ld0_c__stencil_18_ld1_value, stencil_18_FIFO_buf1999, root, stencil_18_ld1, stencil_18_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_19_to_gp_1420615(stencil_19_cache& stencil_19, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_19_to_gp_142061, int root, int stencil_19_ld4, int stencil_19_ld3) {
  // Dynamic address computation

	// Consume: stencil_19
	auto stencil_19_stencil_19_ld3_c__stencil_19_ld4_value = stencil_19_store_to_stencil_19_to_gp_1420615_read_bundle_read(stencil_19/* source_delay */, root, stencil_19_ld4, stencil_19_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_19_to_gp_142061
	stencil_19_to_gp_142061.write(stencil_19_stencil_19_ld3_c__stencil_19_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_19118_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_18_to_gp_132060, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_19_to_gp_142061) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_19118__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_18_FIFO_buf1999_cache stencil_18_FIFO_buf1999;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_19_cache stencil_19;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207; store_to_stencil_19_to_gp_1420615[root = 0, stencil_19_ld4, stencil_19_ld3] -> [2 + stencil_19_ld4, 2 + stencil_19_ld3, 2] : 0 <= stencil_19_ld4 <= 207 and 0 <= stencil_19_ld3 <= 207; load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
//   { stencil_19119_merged1870[root = 0, stencil_19118, stencil_19119] -> [2 + stencil_19118, 2 + stencil_19119, 1] : 0 <= stencil_19118 <= 207 and 0 <= stencil_19119 <= 207 }
// Condition for stencil_19119_merged1870(((-1 + i2 == 0) && (-2 + i0 >= 0) && (209 - i0 >= 0) && (-2 + i1 >= 0) && (209 - i1 >= 0)))
//   { store_to_stencil_19_to_gp_1420615[root = 0, stencil_19_ld4, stencil_19_ld3] -> [2 + stencil_19_ld4, 2 + stencil_19_ld3, 2] : 0 <= stencil_19_ld4 <= 207 and 0 <= stencil_19_ld3 <= 207 }
// Condition for store_to_stencil_19_to_gp_1420615(((-2 + i2 == 0) && (-2 + i0 >= 0) && (209 - i0 >= 0) && (-2 + i1 >= 0) && (209 - i1 >= 0)))
//   { load_to_stencil_18_FIFO_buf19992[root = 0, stencil_18_ld1, stencil_18_ld0] -> [stencil_18_ld1, stencil_18_ld0, 0] : 0 <= stencil_18_ld1 <= 209 and 0 <= stencil_18_ld0 <= 209 }
// Condition for load_to_stencil_18_FIFO_buf19992(((i2 == 0) && (i0 >= 0) && (209 - i0 >= 0) && (i1 >= 0) && (209 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 209; c0 += 1)
  for (int c1 = 0; c1 <= 209; c1 += 1) {
    load_to_stencil_18_FIFO_buf19992(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_19119_merged1870(0, c0 - 2, c1 - 2);
      store_to_stencil_19_to_gp_1420615(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 209; c0 += 1)
	  for (int c1 = 0; c1 <= 209; c1 += 1) {
	    load_to_stencil_18_FIFO_buf19992(stencil_18_to_gp_132060 /* buf name */, stencil_18_FIFO_buf1999, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_19119_merged1870(stencil_18_FIFO_buf1999 /* buf name */, stencil_19, 0, c0 - 2, c1 - 2);
	      store_to_stencil_19_to_gp_1420615(stencil_19 /* buf name */, stencil_19_to_gp_142061, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_19118__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_18_to_gp_132060, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_19_to_gp_142061, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_19118_(stencil_18_to_gp_132060, stencil_19_to_gp_142061);
  }
}
#include "hw_classes.h"

struct stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9_cache {
	// RAM Box: {[0, 207], [0, 207]}
	// Capacity: 419
	// # of read delays: 9
  // 0, 1, 2, 208, 209, 210, 416, 417, 418
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 205> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 205> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_207() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_208() {
		return f6;
	}

	inline hw_uint<32>  peek_209() {
		return f8;
	}

	inline hw_uint<32>  peek_210() {
		return f10;
	}

	inline hw_uint<32>  peek_415() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_416() {
		return f12;
	}

	inline hw_uint<32>  peek_417() {
		return f14;
	}

	inline hw_uint<32>  peek_418() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 205
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 205 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 205
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 205 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_19_FIFO_buf2000_cache {
  // # of banks: 1
  stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9_cache stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9;
};



inline void stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_write(hw_uint<32> & stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12, stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_19_ld1, int stencil_19_ld0, int dynamic_address) {
  stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.push(stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12);
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_10_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_10 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[1 + stencil_20125, stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_417();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_11_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_11 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[2 + stencil_20125, stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_416();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_3_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_3 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[stencil_20125, 2 + stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_2();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_4_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_4 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[1 + stencil_20125, 2 + stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_1();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_5_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_5 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[2 + stencil_20125, 2 + stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_0();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_6_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_6 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[stencil_20125, 1 + stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_210();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_7_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_7 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[1 + stencil_20125, 1 + stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_209();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_8_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_8 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[2 + stencil_20125, 1 + stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_208();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

inline hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_9_select(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_19_FIFO_buf2000_stencil_20125_merged1873_9 read pattern: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> stencil_19_FIFO_buf2000[stencil_20125, stencil_20124] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Read schedule : { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  // Write schedule: { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
  auto value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12 = stencil_19_FIFO_buf2000.stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_merged_banks_9.peek_418();
  return value_stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_19_FIFO_buf20002_write
//	stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12
inline void stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_write_bundle_write(hw_uint<32>& load_to_stencil_19_FIFO_buf20002_write, stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_19_ld1, int stencil_19_ld0, int dynamic_address) {
	hw_uint<32>  stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_res = load_to_stencil_19_FIFO_buf20002_write.extract<0, 31>();
	stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_write(stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_12_res, stencil_19_FIFO_buf2000, root, stencil_19_ld1, stencil_19_ld0, dynamic_address);
}

// stencil_20125_merged1873_read
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_3
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_4
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_5
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_6
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_7
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_8
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_9
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_10
//	stencil_19_FIFO_buf2000_stencil_20125_merged1873_11
inline hw_uint<288> stencil_19_FIFO_buf2000_stencil_20125_merged1873_read_bundle_read(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_3
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_4
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_5
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_6
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_7
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_8
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_9
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_10
    // stencil_19_FIFO_buf2000_stencil_20125_merged1873_11

	hw_uint<288> result;
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_3_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_3_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<0, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_3_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_4_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_4_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<32, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_4_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_5_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_5_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<64, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_5_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_6_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_6_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<96, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_6_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_7_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_7_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<128, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_7_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_8_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_8_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<160, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_8_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_9_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_9_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<192, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_9_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_10_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_10_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<224, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_10_res);
	hw_uint<32>  stencil_19_FIFO_buf2000_stencil_20125_merged1873_11_res = stencil_19_FIFO_buf2000_stencil_20125_merged1873_11_select(stencil_19_FIFO_buf2000, root, stencil_20124, stencil_20125, dynamic_address);
	set_at<256, 288>(result, stencil_19_FIFO_buf2000_stencil_20125_merged1873_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_20_stencil_20125_merged1873_2_to_stencil_20_store_to_stencil_20_to_gp_1520635_1_cache {
	// RAM Box: {[0, 205], [0, 205]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_20_cache {
  // # of banks: 1
  stencil_20_stencil_20125_merged1873_2_to_stencil_20_store_to_stencil_20_to_gp_1520635_1_cache stencil_20_stencil_20125_merged1873_2_to_stencil_20_store_to_stencil_20_to_gp_1520635_1;
};



inline void stencil_20_stencil_20125_merged1873_2_write(hw_uint<32> & stencil_20_stencil_20125_merged1873_2, stencil_20_cache& stencil_20, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
  stencil_20.stencil_20_stencil_20125_merged1873_2_to_stencil_20_store_to_stencil_20_to_gp_1520635_1.push(stencil_20_stencil_20125_merged1873_2);
}

inline hw_uint<32>  stencil_20_store_to_stencil_20_to_gp_1520635_1_select(stencil_20_cache& stencil_20, int root, int stencil_20_ld4, int stencil_20_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_store_to_stencil_20_to_gp_1520635_1 read pattern: { store_to_stencil_20_to_gp_1520635[root = 0, stencil_20_ld4, stencil_20_ld3] -> stencil_20[stencil_20_ld3, stencil_20_ld4] : 0 <= stencil_20_ld4 <= 205 and 0 <= stencil_20_ld3 <= 205 }
  // Read schedule : { store_to_stencil_20_to_gp_1520635[root = 0, stencil_20_ld4, stencil_20_ld3] -> [2 + stencil_20_ld4, 2 + stencil_20_ld3, 2] : 0 <= stencil_20_ld4 <= 205 and 0 <= stencil_20_ld3 <= 205 }
  // Write schedule: { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
  auto value_stencil_20_stencil_20125_merged1873_2 = stencil_20.stencil_20_stencil_20125_merged1873_2_to_stencil_20_store_to_stencil_20_to_gp_1520635_1.peek(/* one reader or all rams */ 0);
  return value_stencil_20_stencil_20125_merged1873_2;
  return 0;
}

// # of bundles = 2
// stencil_20125_merged1873_write
//	stencil_20_stencil_20125_merged1873_2
inline void stencil_20_stencil_20125_merged1873_write_bundle_write(hw_uint<32>& stencil_20125_merged1873_write, stencil_20_cache& stencil_20, int root, int stencil_20124, int stencil_20125, int dynamic_address) {
	hw_uint<32>  stencil_20_stencil_20125_merged1873_2_res = stencil_20125_merged1873_write.extract<0, 31>();
	stencil_20_stencil_20125_merged1873_2_write(stencil_20_stencil_20125_merged1873_2_res, stencil_20, root, stencil_20124, stencil_20125, dynamic_address);
}

// store_to_stencil_20_to_gp_1520635_read
//	stencil_20_store_to_stencil_20_to_gp_1520635_1
inline hw_uint<32> stencil_20_store_to_stencil_20_to_gp_1520635_read_bundle_read(stencil_20_cache& stencil_20, int root, int stencil_20_ld4, int stencil_20_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_20_store_to_stencil_20_to_gp_1520635_1

	hw_uint<32> result;
	hw_uint<32>  stencil_20_store_to_stencil_20_to_gp_1520635_1_res = stencil_20_store_to_stencil_20_to_gp_1520635_1_select(stencil_20, root, stencil_20_ld4, stencil_20_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_20_store_to_stencil_20_to_gp_1520635_1_res);
	return result;
}

// Total re-use buffer capacity: 13376 bits


// Operation logic
inline void stencil_20125_merged1873(stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, stencil_20_cache& stencil_20, int root, int stencil_20124, int stencil_20125) {
  // Dynamic address computation

	// Consume: stencil_19_FIFO_buf2000
	auto stencil_19_FIFO_buf2000__lp_stencil_20125__p___m_39_rp___p___m_1_p_40_c________lp_stencil_20124__p___m_39_rp___p__1_p_40_value = stencil_19_FIFO_buf2000_stencil_20125_merged1873_read_bundle_read(stencil_19_FIFO_buf2000/* source_delay */, root, stencil_20124, stencil_20125, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_20125_cu1871(stencil_19_FIFO_buf2000__lp_stencil_20125__p___m_39_rp___p___m_1_p_40_c________lp_stencil_20124__p___m_39_rp___p__1_p_40_value);
	// Produce: stencil_20
	stencil_20_stencil_20125_merged1873_write_bundle_write(/* arg names */compute_result, stencil_20, root, stencil_20124, stencil_20125, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_19_FIFO_buf20002(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_19_to_gp_142061, stencil_19_FIFO_buf2000_cache& stencil_19_FIFO_buf2000, int root, int stencil_19_ld1, int stencil_19_ld0) {
  // Dynamic address computation

	// Consume: stencil_19_to_gp_142061
	auto stencil_19_to_gp_142061_stencil_19_ld0_c__stencil_19_ld1_value = stencil_19_to_gp_142061.read();
	// Produce: stencil_19_FIFO_buf2000
	stencil_19_FIFO_buf2000_load_to_stencil_19_FIFO_buf20002_write_bundle_write(/* arg names */stencil_19_to_gp_142061_stencil_19_ld0_c__stencil_19_ld1_value, stencil_19_FIFO_buf2000, root, stencil_19_ld1, stencil_19_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_20_to_gp_1520635(stencil_20_cache& stencil_20, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_20_to_gp_152063, int root, int stencil_20_ld4, int stencil_20_ld3) {
  // Dynamic address computation

	// Consume: stencil_20
	auto stencil_20_stencil_20_ld3_c__stencil_20_ld4_value = stencil_20_store_to_stencil_20_to_gp_1520635_read_bundle_read(stencil_20/* source_delay */, root, stencil_20_ld4, stencil_20_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_20_to_gp_152063
	stencil_20_to_gp_152063.write(stencil_20_stencil_20_ld3_c__stencil_20_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_20124_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_19_to_gp_142061, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_20_to_gp_152063) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_20124__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_19_FIFO_buf2000_cache stencil_19_FIFO_buf2000;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_20_cache stencil_20;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_20_to_gp_1520635[root = 0, stencil_20_ld4, stencil_20_ld3] -> [2 + stencil_20_ld4, 2 + stencil_20_ld3, 2] : 0 <= stencil_20_ld4 <= 205 and 0 <= stencil_20_ld3 <= 205; load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207; stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
//   { store_to_stencil_20_to_gp_1520635[root = 0, stencil_20_ld4, stencil_20_ld3] -> [2 + stencil_20_ld4, 2 + stencil_20_ld3, 2] : 0 <= stencil_20_ld4 <= 205 and 0 <= stencil_20_ld3 <= 205 }
// Condition for store_to_stencil_20_to_gp_1520635(((-2 + i2 == 0) && (-2 + i0 >= 0) && (207 - i0 >= 0) && (-2 + i1 >= 0) && (207 - i1 >= 0)))
//   { load_to_stencil_19_FIFO_buf20002[root = 0, stencil_19_ld1, stencil_19_ld0] -> [stencil_19_ld1, stencil_19_ld0, 0] : 0 <= stencil_19_ld1 <= 207 and 0 <= stencil_19_ld0 <= 207 }
// Condition for load_to_stencil_19_FIFO_buf20002(((i2 == 0) && (i0 >= 0) && (207 - i0 >= 0) && (i1 >= 0) && (207 - i1 >= 0)))
//   { stencil_20125_merged1873[root = 0, stencil_20124, stencil_20125] -> [2 + stencil_20124, 2 + stencil_20125, 1] : 0 <= stencil_20124 <= 205 and 0 <= stencil_20125 <= 205 }
// Condition for stencil_20125_merged1873(((-1 + i2 == 0) && (-2 + i0 >= 0) && (207 - i0 >= 0) && (-2 + i1 >= 0) && (207 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 207; c0 += 1)
  for (int c1 = 0; c1 <= 207; c1 += 1) {
    load_to_stencil_19_FIFO_buf20002(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_20125_merged1873(0, c0 - 2, c1 - 2);
      store_to_stencil_20_to_gp_1520635(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 207; c0 += 1)
	  for (int c1 = 0; c1 <= 207; c1 += 1) {
	    load_to_stencil_19_FIFO_buf20002(stencil_19_to_gp_142061 /* buf name */, stencil_19_FIFO_buf2000, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_20125_merged1873(stencil_19_FIFO_buf2000 /* buf name */, stencil_20, 0, c0 - 2, c1 - 2);
	      store_to_stencil_20_to_gp_1520635(stencil_20 /* buf name */, stencil_20_to_gp_152063, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_20124__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_19_to_gp_142061, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_20_to_gp_152063, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_20124_(stencil_19_to_gp_142061, stencil_20_to_gp_152063);
  }
}
#include "hw_classes.h"

struct stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9_cache {
	// RAM Box: {[0, 205], [0, 205]}
	// Capacity: 415
	// # of read delays: 9
  // 0, 1, 2, 206, 207, 208, 412, 413, 414
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 203> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 203> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_205() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_206() {
		return f6;
	}

	inline hw_uint<32>  peek_207() {
		return f8;
	}

	inline hw_uint<32>  peek_208() {
		return f10;
	}

	inline hw_uint<32>  peek_411() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_412() {
		return f12;
	}

	inline hw_uint<32>  peek_413() {
		return f14;
	}

	inline hw_uint<32>  peek_414() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 203
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 203 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 203
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 203 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_20_FIFO_buf2002_cache {
  // # of banks: 1
  stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9_cache stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9;
};



inline void stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_write(hw_uint<32> & stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12, stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_20_ld1, int stencil_20_ld0, int dynamic_address) {
  stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.push(stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12);
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_10_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_10 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[1 + stencil_21131, stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_413();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_11_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_11 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[2 + stencil_21131, stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_412();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_3_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_3 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[stencil_21131, 2 + stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_2();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_4_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_4 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[1 + stencil_21131, 2 + stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_1();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_5_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_5 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[2 + stencil_21131, 2 + stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_0();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_6_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_6 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[stencil_21131, 1 + stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_208();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_7_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_7 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[1 + stencil_21131, 1 + stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_207();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_8_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_8 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[2 + stencil_21131, 1 + stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_206();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

inline hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_9_select(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_20_FIFO_buf2002_stencil_21131_merged1876_9 read pattern: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> stencil_20_FIFO_buf2002[stencil_21131, stencil_21130] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Read schedule : { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  // Write schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
  auto value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12 = stencil_20_FIFO_buf2002.stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_merged_banks_9.peek_414();
  return value_stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_20_FIFO_buf20022_write
//	stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12
inline void stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_write_bundle_write(hw_uint<32>& load_to_stencil_20_FIFO_buf20022_write, stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_20_ld1, int stencil_20_ld0, int dynamic_address) {
	hw_uint<32>  stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_res = load_to_stencil_20_FIFO_buf20022_write.extract<0, 31>();
	stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_write(stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_12_res, stencil_20_FIFO_buf2002, root, stencil_20_ld1, stencil_20_ld0, dynamic_address);
}

// stencil_21131_merged1876_read
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_3
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_4
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_5
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_6
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_7
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_8
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_9
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_10
//	stencil_20_FIFO_buf2002_stencil_21131_merged1876_11
inline hw_uint<288> stencil_20_FIFO_buf2002_stencil_21131_merged1876_read_bundle_read(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_3
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_4
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_5
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_6
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_7
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_8
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_9
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_10
    // stencil_20_FIFO_buf2002_stencil_21131_merged1876_11

	hw_uint<288> result;
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_3_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_3_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<0, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_3_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_4_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_4_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<32, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_4_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_5_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_5_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<64, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_5_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_6_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_6_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<96, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_6_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_7_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_7_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<128, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_7_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_8_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_8_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<160, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_8_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_9_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_9_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<192, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_9_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_10_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_10_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<224, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_10_res);
	hw_uint<32>  stencil_20_FIFO_buf2002_stencil_21131_merged1876_11_res = stencil_20_FIFO_buf2002_stencil_21131_merged1876_11_select(stencil_20_FIFO_buf2002, root, stencil_21130, stencil_21131, dynamic_address);
	set_at<256, 288>(result, stencil_20_FIFO_buf2002_stencil_21131_merged1876_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_21_stencil_21131_merged1876_2_to_stencil_21_store_to_stencil_21_to_gp_1720645_1_cache {
	// RAM Box: {[0, 203], [0, 203]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_21_cache {
  // # of banks: 1
  stencil_21_stencil_21131_merged1876_2_to_stencil_21_store_to_stencil_21_to_gp_1720645_1_cache stencil_21_stencil_21131_merged1876_2_to_stencil_21_store_to_stencil_21_to_gp_1720645_1;
};



inline void stencil_21_stencil_21131_merged1876_2_write(hw_uint<32> & stencil_21_stencil_21131_merged1876_2, stencil_21_cache& stencil_21, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
  stencil_21.stencil_21_stencil_21131_merged1876_2_to_stencil_21_store_to_stencil_21_to_gp_1720645_1.push(stencil_21_stencil_21131_merged1876_2);
}

inline hw_uint<32>  stencil_21_store_to_stencil_21_to_gp_1720645_1_select(stencil_21_cache& stencil_21, int root, int stencil_21_ld4, int stencil_21_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_store_to_stencil_21_to_gp_1720645_1 read pattern: { store_to_stencil_21_to_gp_1720645[root = 0, stencil_21_ld4, stencil_21_ld3] -> stencil_21[stencil_21_ld3, stencil_21_ld4] : 0 <= stencil_21_ld4 <= 203 and 0 <= stencil_21_ld3 <= 203 }
  // Read schedule : { store_to_stencil_21_to_gp_1720645[root = 0, stencil_21_ld4, stencil_21_ld3] -> [2 + stencil_21_ld4, 2 + stencil_21_ld3, 2] : 0 <= stencil_21_ld4 <= 203 and 0 <= stencil_21_ld3 <= 203 }
  // Write schedule: { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
  auto value_stencil_21_stencil_21131_merged1876_2 = stencil_21.stencil_21_stencil_21131_merged1876_2_to_stencil_21_store_to_stencil_21_to_gp_1720645_1.peek(/* one reader or all rams */ 0);
  return value_stencil_21_stencil_21131_merged1876_2;
  return 0;
}

// # of bundles = 2
// stencil_21131_merged1876_write
//	stencil_21_stencil_21131_merged1876_2
inline void stencil_21_stencil_21131_merged1876_write_bundle_write(hw_uint<32>& stencil_21131_merged1876_write, stencil_21_cache& stencil_21, int root, int stencil_21130, int stencil_21131, int dynamic_address) {
	hw_uint<32>  stencil_21_stencil_21131_merged1876_2_res = stencil_21131_merged1876_write.extract<0, 31>();
	stencil_21_stencil_21131_merged1876_2_write(stencil_21_stencil_21131_merged1876_2_res, stencil_21, root, stencil_21130, stencil_21131, dynamic_address);
}

// store_to_stencil_21_to_gp_1720645_read
//	stencil_21_store_to_stencil_21_to_gp_1720645_1
inline hw_uint<32> stencil_21_store_to_stencil_21_to_gp_1720645_read_bundle_read(stencil_21_cache& stencil_21, int root, int stencil_21_ld4, int stencil_21_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_21_store_to_stencil_21_to_gp_1720645_1

	hw_uint<32> result;
	hw_uint<32>  stencil_21_store_to_stencil_21_to_gp_1720645_1_res = stencil_21_store_to_stencil_21_to_gp_1720645_1_select(stencil_21, root, stencil_21_ld4, stencil_21_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_21_store_to_stencil_21_to_gp_1720645_1_res);
	return result;
}

// Total re-use buffer capacity: 13248 bits


// Operation logic
inline void stencil_21131_merged1876(stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, stencil_21_cache& stencil_21, int root, int stencil_21130, int stencil_21131) {
  // Dynamic address computation

	// Consume: stencil_20_FIFO_buf2002
	auto stencil_20_FIFO_buf2002__lp_stencil_21131__p___m_38_rp___p___m_1_p_39_c________lp_stencil_21130__p___m_38_rp___p__1_p_39_value = stencil_20_FIFO_buf2002_stencil_21131_merged1876_read_bundle_read(stencil_20_FIFO_buf2002/* source_delay */, root, stencil_21130, stencil_21131, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_21131_cu1874(stencil_20_FIFO_buf2002__lp_stencil_21131__p___m_38_rp___p___m_1_p_39_c________lp_stencil_21130__p___m_38_rp___p__1_p_39_value);
	// Produce: stencil_21
	stencil_21_stencil_21131_merged1876_write_bundle_write(/* arg names */compute_result, stencil_21, root, stencil_21130, stencil_21131, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_20_FIFO_buf20022(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_20_to_gp_152063, stencil_20_FIFO_buf2002_cache& stencil_20_FIFO_buf2002, int root, int stencil_20_ld1, int stencil_20_ld0) {
  // Dynamic address computation

	// Consume: stencil_20_to_gp_152063
	auto stencil_20_to_gp_152063_stencil_20_ld0_c__stencil_20_ld1_value = stencil_20_to_gp_152063.read();
	// Produce: stencil_20_FIFO_buf2002
	stencil_20_FIFO_buf2002_load_to_stencil_20_FIFO_buf20022_write_bundle_write(/* arg names */stencil_20_to_gp_152063_stencil_20_ld0_c__stencil_20_ld1_value, stencil_20_FIFO_buf2002, root, stencil_20_ld1, stencil_20_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_21_to_gp_1720645(stencil_21_cache& stencil_21, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_21_to_gp_172064, int root, int stencil_21_ld4, int stencil_21_ld3) {
  // Dynamic address computation

	// Consume: stencil_21
	auto stencil_21_stencil_21_ld3_c__stencil_21_ld4_value = stencil_21_store_to_stencil_21_to_gp_1720645_read_bundle_read(stencil_21/* source_delay */, root, stencil_21_ld4, stencil_21_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_21_to_gp_172064
	stencil_21_to_gp_172064.write(stencil_21_stencil_21_ld3_c__stencil_21_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_21130_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_20_to_gp_152063, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_21_to_gp_172064) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_21130__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_20_FIFO_buf2002_cache stencil_20_FIFO_buf2002;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_21_cache stencil_21;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205; stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203; store_to_stencil_21_to_gp_1720645[root = 0, stencil_21_ld4, stencil_21_ld3] -> [2 + stencil_21_ld4, 2 + stencil_21_ld3, 2] : 0 <= stencil_21_ld4 <= 203 and 0 <= stencil_21_ld3 <= 203 }
//   { load_to_stencil_20_FIFO_buf20022[root = 0, stencil_20_ld1, stencil_20_ld0] -> [stencil_20_ld1, stencil_20_ld0, 0] : 0 <= stencil_20_ld1 <= 205 and 0 <= stencil_20_ld0 <= 205 }
// Condition for load_to_stencil_20_FIFO_buf20022(((i2 == 0) && (i0 >= 0) && (205 - i0 >= 0) && (i1 >= 0) && (205 - i1 >= 0)))
//   { stencil_21131_merged1876[root = 0, stencil_21130, stencil_21131] -> [2 + stencil_21130, 2 + stencil_21131, 1] : 0 <= stencil_21130 <= 203 and 0 <= stencil_21131 <= 203 }
// Condition for stencil_21131_merged1876(((-1 + i2 == 0) && (-2 + i0 >= 0) && (205 - i0 >= 0) && (-2 + i1 >= 0) && (205 - i1 >= 0)))
//   { store_to_stencil_21_to_gp_1720645[root = 0, stencil_21_ld4, stencil_21_ld3] -> [2 + stencil_21_ld4, 2 + stencil_21_ld3, 2] : 0 <= stencil_21_ld4 <= 203 and 0 <= stencil_21_ld3 <= 203 }
// Condition for store_to_stencil_21_to_gp_1720645(((-2 + i2 == 0) && (-2 + i0 >= 0) && (205 - i0 >= 0) && (-2 + i1 >= 0) && (205 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 205; c0 += 1)
  for (int c1 = 0; c1 <= 205; c1 += 1) {
    load_to_stencil_20_FIFO_buf20022(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_21131_merged1876(0, c0 - 2, c1 - 2);
      store_to_stencil_21_to_gp_1720645(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 205; c0 += 1)
	  for (int c1 = 0; c1 <= 205; c1 += 1) {
	    load_to_stencil_20_FIFO_buf20022(stencil_20_to_gp_152063 /* buf name */, stencil_20_FIFO_buf2002, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_21131_merged1876(stencil_20_FIFO_buf2002 /* buf name */, stencil_21, 0, c0 - 2, c1 - 2);
	      store_to_stencil_21_to_gp_1720645(stencil_21 /* buf name */, stencil_21_to_gp_172064, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_21130__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_20_to_gp_152063, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_21_to_gp_172064, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_21130_(stencil_20_to_gp_152063, stencil_21_to_gp_172064);
  }
}
#include "hw_classes.h"

struct stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9_cache {
	// RAM Box: {[0, 243], [0, 243]}
	// Capacity: 491
	// # of read delays: 9
  // 0, 1, 2, 244, 245, 246, 488, 489, 490
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 241> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 241> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_243() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_244() {
		return f6;
	}

	inline hw_uint<32>  peek_245() {
		return f8;
	}

	inline hw_uint<32>  peek_246() {
		return f10;
	}

	inline hw_uint<32>  peek_487() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_488() {
		return f12;
	}

	inline hw_uint<32>  peek_489() {
		return f14;
	}

	inline hw_uint<32>  peek_490() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 241
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 241 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 241
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 241 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_1_FIFO_buf1990_cache {
  // # of banks: 1
  stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9_cache stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9;
};



inline void stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_write(hw_uint<32> & stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12, stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_1_ld1, int stencil_1_ld0, int dynamic_address) {
  stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.push(stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12);
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_10_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_10 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[1 + stencil_217, stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_489();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_11_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_11 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[2 + stencil_217, stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_488();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_3_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_3 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[stencil_217, 2 + stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_2();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_4_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_4 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[1 + stencil_217, 2 + stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_1();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_5_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_5 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[2 + stencil_217, 2 + stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_0();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_6_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_6 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[stencil_217, 1 + stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_246();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_7_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_7 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[1 + stencil_217, 1 + stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_245();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_8_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_8 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[2 + stencil_217, 1 + stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_244();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

inline hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_9_select(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_FIFO_buf1990_stencil_217_merged1816_9 read pattern: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> stencil_1_FIFO_buf1990[stencil_217, stencil_216] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Read schedule : { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  // Write schedule: { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
  auto value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12 = stencil_1_FIFO_buf1990.stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_merged_banks_9.peek_490();
  return value_stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_1_FIFO_buf19902_write
//	stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12
inline void stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_write_bundle_write(hw_uint<32>& load_to_stencil_1_FIFO_buf19902_write, stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_1_ld1, int stencil_1_ld0, int dynamic_address) {
	hw_uint<32>  stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_res = load_to_stencil_1_FIFO_buf19902_write.extract<0, 31>();
	stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_write(stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_12_res, stencil_1_FIFO_buf1990, root, stencil_1_ld1, stencil_1_ld0, dynamic_address);
}

// stencil_217_merged1816_read
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_3
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_4
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_5
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_6
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_7
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_8
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_9
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_10
//	stencil_1_FIFO_buf1990_stencil_217_merged1816_11
inline hw_uint<288> stencil_1_FIFO_buf1990_stencil_217_merged1816_read_bundle_read(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_216, int stencil_217, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_3
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_4
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_5
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_6
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_7
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_8
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_9
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_10
    // stencil_1_FIFO_buf1990_stencil_217_merged1816_11

	hw_uint<288> result;
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_3_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_3_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<0, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_3_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_4_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_4_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<32, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_4_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_5_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_5_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<64, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_5_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_6_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_6_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<96, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_6_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_7_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_7_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<128, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_7_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_8_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_8_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<160, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_8_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_9_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_9_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<192, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_9_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_10_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_10_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<224, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_10_res);
	hw_uint<32>  stencil_1_FIFO_buf1990_stencil_217_merged1816_11_res = stencil_1_FIFO_buf1990_stencil_217_merged1816_11_select(stencil_1_FIFO_buf1990, root, stencil_216, stencil_217, dynamic_address);
	set_at<256, 288>(result, stencil_1_FIFO_buf1990_stencil_217_merged1816_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_2_stencil_217_merged1816_2_to_stencil_2_store_to_stencil_2_to_gp_2820625_1_cache {
	// RAM Box: {[0, 241], [0, 241]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_2_cache {
  // # of banks: 1
  stencil_2_stencil_217_merged1816_2_to_stencil_2_store_to_stencil_2_to_gp_2820625_1_cache stencil_2_stencil_217_merged1816_2_to_stencil_2_store_to_stencil_2_to_gp_2820625_1;
};



inline void stencil_2_stencil_217_merged1816_2_write(hw_uint<32> & stencil_2_stencil_217_merged1816_2, stencil_2_cache& stencil_2, int root, int stencil_216, int stencil_217, int dynamic_address) {
  stencil_2.stencil_2_stencil_217_merged1816_2_to_stencil_2_store_to_stencil_2_to_gp_2820625_1.push(stencil_2_stencil_217_merged1816_2);
}

inline hw_uint<32>  stencil_2_store_to_stencil_2_to_gp_2820625_1_select(stencil_2_cache& stencil_2, int root, int stencil_2_ld4, int stencil_2_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_store_to_stencil_2_to_gp_2820625_1 read pattern: { store_to_stencil_2_to_gp_2820625[root = 0, stencil_2_ld4, stencil_2_ld3] -> stencil_2[stencil_2_ld3, stencil_2_ld4] : 0 <= stencil_2_ld4 <= 241 and 0 <= stencil_2_ld3 <= 241 }
  // Read schedule : { store_to_stencil_2_to_gp_2820625[root = 0, stencil_2_ld4, stencil_2_ld3] -> [2 + stencil_2_ld4, 2 + stencil_2_ld3, 2] : 0 <= stencil_2_ld4 <= 241 and 0 <= stencil_2_ld3 <= 241 }
  // Write schedule: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
  auto value_stencil_2_stencil_217_merged1816_2 = stencil_2.stencil_2_stencil_217_merged1816_2_to_stencil_2_store_to_stencil_2_to_gp_2820625_1.peek(/* one reader or all rams */ 0);
  return value_stencil_2_stencil_217_merged1816_2;
  return 0;
}

// # of bundles = 2
// stencil_217_merged1816_write
//	stencil_2_stencil_217_merged1816_2
inline void stencil_2_stencil_217_merged1816_write_bundle_write(hw_uint<32>& stencil_217_merged1816_write, stencil_2_cache& stencil_2, int root, int stencil_216, int stencil_217, int dynamic_address) {
	hw_uint<32>  stencil_2_stencil_217_merged1816_2_res = stencil_217_merged1816_write.extract<0, 31>();
	stencil_2_stencil_217_merged1816_2_write(stencil_2_stencil_217_merged1816_2_res, stencil_2, root, stencil_216, stencil_217, dynamic_address);
}

// store_to_stencil_2_to_gp_2820625_read
//	stencil_2_store_to_stencil_2_to_gp_2820625_1
inline hw_uint<32> stencil_2_store_to_stencil_2_to_gp_2820625_read_bundle_read(stencil_2_cache& stencil_2, int root, int stencil_2_ld4, int stencil_2_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_2_store_to_stencil_2_to_gp_2820625_1

	hw_uint<32> result;
	hw_uint<32>  stencil_2_store_to_stencil_2_to_gp_2820625_1_res = stencil_2_store_to_stencil_2_to_gp_2820625_1_select(stencil_2, root, stencil_2_ld4, stencil_2_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_2_store_to_stencil_2_to_gp_2820625_1_res);
	return result;
}

// Total re-use buffer capacity: 15680 bits


// Operation logic
inline void stencil_217_merged1816(stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, stencil_2_cache& stencil_2, int root, int stencil_216, int stencil_217) {
  // Dynamic address computation

	// Consume: stencil_1_FIFO_buf1990
	auto stencil_1_FIFO_buf1990__lp_stencil_217__p___m_57_rp___p___m_1_p_58_c________lp_stencil_216__p___m_57_rp___p__1_p_58_value = stencil_1_FIFO_buf1990_stencil_217_merged1816_read_bundle_read(stencil_1_FIFO_buf1990/* source_delay */, root, stencil_216, stencil_217, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_217_cu1814(stencil_1_FIFO_buf1990__lp_stencil_217__p___m_57_rp___p___m_1_p_58_c________lp_stencil_216__p___m_57_rp___p__1_p_58_value);
	// Produce: stencil_2
	stencil_2_stencil_217_merged1816_write_bundle_write(/* arg names */compute_result, stencil_2, root, stencil_216, stencil_217, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_1_FIFO_buf19902(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_1_to_gp_162051, stencil_1_FIFO_buf1990_cache& stencil_1_FIFO_buf1990, int root, int stencil_1_ld1, int stencil_1_ld0) {
  // Dynamic address computation

	// Consume: stencil_1_to_gp_162051
	auto stencil_1_to_gp_162051_stencil_1_ld0_c__stencil_1_ld1_value = stencil_1_to_gp_162051.read();
	// Produce: stencil_1_FIFO_buf1990
	stencil_1_FIFO_buf1990_load_to_stencil_1_FIFO_buf19902_write_bundle_write(/* arg names */stencil_1_to_gp_162051_stencil_1_ld0_c__stencil_1_ld1_value, stencil_1_FIFO_buf1990, root, stencil_1_ld1, stencil_1_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_2_to_gp_2820625(stencil_2_cache& stencil_2, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_2_to_gp_282062, int root, int stencil_2_ld4, int stencil_2_ld3) {
  // Dynamic address computation

	// Consume: stencil_2
	auto stencil_2_stencil_2_ld3_c__stencil_2_ld4_value = stencil_2_store_to_stencil_2_to_gp_2820625_read_bundle_read(stencil_2/* source_delay */, root, stencil_2_ld4, stencil_2_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_2_to_gp_282062
	stencil_2_to_gp_282062.write(stencil_2_stencil_2_ld3_c__stencil_2_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_216_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_1_to_gp_162051, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_2_to_gp_282062) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_216__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_1_FIFO_buf1990_cache stencil_1_FIFO_buf1990;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_2_cache stencil_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241; store_to_stencil_2_to_gp_2820625[root = 0, stencil_2_ld4, stencil_2_ld3] -> [2 + stencil_2_ld4, 2 + stencil_2_ld3, 2] : 0 <= stencil_2_ld4 <= 241 and 0 <= stencil_2_ld3 <= 241; load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
//   { stencil_217_merged1816[root = 0, stencil_216, stencil_217] -> [2 + stencil_216, 2 + stencil_217, 1] : 0 <= stencil_216 <= 241 and 0 <= stencil_217 <= 241 }
// Condition for stencil_217_merged1816(((-1 + i2 == 0) && (-2 + i0 >= 0) && (243 - i0 >= 0) && (-2 + i1 >= 0) && (243 - i1 >= 0)))
//   { store_to_stencil_2_to_gp_2820625[root = 0, stencil_2_ld4, stencil_2_ld3] -> [2 + stencil_2_ld4, 2 + stencil_2_ld3, 2] : 0 <= stencil_2_ld4 <= 241 and 0 <= stencil_2_ld3 <= 241 }
// Condition for store_to_stencil_2_to_gp_2820625(((-2 + i2 == 0) && (-2 + i0 >= 0) && (243 - i0 >= 0) && (-2 + i1 >= 0) && (243 - i1 >= 0)))
//   { load_to_stencil_1_FIFO_buf19902[root = 0, stencil_1_ld1, stencil_1_ld0] -> [stencil_1_ld1, stencil_1_ld0, 0] : 0 <= stencil_1_ld1 <= 243 and 0 <= stencil_1_ld0 <= 243 }
// Condition for load_to_stencil_1_FIFO_buf19902(((i2 == 0) && (i0 >= 0) && (243 - i0 >= 0) && (i1 >= 0) && (243 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 243; c0 += 1)
  for (int c1 = 0; c1 <= 243; c1 += 1) {
    load_to_stencil_1_FIFO_buf19902(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_217_merged1816(0, c0 - 2, c1 - 2);
      store_to_stencil_2_to_gp_2820625(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 243; c0 += 1)
	  for (int c1 = 0; c1 <= 243; c1 += 1) {
	    load_to_stencil_1_FIFO_buf19902(stencil_1_to_gp_162051 /* buf name */, stencil_1_FIFO_buf1990, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_217_merged1816(stencil_1_FIFO_buf1990 /* buf name */, stencil_2, 0, c0 - 2, c1 - 2);
	      store_to_stencil_2_to_gp_2820625(stencil_2 /* buf name */, stencil_2_to_gp_282062, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_216__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_1_to_gp_162051, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_2_to_gp_282062, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_216_(stencil_1_to_gp_162051, stencil_2_to_gp_282062);
  }
}
#include "hw_classes.h"

struct stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9_cache {
	// RAM Box: {[0, 203], [0, 203]}
	// Capacity: 411
	// # of read delays: 9
  // 0, 1, 2, 204, 205, 206, 408, 409, 410
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 201> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 201> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_203() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_204() {
		return f6;
	}

	inline hw_uint<32>  peek_205() {
		return f8;
	}

	inline hw_uint<32>  peek_206() {
		return f10;
	}

	inline hw_uint<32>  peek_407() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_408() {
		return f12;
	}

	inline hw_uint<32>  peek_409() {
		return f14;
	}

	inline hw_uint<32>  peek_410() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 201
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 201 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 201
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 201 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_21_FIFO_buf2003_cache {
  // # of banks: 1
  stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9_cache stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9;
};



inline void stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_write(hw_uint<32> & stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12, stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_21_ld1, int stencil_21_ld0, int dynamic_address) {
  stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.push(stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12);
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_10_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_10 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[1 + stencil_22137, stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_409();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_11_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_11 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[2 + stencil_22137, stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_408();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_3_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_3 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[stencil_22137, 2 + stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_2();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_4_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_4 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[1 + stencil_22137, 2 + stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_1();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_5_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_5 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[2 + stencil_22137, 2 + stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_0();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_6_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_6 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[stencil_22137, 1 + stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_206();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_7_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_7 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[1 + stencil_22137, 1 + stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_205();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_8_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_8 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[2 + stencil_22137, 1 + stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_204();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

inline hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_9_select(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_21_FIFO_buf2003_stencil_22137_merged1879_9 read pattern: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> stencil_21_FIFO_buf2003[stencil_22137, stencil_22136] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Read schedule : { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  // Write schedule: { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
  auto value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12 = stencil_21_FIFO_buf2003.stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_merged_banks_9.peek_410();
  return value_stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_21_FIFO_buf20032_write
//	stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12
inline void stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_write_bundle_write(hw_uint<32>& load_to_stencil_21_FIFO_buf20032_write, stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_21_ld1, int stencil_21_ld0, int dynamic_address) {
	hw_uint<32>  stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_res = load_to_stencil_21_FIFO_buf20032_write.extract<0, 31>();
	stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_write(stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_12_res, stencil_21_FIFO_buf2003, root, stencil_21_ld1, stencil_21_ld0, dynamic_address);
}

// stencil_22137_merged1879_read
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_3
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_4
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_5
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_6
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_7
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_8
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_9
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_10
//	stencil_21_FIFO_buf2003_stencil_22137_merged1879_11
inline hw_uint<288> stencil_21_FIFO_buf2003_stencil_22137_merged1879_read_bundle_read(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_3
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_4
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_5
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_6
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_7
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_8
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_9
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_10
    // stencil_21_FIFO_buf2003_stencil_22137_merged1879_11

	hw_uint<288> result;
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_3_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_3_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<0, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_3_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_4_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_4_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<32, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_4_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_5_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_5_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<64, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_5_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_6_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_6_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<96, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_6_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_7_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_7_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<128, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_7_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_8_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_8_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<160, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_8_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_9_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_9_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<192, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_9_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_10_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_10_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<224, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_10_res);
	hw_uint<32>  stencil_21_FIFO_buf2003_stencil_22137_merged1879_11_res = stencil_21_FIFO_buf2003_stencil_22137_merged1879_11_select(stencil_21_FIFO_buf2003, root, stencil_22136, stencil_22137, dynamic_address);
	set_at<256, 288>(result, stencil_21_FIFO_buf2003_stencil_22137_merged1879_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_22_stencil_22137_merged1879_2_to_stencil_22_store_to_stencil_22_to_gp_1820655_1_cache {
	// RAM Box: {[0, 201], [0, 201]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_22_cache {
  // # of banks: 1
  stencil_22_stencil_22137_merged1879_2_to_stencil_22_store_to_stencil_22_to_gp_1820655_1_cache stencil_22_stencil_22137_merged1879_2_to_stencil_22_store_to_stencil_22_to_gp_1820655_1;
};



inline void stencil_22_stencil_22137_merged1879_2_write(hw_uint<32> & stencil_22_stencil_22137_merged1879_2, stencil_22_cache& stencil_22, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
  stencil_22.stencil_22_stencil_22137_merged1879_2_to_stencil_22_store_to_stencil_22_to_gp_1820655_1.push(stencil_22_stencil_22137_merged1879_2);
}

inline hw_uint<32>  stencil_22_store_to_stencil_22_to_gp_1820655_1_select(stencil_22_cache& stencil_22, int root, int stencil_22_ld4, int stencil_22_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_store_to_stencil_22_to_gp_1820655_1 read pattern: { store_to_stencil_22_to_gp_1820655[root = 0, stencil_22_ld4, stencil_22_ld3] -> stencil_22[stencil_22_ld3, stencil_22_ld4] : 0 <= stencil_22_ld4 <= 201 and 0 <= stencil_22_ld3 <= 201 }
  // Read schedule : { store_to_stencil_22_to_gp_1820655[root = 0, stencil_22_ld4, stencil_22_ld3] -> [2 + stencil_22_ld4, 2 + stencil_22_ld3, 2] : 0 <= stencil_22_ld4 <= 201 and 0 <= stencil_22_ld3 <= 201 }
  // Write schedule: { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
  auto value_stencil_22_stencil_22137_merged1879_2 = stencil_22.stencil_22_stencil_22137_merged1879_2_to_stencil_22_store_to_stencil_22_to_gp_1820655_1.peek(/* one reader or all rams */ 0);
  return value_stencil_22_stencil_22137_merged1879_2;
  return 0;
}

// # of bundles = 2
// stencil_22137_merged1879_write
//	stencil_22_stencil_22137_merged1879_2
inline void stencil_22_stencil_22137_merged1879_write_bundle_write(hw_uint<32>& stencil_22137_merged1879_write, stencil_22_cache& stencil_22, int root, int stencil_22136, int stencil_22137, int dynamic_address) {
	hw_uint<32>  stencil_22_stencil_22137_merged1879_2_res = stencil_22137_merged1879_write.extract<0, 31>();
	stencil_22_stencil_22137_merged1879_2_write(stencil_22_stencil_22137_merged1879_2_res, stencil_22, root, stencil_22136, stencil_22137, dynamic_address);
}

// store_to_stencil_22_to_gp_1820655_read
//	stencil_22_store_to_stencil_22_to_gp_1820655_1
inline hw_uint<32> stencil_22_store_to_stencil_22_to_gp_1820655_read_bundle_read(stencil_22_cache& stencil_22, int root, int stencil_22_ld4, int stencil_22_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_22_store_to_stencil_22_to_gp_1820655_1

	hw_uint<32> result;
	hw_uint<32>  stencil_22_store_to_stencil_22_to_gp_1820655_1_res = stencil_22_store_to_stencil_22_to_gp_1820655_1_select(stencil_22, root, stencil_22_ld4, stencil_22_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_22_store_to_stencil_22_to_gp_1820655_1_res);
	return result;
}

// Total re-use buffer capacity: 13120 bits


// Operation logic
inline void stencil_22137_merged1879(stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, stencil_22_cache& stencil_22, int root, int stencil_22136, int stencil_22137) {
  // Dynamic address computation

	// Consume: stencil_21_FIFO_buf2003
	auto stencil_21_FIFO_buf2003__lp_stencil_22137__p___m_37_rp___p___m_1_p_38_c________lp_stencil_22136__p___m_37_rp___p__1_p_38_value = stencil_21_FIFO_buf2003_stencil_22137_merged1879_read_bundle_read(stencil_21_FIFO_buf2003/* source_delay */, root, stencil_22136, stencil_22137, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_22137_cu1877(stencil_21_FIFO_buf2003__lp_stencil_22137__p___m_37_rp___p___m_1_p_38_c________lp_stencil_22136__p___m_37_rp___p__1_p_38_value);
	// Produce: stencil_22
	stencil_22_stencil_22137_merged1879_write_bundle_write(/* arg names */compute_result, stencil_22, root, stencil_22136, stencil_22137, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_21_FIFO_buf20032(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_21_to_gp_172064, stencil_21_FIFO_buf2003_cache& stencil_21_FIFO_buf2003, int root, int stencil_21_ld1, int stencil_21_ld0) {
  // Dynamic address computation

	// Consume: stencil_21_to_gp_172064
	auto stencil_21_to_gp_172064_stencil_21_ld0_c__stencil_21_ld1_value = stencil_21_to_gp_172064.read();
	// Produce: stencil_21_FIFO_buf2003
	stencil_21_FIFO_buf2003_load_to_stencil_21_FIFO_buf20032_write_bundle_write(/* arg names */stencil_21_to_gp_172064_stencil_21_ld0_c__stencil_21_ld1_value, stencil_21_FIFO_buf2003, root, stencil_21_ld1, stencil_21_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_22_to_gp_1820655(stencil_22_cache& stencil_22, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_22_to_gp_182065, int root, int stencil_22_ld4, int stencil_22_ld3) {
  // Dynamic address computation

	// Consume: stencil_22
	auto stencil_22_stencil_22_ld3_c__stencil_22_ld4_value = stencil_22_store_to_stencil_22_to_gp_1820655_read_bundle_read(stencil_22/* source_delay */, root, stencil_22_ld4, stencil_22_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_22_to_gp_182065
	stencil_22_to_gp_182065.write(stencil_22_stencil_22_ld3_c__stencil_22_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_22136_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_21_to_gp_172064, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_22_to_gp_182065) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_22136__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_21_FIFO_buf2003_cache stencil_21_FIFO_buf2003;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_22_cache stencil_22;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_22_to_gp_1820655[root = 0, stencil_22_ld4, stencil_22_ld3] -> [2 + stencil_22_ld4, 2 + stencil_22_ld3, 2] : 0 <= stencil_22_ld4 <= 201 and 0 <= stencil_22_ld3 <= 201; stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201; load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
//   { store_to_stencil_22_to_gp_1820655[root = 0, stencil_22_ld4, stencil_22_ld3] -> [2 + stencil_22_ld4, 2 + stencil_22_ld3, 2] : 0 <= stencil_22_ld4 <= 201 and 0 <= stencil_22_ld3 <= 201 }
// Condition for store_to_stencil_22_to_gp_1820655(((-2 + i2 == 0) && (-2 + i0 >= 0) && (203 - i0 >= 0) && (-2 + i1 >= 0) && (203 - i1 >= 0)))
//   { stencil_22137_merged1879[root = 0, stencil_22136, stencil_22137] -> [2 + stencil_22136, 2 + stencil_22137, 1] : 0 <= stencil_22136 <= 201 and 0 <= stencil_22137 <= 201 }
// Condition for stencil_22137_merged1879(((-1 + i2 == 0) && (-2 + i0 >= 0) && (203 - i0 >= 0) && (-2 + i1 >= 0) && (203 - i1 >= 0)))
//   { load_to_stencil_21_FIFO_buf20032[root = 0, stencil_21_ld1, stencil_21_ld0] -> [stencil_21_ld1, stencil_21_ld0, 0] : 0 <= stencil_21_ld1 <= 203 and 0 <= stencil_21_ld0 <= 203 }
// Condition for load_to_stencil_21_FIFO_buf20032(((i2 == 0) && (i0 >= 0) && (203 - i0 >= 0) && (i1 >= 0) && (203 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 203; c0 += 1)
  for (int c1 = 0; c1 <= 203; c1 += 1) {
    load_to_stencil_21_FIFO_buf20032(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_22137_merged1879(0, c0 - 2, c1 - 2);
      store_to_stencil_22_to_gp_1820655(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 203; c0 += 1)
	  for (int c1 = 0; c1 <= 203; c1 += 1) {
	    load_to_stencil_21_FIFO_buf20032(stencil_21_to_gp_172064 /* buf name */, stencil_21_FIFO_buf2003, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_22137_merged1879(stencil_21_FIFO_buf2003 /* buf name */, stencil_22, 0, c0 - 2, c1 - 2);
	      store_to_stencil_22_to_gp_1820655(stencil_22 /* buf name */, stencil_22_to_gp_182065, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_22136__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_21_to_gp_172064, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_22_to_gp_182065, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_22136_(stencil_21_to_gp_172064, stencil_22_to_gp_182065);
  }
}
#include "hw_classes.h"

struct stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9_cache {
	// RAM Box: {[0, 201], [0, 201]}
	// Capacity: 407
	// # of read delays: 9
  // 0, 1, 2, 202, 203, 204, 404, 405, 406
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 199> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 199> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_201() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_202() {
		return f6;
	}

	inline hw_uint<32>  peek_203() {
		return f8;
	}

	inline hw_uint<32>  peek_204() {
		return f10;
	}

	inline hw_uint<32>  peek_403() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_404() {
		return f12;
	}

	inline hw_uint<32>  peek_405() {
		return f14;
	}

	inline hw_uint<32>  peek_406() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 199
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 199 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 199
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 199 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_22_FIFO_buf2004_cache {
  // # of banks: 1
  stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9_cache stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9;
};



inline void stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_write(hw_uint<32> & stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12, stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_22_ld1, int stencil_22_ld0, int dynamic_address) {
  stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.push(stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12);
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_10_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_10 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[1 + stencil_23143, stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_405();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_11_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_11 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[2 + stencil_23143, stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_404();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_3_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_3 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[stencil_23143, 2 + stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_2();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_4_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_4 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[1 + stencil_23143, 2 + stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_1();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_5_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_5 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[2 + stencil_23143, 2 + stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_0();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_6_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_6 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[stencil_23143, 1 + stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_204();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_7_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_7 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[1 + stencil_23143, 1 + stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_203();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_8_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_8 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[2 + stencil_23143, 1 + stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_202();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

inline hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_9_select(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_22_FIFO_buf2004_stencil_23143_merged1882_9 read pattern: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> stencil_22_FIFO_buf2004[stencil_23143, stencil_23142] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Read schedule : { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  // Write schedule: { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
  auto value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12 = stencil_22_FIFO_buf2004.stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_merged_banks_9.peek_406();
  return value_stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_22_FIFO_buf20042_write
//	stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12
inline void stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_write_bundle_write(hw_uint<32>& load_to_stencil_22_FIFO_buf20042_write, stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_22_ld1, int stencil_22_ld0, int dynamic_address) {
	hw_uint<32>  stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_res = load_to_stencil_22_FIFO_buf20042_write.extract<0, 31>();
	stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_write(stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_12_res, stencil_22_FIFO_buf2004, root, stencil_22_ld1, stencil_22_ld0, dynamic_address);
}

// stencil_23143_merged1882_read
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_3
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_4
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_5
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_6
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_7
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_8
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_9
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_10
//	stencil_22_FIFO_buf2004_stencil_23143_merged1882_11
inline hw_uint<288> stencil_22_FIFO_buf2004_stencil_23143_merged1882_read_bundle_read(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_3
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_4
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_5
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_6
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_7
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_8
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_9
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_10
    // stencil_22_FIFO_buf2004_stencil_23143_merged1882_11

	hw_uint<288> result;
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_3_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_3_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<0, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_3_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_4_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_4_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<32, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_4_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_5_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_5_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<64, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_5_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_6_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_6_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<96, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_6_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_7_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_7_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<128, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_7_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_8_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_8_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<160, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_8_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_9_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_9_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<192, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_9_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_10_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_10_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<224, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_10_res);
	hw_uint<32>  stencil_22_FIFO_buf2004_stencil_23143_merged1882_11_res = stencil_22_FIFO_buf2004_stencil_23143_merged1882_11_select(stencil_22_FIFO_buf2004, root, stencil_23142, stencil_23143, dynamic_address);
	set_at<256, 288>(result, stencil_22_FIFO_buf2004_stencil_23143_merged1882_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_23_stencil_23143_merged1882_2_to_stencil_23_store_to_stencil_23_to_gp_1920665_1_cache {
	// RAM Box: {[0, 199], [0, 199]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_23_cache {
  // # of banks: 1
  stencil_23_stencil_23143_merged1882_2_to_stencil_23_store_to_stencil_23_to_gp_1920665_1_cache stencil_23_stencil_23143_merged1882_2_to_stencil_23_store_to_stencil_23_to_gp_1920665_1;
};



inline void stencil_23_stencil_23143_merged1882_2_write(hw_uint<32> & stencil_23_stencil_23143_merged1882_2, stencil_23_cache& stencil_23, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
  stencil_23.stencil_23_stencil_23143_merged1882_2_to_stencil_23_store_to_stencil_23_to_gp_1920665_1.push(stencil_23_stencil_23143_merged1882_2);
}

inline hw_uint<32>  stencil_23_store_to_stencil_23_to_gp_1920665_1_select(stencil_23_cache& stencil_23, int root, int stencil_23_ld4, int stencil_23_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_store_to_stencil_23_to_gp_1920665_1 read pattern: { store_to_stencil_23_to_gp_1920665[root = 0, stencil_23_ld4, stencil_23_ld3] -> stencil_23[stencil_23_ld3, stencil_23_ld4] : 0 <= stencil_23_ld4 <= 199 and 0 <= stencil_23_ld3 <= 199 }
  // Read schedule : { store_to_stencil_23_to_gp_1920665[root = 0, stencil_23_ld4, stencil_23_ld3] -> [2 + stencil_23_ld4, 2 + stencil_23_ld3, 2] : 0 <= stencil_23_ld4 <= 199 and 0 <= stencil_23_ld3 <= 199 }
  // Write schedule: { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
  auto value_stencil_23_stencil_23143_merged1882_2 = stencil_23.stencil_23_stencil_23143_merged1882_2_to_stencil_23_store_to_stencil_23_to_gp_1920665_1.peek(/* one reader or all rams */ 0);
  return value_stencil_23_stencil_23143_merged1882_2;
  return 0;
}

// # of bundles = 2
// stencil_23143_merged1882_write
//	stencil_23_stencil_23143_merged1882_2
inline void stencil_23_stencil_23143_merged1882_write_bundle_write(hw_uint<32>& stencil_23143_merged1882_write, stencil_23_cache& stencil_23, int root, int stencil_23142, int stencil_23143, int dynamic_address) {
	hw_uint<32>  stencil_23_stencil_23143_merged1882_2_res = stencil_23143_merged1882_write.extract<0, 31>();
	stencil_23_stencil_23143_merged1882_2_write(stencil_23_stencil_23143_merged1882_2_res, stencil_23, root, stencil_23142, stencil_23143, dynamic_address);
}

// store_to_stencil_23_to_gp_1920665_read
//	stencil_23_store_to_stencil_23_to_gp_1920665_1
inline hw_uint<32> stencil_23_store_to_stencil_23_to_gp_1920665_read_bundle_read(stencil_23_cache& stencil_23, int root, int stencil_23_ld4, int stencil_23_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_23_store_to_stencil_23_to_gp_1920665_1

	hw_uint<32> result;
	hw_uint<32>  stencil_23_store_to_stencil_23_to_gp_1920665_1_res = stencil_23_store_to_stencil_23_to_gp_1920665_1_select(stencil_23, root, stencil_23_ld4, stencil_23_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_23_store_to_stencil_23_to_gp_1920665_1_res);
	return result;
}

// Total re-use buffer capacity: 12992 bits


// Operation logic
inline void stencil_23143_merged1882(stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, stencil_23_cache& stencil_23, int root, int stencil_23142, int stencil_23143) {
  // Dynamic address computation

	// Consume: stencil_22_FIFO_buf2004
	auto stencil_22_FIFO_buf2004__lp_stencil_23143__p___m_36_rp___p___m_1_p_37_c________lp_stencil_23142__p___m_36_rp___p__1_p_37_value = stencil_22_FIFO_buf2004_stencil_23143_merged1882_read_bundle_read(stencil_22_FIFO_buf2004/* source_delay */, root, stencil_23142, stencil_23143, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_23143_cu1880(stencil_22_FIFO_buf2004__lp_stencil_23143__p___m_36_rp___p___m_1_p_37_c________lp_stencil_23142__p___m_36_rp___p__1_p_37_value);
	// Produce: stencil_23
	stencil_23_stencil_23143_merged1882_write_bundle_write(/* arg names */compute_result, stencil_23, root, stencil_23142, stencil_23143, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_22_FIFO_buf20042(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_22_to_gp_182065, stencil_22_FIFO_buf2004_cache& stencil_22_FIFO_buf2004, int root, int stencil_22_ld1, int stencil_22_ld0) {
  // Dynamic address computation

	// Consume: stencil_22_to_gp_182065
	auto stencil_22_to_gp_182065_stencil_22_ld0_c__stencil_22_ld1_value = stencil_22_to_gp_182065.read();
	// Produce: stencil_22_FIFO_buf2004
	stencil_22_FIFO_buf2004_load_to_stencil_22_FIFO_buf20042_write_bundle_write(/* arg names */stencil_22_to_gp_182065_stencil_22_ld0_c__stencil_22_ld1_value, stencil_22_FIFO_buf2004, root, stencil_22_ld1, stencil_22_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_23_to_gp_1920665(stencil_23_cache& stencil_23, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_23_to_gp_192066, int root, int stencil_23_ld4, int stencil_23_ld3) {
  // Dynamic address computation

	// Consume: stencil_23
	auto stencil_23_stencil_23_ld3_c__stencil_23_ld4_value = stencil_23_store_to_stencil_23_to_gp_1920665_read_bundle_read(stencil_23/* source_delay */, root, stencil_23_ld4, stencil_23_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_23_to_gp_192066
	stencil_23_to_gp_192066.write(stencil_23_stencil_23_ld3_c__stencil_23_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_23142_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_22_to_gp_182065, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_23_to_gp_192066) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_23142__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_22_FIFO_buf2004_cache stencil_22_FIFO_buf2004;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_23_cache stencil_23;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_23_to_gp_1920665[root = 0, stencil_23_ld4, stencil_23_ld3] -> [2 + stencil_23_ld4, 2 + stencil_23_ld3, 2] : 0 <= stencil_23_ld4 <= 199 and 0 <= stencil_23_ld3 <= 199; stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199; load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
//   { store_to_stencil_23_to_gp_1920665[root = 0, stencil_23_ld4, stencil_23_ld3] -> [2 + stencil_23_ld4, 2 + stencil_23_ld3, 2] : 0 <= stencil_23_ld4 <= 199 and 0 <= stencil_23_ld3 <= 199 }
// Condition for store_to_stencil_23_to_gp_1920665(((-2 + i2 == 0) && (-2 + i0 >= 0) && (201 - i0 >= 0) && (-2 + i1 >= 0) && (201 - i1 >= 0)))
//   { stencil_23143_merged1882[root = 0, stencil_23142, stencil_23143] -> [2 + stencil_23142, 2 + stencil_23143, 1] : 0 <= stencil_23142 <= 199 and 0 <= stencil_23143 <= 199 }
// Condition for stencil_23143_merged1882(((-1 + i2 == 0) && (-2 + i0 >= 0) && (201 - i0 >= 0) && (-2 + i1 >= 0) && (201 - i1 >= 0)))
//   { load_to_stencil_22_FIFO_buf20042[root = 0, stencil_22_ld1, stencil_22_ld0] -> [stencil_22_ld1, stencil_22_ld0, 0] : 0 <= stencil_22_ld1 <= 201 and 0 <= stencil_22_ld0 <= 201 }
// Condition for load_to_stencil_22_FIFO_buf20042(((i2 == 0) && (i0 >= 0) && (201 - i0 >= 0) && (i1 >= 0) && (201 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 201; c0 += 1)
  for (int c1 = 0; c1 <= 201; c1 += 1) {
    load_to_stencil_22_FIFO_buf20042(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_23143_merged1882(0, c0 - 2, c1 - 2);
      store_to_stencil_23_to_gp_1920665(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 201; c0 += 1)
	  for (int c1 = 0; c1 <= 201; c1 += 1) {
	    load_to_stencil_22_FIFO_buf20042(stencil_22_to_gp_182065 /* buf name */, stencil_22_FIFO_buf2004, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_23143_merged1882(stencil_22_FIFO_buf2004 /* buf name */, stencil_23, 0, c0 - 2, c1 - 2);
	      store_to_stencil_23_to_gp_1920665(stencil_23 /* buf name */, stencil_23_to_gp_192066, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_23142__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_22_to_gp_182065, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_23_to_gp_192066, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_23142_(stencil_22_to_gp_182065, stencil_23_to_gp_192066);
  }
}
#include "hw_classes.h"

struct stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9_cache {
	// RAM Box: {[0, 199], [0, 199]}
	// Capacity: 403
	// # of read delays: 9
  // 0, 1, 2, 200, 201, 202, 400, 401, 402
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 197> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 197> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_199() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_200() {
		return f6;
	}

	inline hw_uint<32>  peek_201() {
		return f8;
	}

	inline hw_uint<32>  peek_202() {
		return f10;
	}

	inline hw_uint<32>  peek_399() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_400() {
		return f12;
	}

	inline hw_uint<32>  peek_401() {
		return f14;
	}

	inline hw_uint<32>  peek_402() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 197
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 197 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 197
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 197 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_23_FIFO_buf2005_cache {
  // # of banks: 1
  stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9_cache stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9;
};



inline void stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_write(hw_uint<32> & stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12, stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_23_ld1, int stencil_23_ld0, int dynamic_address) {
  stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.push(stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12);
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_10_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_10 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[1 + stencil_24149, stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_401();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_11_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_11 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[2 + stencil_24149, stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_400();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_3_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_3 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[stencil_24149, 2 + stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_2();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_4_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_4 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[1 + stencil_24149, 2 + stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_1();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_5_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_5 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[2 + stencil_24149, 2 + stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_0();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_6_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_6 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[stencil_24149, 1 + stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_202();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_7_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_7 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[1 + stencil_24149, 1 + stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_201();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_8_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_8 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[2 + stencil_24149, 1 + stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_200();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

inline hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_9_select(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_23_FIFO_buf2005_stencil_24149_merged1885_9 read pattern: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> stencil_23_FIFO_buf2005[stencil_24149, stencil_24148] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Read schedule : { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  // Write schedule: { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
  auto value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12 = stencil_23_FIFO_buf2005.stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_merged_banks_9.peek_402();
  return value_stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_23_FIFO_buf20052_write
//	stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12
inline void stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_write_bundle_write(hw_uint<32>& load_to_stencil_23_FIFO_buf20052_write, stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_23_ld1, int stencil_23_ld0, int dynamic_address) {
	hw_uint<32>  stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_res = load_to_stencil_23_FIFO_buf20052_write.extract<0, 31>();
	stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_write(stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_12_res, stencil_23_FIFO_buf2005, root, stencil_23_ld1, stencil_23_ld0, dynamic_address);
}

// stencil_24149_merged1885_read
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_3
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_4
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_5
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_6
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_7
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_8
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_9
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_10
//	stencil_23_FIFO_buf2005_stencil_24149_merged1885_11
inline hw_uint<288> stencil_23_FIFO_buf2005_stencil_24149_merged1885_read_bundle_read(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_3
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_4
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_5
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_6
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_7
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_8
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_9
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_10
    // stencil_23_FIFO_buf2005_stencil_24149_merged1885_11

	hw_uint<288> result;
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_3_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_3_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<0, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_3_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_4_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_4_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<32, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_4_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_5_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_5_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<64, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_5_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_6_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_6_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<96, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_6_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_7_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_7_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<128, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_7_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_8_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_8_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<160, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_8_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_9_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_9_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<192, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_9_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_10_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_10_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<224, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_10_res);
	hw_uint<32>  stencil_23_FIFO_buf2005_stencil_24149_merged1885_11_res = stencil_23_FIFO_buf2005_stencil_24149_merged1885_11_select(stencil_23_FIFO_buf2005, root, stencil_24148, stencil_24149, dynamic_address);
	set_at<256, 288>(result, stencil_23_FIFO_buf2005_stencil_24149_merged1885_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_24_stencil_24149_merged1885_2_to_stencil_24_store_to_stencil_24_to_gp_2020675_1_cache {
	// RAM Box: {[0, 197], [0, 197]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_24_cache {
  // # of banks: 1
  stencil_24_stencil_24149_merged1885_2_to_stencil_24_store_to_stencil_24_to_gp_2020675_1_cache stencil_24_stencil_24149_merged1885_2_to_stencil_24_store_to_stencil_24_to_gp_2020675_1;
};



inline void stencil_24_stencil_24149_merged1885_2_write(hw_uint<32> & stencil_24_stencil_24149_merged1885_2, stencil_24_cache& stencil_24, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
  stencil_24.stencil_24_stencil_24149_merged1885_2_to_stencil_24_store_to_stencil_24_to_gp_2020675_1.push(stencil_24_stencil_24149_merged1885_2);
}

inline hw_uint<32>  stencil_24_store_to_stencil_24_to_gp_2020675_1_select(stencil_24_cache& stencil_24, int root, int stencil_24_ld4, int stencil_24_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_store_to_stencil_24_to_gp_2020675_1 read pattern: { store_to_stencil_24_to_gp_2020675[root = 0, stencil_24_ld4, stencil_24_ld3] -> stencil_24[stencil_24_ld3, stencil_24_ld4] : 0 <= stencil_24_ld4 <= 197 and 0 <= stencil_24_ld3 <= 197 }
  // Read schedule : { store_to_stencil_24_to_gp_2020675[root = 0, stencil_24_ld4, stencil_24_ld3] -> [2 + stencil_24_ld4, 2 + stencil_24_ld3, 2] : 0 <= stencil_24_ld4 <= 197 and 0 <= stencil_24_ld3 <= 197 }
  // Write schedule: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
  auto value_stencil_24_stencil_24149_merged1885_2 = stencil_24.stencil_24_stencil_24149_merged1885_2_to_stencil_24_store_to_stencil_24_to_gp_2020675_1.peek(/* one reader or all rams */ 0);
  return value_stencil_24_stencil_24149_merged1885_2;
  return 0;
}

// # of bundles = 2
// stencil_24149_merged1885_write
//	stencil_24_stencil_24149_merged1885_2
inline void stencil_24_stencil_24149_merged1885_write_bundle_write(hw_uint<32>& stencil_24149_merged1885_write, stencil_24_cache& stencil_24, int root, int stencil_24148, int stencil_24149, int dynamic_address) {
	hw_uint<32>  stencil_24_stencil_24149_merged1885_2_res = stencil_24149_merged1885_write.extract<0, 31>();
	stencil_24_stencil_24149_merged1885_2_write(stencil_24_stencil_24149_merged1885_2_res, stencil_24, root, stencil_24148, stencil_24149, dynamic_address);
}

// store_to_stencil_24_to_gp_2020675_read
//	stencil_24_store_to_stencil_24_to_gp_2020675_1
inline hw_uint<32> stencil_24_store_to_stencil_24_to_gp_2020675_read_bundle_read(stencil_24_cache& stencil_24, int root, int stencil_24_ld4, int stencil_24_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_24_store_to_stencil_24_to_gp_2020675_1

	hw_uint<32> result;
	hw_uint<32>  stencil_24_store_to_stencil_24_to_gp_2020675_1_res = stencil_24_store_to_stencil_24_to_gp_2020675_1_select(stencil_24, root, stencil_24_ld4, stencil_24_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_24_store_to_stencil_24_to_gp_2020675_1_res);
	return result;
}

// Total re-use buffer capacity: 12864 bits


// Operation logic
inline void load_to_stencil_23_FIFO_buf20052(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_23_to_gp_192066, stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, int root, int stencil_23_ld1, int stencil_23_ld0) {
  // Dynamic address computation

	// Consume: stencil_23_to_gp_192066
	auto stencil_23_to_gp_192066_stencil_23_ld0_c__stencil_23_ld1_value = stencil_23_to_gp_192066.read();
	// Produce: stencil_23_FIFO_buf2005
	stencil_23_FIFO_buf2005_load_to_stencil_23_FIFO_buf20052_write_bundle_write(/* arg names */stencil_23_to_gp_192066_stencil_23_ld0_c__stencil_23_ld1_value, stencil_23_FIFO_buf2005, root, stencil_23_ld1, stencil_23_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_24149_merged1885(stencil_23_FIFO_buf2005_cache& stencil_23_FIFO_buf2005, stencil_24_cache& stencil_24, int root, int stencil_24148, int stencil_24149) {
  // Dynamic address computation

	// Consume: stencil_23_FIFO_buf2005
	auto stencil_23_FIFO_buf2005__lp_stencil_24149__p___m_35_rp___p___m_1_p_36_c________lp_stencil_24148__p___m_35_rp___p__1_p_36_value = stencil_23_FIFO_buf2005_stencil_24149_merged1885_read_bundle_read(stencil_23_FIFO_buf2005/* source_delay */, root, stencil_24148, stencil_24149, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_24149_cu1883(stencil_23_FIFO_buf2005__lp_stencil_24149__p___m_35_rp___p___m_1_p_36_c________lp_stencil_24148__p___m_35_rp___p__1_p_36_value);
	// Produce: stencil_24
	stencil_24_stencil_24149_merged1885_write_bundle_write(/* arg names */compute_result, stencil_24, root, stencil_24148, stencil_24149, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_24_to_gp_2020675(stencil_24_cache& stencil_24, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_24_to_gp_202067, int root, int stencil_24_ld4, int stencil_24_ld3) {
  // Dynamic address computation

	// Consume: stencil_24
	auto stencil_24_stencil_24_ld3_c__stencil_24_ld4_value = stencil_24_store_to_stencil_24_to_gp_2020675_read_bundle_read(stencil_24/* source_delay */, root, stencil_24_ld4, stencil_24_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_24_to_gp_202067
	stencil_24_to_gp_202067.write(stencil_24_stencil_24_ld3_c__stencil_24_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_24148_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_23_to_gp_192066, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_24_to_gp_202067) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_24148__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_23_FIFO_buf2005_cache stencil_23_FIFO_buf2005;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_24_cache stencil_24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197; load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199; store_to_stencil_24_to_gp_2020675[root = 0, stencil_24_ld4, stencil_24_ld3] -> [2 + stencil_24_ld4, 2 + stencil_24_ld3, 2] : 0 <= stencil_24_ld4 <= 197 and 0 <= stencil_24_ld3 <= 197 }
//   { stencil_24149_merged1885[root = 0, stencil_24148, stencil_24149] -> [2 + stencil_24148, 2 + stencil_24149, 1] : 0 <= stencil_24148 <= 197 and 0 <= stencil_24149 <= 197 }
// Condition for stencil_24149_merged1885(((-1 + i2 == 0) && (-2 + i0 >= 0) && (199 - i0 >= 0) && (-2 + i1 >= 0) && (199 - i1 >= 0)))
//   { load_to_stencil_23_FIFO_buf20052[root = 0, stencil_23_ld1, stencil_23_ld0] -> [stencil_23_ld1, stencil_23_ld0, 0] : 0 <= stencil_23_ld1 <= 199 and 0 <= stencil_23_ld0 <= 199 }
// Condition for load_to_stencil_23_FIFO_buf20052(((i2 == 0) && (i0 >= 0) && (199 - i0 >= 0) && (i1 >= 0) && (199 - i1 >= 0)))
//   { store_to_stencil_24_to_gp_2020675[root = 0, stencil_24_ld4, stencil_24_ld3] -> [2 + stencil_24_ld4, 2 + stencil_24_ld3, 2] : 0 <= stencil_24_ld4 <= 197 and 0 <= stencil_24_ld3 <= 197 }
// Condition for store_to_stencil_24_to_gp_2020675(((-2 + i2 == 0) && (-2 + i0 >= 0) && (199 - i0 >= 0) && (-2 + i1 >= 0) && (199 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 199; c0 += 1)
  for (int c1 = 0; c1 <= 199; c1 += 1) {
    load_to_stencil_23_FIFO_buf20052(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_24149_merged1885(0, c0 - 2, c1 - 2);
      store_to_stencil_24_to_gp_2020675(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 199; c0 += 1)
	  for (int c1 = 0; c1 <= 199; c1 += 1) {
	    load_to_stencil_23_FIFO_buf20052(stencil_23_to_gp_192066 /* buf name */, stencil_23_FIFO_buf2005, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_24149_merged1885(stencil_23_FIFO_buf2005 /* buf name */, stencil_24, 0, c0 - 2, c1 - 2);
	      store_to_stencil_24_to_gp_2020675(stencil_24 /* buf name */, stencil_24_to_gp_202067, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_24148__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_23_to_gp_192066, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_24_to_gp_202067, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_24148_(stencil_23_to_gp_192066, stencil_24_to_gp_202067);
  }
}
#include "hw_classes.h"

struct in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9_cache {
	// RAM Box: {[0, 247], [0, 247]}
	// Capacity: 499
	// # of read delays: 9
  // 0, 1, 2, 248, 249, 250, 496, 497, 498
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 245> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 245> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_247() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_248() {
		return f6;
	}

	inline hw_uint<32>  peek_249() {
		return f8;
	}

	inline hw_uint<32>  peek_250() {
		return f10;
	}

	inline hw_uint<32>  peek_495() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_496() {
		return f12;
	}

	inline hw_uint<32>  peek_497() {
		return f14;
	}

	inline hw_uint<32>  peek_498() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 245
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 245 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 245
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 245 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_FIFO_buf1988_cache {
  // # of banks: 1
  in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9_cache in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9;
};



inline void in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_write(hw_uint<32> & in_FIFO_buf1988_load_to_in_FIFO_buf19882_12, in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int in_ld1, int in_ld0, int dynamic_address) {
  in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.push(in_FIFO_buf1988_load_to_in_FIFO_buf19882_12);
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_10_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_10 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[1 + stencil_05, stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_497();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_11_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_11 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[2 + stencil_05, stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_496();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_3_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_3 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[stencil_05, 2 + stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_2();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_4_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_4 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[1 + stencil_05, 2 + stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_1();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_5_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_5 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[2 + stencil_05, 2 + stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_0();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_6_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_6 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[stencil_05, 1 + stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_250();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_7_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_7 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[1 + stencil_05, 1 + stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_249();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_8_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_8 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[2 + stencil_05, 1 + stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_248();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

inline hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_9_select(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_FIFO_buf1988_stencil_05_merged1810_9 read pattern: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> in_FIFO_buf1988[stencil_05, stencil_04] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Read schedule : { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  // Write schedule: { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
  auto value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12 = in_FIFO_buf1988.in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_merged_banks_9.peek_498();
  return value_in_FIFO_buf1988_load_to_in_FIFO_buf19882_12;
  return 0;
}

// # of bundles = 2
// load_to_in_FIFO_buf19882_write
//	in_FIFO_buf1988_load_to_in_FIFO_buf19882_12
inline void in_FIFO_buf1988_load_to_in_FIFO_buf19882_write_bundle_write(hw_uint<32>& load_to_in_FIFO_buf19882_write, in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int in_ld1, int in_ld0, int dynamic_address) {
	hw_uint<32>  in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_res = load_to_in_FIFO_buf19882_write.extract<0, 31>();
	in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_write(in_FIFO_buf1988_load_to_in_FIFO_buf19882_12_res, in_FIFO_buf1988, root, in_ld1, in_ld0, dynamic_address);
}

// stencil_05_merged1810_read
//	in_FIFO_buf1988_stencil_05_merged1810_3
//	in_FIFO_buf1988_stencil_05_merged1810_4
//	in_FIFO_buf1988_stencil_05_merged1810_5
//	in_FIFO_buf1988_stencil_05_merged1810_6
//	in_FIFO_buf1988_stencil_05_merged1810_7
//	in_FIFO_buf1988_stencil_05_merged1810_8
//	in_FIFO_buf1988_stencil_05_merged1810_9
//	in_FIFO_buf1988_stencil_05_merged1810_10
//	in_FIFO_buf1988_stencil_05_merged1810_11
inline hw_uint<288> in_FIFO_buf1988_stencil_05_merged1810_read_bundle_read(in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int stencil_04, int stencil_05, int dynamic_address) {
  // # of ports in bundle: 9
    // in_FIFO_buf1988_stencil_05_merged1810_3
    // in_FIFO_buf1988_stencil_05_merged1810_4
    // in_FIFO_buf1988_stencil_05_merged1810_5
    // in_FIFO_buf1988_stencil_05_merged1810_6
    // in_FIFO_buf1988_stencil_05_merged1810_7
    // in_FIFO_buf1988_stencil_05_merged1810_8
    // in_FIFO_buf1988_stencil_05_merged1810_9
    // in_FIFO_buf1988_stencil_05_merged1810_10
    // in_FIFO_buf1988_stencil_05_merged1810_11

	hw_uint<288> result;
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_3_res = in_FIFO_buf1988_stencil_05_merged1810_3_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<0, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_3_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_4_res = in_FIFO_buf1988_stencil_05_merged1810_4_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<32, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_4_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_5_res = in_FIFO_buf1988_stencil_05_merged1810_5_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<64, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_5_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_6_res = in_FIFO_buf1988_stencil_05_merged1810_6_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<96, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_6_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_7_res = in_FIFO_buf1988_stencil_05_merged1810_7_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<128, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_7_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_8_res = in_FIFO_buf1988_stencil_05_merged1810_8_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<160, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_8_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_9_res = in_FIFO_buf1988_stencil_05_merged1810_9_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<192, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_9_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_10_res = in_FIFO_buf1988_stencil_05_merged1810_10_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<224, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_10_res);
	hw_uint<32>  in_FIFO_buf1988_stencil_05_merged1810_11_res = in_FIFO_buf1988_stencil_05_merged1810_11_select(in_FIFO_buf1988, root, stencil_04, stencil_05, dynamic_address);
	set_at<256, 288>(result, in_FIFO_buf1988_stencil_05_merged1810_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_0_stencil_05_merged1810_2_to_stencil_0_store_to_stencil_0_to_gp_420505_1_cache {
	// RAM Box: {[0, 245], [0, 245]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_0_cache {
  // # of banks: 1
  stencil_0_stencil_05_merged1810_2_to_stencil_0_store_to_stencil_0_to_gp_420505_1_cache stencil_0_stencil_05_merged1810_2_to_stencil_0_store_to_stencil_0_to_gp_420505_1;
};



inline void stencil_0_stencil_05_merged1810_2_write(hw_uint<32> & stencil_0_stencil_05_merged1810_2, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
  stencil_0.stencil_0_stencil_05_merged1810_2_to_stencil_0_store_to_stencil_0_to_gp_420505_1.push(stencil_0_stencil_05_merged1810_2);
}

inline hw_uint<32>  stencil_0_store_to_stencil_0_to_gp_420505_1_select(stencil_0_cache& stencil_0, int root, int stencil_0_ld4, int stencil_0_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_store_to_stencil_0_to_gp_420505_1 read pattern: { store_to_stencil_0_to_gp_420505[root = 0, stencil_0_ld4, stencil_0_ld3] -> stencil_0[stencil_0_ld3, stencil_0_ld4] : 0 <= stencil_0_ld4 <= 245 and 0 <= stencil_0_ld3 <= 245 }
  // Read schedule : { store_to_stencil_0_to_gp_420505[root = 0, stencil_0_ld4, stencil_0_ld3] -> [2 + stencil_0_ld4, 2 + stencil_0_ld3, 2] : 0 <= stencil_0_ld4 <= 245 and 0 <= stencil_0_ld3 <= 245 }
  // Write schedule: { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
  auto value_stencil_0_stencil_05_merged1810_2 = stencil_0.stencil_0_stencil_05_merged1810_2_to_stencil_0_store_to_stencil_0_to_gp_420505_1.peek(/* one reader or all rams */ 0);
  return value_stencil_0_stencil_05_merged1810_2;
  return 0;
}

// # of bundles = 2
// stencil_05_merged1810_write
//	stencil_0_stencil_05_merged1810_2
inline void stencil_0_stencil_05_merged1810_write_bundle_write(hw_uint<32>& stencil_05_merged1810_write, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05, int dynamic_address) {
	hw_uint<32>  stencil_0_stencil_05_merged1810_2_res = stencil_05_merged1810_write.extract<0, 31>();
	stencil_0_stencil_05_merged1810_2_write(stencil_0_stencil_05_merged1810_2_res, stencil_0, root, stencil_04, stencil_05, dynamic_address);
}

// store_to_stencil_0_to_gp_420505_read
//	stencil_0_store_to_stencil_0_to_gp_420505_1
inline hw_uint<32> stencil_0_store_to_stencil_0_to_gp_420505_read_bundle_read(stencil_0_cache& stencil_0, int root, int stencil_0_ld4, int stencil_0_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_0_store_to_stencil_0_to_gp_420505_1

	hw_uint<32> result;
	hw_uint<32>  stencil_0_store_to_stencil_0_to_gp_420505_1_res = stencil_0_store_to_stencil_0_to_gp_420505_1_select(stencil_0, root, stencil_0_ld4, stencil_0_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_0_store_to_stencil_0_to_gp_420505_1_res);
	return result;
}

// Total re-use buffer capacity: 15936 bits


// Operation logic
inline void stencil_05_merged1810(in_FIFO_buf1988_cache& in_FIFO_buf1988, stencil_0_cache& stencil_0, int root, int stencil_04, int stencil_05) {
  // Dynamic address computation

	// Consume: in_FIFO_buf1988
	auto in_FIFO_buf1988__lp_stencil_05__p___m_59_rp___p___m_1_p_60_c________lp_stencil_04__p___m_59_rp___p__1_p_60_value = in_FIFO_buf1988_stencil_05_merged1810_read_bundle_read(in_FIFO_buf1988/* source_delay */, root, stencil_04, stencil_05, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_05_cu1808(in_FIFO_buf1988__lp_stencil_05__p___m_59_rp___p___m_1_p_60_c________lp_stencil_04__p___m_59_rp___p__1_p_60_value);
	// Produce: stencil_0
	stencil_0_stencil_05_merged1810_write_bundle_write(/* arg names */compute_result, stencil_0, root, stencil_04, stencil_05, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_in_FIFO_buf19882(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */in_to_gp_22049, in_FIFO_buf1988_cache& in_FIFO_buf1988, int root, int in_ld1, int in_ld0) {
  // Dynamic address computation

	// Consume: in_to_gp_22049
	auto in_to_gp_22049_in_ld0_c__in_ld1_value = in_to_gp_22049.read();
	// Produce: in_FIFO_buf1988
	in_FIFO_buf1988_load_to_in_FIFO_buf19882_write_bundle_write(/* arg names */in_to_gp_22049_in_ld0_c__in_ld1_value, in_FIFO_buf1988, root, in_ld1, in_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_0_to_gp_420505(stencil_0_cache& stencil_0, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_0_to_gp_42050, int root, int stencil_0_ld4, int stencil_0_ld3) {
  // Dynamic address computation

	// Consume: stencil_0
	auto stencil_0_stencil_0_ld3_c__stencil_0_ld4_value = stencil_0_store_to_stencil_0_to_gp_420505_read_bundle_read(stencil_0/* source_delay */, root, stencil_0_ld4, stencil_0_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_0_to_gp_42050
	stencil_0_to_gp_42050.write(stencil_0_stencil_0_ld3_c__stencil_0_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_04_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_to_gp_22049, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_0_to_gp_42050) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_04__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_FIFO_buf1988_cache in_FIFO_buf1988;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_0_cache stencil_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_0_to_gp_420505[root = 0, stencil_0_ld4, stencil_0_ld3] -> [2 + stencil_0_ld4, 2 + stencil_0_ld3, 2] : 0 <= stencil_0_ld4 <= 245 and 0 <= stencil_0_ld3 <= 245; stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245; load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
//   { store_to_stencil_0_to_gp_420505[root = 0, stencil_0_ld4, stencil_0_ld3] -> [2 + stencil_0_ld4, 2 + stencil_0_ld3, 2] : 0 <= stencil_0_ld4 <= 245 and 0 <= stencil_0_ld3 <= 245 }
// Condition for store_to_stencil_0_to_gp_420505(((-2 + i2 == 0) && (-2 + i0 >= 0) && (247 - i0 >= 0) && (-2 + i1 >= 0) && (247 - i1 >= 0)))
//   { stencil_05_merged1810[root = 0, stencil_04, stencil_05] -> [2 + stencil_04, 2 + stencil_05, 1] : 0 <= stencil_04 <= 245 and 0 <= stencil_05 <= 245 }
// Condition for stencil_05_merged1810(((-1 + i2 == 0) && (-2 + i0 >= 0) && (247 - i0 >= 0) && (-2 + i1 >= 0) && (247 - i1 >= 0)))
//   { load_to_in_FIFO_buf19882[root = 0, in_ld1, in_ld0] -> [in_ld1, in_ld0, 0] : 0 <= in_ld1 <= 247 and 0 <= in_ld0 <= 247 }
// Condition for load_to_in_FIFO_buf19882(((i2 == 0) && (i0 >= 0) && (247 - i0 >= 0) && (i1 >= 0) && (247 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 247; c0 += 1)
  for (int c1 = 0; c1 <= 247; c1 += 1) {
    load_to_in_FIFO_buf19882(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_05_merged1810(0, c0 - 2, c1 - 2);
      store_to_stencil_0_to_gp_420505(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 247; c0 += 1)
	  for (int c1 = 0; c1 <= 247; c1 += 1) {
	    load_to_in_FIFO_buf19882(in_to_gp_22049 /* buf name */, in_FIFO_buf1988, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_05_merged1810(in_FIFO_buf1988 /* buf name */, stencil_0, 0, c0 - 2, c1 - 2);
	      store_to_stencil_0_to_gp_420505(stencil_0 /* buf name */, stencil_0_to_gp_42050, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_04__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_to_gp_22049, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_0_to_gp_42050, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_04_(in_to_gp_22049, stencil_0_to_gp_42050);
  }
}
#include "hw_classes.h"

struct stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9_cache {
	// RAM Box: {[0, 197], [0, 197]}
	// Capacity: 399
	// # of read delays: 9
  // 0, 1, 2, 198, 199, 200, 396, 397, 398
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 195> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 195> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_197() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_198() {
		return f6;
	}

	inline hw_uint<32>  peek_199() {
		return f8;
	}

	inline hw_uint<32>  peek_200() {
		return f10;
	}

	inline hw_uint<32>  peek_395() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_396() {
		return f12;
	}

	inline hw_uint<32>  peek_397() {
		return f14;
	}

	inline hw_uint<32>  peek_398() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 195
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 195 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 195
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 195 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_24_FIFO_buf2006_cache {
  // # of banks: 1
  stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9_cache stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9;
};



inline void stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_write(hw_uint<32> & stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12, stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_24_ld1, int stencil_24_ld0, int dynamic_address) {
  stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.push(stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12);
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_10_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_10 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[1 + stencil_25155, stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_397();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_11_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_11 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[2 + stencil_25155, stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_396();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_3_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_3 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[stencil_25155, 2 + stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_2();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_4_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_4 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[1 + stencil_25155, 2 + stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_1();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_5_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_5 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[2 + stencil_25155, 2 + stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_0();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_6_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_6 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[stencil_25155, 1 + stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_200();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_7_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_7 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[1 + stencil_25155, 1 + stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_199();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_8_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_8 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[2 + stencil_25155, 1 + stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_198();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

inline hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_9_select(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_24_FIFO_buf2006_stencil_25155_merged1888_9 read pattern: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> stencil_24_FIFO_buf2006[stencil_25155, stencil_25154] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Read schedule : { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  // Write schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
  auto value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12 = stencil_24_FIFO_buf2006.stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_merged_banks_9.peek_398();
  return value_stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_24_FIFO_buf20062_write
//	stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12
inline void stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_write_bundle_write(hw_uint<32>& load_to_stencil_24_FIFO_buf20062_write, stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_24_ld1, int stencil_24_ld0, int dynamic_address) {
	hw_uint<32>  stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_res = load_to_stencil_24_FIFO_buf20062_write.extract<0, 31>();
	stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_write(stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_12_res, stencil_24_FIFO_buf2006, root, stencil_24_ld1, stencil_24_ld0, dynamic_address);
}

// stencil_25155_merged1888_read
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_3
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_4
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_5
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_6
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_7
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_8
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_9
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_10
//	stencil_24_FIFO_buf2006_stencil_25155_merged1888_11
inline hw_uint<288> stencil_24_FIFO_buf2006_stencil_25155_merged1888_read_bundle_read(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_3
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_4
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_5
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_6
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_7
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_8
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_9
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_10
    // stencil_24_FIFO_buf2006_stencil_25155_merged1888_11

	hw_uint<288> result;
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_3_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_3_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<0, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_3_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_4_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_4_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<32, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_4_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_5_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_5_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<64, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_5_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_6_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_6_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<96, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_6_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_7_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_7_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<128, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_7_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_8_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_8_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<160, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_8_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_9_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_9_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<192, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_9_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_10_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_10_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<224, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_10_res);
	hw_uint<32>  stencil_24_FIFO_buf2006_stencil_25155_merged1888_11_res = stencil_24_FIFO_buf2006_stencil_25155_merged1888_11_select(stencil_24_FIFO_buf2006, root, stencil_25154, stencil_25155, dynamic_address);
	set_at<256, 288>(result, stencil_24_FIFO_buf2006_stencil_25155_merged1888_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_25_stencil_25155_merged1888_2_to_stencil_25_store_to_stencil_25_to_gp_2120685_1_cache {
	// RAM Box: {[0, 195], [0, 195]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_25_cache {
  // # of banks: 1
  stencil_25_stencil_25155_merged1888_2_to_stencil_25_store_to_stencil_25_to_gp_2120685_1_cache stencil_25_stencil_25155_merged1888_2_to_stencil_25_store_to_stencil_25_to_gp_2120685_1;
};



inline void stencil_25_stencil_25155_merged1888_2_write(hw_uint<32> & stencil_25_stencil_25155_merged1888_2, stencil_25_cache& stencil_25, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
  stencil_25.stencil_25_stencil_25155_merged1888_2_to_stencil_25_store_to_stencil_25_to_gp_2120685_1.push(stencil_25_stencil_25155_merged1888_2);
}

inline hw_uint<32>  stencil_25_store_to_stencil_25_to_gp_2120685_1_select(stencil_25_cache& stencil_25, int root, int stencil_25_ld4, int stencil_25_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_store_to_stencil_25_to_gp_2120685_1 read pattern: { store_to_stencil_25_to_gp_2120685[root = 0, stencil_25_ld4, stencil_25_ld3] -> stencil_25[stencil_25_ld3, stencil_25_ld4] : 0 <= stencil_25_ld4 <= 195 and 0 <= stencil_25_ld3 <= 195 }
  // Read schedule : { store_to_stencil_25_to_gp_2120685[root = 0, stencil_25_ld4, stencil_25_ld3] -> [2 + stencil_25_ld4, 2 + stencil_25_ld3, 2] : 0 <= stencil_25_ld4 <= 195 and 0 <= stencil_25_ld3 <= 195 }
  // Write schedule: { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
  auto value_stencil_25_stencil_25155_merged1888_2 = stencil_25.stencil_25_stencil_25155_merged1888_2_to_stencil_25_store_to_stencil_25_to_gp_2120685_1.peek(/* one reader or all rams */ 0);
  return value_stencil_25_stencil_25155_merged1888_2;
  return 0;
}

// # of bundles = 2
// stencil_25155_merged1888_write
//	stencil_25_stencil_25155_merged1888_2
inline void stencil_25_stencil_25155_merged1888_write_bundle_write(hw_uint<32>& stencil_25155_merged1888_write, stencil_25_cache& stencil_25, int root, int stencil_25154, int stencil_25155, int dynamic_address) {
	hw_uint<32>  stencil_25_stencil_25155_merged1888_2_res = stencil_25155_merged1888_write.extract<0, 31>();
	stencil_25_stencil_25155_merged1888_2_write(stencil_25_stencil_25155_merged1888_2_res, stencil_25, root, stencil_25154, stencil_25155, dynamic_address);
}

// store_to_stencil_25_to_gp_2120685_read
//	stencil_25_store_to_stencil_25_to_gp_2120685_1
inline hw_uint<32> stencil_25_store_to_stencil_25_to_gp_2120685_read_bundle_read(stencil_25_cache& stencil_25, int root, int stencil_25_ld4, int stencil_25_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_25_store_to_stencil_25_to_gp_2120685_1

	hw_uint<32> result;
	hw_uint<32>  stencil_25_store_to_stencil_25_to_gp_2120685_1_res = stencil_25_store_to_stencil_25_to_gp_2120685_1_select(stencil_25, root, stencil_25_ld4, stencil_25_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_25_store_to_stencil_25_to_gp_2120685_1_res);
	return result;
}

// Total re-use buffer capacity: 12736 bits


// Operation logic
inline void stencil_25155_merged1888(stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, stencil_25_cache& stencil_25, int root, int stencil_25154, int stencil_25155) {
  // Dynamic address computation

	// Consume: stencil_24_FIFO_buf2006
	auto stencil_24_FIFO_buf2006__lp_stencil_25155__p___m_34_rp___p___m_1_p_35_c________lp_stencil_25154__p___m_34_rp___p__1_p_35_value = stencil_24_FIFO_buf2006_stencil_25155_merged1888_read_bundle_read(stencil_24_FIFO_buf2006/* source_delay */, root, stencil_25154, stencil_25155, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_25155_cu1886(stencil_24_FIFO_buf2006__lp_stencil_25155__p___m_34_rp___p___m_1_p_35_c________lp_stencil_25154__p___m_34_rp___p__1_p_35_value);
	// Produce: stencil_25
	stencil_25_stencil_25155_merged1888_write_bundle_write(/* arg names */compute_result, stencil_25, root, stencil_25154, stencil_25155, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_24_FIFO_buf20062(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_24_to_gp_202067, stencil_24_FIFO_buf2006_cache& stencil_24_FIFO_buf2006, int root, int stencil_24_ld1, int stencil_24_ld0) {
  // Dynamic address computation

	// Consume: stencil_24_to_gp_202067
	auto stencil_24_to_gp_202067_stencil_24_ld0_c__stencil_24_ld1_value = stencil_24_to_gp_202067.read();
	// Produce: stencil_24_FIFO_buf2006
	stencil_24_FIFO_buf2006_load_to_stencil_24_FIFO_buf20062_write_bundle_write(/* arg names */stencil_24_to_gp_202067_stencil_24_ld0_c__stencil_24_ld1_value, stencil_24_FIFO_buf2006, root, stencil_24_ld1, stencil_24_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_25_to_gp_2120685(stencil_25_cache& stencil_25, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_25_to_gp_212068, int root, int stencil_25_ld4, int stencil_25_ld3) {
  // Dynamic address computation

	// Consume: stencil_25
	auto stencil_25_stencil_25_ld3_c__stencil_25_ld4_value = stencil_25_store_to_stencil_25_to_gp_2120685_read_bundle_read(stencil_25/* source_delay */, root, stencil_25_ld4, stencil_25_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_25_to_gp_212068
	stencil_25_to_gp_212068.write(stencil_25_stencil_25_ld3_c__stencil_25_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_25154_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_24_to_gp_202067, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_25_to_gp_212068) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_25154__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_24_FIFO_buf2006_cache stencil_24_FIFO_buf2006;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_25_cache stencil_25;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197; stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195; store_to_stencil_25_to_gp_2120685[root = 0, stencil_25_ld4, stencil_25_ld3] -> [2 + stencil_25_ld4, 2 + stencil_25_ld3, 2] : 0 <= stencil_25_ld4 <= 195 and 0 <= stencil_25_ld3 <= 195 }
//   { load_to_stencil_24_FIFO_buf20062[root = 0, stencil_24_ld1, stencil_24_ld0] -> [stencil_24_ld1, stencil_24_ld0, 0] : 0 <= stencil_24_ld1 <= 197 and 0 <= stencil_24_ld0 <= 197 }
// Condition for load_to_stencil_24_FIFO_buf20062(((i2 == 0) && (i0 >= 0) && (197 - i0 >= 0) && (i1 >= 0) && (197 - i1 >= 0)))
//   { stencil_25155_merged1888[root = 0, stencil_25154, stencil_25155] -> [2 + stencil_25154, 2 + stencil_25155, 1] : 0 <= stencil_25154 <= 195 and 0 <= stencil_25155 <= 195 }
// Condition for stencil_25155_merged1888(((-1 + i2 == 0) && (-2 + i0 >= 0) && (197 - i0 >= 0) && (-2 + i1 >= 0) && (197 - i1 >= 0)))
//   { store_to_stencil_25_to_gp_2120685[root = 0, stencil_25_ld4, stencil_25_ld3] -> [2 + stencil_25_ld4, 2 + stencil_25_ld3, 2] : 0 <= stencil_25_ld4 <= 195 and 0 <= stencil_25_ld3 <= 195 }
// Condition for store_to_stencil_25_to_gp_2120685(((-2 + i2 == 0) && (-2 + i0 >= 0) && (197 - i0 >= 0) && (-2 + i1 >= 0) && (197 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 197; c0 += 1)
  for (int c1 = 0; c1 <= 197; c1 += 1) {
    load_to_stencil_24_FIFO_buf20062(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_25155_merged1888(0, c0 - 2, c1 - 2);
      store_to_stencil_25_to_gp_2120685(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 197; c0 += 1)
	  for (int c1 = 0; c1 <= 197; c1 += 1) {
	    load_to_stencil_24_FIFO_buf20062(stencil_24_to_gp_202067 /* buf name */, stencil_24_FIFO_buf2006, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_25155_merged1888(stencil_24_FIFO_buf2006 /* buf name */, stencil_25, 0, c0 - 2, c1 - 2);
	      store_to_stencil_25_to_gp_2120685(stencil_25 /* buf name */, stencil_25_to_gp_212068, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_25154__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_24_to_gp_202067, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_25_to_gp_212068, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_25154_(stencil_24_to_gp_202067, stencil_25_to_gp_212068);
  }
}
#include "hw_classes.h"

struct stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9_cache {
	// RAM Box: {[0, 195], [0, 195]}
	// Capacity: 395
	// # of read delays: 9
  // 0, 1, 2, 196, 197, 198, 392, 393, 394
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 193> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 193> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_195() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_196() {
		return f6;
	}

	inline hw_uint<32>  peek_197() {
		return f8;
	}

	inline hw_uint<32>  peek_198() {
		return f10;
	}

	inline hw_uint<32>  peek_391() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_392() {
		return f12;
	}

	inline hw_uint<32>  peek_393() {
		return f14;
	}

	inline hw_uint<32>  peek_394() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 193
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 193 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 193
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 193 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_25_FIFO_buf2007_cache {
  // # of banks: 1
  stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9_cache stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9;
};



inline void stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_write(hw_uint<32> & stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12, stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_25_ld1, int stencil_25_ld0, int dynamic_address) {
  stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.push(stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12);
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_10_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_10 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[1 + stencil_26161, stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_393();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_11_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_11 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[2 + stencil_26161, stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_392();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_3_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_3 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[stencil_26161, 2 + stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_2();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_4_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_4 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[1 + stencil_26161, 2 + stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_1();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_5_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_5 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[2 + stencil_26161, 2 + stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_0();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_6_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_6 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[stencil_26161, 1 + stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_198();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_7_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_7 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[1 + stencil_26161, 1 + stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_197();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_8_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_8 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[2 + stencil_26161, 1 + stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_196();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

inline hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_9_select(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_25_FIFO_buf2007_stencil_26161_merged1891_9 read pattern: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> stencil_25_FIFO_buf2007[stencil_26161, stencil_26160] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Read schedule : { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  // Write schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
  auto value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12 = stencil_25_FIFO_buf2007.stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_merged_banks_9.peek_394();
  return value_stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_25_FIFO_buf20072_write
//	stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12
inline void stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_write_bundle_write(hw_uint<32>& load_to_stencil_25_FIFO_buf20072_write, stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_25_ld1, int stencil_25_ld0, int dynamic_address) {
	hw_uint<32>  stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_res = load_to_stencil_25_FIFO_buf20072_write.extract<0, 31>();
	stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_write(stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_12_res, stencil_25_FIFO_buf2007, root, stencil_25_ld1, stencil_25_ld0, dynamic_address);
}

// stencil_26161_merged1891_read
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_3
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_4
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_5
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_6
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_7
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_8
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_9
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_10
//	stencil_25_FIFO_buf2007_stencil_26161_merged1891_11
inline hw_uint<288> stencil_25_FIFO_buf2007_stencil_26161_merged1891_read_bundle_read(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_3
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_4
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_5
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_6
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_7
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_8
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_9
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_10
    // stencil_25_FIFO_buf2007_stencil_26161_merged1891_11

	hw_uint<288> result;
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_3_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_3_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<0, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_3_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_4_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_4_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<32, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_4_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_5_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_5_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<64, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_5_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_6_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_6_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<96, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_6_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_7_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_7_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<128, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_7_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_8_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_8_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<160, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_8_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_9_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_9_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<192, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_9_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_10_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_10_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<224, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_10_res);
	hw_uint<32>  stencil_25_FIFO_buf2007_stencil_26161_merged1891_11_res = stencil_25_FIFO_buf2007_stencil_26161_merged1891_11_select(stencil_25_FIFO_buf2007, root, stencil_26160, stencil_26161, dynamic_address);
	set_at<256, 288>(result, stencil_25_FIFO_buf2007_stencil_26161_merged1891_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_26_stencil_26161_merged1891_2_to_stencil_26_store_to_stencil_26_to_gp_2220695_1_cache {
	// RAM Box: {[0, 193], [0, 193]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_26_cache {
  // # of banks: 1
  stencil_26_stencil_26161_merged1891_2_to_stencil_26_store_to_stencil_26_to_gp_2220695_1_cache stencil_26_stencil_26161_merged1891_2_to_stencil_26_store_to_stencil_26_to_gp_2220695_1;
};



inline void stencil_26_stencil_26161_merged1891_2_write(hw_uint<32> & stencil_26_stencil_26161_merged1891_2, stencil_26_cache& stencil_26, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
  stencil_26.stencil_26_stencil_26161_merged1891_2_to_stencil_26_store_to_stencil_26_to_gp_2220695_1.push(stencil_26_stencil_26161_merged1891_2);
}

inline hw_uint<32>  stencil_26_store_to_stencil_26_to_gp_2220695_1_select(stencil_26_cache& stencil_26, int root, int stencil_26_ld4, int stencil_26_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_store_to_stencil_26_to_gp_2220695_1 read pattern: { store_to_stencil_26_to_gp_2220695[root = 0, stencil_26_ld4, stencil_26_ld3] -> stencil_26[stencil_26_ld3, stencil_26_ld4] : 0 <= stencil_26_ld4 <= 193 and 0 <= stencil_26_ld3 <= 193 }
  // Read schedule : { store_to_stencil_26_to_gp_2220695[root = 0, stencil_26_ld4, stencil_26_ld3] -> [2 + stencil_26_ld4, 2 + stencil_26_ld3, 2] : 0 <= stencil_26_ld4 <= 193 and 0 <= stencil_26_ld3 <= 193 }
  // Write schedule: { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
  auto value_stencil_26_stencil_26161_merged1891_2 = stencil_26.stencil_26_stencil_26161_merged1891_2_to_stencil_26_store_to_stencil_26_to_gp_2220695_1.peek(/* one reader or all rams */ 0);
  return value_stencil_26_stencil_26161_merged1891_2;
  return 0;
}

// # of bundles = 2
// stencil_26161_merged1891_write
//	stencil_26_stencil_26161_merged1891_2
inline void stencil_26_stencil_26161_merged1891_write_bundle_write(hw_uint<32>& stencil_26161_merged1891_write, stencil_26_cache& stencil_26, int root, int stencil_26160, int stencil_26161, int dynamic_address) {
	hw_uint<32>  stencil_26_stencil_26161_merged1891_2_res = stencil_26161_merged1891_write.extract<0, 31>();
	stencil_26_stencil_26161_merged1891_2_write(stencil_26_stencil_26161_merged1891_2_res, stencil_26, root, stencil_26160, stencil_26161, dynamic_address);
}

// store_to_stencil_26_to_gp_2220695_read
//	stencil_26_store_to_stencil_26_to_gp_2220695_1
inline hw_uint<32> stencil_26_store_to_stencil_26_to_gp_2220695_read_bundle_read(stencil_26_cache& stencil_26, int root, int stencil_26_ld4, int stencil_26_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_26_store_to_stencil_26_to_gp_2220695_1

	hw_uint<32> result;
	hw_uint<32>  stencil_26_store_to_stencil_26_to_gp_2220695_1_res = stencil_26_store_to_stencil_26_to_gp_2220695_1_select(stencil_26, root, stencil_26_ld4, stencil_26_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_26_store_to_stencil_26_to_gp_2220695_1_res);
	return result;
}

// Total re-use buffer capacity: 12608 bits


// Operation logic
inline void stencil_26161_merged1891(stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, stencil_26_cache& stencil_26, int root, int stencil_26160, int stencil_26161) {
  // Dynamic address computation

	// Consume: stencil_25_FIFO_buf2007
	auto stencil_25_FIFO_buf2007__lp_stencil_26161__p___m_33_rp___p___m_1_p_34_c________lp_stencil_26160__p___m_33_rp___p__1_p_34_value = stencil_25_FIFO_buf2007_stencil_26161_merged1891_read_bundle_read(stencil_25_FIFO_buf2007/* source_delay */, root, stencil_26160, stencil_26161, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_26161_cu1889(stencil_25_FIFO_buf2007__lp_stencil_26161__p___m_33_rp___p___m_1_p_34_c________lp_stencil_26160__p___m_33_rp___p__1_p_34_value);
	// Produce: stencil_26
	stencil_26_stencil_26161_merged1891_write_bundle_write(/* arg names */compute_result, stencil_26, root, stencil_26160, stencil_26161, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_25_FIFO_buf20072(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_25_to_gp_212068, stencil_25_FIFO_buf2007_cache& stencil_25_FIFO_buf2007, int root, int stencil_25_ld1, int stencil_25_ld0) {
  // Dynamic address computation

	// Consume: stencil_25_to_gp_212068
	auto stencil_25_to_gp_212068_stencil_25_ld0_c__stencil_25_ld1_value = stencil_25_to_gp_212068.read();
	// Produce: stencil_25_FIFO_buf2007
	stencil_25_FIFO_buf2007_load_to_stencil_25_FIFO_buf20072_write_bundle_write(/* arg names */stencil_25_to_gp_212068_stencil_25_ld0_c__stencil_25_ld1_value, stencil_25_FIFO_buf2007, root, stencil_25_ld1, stencil_25_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_26_to_gp_2220695(stencil_26_cache& stencil_26, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_26_to_gp_222069, int root, int stencil_26_ld4, int stencil_26_ld3) {
  // Dynamic address computation

	// Consume: stencil_26
	auto stencil_26_stencil_26_ld3_c__stencil_26_ld4_value = stencil_26_store_to_stencil_26_to_gp_2220695_read_bundle_read(stencil_26/* source_delay */, root, stencil_26_ld4, stencil_26_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_26_to_gp_222069
	stencil_26_to_gp_222069.write(stencil_26_stencil_26_ld3_c__stencil_26_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_26160_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_25_to_gp_212068, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_26_to_gp_222069) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_26160__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_25_FIFO_buf2007_cache stencil_25_FIFO_buf2007;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_26_cache stencil_26;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195; stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193; store_to_stencil_26_to_gp_2220695[root = 0, stencil_26_ld4, stencil_26_ld3] -> [2 + stencil_26_ld4, 2 + stencil_26_ld3, 2] : 0 <= stencil_26_ld4 <= 193 and 0 <= stencil_26_ld3 <= 193 }
//   { load_to_stencil_25_FIFO_buf20072[root = 0, stencil_25_ld1, stencil_25_ld0] -> [stencil_25_ld1, stencil_25_ld0, 0] : 0 <= stencil_25_ld1 <= 195 and 0 <= stencil_25_ld0 <= 195 }
// Condition for load_to_stencil_25_FIFO_buf20072(((i2 == 0) && (i0 >= 0) && (195 - i0 >= 0) && (i1 >= 0) && (195 - i1 >= 0)))
//   { stencil_26161_merged1891[root = 0, stencil_26160, stencil_26161] -> [2 + stencil_26160, 2 + stencil_26161, 1] : 0 <= stencil_26160 <= 193 and 0 <= stencil_26161 <= 193 }
// Condition for stencil_26161_merged1891(((-1 + i2 == 0) && (-2 + i0 >= 0) && (195 - i0 >= 0) && (-2 + i1 >= 0) && (195 - i1 >= 0)))
//   { store_to_stencil_26_to_gp_2220695[root = 0, stencil_26_ld4, stencil_26_ld3] -> [2 + stencil_26_ld4, 2 + stencil_26_ld3, 2] : 0 <= stencil_26_ld4 <= 193 and 0 <= stencil_26_ld3 <= 193 }
// Condition for store_to_stencil_26_to_gp_2220695(((-2 + i2 == 0) && (-2 + i0 >= 0) && (195 - i0 >= 0) && (-2 + i1 >= 0) && (195 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 195; c0 += 1)
  for (int c1 = 0; c1 <= 195; c1 += 1) {
    load_to_stencil_25_FIFO_buf20072(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_26161_merged1891(0, c0 - 2, c1 - 2);
      store_to_stencil_26_to_gp_2220695(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 195; c0 += 1)
	  for (int c1 = 0; c1 <= 195; c1 += 1) {
	    load_to_stencil_25_FIFO_buf20072(stencil_25_to_gp_212068 /* buf name */, stencil_25_FIFO_buf2007, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_26161_merged1891(stencil_25_FIFO_buf2007 /* buf name */, stencil_26, 0, c0 - 2, c1 - 2);
	      store_to_stencil_26_to_gp_2220695(stencil_26 /* buf name */, stencil_26_to_gp_222069, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_26160__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_25_to_gp_212068, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_26_to_gp_222069, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_26160_(stencil_25_to_gp_212068, stencil_26_to_gp_222069);
  }
}
#include "hw_classes.h"

struct stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9_cache {
	// RAM Box: {[0, 193], [0, 193]}
	// Capacity: 391
	// # of read delays: 9
  // 0, 1, 2, 194, 195, 196, 388, 389, 390
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 191> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 191> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_193() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_194() {
		return f6;
	}

	inline hw_uint<32>  peek_195() {
		return f8;
	}

	inline hw_uint<32>  peek_196() {
		return f10;
	}

	inline hw_uint<32>  peek_387() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_388() {
		return f12;
	}

	inline hw_uint<32>  peek_389() {
		return f14;
	}

	inline hw_uint<32>  peek_390() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 191
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 191 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 191
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 191 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_26_FIFO_buf2008_cache {
  // # of banks: 1
  stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9_cache stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9;
};



inline void stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_write(hw_uint<32> & stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12, stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_26_ld1, int stencil_26_ld0, int dynamic_address) {
  stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.push(stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12);
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_10_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_10 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[1 + stencil_27167, stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_389();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_11_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_11 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[2 + stencil_27167, stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_388();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_3_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_3 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[stencil_27167, 2 + stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_2();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_4_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_4 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[1 + stencil_27167, 2 + stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_1();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_5_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_5 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[2 + stencil_27167, 2 + stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_0();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_6_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_6 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[stencil_27167, 1 + stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_196();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_7_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_7 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[1 + stencil_27167, 1 + stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_195();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_8_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_8 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[2 + stencil_27167, 1 + stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_194();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

inline hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_9_select(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_26_FIFO_buf2008_stencil_27167_merged1894_9 read pattern: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> stencil_26_FIFO_buf2008[stencil_27167, stencil_27166] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Read schedule : { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  // Write schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
  auto value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12 = stencil_26_FIFO_buf2008.stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_merged_banks_9.peek_390();
  return value_stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_26_FIFO_buf20082_write
//	stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12
inline void stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_write_bundle_write(hw_uint<32>& load_to_stencil_26_FIFO_buf20082_write, stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_26_ld1, int stencil_26_ld0, int dynamic_address) {
	hw_uint<32>  stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_res = load_to_stencil_26_FIFO_buf20082_write.extract<0, 31>();
	stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_write(stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_12_res, stencil_26_FIFO_buf2008, root, stencil_26_ld1, stencil_26_ld0, dynamic_address);
}

// stencil_27167_merged1894_read
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_3
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_4
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_5
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_6
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_7
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_8
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_9
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_10
//	stencil_26_FIFO_buf2008_stencil_27167_merged1894_11
inline hw_uint<288> stencil_26_FIFO_buf2008_stencil_27167_merged1894_read_bundle_read(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_3
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_4
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_5
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_6
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_7
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_8
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_9
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_10
    // stencil_26_FIFO_buf2008_stencil_27167_merged1894_11

	hw_uint<288> result;
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_3_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_3_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<0, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_3_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_4_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_4_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<32, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_4_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_5_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_5_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<64, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_5_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_6_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_6_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<96, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_6_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_7_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_7_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<128, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_7_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_8_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_8_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<160, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_8_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_9_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_9_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<192, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_9_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_10_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_10_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<224, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_10_res);
	hw_uint<32>  stencil_26_FIFO_buf2008_stencil_27167_merged1894_11_res = stencil_26_FIFO_buf2008_stencil_27167_merged1894_11_select(stencil_26_FIFO_buf2008, root, stencil_27166, stencil_27167, dynamic_address);
	set_at<256, 288>(result, stencil_26_FIFO_buf2008_stencil_27167_merged1894_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_27_stencil_27167_merged1894_2_to_stencil_27_store_to_stencil_27_to_gp_2320705_1_cache {
	// RAM Box: {[0, 191], [0, 191]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_27_cache {
  // # of banks: 1
  stencil_27_stencil_27167_merged1894_2_to_stencil_27_store_to_stencil_27_to_gp_2320705_1_cache stencil_27_stencil_27167_merged1894_2_to_stencil_27_store_to_stencil_27_to_gp_2320705_1;
};



inline void stencil_27_stencil_27167_merged1894_2_write(hw_uint<32> & stencil_27_stencil_27167_merged1894_2, stencil_27_cache& stencil_27, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
  stencil_27.stencil_27_stencil_27167_merged1894_2_to_stencil_27_store_to_stencil_27_to_gp_2320705_1.push(stencil_27_stencil_27167_merged1894_2);
}

inline hw_uint<32>  stencil_27_store_to_stencil_27_to_gp_2320705_1_select(stencil_27_cache& stencil_27, int root, int stencil_27_ld4, int stencil_27_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_store_to_stencil_27_to_gp_2320705_1 read pattern: { store_to_stencil_27_to_gp_2320705[root = 0, stencil_27_ld4, stencil_27_ld3] -> stencil_27[stencil_27_ld3, stencil_27_ld4] : 0 <= stencil_27_ld4 <= 191 and 0 <= stencil_27_ld3 <= 191 }
  // Read schedule : { store_to_stencil_27_to_gp_2320705[root = 0, stencil_27_ld4, stencil_27_ld3] -> [2 + stencil_27_ld4, 2 + stencil_27_ld3, 2] : 0 <= stencil_27_ld4 <= 191 and 0 <= stencil_27_ld3 <= 191 }
  // Write schedule: { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
  auto value_stencil_27_stencil_27167_merged1894_2 = stencil_27.stencil_27_stencil_27167_merged1894_2_to_stencil_27_store_to_stencil_27_to_gp_2320705_1.peek(/* one reader or all rams */ 0);
  return value_stencil_27_stencil_27167_merged1894_2;
  return 0;
}

// # of bundles = 2
// stencil_27167_merged1894_write
//	stencil_27_stencil_27167_merged1894_2
inline void stencil_27_stencil_27167_merged1894_write_bundle_write(hw_uint<32>& stencil_27167_merged1894_write, stencil_27_cache& stencil_27, int root, int stencil_27166, int stencil_27167, int dynamic_address) {
	hw_uint<32>  stencil_27_stencil_27167_merged1894_2_res = stencil_27167_merged1894_write.extract<0, 31>();
	stencil_27_stencil_27167_merged1894_2_write(stencil_27_stencil_27167_merged1894_2_res, stencil_27, root, stencil_27166, stencil_27167, dynamic_address);
}

// store_to_stencil_27_to_gp_2320705_read
//	stencil_27_store_to_stencil_27_to_gp_2320705_1
inline hw_uint<32> stencil_27_store_to_stencil_27_to_gp_2320705_read_bundle_read(stencil_27_cache& stencil_27, int root, int stencil_27_ld4, int stencil_27_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_27_store_to_stencil_27_to_gp_2320705_1

	hw_uint<32> result;
	hw_uint<32>  stencil_27_store_to_stencil_27_to_gp_2320705_1_res = stencil_27_store_to_stencil_27_to_gp_2320705_1_select(stencil_27, root, stencil_27_ld4, stencil_27_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_27_store_to_stencil_27_to_gp_2320705_1_res);
	return result;
}

// Total re-use buffer capacity: 12480 bits


// Operation logic
inline void stencil_27167_merged1894(stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, stencil_27_cache& stencil_27, int root, int stencil_27166, int stencil_27167) {
  // Dynamic address computation

	// Consume: stencil_26_FIFO_buf2008
	auto stencil_26_FIFO_buf2008__lp_stencil_27167__p___m_32_rp___p___m_1_p_33_c________lp_stencil_27166__p___m_32_rp___p__1_p_33_value = stencil_26_FIFO_buf2008_stencil_27167_merged1894_read_bundle_read(stencil_26_FIFO_buf2008/* source_delay */, root, stencil_27166, stencil_27167, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_27167_cu1892(stencil_26_FIFO_buf2008__lp_stencil_27167__p___m_32_rp___p___m_1_p_33_c________lp_stencil_27166__p___m_32_rp___p__1_p_33_value);
	// Produce: stencil_27
	stencil_27_stencil_27167_merged1894_write_bundle_write(/* arg names */compute_result, stencil_27, root, stencil_27166, stencil_27167, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_26_FIFO_buf20082(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_26_to_gp_222069, stencil_26_FIFO_buf2008_cache& stencil_26_FIFO_buf2008, int root, int stencil_26_ld1, int stencil_26_ld0) {
  // Dynamic address computation

	// Consume: stencil_26_to_gp_222069
	auto stencil_26_to_gp_222069_stencil_26_ld0_c__stencil_26_ld1_value = stencil_26_to_gp_222069.read();
	// Produce: stencil_26_FIFO_buf2008
	stencil_26_FIFO_buf2008_load_to_stencil_26_FIFO_buf20082_write_bundle_write(/* arg names */stencil_26_to_gp_222069_stencil_26_ld0_c__stencil_26_ld1_value, stencil_26_FIFO_buf2008, root, stencil_26_ld1, stencil_26_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_27_to_gp_2320705(stencil_27_cache& stencil_27, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_27_to_gp_232070, int root, int stencil_27_ld4, int stencil_27_ld3) {
  // Dynamic address computation

	// Consume: stencil_27
	auto stencil_27_stencil_27_ld3_c__stencil_27_ld4_value = stencil_27_store_to_stencil_27_to_gp_2320705_read_bundle_read(stencil_27/* source_delay */, root, stencil_27_ld4, stencil_27_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_27_to_gp_232070
	stencil_27_to_gp_232070.write(stencil_27_stencil_27_ld3_c__stencil_27_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_27166_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_26_to_gp_222069, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_27_to_gp_232070) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_27166__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_26_FIFO_buf2008_cache stencil_26_FIFO_buf2008;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_27_cache stencil_27;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193; stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191; store_to_stencil_27_to_gp_2320705[root = 0, stencil_27_ld4, stencil_27_ld3] -> [2 + stencil_27_ld4, 2 + stencil_27_ld3, 2] : 0 <= stencil_27_ld4 <= 191 and 0 <= stencil_27_ld3 <= 191 }
//   { load_to_stencil_26_FIFO_buf20082[root = 0, stencil_26_ld1, stencil_26_ld0] -> [stencil_26_ld1, stencil_26_ld0, 0] : 0 <= stencil_26_ld1 <= 193 and 0 <= stencil_26_ld0 <= 193 }
// Condition for load_to_stencil_26_FIFO_buf20082(((i2 == 0) && (i0 >= 0) && (193 - i0 >= 0) && (i1 >= 0) && (193 - i1 >= 0)))
//   { stencil_27167_merged1894[root = 0, stencil_27166, stencil_27167] -> [2 + stencil_27166, 2 + stencil_27167, 1] : 0 <= stencil_27166 <= 191 and 0 <= stencil_27167 <= 191 }
// Condition for stencil_27167_merged1894(((-1 + i2 == 0) && (-2 + i0 >= 0) && (193 - i0 >= 0) && (-2 + i1 >= 0) && (193 - i1 >= 0)))
//   { store_to_stencil_27_to_gp_2320705[root = 0, stencil_27_ld4, stencil_27_ld3] -> [2 + stencil_27_ld4, 2 + stencil_27_ld3, 2] : 0 <= stencil_27_ld4 <= 191 and 0 <= stencil_27_ld3 <= 191 }
// Condition for store_to_stencil_27_to_gp_2320705(((-2 + i2 == 0) && (-2 + i0 >= 0) && (193 - i0 >= 0) && (-2 + i1 >= 0) && (193 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 193; c0 += 1)
  for (int c1 = 0; c1 <= 193; c1 += 1) {
    load_to_stencil_26_FIFO_buf20082(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_27167_merged1894(0, c0 - 2, c1 - 2);
      store_to_stencil_27_to_gp_2320705(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 193; c0 += 1)
	  for (int c1 = 0; c1 <= 193; c1 += 1) {
	    load_to_stencil_26_FIFO_buf20082(stencil_26_to_gp_222069 /* buf name */, stencil_26_FIFO_buf2008, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_27167_merged1894(stencil_26_FIFO_buf2008 /* buf name */, stencil_27, 0, c0 - 2, c1 - 2);
	      store_to_stencil_27_to_gp_2320705(stencil_27 /* buf name */, stencil_27_to_gp_232070, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_27166__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_26_to_gp_222069, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_27_to_gp_232070, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_27166_(stencil_26_to_gp_222069, stencil_27_to_gp_232070);
  }
}
#include "hw_classes.h"

struct stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9_cache {
	// RAM Box: {[0, 191], [0, 191]}
	// Capacity: 387
	// # of read delays: 9
  // 0, 1, 2, 192, 193, 194, 384, 385, 386
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 189> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 189> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_191() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_192() {
		return f6;
	}

	inline hw_uint<32>  peek_193() {
		return f8;
	}

	inline hw_uint<32>  peek_194() {
		return f10;
	}

	inline hw_uint<32>  peek_383() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_384() {
		return f12;
	}

	inline hw_uint<32>  peek_385() {
		return f14;
	}

	inline hw_uint<32>  peek_386() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 189
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 189 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 189
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 189 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_27_FIFO_buf2009_cache {
  // # of banks: 1
  stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9_cache stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9;
};



inline void stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_write(hw_uint<32> & stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12, stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_27_ld1, int stencil_27_ld0, int dynamic_address) {
  stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.push(stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12);
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_10_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_10 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[1 + stencil_28173, stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_385();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_11_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_11 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[2 + stencil_28173, stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_384();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_3_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_3 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[stencil_28173, 2 + stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_2();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_4_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_4 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[1 + stencil_28173, 2 + stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_1();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_5_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_5 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[2 + stencil_28173, 2 + stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_0();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_6_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_6 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[stencil_28173, 1 + stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_194();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_7_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_7 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[1 + stencil_28173, 1 + stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_193();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_8_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_8 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[2 + stencil_28173, 1 + stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_192();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

inline hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_9_select(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_27_FIFO_buf2009_stencil_28173_merged1897_9 read pattern: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> stencil_27_FIFO_buf2009[stencil_28173, stencil_28172] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Read schedule : { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  // Write schedule: { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
  auto value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12 = stencil_27_FIFO_buf2009.stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_merged_banks_9.peek_386();
  return value_stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_27_FIFO_buf20092_write
//	stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12
inline void stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_write_bundle_write(hw_uint<32>& load_to_stencil_27_FIFO_buf20092_write, stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_27_ld1, int stencil_27_ld0, int dynamic_address) {
	hw_uint<32>  stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_res = load_to_stencil_27_FIFO_buf20092_write.extract<0, 31>();
	stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_write(stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_12_res, stencil_27_FIFO_buf2009, root, stencil_27_ld1, stencil_27_ld0, dynamic_address);
}

// stencil_28173_merged1897_read
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_3
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_4
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_5
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_6
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_7
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_8
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_9
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_10
//	stencil_27_FIFO_buf2009_stencil_28173_merged1897_11
inline hw_uint<288> stencil_27_FIFO_buf2009_stencil_28173_merged1897_read_bundle_read(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_3
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_4
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_5
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_6
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_7
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_8
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_9
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_10
    // stencil_27_FIFO_buf2009_stencil_28173_merged1897_11

	hw_uint<288> result;
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_3_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_3_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<0, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_3_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_4_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_4_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<32, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_4_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_5_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_5_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<64, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_5_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_6_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_6_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<96, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_6_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_7_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_7_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<128, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_7_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_8_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_8_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<160, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_8_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_9_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_9_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<192, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_9_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_10_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_10_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<224, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_10_res);
	hw_uint<32>  stencil_27_FIFO_buf2009_stencil_28173_merged1897_11_res = stencil_27_FIFO_buf2009_stencil_28173_merged1897_11_select(stencil_27_FIFO_buf2009, root, stencil_28172, stencil_28173, dynamic_address);
	set_at<256, 288>(result, stencil_27_FIFO_buf2009_stencil_28173_merged1897_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_28_stencil_28173_merged1897_2_to_stencil_28_store_to_stencil_28_to_gp_2420715_1_cache {
	// RAM Box: {[0, 189], [0, 189]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_28_cache {
  // # of banks: 1
  stencil_28_stencil_28173_merged1897_2_to_stencil_28_store_to_stencil_28_to_gp_2420715_1_cache stencil_28_stencil_28173_merged1897_2_to_stencil_28_store_to_stencil_28_to_gp_2420715_1;
};



inline void stencil_28_stencil_28173_merged1897_2_write(hw_uint<32> & stencil_28_stencil_28173_merged1897_2, stencil_28_cache& stencil_28, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
  stencil_28.stencil_28_stencil_28173_merged1897_2_to_stencil_28_store_to_stencil_28_to_gp_2420715_1.push(stencil_28_stencil_28173_merged1897_2);
}

inline hw_uint<32>  stencil_28_store_to_stencil_28_to_gp_2420715_1_select(stencil_28_cache& stencil_28, int root, int stencil_28_ld4, int stencil_28_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_store_to_stencil_28_to_gp_2420715_1 read pattern: { store_to_stencil_28_to_gp_2420715[root = 0, stencil_28_ld4, stencil_28_ld3] -> stencil_28[stencil_28_ld3, stencil_28_ld4] : 0 <= stencil_28_ld4 <= 189 and 0 <= stencil_28_ld3 <= 189 }
  // Read schedule : { store_to_stencil_28_to_gp_2420715[root = 0, stencil_28_ld4, stencil_28_ld3] -> [2 + stencil_28_ld4, 2 + stencil_28_ld3, 2] : 0 <= stencil_28_ld4 <= 189 and 0 <= stencil_28_ld3 <= 189 }
  // Write schedule: { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
  auto value_stencil_28_stencil_28173_merged1897_2 = stencil_28.stencil_28_stencil_28173_merged1897_2_to_stencil_28_store_to_stencil_28_to_gp_2420715_1.peek(/* one reader or all rams */ 0);
  return value_stencil_28_stencil_28173_merged1897_2;
  return 0;
}

// # of bundles = 2
// stencil_28173_merged1897_write
//	stencil_28_stencil_28173_merged1897_2
inline void stencil_28_stencil_28173_merged1897_write_bundle_write(hw_uint<32>& stencil_28173_merged1897_write, stencil_28_cache& stencil_28, int root, int stencil_28172, int stencil_28173, int dynamic_address) {
	hw_uint<32>  stencil_28_stencil_28173_merged1897_2_res = stencil_28173_merged1897_write.extract<0, 31>();
	stencil_28_stencil_28173_merged1897_2_write(stencil_28_stencil_28173_merged1897_2_res, stencil_28, root, stencil_28172, stencil_28173, dynamic_address);
}

// store_to_stencil_28_to_gp_2420715_read
//	stencil_28_store_to_stencil_28_to_gp_2420715_1
inline hw_uint<32> stencil_28_store_to_stencil_28_to_gp_2420715_read_bundle_read(stencil_28_cache& stencil_28, int root, int stencil_28_ld4, int stencil_28_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_28_store_to_stencil_28_to_gp_2420715_1

	hw_uint<32> result;
	hw_uint<32>  stencil_28_store_to_stencil_28_to_gp_2420715_1_res = stencil_28_store_to_stencil_28_to_gp_2420715_1_select(stencil_28, root, stencil_28_ld4, stencil_28_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_28_store_to_stencil_28_to_gp_2420715_1_res);
	return result;
}

// Total re-use buffer capacity: 12352 bits


// Operation logic
inline void stencil_28173_merged1897(stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, stencil_28_cache& stencil_28, int root, int stencil_28172, int stencil_28173) {
  // Dynamic address computation

	// Consume: stencil_27_FIFO_buf2009
	auto stencil_27_FIFO_buf2009__lp_stencil_28173__p___m_31_rp___p___m_1_p_32_c________lp_stencil_28172__p___m_31_rp___p__1_p_32_value = stencil_27_FIFO_buf2009_stencil_28173_merged1897_read_bundle_read(stencil_27_FIFO_buf2009/* source_delay */, root, stencil_28172, stencil_28173, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_28173_cu1895(stencil_27_FIFO_buf2009__lp_stencil_28173__p___m_31_rp___p___m_1_p_32_c________lp_stencil_28172__p___m_31_rp___p__1_p_32_value);
	// Produce: stencil_28
	stencil_28_stencil_28173_merged1897_write_bundle_write(/* arg names */compute_result, stencil_28, root, stencil_28172, stencil_28173, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_27_FIFO_buf20092(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_27_to_gp_232070, stencil_27_FIFO_buf2009_cache& stencil_27_FIFO_buf2009, int root, int stencil_27_ld1, int stencil_27_ld0) {
  // Dynamic address computation

	// Consume: stencil_27_to_gp_232070
	auto stencil_27_to_gp_232070_stencil_27_ld0_c__stencil_27_ld1_value = stencil_27_to_gp_232070.read();
	// Produce: stencil_27_FIFO_buf2009
	stencil_27_FIFO_buf2009_load_to_stencil_27_FIFO_buf20092_write_bundle_write(/* arg names */stencil_27_to_gp_232070_stencil_27_ld0_c__stencil_27_ld1_value, stencil_27_FIFO_buf2009, root, stencil_27_ld1, stencil_27_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_28_to_gp_2420715(stencil_28_cache& stencil_28, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_28_to_gp_242071, int root, int stencil_28_ld4, int stencil_28_ld3) {
  // Dynamic address computation

	// Consume: stencil_28
	auto stencil_28_stencil_28_ld3_c__stencil_28_ld4_value = stencil_28_store_to_stencil_28_to_gp_2420715_read_bundle_read(stencil_28/* source_delay */, root, stencil_28_ld4, stencil_28_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_28_to_gp_242071
	stencil_28_to_gp_242071.write(stencil_28_stencil_28_ld3_c__stencil_28_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_28172_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_27_to_gp_232070, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_28_to_gp_242071) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_28172__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_27_FIFO_buf2009_cache stencil_27_FIFO_buf2009;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_28_cache stencil_28;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_28_to_gp_2420715[root = 0, stencil_28_ld4, stencil_28_ld3] -> [2 + stencil_28_ld4, 2 + stencil_28_ld3, 2] : 0 <= stencil_28_ld4 <= 189 and 0 <= stencil_28_ld3 <= 189; stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189; load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
//   { store_to_stencil_28_to_gp_2420715[root = 0, stencil_28_ld4, stencil_28_ld3] -> [2 + stencil_28_ld4, 2 + stencil_28_ld3, 2] : 0 <= stencil_28_ld4 <= 189 and 0 <= stencil_28_ld3 <= 189 }
// Condition for store_to_stencil_28_to_gp_2420715(((-2 + i2 == 0) && (-2 + i0 >= 0) && (191 - i0 >= 0) && (-2 + i1 >= 0) && (191 - i1 >= 0)))
//   { stencil_28173_merged1897[root = 0, stencil_28172, stencil_28173] -> [2 + stencil_28172, 2 + stencil_28173, 1] : 0 <= stencil_28172 <= 189 and 0 <= stencil_28173 <= 189 }
// Condition for stencil_28173_merged1897(((-1 + i2 == 0) && (-2 + i0 >= 0) && (191 - i0 >= 0) && (-2 + i1 >= 0) && (191 - i1 >= 0)))
//   { load_to_stencil_27_FIFO_buf20092[root = 0, stencil_27_ld1, stencil_27_ld0] -> [stencil_27_ld1, stencil_27_ld0, 0] : 0 <= stencil_27_ld1 <= 191 and 0 <= stencil_27_ld0 <= 191 }
// Condition for load_to_stencil_27_FIFO_buf20092(((i2 == 0) && (i0 >= 0) && (191 - i0 >= 0) && (i1 >= 0) && (191 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 191; c0 += 1)
  for (int c1 = 0; c1 <= 191; c1 += 1) {
    load_to_stencil_27_FIFO_buf20092(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_28173_merged1897(0, c0 - 2, c1 - 2);
      store_to_stencil_28_to_gp_2420715(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 191; c0 += 1)
	  for (int c1 = 0; c1 <= 191; c1 += 1) {
	    load_to_stencil_27_FIFO_buf20092(stencil_27_to_gp_232070 /* buf name */, stencil_27_FIFO_buf2009, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_28173_merged1897(stencil_27_FIFO_buf2009 /* buf name */, stencil_28, 0, c0 - 2, c1 - 2);
	      store_to_stencil_28_to_gp_2420715(stencil_28 /* buf name */, stencil_28_to_gp_242071, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_28172__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_27_to_gp_232070, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_28_to_gp_242071, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_28172_(stencil_27_to_gp_232070, stencil_28_to_gp_242071);
  }
}
#include "hw_classes.h"

struct stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9_cache {
	// RAM Box: {[0, 189], [0, 189]}
	// Capacity: 383
	// # of read delays: 9
  // 0, 1, 2, 190, 191, 192, 380, 381, 382
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 187> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 187> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_189() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_190() {
		return f6;
	}

	inline hw_uint<32>  peek_191() {
		return f8;
	}

	inline hw_uint<32>  peek_192() {
		return f10;
	}

	inline hw_uint<32>  peek_379() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_380() {
		return f12;
	}

	inline hw_uint<32>  peek_381() {
		return f14;
	}

	inline hw_uint<32>  peek_382() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 187
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 187 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 187
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 187 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_28_FIFO_buf2010_cache {
  // # of banks: 1
  stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9_cache stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9;
};



inline void stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_write(hw_uint<32> & stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12, stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_28_ld1, int stencil_28_ld0, int dynamic_address) {
  stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.push(stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12);
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_10_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_10 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[1 + stencil_29179, stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_381();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_11_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_11 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[2 + stencil_29179, stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_380();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_3_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_3 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[stencil_29179, 2 + stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_2();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_4_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_4 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[1 + stencil_29179, 2 + stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_1();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_5_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_5 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[2 + stencil_29179, 2 + stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_0();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_6_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_6 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[stencil_29179, 1 + stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_192();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_7_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_7 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[1 + stencil_29179, 1 + stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_191();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_8_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_8 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[2 + stencil_29179, 1 + stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_190();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

inline hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_9_select(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_28_FIFO_buf2010_stencil_29179_merged1900_9 read pattern: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> stencil_28_FIFO_buf2010[stencil_29179, stencil_29178] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Read schedule : { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  // Write schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
  auto value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12 = stencil_28_FIFO_buf2010.stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_merged_banks_9.peek_382();
  return value_stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_28_FIFO_buf20102_write
//	stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12
inline void stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_write_bundle_write(hw_uint<32>& load_to_stencil_28_FIFO_buf20102_write, stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_28_ld1, int stencil_28_ld0, int dynamic_address) {
	hw_uint<32>  stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_res = load_to_stencil_28_FIFO_buf20102_write.extract<0, 31>();
	stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_write(stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_12_res, stencil_28_FIFO_buf2010, root, stencil_28_ld1, stencil_28_ld0, dynamic_address);
}

// stencil_29179_merged1900_read
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_3
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_4
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_5
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_6
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_7
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_8
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_9
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_10
//	stencil_28_FIFO_buf2010_stencil_29179_merged1900_11
inline hw_uint<288> stencil_28_FIFO_buf2010_stencil_29179_merged1900_read_bundle_read(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_3
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_4
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_5
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_6
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_7
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_8
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_9
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_10
    // stencil_28_FIFO_buf2010_stencil_29179_merged1900_11

	hw_uint<288> result;
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_3_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_3_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<0, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_3_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_4_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_4_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<32, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_4_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_5_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_5_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<64, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_5_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_6_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_6_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<96, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_6_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_7_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_7_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<128, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_7_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_8_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_8_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<160, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_8_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_9_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_9_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<192, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_9_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_10_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_10_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<224, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_10_res);
	hw_uint<32>  stencil_28_FIFO_buf2010_stencil_29179_merged1900_11_res = stencil_28_FIFO_buf2010_stencil_29179_merged1900_11_select(stencil_28_FIFO_buf2010, root, stencil_29178, stencil_29179, dynamic_address);
	set_at<256, 288>(result, stencil_28_FIFO_buf2010_stencil_29179_merged1900_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_29_stencil_29179_merged1900_2_to_stencil_29_store_to_stencil_29_to_gp_2520725_1_cache {
	// RAM Box: {[0, 187], [0, 187]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_29_cache {
  // # of banks: 1
  stencil_29_stencil_29179_merged1900_2_to_stencil_29_store_to_stencil_29_to_gp_2520725_1_cache stencil_29_stencil_29179_merged1900_2_to_stencil_29_store_to_stencil_29_to_gp_2520725_1;
};



inline void stencil_29_stencil_29179_merged1900_2_write(hw_uint<32> & stencil_29_stencil_29179_merged1900_2, stencil_29_cache& stencil_29, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
  stencil_29.stencil_29_stencil_29179_merged1900_2_to_stencil_29_store_to_stencil_29_to_gp_2520725_1.push(stencil_29_stencil_29179_merged1900_2);
}

inline hw_uint<32>  stencil_29_store_to_stencil_29_to_gp_2520725_1_select(stencil_29_cache& stencil_29, int root, int stencil_29_ld4, int stencil_29_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_store_to_stencil_29_to_gp_2520725_1 read pattern: { store_to_stencil_29_to_gp_2520725[root = 0, stencil_29_ld4, stencil_29_ld3] -> stencil_29[stencil_29_ld3, stencil_29_ld4] : 0 <= stencil_29_ld4 <= 187 and 0 <= stencil_29_ld3 <= 187 }
  // Read schedule : { store_to_stencil_29_to_gp_2520725[root = 0, stencil_29_ld4, stencil_29_ld3] -> [2 + stencil_29_ld4, 2 + stencil_29_ld3, 2] : 0 <= stencil_29_ld4 <= 187 and 0 <= stencil_29_ld3 <= 187 }
  // Write schedule: { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
  auto value_stencil_29_stencil_29179_merged1900_2 = stencil_29.stencil_29_stencil_29179_merged1900_2_to_stencil_29_store_to_stencil_29_to_gp_2520725_1.peek(/* one reader or all rams */ 0);
  return value_stencil_29_stencil_29179_merged1900_2;
  return 0;
}

// # of bundles = 2
// stencil_29179_merged1900_write
//	stencil_29_stencil_29179_merged1900_2
inline void stencil_29_stencil_29179_merged1900_write_bundle_write(hw_uint<32>& stencil_29179_merged1900_write, stencil_29_cache& stencil_29, int root, int stencil_29178, int stencil_29179, int dynamic_address) {
	hw_uint<32>  stencil_29_stencil_29179_merged1900_2_res = stencil_29179_merged1900_write.extract<0, 31>();
	stencil_29_stencil_29179_merged1900_2_write(stencil_29_stencil_29179_merged1900_2_res, stencil_29, root, stencil_29178, stencil_29179, dynamic_address);
}

// store_to_stencil_29_to_gp_2520725_read
//	stencil_29_store_to_stencil_29_to_gp_2520725_1
inline hw_uint<32> stencil_29_store_to_stencil_29_to_gp_2520725_read_bundle_read(stencil_29_cache& stencil_29, int root, int stencil_29_ld4, int stencil_29_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_29_store_to_stencil_29_to_gp_2520725_1

	hw_uint<32> result;
	hw_uint<32>  stencil_29_store_to_stencil_29_to_gp_2520725_1_res = stencil_29_store_to_stencil_29_to_gp_2520725_1_select(stencil_29, root, stencil_29_ld4, stencil_29_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_29_store_to_stencil_29_to_gp_2520725_1_res);
	return result;
}

// Total re-use buffer capacity: 12224 bits


// Operation logic
inline void stencil_29179_merged1900(stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, stencil_29_cache& stencil_29, int root, int stencil_29178, int stencil_29179) {
  // Dynamic address computation

	// Consume: stencil_28_FIFO_buf2010
	auto stencil_28_FIFO_buf2010__lp_stencil_29179__p___m_30_rp___p___m_1_p_31_c________lp_stencil_29178__p___m_30_rp___p__1_p_31_value = stencil_28_FIFO_buf2010_stencil_29179_merged1900_read_bundle_read(stencil_28_FIFO_buf2010/* source_delay */, root, stencil_29178, stencil_29179, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_29179_cu1898(stencil_28_FIFO_buf2010__lp_stencil_29179__p___m_30_rp___p___m_1_p_31_c________lp_stencil_29178__p___m_30_rp___p__1_p_31_value);
	// Produce: stencil_29
	stencil_29_stencil_29179_merged1900_write_bundle_write(/* arg names */compute_result, stencil_29, root, stencil_29178, stencil_29179, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_28_FIFO_buf20102(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_28_to_gp_242071, stencil_28_FIFO_buf2010_cache& stencil_28_FIFO_buf2010, int root, int stencil_28_ld1, int stencil_28_ld0) {
  // Dynamic address computation

	// Consume: stencil_28_to_gp_242071
	auto stencil_28_to_gp_242071_stencil_28_ld0_c__stencil_28_ld1_value = stencil_28_to_gp_242071.read();
	// Produce: stencil_28_FIFO_buf2010
	stencil_28_FIFO_buf2010_load_to_stencil_28_FIFO_buf20102_write_bundle_write(/* arg names */stencil_28_to_gp_242071_stencil_28_ld0_c__stencil_28_ld1_value, stencil_28_FIFO_buf2010, root, stencil_28_ld1, stencil_28_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_29_to_gp_2520725(stencil_29_cache& stencil_29, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_29_to_gp_252072, int root, int stencil_29_ld4, int stencil_29_ld3) {
  // Dynamic address computation

	// Consume: stencil_29
	auto stencil_29_stencil_29_ld3_c__stencil_29_ld4_value = stencil_29_store_to_stencil_29_to_gp_2520725_read_bundle_read(stencil_29/* source_delay */, root, stencil_29_ld4, stencil_29_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_29_to_gp_252072
	stencil_29_to_gp_252072.write(stencil_29_stencil_29_ld3_c__stencil_29_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_29178_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_28_to_gp_242071, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_29_to_gp_252072) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_29178__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_28_FIFO_buf2010_cache stencil_28_FIFO_buf2010;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_29_cache stencil_29;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189; stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187; store_to_stencil_29_to_gp_2520725[root = 0, stencil_29_ld4, stencil_29_ld3] -> [2 + stencil_29_ld4, 2 + stencil_29_ld3, 2] : 0 <= stencil_29_ld4 <= 187 and 0 <= stencil_29_ld3 <= 187 }
//   { load_to_stencil_28_FIFO_buf20102[root = 0, stencil_28_ld1, stencil_28_ld0] -> [stencil_28_ld1, stencil_28_ld0, 0] : 0 <= stencil_28_ld1 <= 189 and 0 <= stencil_28_ld0 <= 189 }
// Condition for load_to_stencil_28_FIFO_buf20102(((i2 == 0) && (i0 >= 0) && (189 - i0 >= 0) && (i1 >= 0) && (189 - i1 >= 0)))
//   { stencil_29179_merged1900[root = 0, stencil_29178, stencil_29179] -> [2 + stencil_29178, 2 + stencil_29179, 1] : 0 <= stencil_29178 <= 187 and 0 <= stencil_29179 <= 187 }
// Condition for stencil_29179_merged1900(((-1 + i2 == 0) && (-2 + i0 >= 0) && (189 - i0 >= 0) && (-2 + i1 >= 0) && (189 - i1 >= 0)))
//   { store_to_stencil_29_to_gp_2520725[root = 0, stencil_29_ld4, stencil_29_ld3] -> [2 + stencil_29_ld4, 2 + stencil_29_ld3, 2] : 0 <= stencil_29_ld4 <= 187 and 0 <= stencil_29_ld3 <= 187 }
// Condition for store_to_stencil_29_to_gp_2520725(((-2 + i2 == 0) && (-2 + i0 >= 0) && (189 - i0 >= 0) && (-2 + i1 >= 0) && (189 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 189; c0 += 1)
  for (int c1 = 0; c1 <= 189; c1 += 1) {
    load_to_stencil_28_FIFO_buf20102(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_29179_merged1900(0, c0 - 2, c1 - 2);
      store_to_stencil_29_to_gp_2520725(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 189; c0 += 1)
	  for (int c1 = 0; c1 <= 189; c1 += 1) {
	    load_to_stencil_28_FIFO_buf20102(stencil_28_to_gp_242071 /* buf name */, stencil_28_FIFO_buf2010, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_29179_merged1900(stencil_28_FIFO_buf2010 /* buf name */, stencil_29, 0, c0 - 2, c1 - 2);
	      store_to_stencil_29_to_gp_2520725(stencil_29 /* buf name */, stencil_29_to_gp_252072, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_29178__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_28_to_gp_242071, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_29_to_gp_252072, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_29178_(stencil_28_to_gp_242071, stencil_29_to_gp_252072);
  }
}
#include "hw_classes.h"

struct stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9_cache {
	// RAM Box: {[0, 187], [0, 187]}
	// Capacity: 379
	// # of read delays: 9
  // 0, 1, 2, 188, 189, 190, 376, 377, 378
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 185> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 185> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_187() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_188() {
		return f6;
	}

	inline hw_uint<32>  peek_189() {
		return f8;
	}

	inline hw_uint<32>  peek_190() {
		return f10;
	}

	inline hw_uint<32>  peek_375() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_376() {
		return f12;
	}

	inline hw_uint<32>  peek_377() {
		return f14;
	}

	inline hw_uint<32>  peek_378() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 185
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 185 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 185
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 185 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_29_FIFO_buf2011_cache {
  // # of banks: 1
  stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9_cache stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9;
};



inline void stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_write(hw_uint<32> & stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12, stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_29_ld1, int stencil_29_ld0, int dynamic_address) {
  stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.push(stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12);
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_10_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_10 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[1 + stencil_30185, stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_377();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_11_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_11 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[2 + stencil_30185, stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_376();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_3_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_3 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[stencil_30185, 2 + stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_2();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_4_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_4 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[1 + stencil_30185, 2 + stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_1();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_5_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_5 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[2 + stencil_30185, 2 + stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_0();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_6_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_6 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[stencil_30185, 1 + stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_190();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_7_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_7 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[1 + stencil_30185, 1 + stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_189();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_8_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_8 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[2 + stencil_30185, 1 + stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_188();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

inline hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_9_select(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_29_FIFO_buf2011_stencil_30185_merged1903_9 read pattern: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> stencil_29_FIFO_buf2011[stencil_30185, stencil_30184] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Read schedule : { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  // Write schedule: { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
  auto value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12 = stencil_29_FIFO_buf2011.stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_merged_banks_9.peek_378();
  return value_stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_29_FIFO_buf20112_write
//	stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12
inline void stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_write_bundle_write(hw_uint<32>& load_to_stencil_29_FIFO_buf20112_write, stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_29_ld1, int stencil_29_ld0, int dynamic_address) {
	hw_uint<32>  stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_res = load_to_stencil_29_FIFO_buf20112_write.extract<0, 31>();
	stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_write(stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_12_res, stencil_29_FIFO_buf2011, root, stencil_29_ld1, stencil_29_ld0, dynamic_address);
}

// stencil_30185_merged1903_read
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_3
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_4
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_5
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_6
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_7
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_8
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_9
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_10
//	stencil_29_FIFO_buf2011_stencil_30185_merged1903_11
inline hw_uint<288> stencil_29_FIFO_buf2011_stencil_30185_merged1903_read_bundle_read(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_3
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_4
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_5
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_6
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_7
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_8
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_9
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_10
    // stencil_29_FIFO_buf2011_stencil_30185_merged1903_11

	hw_uint<288> result;
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_3_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_3_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<0, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_3_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_4_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_4_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<32, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_4_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_5_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_5_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<64, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_5_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_6_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_6_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<96, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_6_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_7_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_7_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<128, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_7_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_8_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_8_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<160, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_8_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_9_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_9_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<192, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_9_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_10_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_10_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<224, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_10_res);
	hw_uint<32>  stencil_29_FIFO_buf2011_stencil_30185_merged1903_11_res = stencil_29_FIFO_buf2011_stencil_30185_merged1903_11_select(stencil_29_FIFO_buf2011, root, stencil_30184, stencil_30185, dynamic_address);
	set_at<256, 288>(result, stencil_29_FIFO_buf2011_stencil_30185_merged1903_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_30_stencil_30185_merged1903_2_to_stencil_30_store_to_stencil_30_to_gp_2620745_1_cache {
	// RAM Box: {[0, 185], [0, 185]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_30_cache {
  // # of banks: 1
  stencil_30_stencil_30185_merged1903_2_to_stencil_30_store_to_stencil_30_to_gp_2620745_1_cache stencil_30_stencil_30185_merged1903_2_to_stencil_30_store_to_stencil_30_to_gp_2620745_1;
};



inline void stencil_30_stencil_30185_merged1903_2_write(hw_uint<32> & stencil_30_stencil_30185_merged1903_2, stencil_30_cache& stencil_30, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
  stencil_30.stencil_30_stencil_30185_merged1903_2_to_stencil_30_store_to_stencil_30_to_gp_2620745_1.push(stencil_30_stencil_30185_merged1903_2);
}

inline hw_uint<32>  stencil_30_store_to_stencil_30_to_gp_2620745_1_select(stencil_30_cache& stencil_30, int root, int stencil_30_ld4, int stencil_30_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_store_to_stencil_30_to_gp_2620745_1 read pattern: { store_to_stencil_30_to_gp_2620745[root = 0, stencil_30_ld4, stencil_30_ld3] -> stencil_30[stencil_30_ld3, stencil_30_ld4] : 0 <= stencil_30_ld4 <= 185 and 0 <= stencil_30_ld3 <= 185 }
  // Read schedule : { store_to_stencil_30_to_gp_2620745[root = 0, stencil_30_ld4, stencil_30_ld3] -> [2 + stencil_30_ld4, 2 + stencil_30_ld3, 2] : 0 <= stencil_30_ld4 <= 185 and 0 <= stencil_30_ld3 <= 185 }
  // Write schedule: { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
  auto value_stencil_30_stencil_30185_merged1903_2 = stencil_30.stencil_30_stencil_30185_merged1903_2_to_stencil_30_store_to_stencil_30_to_gp_2620745_1.peek(/* one reader or all rams */ 0);
  return value_stencil_30_stencil_30185_merged1903_2;
  return 0;
}

// # of bundles = 2
// stencil_30185_merged1903_write
//	stencil_30_stencil_30185_merged1903_2
inline void stencil_30_stencil_30185_merged1903_write_bundle_write(hw_uint<32>& stencil_30185_merged1903_write, stencil_30_cache& stencil_30, int root, int stencil_30184, int stencil_30185, int dynamic_address) {
	hw_uint<32>  stencil_30_stencil_30185_merged1903_2_res = stencil_30185_merged1903_write.extract<0, 31>();
	stencil_30_stencil_30185_merged1903_2_write(stencil_30_stencil_30185_merged1903_2_res, stencil_30, root, stencil_30184, stencil_30185, dynamic_address);
}

// store_to_stencil_30_to_gp_2620745_read
//	stencil_30_store_to_stencil_30_to_gp_2620745_1
inline hw_uint<32> stencil_30_store_to_stencil_30_to_gp_2620745_read_bundle_read(stencil_30_cache& stencil_30, int root, int stencil_30_ld4, int stencil_30_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_30_store_to_stencil_30_to_gp_2620745_1

	hw_uint<32> result;
	hw_uint<32>  stencil_30_store_to_stencil_30_to_gp_2620745_1_res = stencil_30_store_to_stencil_30_to_gp_2620745_1_select(stencil_30, root, stencil_30_ld4, stencil_30_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_30_store_to_stencil_30_to_gp_2620745_1_res);
	return result;
}

// Total re-use buffer capacity: 12096 bits


// Operation logic
inline void stencil_30185_merged1903(stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, stencil_30_cache& stencil_30, int root, int stencil_30184, int stencil_30185) {
  // Dynamic address computation

	// Consume: stencil_29_FIFO_buf2011
	auto stencil_29_FIFO_buf2011__lp_stencil_30185__p___m_29_rp___p___m_1_p_30_c________lp_stencil_30184__p___m_29_rp___p__1_p_30_value = stencil_29_FIFO_buf2011_stencil_30185_merged1903_read_bundle_read(stencil_29_FIFO_buf2011/* source_delay */, root, stencil_30184, stencil_30185, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_30185_cu1901(stencil_29_FIFO_buf2011__lp_stencil_30185__p___m_29_rp___p___m_1_p_30_c________lp_stencil_30184__p___m_29_rp___p__1_p_30_value);
	// Produce: stencil_30
	stencil_30_stencil_30185_merged1903_write_bundle_write(/* arg names */compute_result, stencil_30, root, stencil_30184, stencil_30185, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_29_FIFO_buf20112(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_29_to_gp_252072, stencil_29_FIFO_buf2011_cache& stencil_29_FIFO_buf2011, int root, int stencil_29_ld1, int stencil_29_ld0) {
  // Dynamic address computation

	// Consume: stencil_29_to_gp_252072
	auto stencil_29_to_gp_252072_stencil_29_ld0_c__stencil_29_ld1_value = stencil_29_to_gp_252072.read();
	// Produce: stencil_29_FIFO_buf2011
	stencil_29_FIFO_buf2011_load_to_stencil_29_FIFO_buf20112_write_bundle_write(/* arg names */stencil_29_to_gp_252072_stencil_29_ld0_c__stencil_29_ld1_value, stencil_29_FIFO_buf2011, root, stencil_29_ld1, stencil_29_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_30_to_gp_2620745(stencil_30_cache& stencil_30, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_30_to_gp_262074, int root, int stencil_30_ld4, int stencil_30_ld3) {
  // Dynamic address computation

	// Consume: stencil_30
	auto stencil_30_stencil_30_ld3_c__stencil_30_ld4_value = stencil_30_store_to_stencil_30_to_gp_2620745_read_bundle_read(stencil_30/* source_delay */, root, stencil_30_ld4, stencil_30_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_30_to_gp_262074
	stencil_30_to_gp_262074.write(stencil_30_stencil_30_ld3_c__stencil_30_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_30184_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_29_to_gp_252072, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_30_to_gp_262074) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_30184__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_29_FIFO_buf2011_cache stencil_29_FIFO_buf2011;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_30_cache stencil_30;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_30_to_gp_2620745[root = 0, stencil_30_ld4, stencil_30_ld3] -> [2 + stencil_30_ld4, 2 + stencil_30_ld3, 2] : 0 <= stencil_30_ld4 <= 185 and 0 <= stencil_30_ld3 <= 185; load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187; stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
//   { store_to_stencil_30_to_gp_2620745[root = 0, stencil_30_ld4, stencil_30_ld3] -> [2 + stencil_30_ld4, 2 + stencil_30_ld3, 2] : 0 <= stencil_30_ld4 <= 185 and 0 <= stencil_30_ld3 <= 185 }
// Condition for store_to_stencil_30_to_gp_2620745(((-2 + i2 == 0) && (-2 + i0 >= 0) && (187 - i0 >= 0) && (-2 + i1 >= 0) && (187 - i1 >= 0)))
//   { load_to_stencil_29_FIFO_buf20112[root = 0, stencil_29_ld1, stencil_29_ld0] -> [stencil_29_ld1, stencil_29_ld0, 0] : 0 <= stencil_29_ld1 <= 187 and 0 <= stencil_29_ld0 <= 187 }
// Condition for load_to_stencil_29_FIFO_buf20112(((i2 == 0) && (i0 >= 0) && (187 - i0 >= 0) && (i1 >= 0) && (187 - i1 >= 0)))
//   { stencil_30185_merged1903[root = 0, stencil_30184, stencil_30185] -> [2 + stencil_30184, 2 + stencil_30185, 1] : 0 <= stencil_30184 <= 185 and 0 <= stencil_30185 <= 185 }
// Condition for stencil_30185_merged1903(((-1 + i2 == 0) && (-2 + i0 >= 0) && (187 - i0 >= 0) && (-2 + i1 >= 0) && (187 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 187; c0 += 1)
  for (int c1 = 0; c1 <= 187; c1 += 1) {
    load_to_stencil_29_FIFO_buf20112(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_30185_merged1903(0, c0 - 2, c1 - 2);
      store_to_stencil_30_to_gp_2620745(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 187; c0 += 1)
	  for (int c1 = 0; c1 <= 187; c1 += 1) {
	    load_to_stencil_29_FIFO_buf20112(stencil_29_to_gp_252072 /* buf name */, stencil_29_FIFO_buf2011, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_30185_merged1903(stencil_29_FIFO_buf2011 /* buf name */, stencil_30, 0, c0 - 2, c1 - 2);
	      store_to_stencil_30_to_gp_2620745(stencil_30 /* buf name */, stencil_30_to_gp_262074, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_30184__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_29_to_gp_252072, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_30_to_gp_262074, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_30184_(stencil_29_to_gp_252072, stencil_30_to_gp_262074);
  }
}
#include "hw_classes.h"

struct stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9_cache {
	// RAM Box: {[0, 185], [0, 185]}
	// Capacity: 375
	// # of read delays: 9
  // 0, 1, 2, 186, 187, 188, 372, 373, 374
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 183> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 183> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_185() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_186() {
		return f6;
	}

	inline hw_uint<32>  peek_187() {
		return f8;
	}

	inline hw_uint<32>  peek_188() {
		return f10;
	}

	inline hw_uint<32>  peek_371() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_372() {
		return f12;
	}

	inline hw_uint<32>  peek_373() {
		return f14;
	}

	inline hw_uint<32>  peek_374() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 183
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 183 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 183
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 183 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_30_FIFO_buf2013_cache {
  // # of banks: 1
  stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9_cache stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9;
};



inline void stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_write(hw_uint<32> & stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12, stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_30_ld1, int stencil_30_ld0, int dynamic_address) {
  stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.push(stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12);
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_10_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_10 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[1 + stencil_31191, stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_373();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_11_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_11 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[2 + stencil_31191, stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_372();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_3_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_3 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[stencil_31191, 2 + stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_2();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_4_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_4 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[1 + stencil_31191, 2 + stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_1();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_5_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_5 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[2 + stencil_31191, 2 + stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_0();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_6_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_6 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[stencil_31191, 1 + stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_188();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_7_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_7 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[1 + stencil_31191, 1 + stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_187();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_8_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_8 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[2 + stencil_31191, 1 + stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_186();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

inline hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_9_select(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_30_FIFO_buf2013_stencil_31191_merged1855_9 read pattern: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> stencil_30_FIFO_buf2013[stencil_31191, stencil_31190] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Read schedule : { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  // Write schedule: { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
  auto value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12 = stencil_30_FIFO_buf2013.stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_merged_banks_9.peek_374();
  return value_stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_30_FIFO_buf20132_write
//	stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12
inline void stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_write_bundle_write(hw_uint<32>& load_to_stencil_30_FIFO_buf20132_write, stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_30_ld1, int stencil_30_ld0, int dynamic_address) {
	hw_uint<32>  stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_res = load_to_stencil_30_FIFO_buf20132_write.extract<0, 31>();
	stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_write(stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_12_res, stencil_30_FIFO_buf2013, root, stencil_30_ld1, stencil_30_ld0, dynamic_address);
}

// stencil_31191_merged1855_read
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_3
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_4
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_5
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_6
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_7
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_8
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_9
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_10
//	stencil_30_FIFO_buf2013_stencil_31191_merged1855_11
inline hw_uint<288> stencil_30_FIFO_buf2013_stencil_31191_merged1855_read_bundle_read(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_3
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_4
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_5
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_6
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_7
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_8
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_9
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_10
    // stencil_30_FIFO_buf2013_stencil_31191_merged1855_11

	hw_uint<288> result;
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_3_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_3_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<0, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_3_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_4_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_4_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<32, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_4_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_5_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_5_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<64, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_5_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_6_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_6_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<96, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_6_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_7_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_7_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<128, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_7_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_8_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_8_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<160, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_8_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_9_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_9_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<192, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_9_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_10_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_10_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<224, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_10_res);
	hw_uint<32>  stencil_30_FIFO_buf2013_stencil_31191_merged1855_11_res = stencil_30_FIFO_buf2013_stencil_31191_merged1855_11_select(stencil_30_FIFO_buf2013, root, stencil_31190, stencil_31191, dynamic_address);
	set_at<256, 288>(result, stencil_30_FIFO_buf2013_stencil_31191_merged1855_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_31_stencil_31191_merged1855_2_to_stencil_31_store_to_stencil_31_to_gp_2720755_1_cache {
	// RAM Box: {[0, 183], [0, 183]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_31_cache {
  // # of banks: 1
  stencil_31_stencil_31191_merged1855_2_to_stencil_31_store_to_stencil_31_to_gp_2720755_1_cache stencil_31_stencil_31191_merged1855_2_to_stencil_31_store_to_stencil_31_to_gp_2720755_1;
};



inline void stencil_31_stencil_31191_merged1855_2_write(hw_uint<32> & stencil_31_stencil_31191_merged1855_2, stencil_31_cache& stencil_31, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
  stencil_31.stencil_31_stencil_31191_merged1855_2_to_stencil_31_store_to_stencil_31_to_gp_2720755_1.push(stencil_31_stencil_31191_merged1855_2);
}

inline hw_uint<32>  stencil_31_store_to_stencil_31_to_gp_2720755_1_select(stencil_31_cache& stencil_31, int root, int stencil_31_ld4, int stencil_31_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_store_to_stencil_31_to_gp_2720755_1 read pattern: { store_to_stencil_31_to_gp_2720755[root = 0, stencil_31_ld4, stencil_31_ld3] -> stencil_31[stencil_31_ld3, stencil_31_ld4] : 0 <= stencil_31_ld4 <= 183 and 0 <= stencil_31_ld3 <= 183 }
  // Read schedule : { store_to_stencil_31_to_gp_2720755[root = 0, stencil_31_ld4, stencil_31_ld3] -> [2 + stencil_31_ld4, 2 + stencil_31_ld3, 2] : 0 <= stencil_31_ld4 <= 183 and 0 <= stencil_31_ld3 <= 183 }
  // Write schedule: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
  auto value_stencil_31_stencil_31191_merged1855_2 = stencil_31.stencil_31_stencil_31191_merged1855_2_to_stencil_31_store_to_stencil_31_to_gp_2720755_1.peek(/* one reader or all rams */ 0);
  return value_stencil_31_stencil_31191_merged1855_2;
  return 0;
}

// # of bundles = 2
// stencil_31191_merged1855_write
//	stencil_31_stencil_31191_merged1855_2
inline void stencil_31_stencil_31191_merged1855_write_bundle_write(hw_uint<32>& stencil_31191_merged1855_write, stencil_31_cache& stencil_31, int root, int stencil_31190, int stencil_31191, int dynamic_address) {
	hw_uint<32>  stencil_31_stencil_31191_merged1855_2_res = stencil_31191_merged1855_write.extract<0, 31>();
	stencil_31_stencil_31191_merged1855_2_write(stencil_31_stencil_31191_merged1855_2_res, stencil_31, root, stencil_31190, stencil_31191, dynamic_address);
}

// store_to_stencil_31_to_gp_2720755_read
//	stencil_31_store_to_stencil_31_to_gp_2720755_1
inline hw_uint<32> stencil_31_store_to_stencil_31_to_gp_2720755_read_bundle_read(stencil_31_cache& stencil_31, int root, int stencil_31_ld4, int stencil_31_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_31_store_to_stencil_31_to_gp_2720755_1

	hw_uint<32> result;
	hw_uint<32>  stencil_31_store_to_stencil_31_to_gp_2720755_1_res = stencil_31_store_to_stencil_31_to_gp_2720755_1_select(stencil_31, root, stencil_31_ld4, stencil_31_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_31_store_to_stencil_31_to_gp_2720755_1_res);
	return result;
}

// Total re-use buffer capacity: 11968 bits


// Operation logic
inline void stencil_31191_merged1855(stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, stencil_31_cache& stencil_31, int root, int stencil_31190, int stencil_31191) {
  // Dynamic address computation

	// Consume: stencil_30_FIFO_buf2013
	auto stencil_30_FIFO_buf2013__lp_stencil_31191__p___m_28_rp___p___m_1_p_29_c________lp_stencil_31190__p___m_28_rp___p__1_p_29_value = stencil_30_FIFO_buf2013_stencil_31191_merged1855_read_bundle_read(stencil_30_FIFO_buf2013/* source_delay */, root, stencil_31190, stencil_31191, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_31191_cu1853(stencil_30_FIFO_buf2013__lp_stencil_31191__p___m_28_rp___p___m_1_p_29_c________lp_stencil_31190__p___m_28_rp___p__1_p_29_value);
	// Produce: stencil_31
	stencil_31_stencil_31191_merged1855_write_bundle_write(/* arg names */compute_result, stencil_31, root, stencil_31190, stencil_31191, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_30_FIFO_buf20132(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_30_to_gp_262074, stencil_30_FIFO_buf2013_cache& stencil_30_FIFO_buf2013, int root, int stencil_30_ld1, int stencil_30_ld0) {
  // Dynamic address computation

	// Consume: stencil_30_to_gp_262074
	auto stencil_30_to_gp_262074_stencil_30_ld0_c__stencil_30_ld1_value = stencil_30_to_gp_262074.read();
	// Produce: stencil_30_FIFO_buf2013
	stencil_30_FIFO_buf2013_load_to_stencil_30_FIFO_buf20132_write_bundle_write(/* arg names */stencil_30_to_gp_262074_stencil_30_ld0_c__stencil_30_ld1_value, stencil_30_FIFO_buf2013, root, stencil_30_ld1, stencil_30_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_31_to_gp_2720755(stencil_31_cache& stencil_31, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_31_to_gp_272075, int root, int stencil_31_ld4, int stencil_31_ld3) {
  // Dynamic address computation

	// Consume: stencil_31
	auto stencil_31_stencil_31_ld3_c__stencil_31_ld4_value = stencil_31_store_to_stencil_31_to_gp_2720755_read_bundle_read(stencil_31/* source_delay */, root, stencil_31_ld4, stencil_31_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_31_to_gp_272075
	stencil_31_to_gp_272075.write(stencil_31_stencil_31_ld3_c__stencil_31_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_31190_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_30_to_gp_262074, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_31_to_gp_272075) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_31190__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_30_FIFO_buf2013_cache stencil_30_FIFO_buf2013;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_31_cache stencil_31;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183; load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185; store_to_stencil_31_to_gp_2720755[root = 0, stencil_31_ld4, stencil_31_ld3] -> [2 + stencil_31_ld4, 2 + stencil_31_ld3, 2] : 0 <= stencil_31_ld4 <= 183 and 0 <= stencil_31_ld3 <= 183 }
//   { stencil_31191_merged1855[root = 0, stencil_31190, stencil_31191] -> [2 + stencil_31190, 2 + stencil_31191, 1] : 0 <= stencil_31190 <= 183 and 0 <= stencil_31191 <= 183 }
// Condition for stencil_31191_merged1855(((-1 + i2 == 0) && (-2 + i0 >= 0) && (185 - i0 >= 0) && (-2 + i1 >= 0) && (185 - i1 >= 0)))
//   { load_to_stencil_30_FIFO_buf20132[root = 0, stencil_30_ld1, stencil_30_ld0] -> [stencil_30_ld1, stencil_30_ld0, 0] : 0 <= stencil_30_ld1 <= 185 and 0 <= stencil_30_ld0 <= 185 }
// Condition for load_to_stencil_30_FIFO_buf20132(((i2 == 0) && (i0 >= 0) && (185 - i0 >= 0) && (i1 >= 0) && (185 - i1 >= 0)))
//   { store_to_stencil_31_to_gp_2720755[root = 0, stencil_31_ld4, stencil_31_ld3] -> [2 + stencil_31_ld4, 2 + stencil_31_ld3, 2] : 0 <= stencil_31_ld4 <= 183 and 0 <= stencil_31_ld3 <= 183 }
// Condition for store_to_stencil_31_to_gp_2720755(((-2 + i2 == 0) && (-2 + i0 >= 0) && (185 - i0 >= 0) && (-2 + i1 >= 0) && (185 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 185; c0 += 1)
  for (int c1 = 0; c1 <= 185; c1 += 1) {
    load_to_stencil_30_FIFO_buf20132(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_31191_merged1855(0, c0 - 2, c1 - 2);
      store_to_stencil_31_to_gp_2720755(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 185; c0 += 1)
	  for (int c1 = 0; c1 <= 185; c1 += 1) {
	    load_to_stencil_30_FIFO_buf20132(stencil_30_to_gp_262074 /* buf name */, stencil_30_FIFO_buf2013, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_31191_merged1855(stencil_30_FIFO_buf2013 /* buf name */, stencil_31, 0, c0 - 2, c1 - 2);
	      store_to_stencil_31_to_gp_2720755(stencil_31 /* buf name */, stencil_31_to_gp_272075, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_31190__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_30_to_gp_262074, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_31_to_gp_272075, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_31190_(stencil_30_to_gp_262074, stencil_31_to_gp_272075);
  }
}
#include "hw_classes.h"

struct stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9_cache {
	// RAM Box: {[0, 183], [0, 183]}
	// Capacity: 371
	// # of read delays: 9
  // 0, 1, 2, 184, 185, 186, 368, 369, 370
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 181> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 181> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_183() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_184() {
		return f6;
	}

	inline hw_uint<32>  peek_185() {
		return f8;
	}

	inline hw_uint<32>  peek_186() {
		return f10;
	}

	inline hw_uint<32>  peek_367() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_368() {
		return f12;
	}

	inline hw_uint<32>  peek_369() {
		return f14;
	}

	inline hw_uint<32>  peek_370() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 181
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 181 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 181
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 181 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_31_FIFO_buf2014_cache {
  // # of banks: 1
  stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9_cache stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9;
};



inline void stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_write(hw_uint<32> & stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12, stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_31_ld1, int stencil_31_ld0, int dynamic_address) {
  stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.push(stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12);
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_10_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_10 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[1 + stencil_32197, stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_369();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_11_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_11 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[2 + stencil_32197, stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_368();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_3_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_3 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[stencil_32197, 2 + stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_2();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_4_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_4 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[1 + stencil_32197, 2 + stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_1();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_5_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_5 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[2 + stencil_32197, 2 + stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_0();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_6_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_6 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[stencil_32197, 1 + stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_186();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_7_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_7 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[1 + stencil_32197, 1 + stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_185();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_8_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_8 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[2 + stencil_32197, 1 + stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_184();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

inline hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_9_select(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_31_FIFO_buf2014_stencil_32197_merged1906_9 read pattern: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> stencil_31_FIFO_buf2014[stencil_32197, stencil_32196] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Read schedule : { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  // Write schedule: { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
  auto value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12 = stencil_31_FIFO_buf2014.stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_merged_banks_9.peek_370();
  return value_stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_31_FIFO_buf20142_write
//	stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12
inline void stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_write_bundle_write(hw_uint<32>& load_to_stencil_31_FIFO_buf20142_write, stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_31_ld1, int stencil_31_ld0, int dynamic_address) {
	hw_uint<32>  stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_res = load_to_stencil_31_FIFO_buf20142_write.extract<0, 31>();
	stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_write(stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_12_res, stencil_31_FIFO_buf2014, root, stencil_31_ld1, stencil_31_ld0, dynamic_address);
}

// stencil_32197_merged1906_read
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_3
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_4
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_5
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_6
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_7
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_8
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_9
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_10
//	stencil_31_FIFO_buf2014_stencil_32197_merged1906_11
inline hw_uint<288> stencil_31_FIFO_buf2014_stencil_32197_merged1906_read_bundle_read(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_3
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_4
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_5
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_6
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_7
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_8
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_9
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_10
    // stencil_31_FIFO_buf2014_stencil_32197_merged1906_11

	hw_uint<288> result;
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_3_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_3_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<0, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_3_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_4_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_4_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<32, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_4_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_5_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_5_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<64, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_5_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_6_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_6_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<96, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_6_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_7_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_7_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<128, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_7_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_8_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_8_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<160, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_8_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_9_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_9_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<192, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_9_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_10_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_10_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<224, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_10_res);
	hw_uint<32>  stencil_31_FIFO_buf2014_stencil_32197_merged1906_11_res = stencil_31_FIFO_buf2014_stencil_32197_merged1906_11_select(stencil_31_FIFO_buf2014, root, stencil_32196, stencil_32197, dynamic_address);
	set_at<256, 288>(result, stencil_31_FIFO_buf2014_stencil_32197_merged1906_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_32_stencil_32197_merged1906_2_to_stencil_32_store_to_stencil_32_to_gp_2920765_1_cache {
	// RAM Box: {[0, 181], [0, 181]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_32_cache {
  // # of banks: 1
  stencil_32_stencil_32197_merged1906_2_to_stencil_32_store_to_stencil_32_to_gp_2920765_1_cache stencil_32_stencil_32197_merged1906_2_to_stencil_32_store_to_stencil_32_to_gp_2920765_1;
};



inline void stencil_32_stencil_32197_merged1906_2_write(hw_uint<32> & stencil_32_stencil_32197_merged1906_2, stencil_32_cache& stencil_32, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
  stencil_32.stencil_32_stencil_32197_merged1906_2_to_stencil_32_store_to_stencil_32_to_gp_2920765_1.push(stencil_32_stencil_32197_merged1906_2);
}

inline hw_uint<32>  stencil_32_store_to_stencil_32_to_gp_2920765_1_select(stencil_32_cache& stencil_32, int root, int stencil_32_ld4, int stencil_32_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_store_to_stencil_32_to_gp_2920765_1 read pattern: { store_to_stencil_32_to_gp_2920765[root = 0, stencil_32_ld4, stencil_32_ld3] -> stencil_32[stencil_32_ld3, stencil_32_ld4] : 0 <= stencil_32_ld4 <= 181 and 0 <= stencil_32_ld3 <= 181 }
  // Read schedule : { store_to_stencil_32_to_gp_2920765[root = 0, stencil_32_ld4, stencil_32_ld3] -> [2 + stencil_32_ld4, 2 + stencil_32_ld3, 2] : 0 <= stencil_32_ld4 <= 181 and 0 <= stencil_32_ld3 <= 181 }
  // Write schedule: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
  auto value_stencil_32_stencil_32197_merged1906_2 = stencil_32.stencil_32_stencil_32197_merged1906_2_to_stencil_32_store_to_stencil_32_to_gp_2920765_1.peek(/* one reader or all rams */ 0);
  return value_stencil_32_stencil_32197_merged1906_2;
  return 0;
}

// # of bundles = 2
// stencil_32197_merged1906_write
//	stencil_32_stencil_32197_merged1906_2
inline void stencil_32_stencil_32197_merged1906_write_bundle_write(hw_uint<32>& stencil_32197_merged1906_write, stencil_32_cache& stencil_32, int root, int stencil_32196, int stencil_32197, int dynamic_address) {
	hw_uint<32>  stencil_32_stencil_32197_merged1906_2_res = stencil_32197_merged1906_write.extract<0, 31>();
	stencil_32_stencil_32197_merged1906_2_write(stencil_32_stencil_32197_merged1906_2_res, stencil_32, root, stencil_32196, stencil_32197, dynamic_address);
}

// store_to_stencil_32_to_gp_2920765_read
//	stencil_32_store_to_stencil_32_to_gp_2920765_1
inline hw_uint<32> stencil_32_store_to_stencil_32_to_gp_2920765_read_bundle_read(stencil_32_cache& stencil_32, int root, int stencil_32_ld4, int stencil_32_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_32_store_to_stencil_32_to_gp_2920765_1

	hw_uint<32> result;
	hw_uint<32>  stencil_32_store_to_stencil_32_to_gp_2920765_1_res = stencil_32_store_to_stencil_32_to_gp_2920765_1_select(stencil_32, root, stencil_32_ld4, stencil_32_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_32_store_to_stencil_32_to_gp_2920765_1_res);
	return result;
}

// Total re-use buffer capacity: 11840 bits


// Operation logic
inline void stencil_32197_merged1906(stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, stencil_32_cache& stencil_32, int root, int stencil_32196, int stencil_32197) {
  // Dynamic address computation

	// Consume: stencil_31_FIFO_buf2014
	auto stencil_31_FIFO_buf2014__lp_stencil_32197__p___m_27_rp___p___m_1_p_28_c________lp_stencil_32196__p___m_27_rp___p__1_p_28_value = stencil_31_FIFO_buf2014_stencil_32197_merged1906_read_bundle_read(stencil_31_FIFO_buf2014/* source_delay */, root, stencil_32196, stencil_32197, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_32197_cu1904(stencil_31_FIFO_buf2014__lp_stencil_32197__p___m_27_rp___p___m_1_p_28_c________lp_stencil_32196__p___m_27_rp___p__1_p_28_value);
	// Produce: stencil_32
	stencil_32_stencil_32197_merged1906_write_bundle_write(/* arg names */compute_result, stencil_32, root, stencil_32196, stencil_32197, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_31_FIFO_buf20142(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_31_to_gp_272075, stencil_31_FIFO_buf2014_cache& stencil_31_FIFO_buf2014, int root, int stencil_31_ld1, int stencil_31_ld0) {
  // Dynamic address computation

	// Consume: stencil_31_to_gp_272075
	auto stencil_31_to_gp_272075_stencil_31_ld0_c__stencil_31_ld1_value = stencil_31_to_gp_272075.read();
	// Produce: stencil_31_FIFO_buf2014
	stencil_31_FIFO_buf2014_load_to_stencil_31_FIFO_buf20142_write_bundle_write(/* arg names */stencil_31_to_gp_272075_stencil_31_ld0_c__stencil_31_ld1_value, stencil_31_FIFO_buf2014, root, stencil_31_ld1, stencil_31_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_32_to_gp_2920765(stencil_32_cache& stencil_32, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_32_to_gp_292076, int root, int stencil_32_ld4, int stencil_32_ld3) {
  // Dynamic address computation

	// Consume: stencil_32
	auto stencil_32_stencil_32_ld3_c__stencil_32_ld4_value = stencil_32_store_to_stencil_32_to_gp_2920765_read_bundle_read(stencil_32/* source_delay */, root, stencil_32_ld4, stencil_32_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_32_to_gp_292076
	stencil_32_to_gp_292076.write(stencil_32_stencil_32_ld3_c__stencil_32_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_32196_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_31_to_gp_272075, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_32_to_gp_292076) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_32196__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_31_FIFO_buf2014_cache stencil_31_FIFO_buf2014;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_32_cache stencil_32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181; load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183; store_to_stencil_32_to_gp_2920765[root = 0, stencil_32_ld4, stencil_32_ld3] -> [2 + stencil_32_ld4, 2 + stencil_32_ld3, 2] : 0 <= stencil_32_ld4 <= 181 and 0 <= stencil_32_ld3 <= 181 }
//   { stencil_32197_merged1906[root = 0, stencil_32196, stencil_32197] -> [2 + stencil_32196, 2 + stencil_32197, 1] : 0 <= stencil_32196 <= 181 and 0 <= stencil_32197 <= 181 }
// Condition for stencil_32197_merged1906(((-1 + i2 == 0) && (-2 + i0 >= 0) && (183 - i0 >= 0) && (-2 + i1 >= 0) && (183 - i1 >= 0)))
//   { load_to_stencil_31_FIFO_buf20142[root = 0, stencil_31_ld1, stencil_31_ld0] -> [stencil_31_ld1, stencil_31_ld0, 0] : 0 <= stencil_31_ld1 <= 183 and 0 <= stencil_31_ld0 <= 183 }
// Condition for load_to_stencil_31_FIFO_buf20142(((i2 == 0) && (i0 >= 0) && (183 - i0 >= 0) && (i1 >= 0) && (183 - i1 >= 0)))
//   { store_to_stencil_32_to_gp_2920765[root = 0, stencil_32_ld4, stencil_32_ld3] -> [2 + stencil_32_ld4, 2 + stencil_32_ld3, 2] : 0 <= stencil_32_ld4 <= 181 and 0 <= stencil_32_ld3 <= 181 }
// Condition for store_to_stencil_32_to_gp_2920765(((-2 + i2 == 0) && (-2 + i0 >= 0) && (183 - i0 >= 0) && (-2 + i1 >= 0) && (183 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 183; c0 += 1)
  for (int c1 = 0; c1 <= 183; c1 += 1) {
    load_to_stencil_31_FIFO_buf20142(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_32197_merged1906(0, c0 - 2, c1 - 2);
      store_to_stencil_32_to_gp_2920765(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 183; c0 += 1)
	  for (int c1 = 0; c1 <= 183; c1 += 1) {
	    load_to_stencil_31_FIFO_buf20142(stencil_31_to_gp_272075 /* buf name */, stencil_31_FIFO_buf2014, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_32197_merged1906(stencil_31_FIFO_buf2014 /* buf name */, stencil_32, 0, c0 - 2, c1 - 2);
	      store_to_stencil_32_to_gp_2920765(stencil_32 /* buf name */, stencil_32_to_gp_292076, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_32196__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_31_to_gp_272075, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_32_to_gp_292076, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_32196_(stencil_31_to_gp_272075, stencil_32_to_gp_292076);
  }
}
#include "hw_classes.h"

struct stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9_cache {
	// RAM Box: {[0, 241], [0, 241]}
	// Capacity: 487
	// # of read delays: 9
  // 0, 1, 2, 242, 243, 244, 484, 485, 486
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 239> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 239> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_242() {
		return f6;
	}

	inline hw_uint<32>  peek_243() {
		return f8;
	}

	inline hw_uint<32>  peek_244() {
		return f10;
	}

	inline hw_uint<32>  peek_483() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_484() {
		return f12;
	}

	inline hw_uint<32>  peek_485() {
		return f14;
	}

	inline hw_uint<32>  peek_486() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 239
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 239 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 239
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 239 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_2_FIFO_buf2001_cache {
  // # of banks: 1
  stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9_cache stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9;
};



inline void stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_write(hw_uint<32> & stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12, stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_2_ld1, int stencil_2_ld0, int dynamic_address) {
  stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.push(stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12);
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_10_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_10 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[1 + stencil_323, stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_485();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_11_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_11 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[2 + stencil_323, stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_484();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_3_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_3 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[stencil_323, 2 + stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_2();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_4_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_4 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[1 + stencil_323, 2 + stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_1();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_5_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_5 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[2 + stencil_323, 2 + stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_0();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_6_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_6 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[stencil_323, 1 + stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_244();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_7_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_7 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[1 + stencil_323, 1 + stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_243();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_8_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_8 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[2 + stencil_323, 1 + stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_242();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

inline hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_9_select(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_2_FIFO_buf2001_stencil_323_merged1819_9 read pattern: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> stencil_2_FIFO_buf2001[stencil_323, stencil_322] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Read schedule : { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  // Write schedule: { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
  auto value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12 = stencil_2_FIFO_buf2001.stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_merged_banks_9.peek_486();
  return value_stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_2_FIFO_buf20012_write
//	stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12
inline void stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_write_bundle_write(hw_uint<32>& load_to_stencil_2_FIFO_buf20012_write, stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_2_ld1, int stencil_2_ld0, int dynamic_address) {
	hw_uint<32>  stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_res = load_to_stencil_2_FIFO_buf20012_write.extract<0, 31>();
	stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_write(stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_12_res, stencil_2_FIFO_buf2001, root, stencil_2_ld1, stencil_2_ld0, dynamic_address);
}

// stencil_323_merged1819_read
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_3
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_4
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_5
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_6
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_7
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_8
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_9
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_10
//	stencil_2_FIFO_buf2001_stencil_323_merged1819_11
inline hw_uint<288> stencil_2_FIFO_buf2001_stencil_323_merged1819_read_bundle_read(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_322, int stencil_323, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_3
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_4
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_5
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_6
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_7
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_8
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_9
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_10
    // stencil_2_FIFO_buf2001_stencil_323_merged1819_11

	hw_uint<288> result;
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_3_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_3_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<0, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_3_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_4_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_4_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<32, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_4_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_5_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_5_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<64, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_5_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_6_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_6_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<96, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_6_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_7_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_7_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<128, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_7_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_8_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_8_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<160, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_8_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_9_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_9_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<192, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_9_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_10_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_10_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<224, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_10_res);
	hw_uint<32>  stencil_2_FIFO_buf2001_stencil_323_merged1819_11_res = stencil_2_FIFO_buf2001_stencil_323_merged1819_11_select(stencil_2_FIFO_buf2001, root, stencil_322, stencil_323, dynamic_address);
	set_at<256, 288>(result, stencil_2_FIFO_buf2001_stencil_323_merged1819_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_3_stencil_323_merged1819_2_to_stencil_3_store_to_stencil_3_to_gp_3920735_1_cache {
	// RAM Box: {[0, 239], [0, 239]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_3_cache {
  // # of banks: 1
  stencil_3_stencil_323_merged1819_2_to_stencil_3_store_to_stencil_3_to_gp_3920735_1_cache stencil_3_stencil_323_merged1819_2_to_stencil_3_store_to_stencil_3_to_gp_3920735_1;
};



inline void stencil_3_stencil_323_merged1819_2_write(hw_uint<32> & stencil_3_stencil_323_merged1819_2, stencil_3_cache& stencil_3, int root, int stencil_322, int stencil_323, int dynamic_address) {
  stencil_3.stencil_3_stencil_323_merged1819_2_to_stencil_3_store_to_stencil_3_to_gp_3920735_1.push(stencil_3_stencil_323_merged1819_2);
}

inline hw_uint<32>  stencil_3_store_to_stencil_3_to_gp_3920735_1_select(stencil_3_cache& stencil_3, int root, int stencil_3_ld4, int stencil_3_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_store_to_stencil_3_to_gp_3920735_1 read pattern: { store_to_stencil_3_to_gp_3920735[root = 0, stencil_3_ld4, stencil_3_ld3] -> stencil_3[stencil_3_ld3, stencil_3_ld4] : 0 <= stencil_3_ld4 <= 239 and 0 <= stencil_3_ld3 <= 239 }
  // Read schedule : { store_to_stencil_3_to_gp_3920735[root = 0, stencil_3_ld4, stencil_3_ld3] -> [2 + stencil_3_ld4, 2 + stencil_3_ld3, 2] : 0 <= stencil_3_ld4 <= 239 and 0 <= stencil_3_ld3 <= 239 }
  // Write schedule: { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
  auto value_stencil_3_stencil_323_merged1819_2 = stencil_3.stencil_3_stencil_323_merged1819_2_to_stencil_3_store_to_stencil_3_to_gp_3920735_1.peek(/* one reader or all rams */ 0);
  return value_stencil_3_stencil_323_merged1819_2;
  return 0;
}

// # of bundles = 2
// stencil_323_merged1819_write
//	stencil_3_stencil_323_merged1819_2
inline void stencil_3_stencil_323_merged1819_write_bundle_write(hw_uint<32>& stencil_323_merged1819_write, stencil_3_cache& stencil_3, int root, int stencil_322, int stencil_323, int dynamic_address) {
	hw_uint<32>  stencil_3_stencil_323_merged1819_2_res = stencil_323_merged1819_write.extract<0, 31>();
	stencil_3_stencil_323_merged1819_2_write(stencil_3_stencil_323_merged1819_2_res, stencil_3, root, stencil_322, stencil_323, dynamic_address);
}

// store_to_stencil_3_to_gp_3920735_read
//	stencil_3_store_to_stencil_3_to_gp_3920735_1
inline hw_uint<32> stencil_3_store_to_stencil_3_to_gp_3920735_read_bundle_read(stencil_3_cache& stencil_3, int root, int stencil_3_ld4, int stencil_3_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_3_store_to_stencil_3_to_gp_3920735_1

	hw_uint<32> result;
	hw_uint<32>  stencil_3_store_to_stencil_3_to_gp_3920735_1_res = stencil_3_store_to_stencil_3_to_gp_3920735_1_select(stencil_3, root, stencil_3_ld4, stencil_3_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_3_store_to_stencil_3_to_gp_3920735_1_res);
	return result;
}

// Total re-use buffer capacity: 15552 bits


// Operation logic
inline void stencil_323_merged1819(stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, stencil_3_cache& stencil_3, int root, int stencil_322, int stencil_323) {
  // Dynamic address computation

	// Consume: stencil_2_FIFO_buf2001
	auto stencil_2_FIFO_buf2001__lp_stencil_323__p___m_56_rp___p___m_1_p_57_c________lp_stencil_322__p___m_56_rp___p__1_p_57_value = stencil_2_FIFO_buf2001_stencil_323_merged1819_read_bundle_read(stencil_2_FIFO_buf2001/* source_delay */, root, stencil_322, stencil_323, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_323_cu1817(stencil_2_FIFO_buf2001__lp_stencil_323__p___m_56_rp___p___m_1_p_57_c________lp_stencil_322__p___m_56_rp___p__1_p_57_value);
	// Produce: stencil_3
	stencil_3_stencil_323_merged1819_write_bundle_write(/* arg names */compute_result, stencil_3, root, stencil_322, stencil_323, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_2_FIFO_buf20012(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_2_to_gp_282062, stencil_2_FIFO_buf2001_cache& stencil_2_FIFO_buf2001, int root, int stencil_2_ld1, int stencil_2_ld0) {
  // Dynamic address computation

	// Consume: stencil_2_to_gp_282062
	auto stencil_2_to_gp_282062_stencil_2_ld0_c__stencil_2_ld1_value = stencil_2_to_gp_282062.read();
	// Produce: stencil_2_FIFO_buf2001
	stencil_2_FIFO_buf2001_load_to_stencil_2_FIFO_buf20012_write_bundle_write(/* arg names */stencil_2_to_gp_282062_stencil_2_ld0_c__stencil_2_ld1_value, stencil_2_FIFO_buf2001, root, stencil_2_ld1, stencil_2_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_3_to_gp_3920735(stencil_3_cache& stencil_3, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_3_to_gp_392073, int root, int stencil_3_ld4, int stencil_3_ld3) {
  // Dynamic address computation

	// Consume: stencil_3
	auto stencil_3_stencil_3_ld3_c__stencil_3_ld4_value = stencil_3_store_to_stencil_3_to_gp_3920735_read_bundle_read(stencil_3/* source_delay */, root, stencil_3_ld4, stencil_3_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_3_to_gp_392073
	stencil_3_to_gp_392073.write(stencil_3_stencil_3_ld3_c__stencil_3_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_322_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_2_to_gp_282062, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_3_to_gp_392073) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_322__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_2_FIFO_buf2001_cache stencil_2_FIFO_buf2001;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_3_cache stencil_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_3_to_gp_3920735[root = 0, stencil_3_ld4, stencil_3_ld3] -> [2 + stencil_3_ld4, 2 + stencil_3_ld3, 2] : 0 <= stencil_3_ld4 <= 239 and 0 <= stencil_3_ld3 <= 239; load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241; stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
//   { store_to_stencil_3_to_gp_3920735[root = 0, stencil_3_ld4, stencil_3_ld3] -> [2 + stencil_3_ld4, 2 + stencil_3_ld3, 2] : 0 <= stencil_3_ld4 <= 239 and 0 <= stencil_3_ld3 <= 239 }
// Condition for store_to_stencil_3_to_gp_3920735(((-2 + i2 == 0) && (-2 + i0 >= 0) && (241 - i0 >= 0) && (-2 + i1 >= 0) && (241 - i1 >= 0)))
//   { load_to_stencil_2_FIFO_buf20012[root = 0, stencil_2_ld1, stencil_2_ld0] -> [stencil_2_ld1, stencil_2_ld0, 0] : 0 <= stencil_2_ld1 <= 241 and 0 <= stencil_2_ld0 <= 241 }
// Condition for load_to_stencil_2_FIFO_buf20012(((i2 == 0) && (i0 >= 0) && (241 - i0 >= 0) && (i1 >= 0) && (241 - i1 >= 0)))
//   { stencil_323_merged1819[root = 0, stencil_322, stencil_323] -> [2 + stencil_322, 2 + stencil_323, 1] : 0 <= stencil_322 <= 239 and 0 <= stencil_323 <= 239 }
// Condition for stencil_323_merged1819(((-1 + i2 == 0) && (-2 + i0 >= 0) && (241 - i0 >= 0) && (-2 + i1 >= 0) && (241 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 241; c0 += 1)
  for (int c1 = 0; c1 <= 241; c1 += 1) {
    load_to_stencil_2_FIFO_buf20012(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_323_merged1819(0, c0 - 2, c1 - 2);
      store_to_stencil_3_to_gp_3920735(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 241; c0 += 1)
	  for (int c1 = 0; c1 <= 241; c1 += 1) {
	    load_to_stencil_2_FIFO_buf20012(stencil_2_to_gp_282062 /* buf name */, stencil_2_FIFO_buf2001, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_323_merged1819(stencil_2_FIFO_buf2001 /* buf name */, stencil_3, 0, c0 - 2, c1 - 2);
	      store_to_stencil_3_to_gp_3920735(stencil_3 /* buf name */, stencil_3_to_gp_392073, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_322__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_2_to_gp_282062, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_3_to_gp_392073, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_322_(stencil_2_to_gp_282062, stencil_3_to_gp_392073);
  }
}
#include "hw_classes.h"

struct stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9_cache {
	// RAM Box: {[0, 181], [0, 181]}
	// Capacity: 367
	// # of read delays: 9
  // 0, 1, 2, 182, 183, 184, 364, 365, 366
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 179> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 179> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_181() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_182() {
		return f6;
	}

	inline hw_uint<32>  peek_183() {
		return f8;
	}

	inline hw_uint<32>  peek_184() {
		return f10;
	}

	inline hw_uint<32>  peek_363() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_364() {
		return f12;
	}

	inline hw_uint<32>  peek_365() {
		return f14;
	}

	inline hw_uint<32>  peek_366() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 179
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 179 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 179
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 179 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_32_FIFO_buf2015_cache {
  // # of banks: 1
  stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9_cache stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9;
};



inline void stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_write(hw_uint<32> & stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12, stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_32_ld1, int stencil_32_ld0, int dynamic_address) {
  stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.push(stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12);
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_10_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_10 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[1 + stencil_33203, stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_365();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_11_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_11 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[2 + stencil_33203, stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_364();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_3_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_3 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[stencil_33203, 2 + stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_2();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_4_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_4 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[1 + stencil_33203, 2 + stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_1();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_5_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_5 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[2 + stencil_33203, 2 + stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_0();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_6_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_6 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[stencil_33203, 1 + stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_184();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_7_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_7 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[1 + stencil_33203, 1 + stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_183();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_8_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_8 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[2 + stencil_33203, 1 + stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_182();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

inline hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_9_select(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_32_FIFO_buf2015_stencil_33203_merged1909_9 read pattern: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> stencil_32_FIFO_buf2015[stencil_33203, stencil_33202] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Read schedule : { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  // Write schedule: { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
  auto value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12 = stencil_32_FIFO_buf2015.stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_merged_banks_9.peek_366();
  return value_stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_32_FIFO_buf20152_write
//	stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12
inline void stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_write_bundle_write(hw_uint<32>& load_to_stencil_32_FIFO_buf20152_write, stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_32_ld1, int stencil_32_ld0, int dynamic_address) {
	hw_uint<32>  stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_res = load_to_stencil_32_FIFO_buf20152_write.extract<0, 31>();
	stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_write(stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_12_res, stencil_32_FIFO_buf2015, root, stencil_32_ld1, stencil_32_ld0, dynamic_address);
}

// stencil_33203_merged1909_read
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_3
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_4
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_5
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_6
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_7
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_8
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_9
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_10
//	stencil_32_FIFO_buf2015_stencil_33203_merged1909_11
inline hw_uint<288> stencil_32_FIFO_buf2015_stencil_33203_merged1909_read_bundle_read(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_3
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_4
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_5
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_6
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_7
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_8
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_9
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_10
    // stencil_32_FIFO_buf2015_stencil_33203_merged1909_11

	hw_uint<288> result;
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_3_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_3_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<0, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_3_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_4_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_4_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<32, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_4_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_5_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_5_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<64, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_5_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_6_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_6_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<96, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_6_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_7_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_7_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<128, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_7_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_8_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_8_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<160, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_8_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_9_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_9_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<192, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_9_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_10_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_10_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<224, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_10_res);
	hw_uint<32>  stencil_32_FIFO_buf2015_stencil_33203_merged1909_11_res = stencil_32_FIFO_buf2015_stencil_33203_merged1909_11_select(stencil_32_FIFO_buf2015, root, stencil_33202, stencil_33203, dynamic_address);
	set_at<256, 288>(result, stencil_32_FIFO_buf2015_stencil_33203_merged1909_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_33_stencil_33203_merged1909_2_to_stencil_33_store_to_stencil_33_to_gp_3020775_1_cache {
	// RAM Box: {[0, 179], [0, 179]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_33_cache {
  // # of banks: 1
  stencil_33_stencil_33203_merged1909_2_to_stencil_33_store_to_stencil_33_to_gp_3020775_1_cache stencil_33_stencil_33203_merged1909_2_to_stencil_33_store_to_stencil_33_to_gp_3020775_1;
};



inline void stencil_33_stencil_33203_merged1909_2_write(hw_uint<32> & stencil_33_stencil_33203_merged1909_2, stencil_33_cache& stencil_33, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
  stencil_33.stencil_33_stencil_33203_merged1909_2_to_stencil_33_store_to_stencil_33_to_gp_3020775_1.push(stencil_33_stencil_33203_merged1909_2);
}

inline hw_uint<32>  stencil_33_store_to_stencil_33_to_gp_3020775_1_select(stencil_33_cache& stencil_33, int root, int stencil_33_ld4, int stencil_33_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_store_to_stencil_33_to_gp_3020775_1 read pattern: { store_to_stencil_33_to_gp_3020775[root = 0, stencil_33_ld4, stencil_33_ld3] -> stencil_33[stencil_33_ld3, stencil_33_ld4] : 0 <= stencil_33_ld4 <= 179 and 0 <= stencil_33_ld3 <= 179 }
  // Read schedule : { store_to_stencil_33_to_gp_3020775[root = 0, stencil_33_ld4, stencil_33_ld3] -> [2 + stencil_33_ld4, 2 + stencil_33_ld3, 2] : 0 <= stencil_33_ld4 <= 179 and 0 <= stencil_33_ld3 <= 179 }
  // Write schedule: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
  auto value_stencil_33_stencil_33203_merged1909_2 = stencil_33.stencil_33_stencil_33203_merged1909_2_to_stencil_33_store_to_stencil_33_to_gp_3020775_1.peek(/* one reader or all rams */ 0);
  return value_stencil_33_stencil_33203_merged1909_2;
  return 0;
}

// # of bundles = 2
// stencil_33203_merged1909_write
//	stencil_33_stencil_33203_merged1909_2
inline void stencil_33_stencil_33203_merged1909_write_bundle_write(hw_uint<32>& stencil_33203_merged1909_write, stencil_33_cache& stencil_33, int root, int stencil_33202, int stencil_33203, int dynamic_address) {
	hw_uint<32>  stencil_33_stencil_33203_merged1909_2_res = stencil_33203_merged1909_write.extract<0, 31>();
	stencil_33_stencil_33203_merged1909_2_write(stencil_33_stencil_33203_merged1909_2_res, stencil_33, root, stencil_33202, stencil_33203, dynamic_address);
}

// store_to_stencil_33_to_gp_3020775_read
//	stencil_33_store_to_stencil_33_to_gp_3020775_1
inline hw_uint<32> stencil_33_store_to_stencil_33_to_gp_3020775_read_bundle_read(stencil_33_cache& stencil_33, int root, int stencil_33_ld4, int stencil_33_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_33_store_to_stencil_33_to_gp_3020775_1

	hw_uint<32> result;
	hw_uint<32>  stencil_33_store_to_stencil_33_to_gp_3020775_1_res = stencil_33_store_to_stencil_33_to_gp_3020775_1_select(stencil_33, root, stencil_33_ld4, stencil_33_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_33_store_to_stencil_33_to_gp_3020775_1_res);
	return result;
}

// Total re-use buffer capacity: 11712 bits


// Operation logic
inline void stencil_33203_merged1909(stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, stencil_33_cache& stencil_33, int root, int stencil_33202, int stencil_33203) {
  // Dynamic address computation

	// Consume: stencil_32_FIFO_buf2015
	auto stencil_32_FIFO_buf2015__lp_stencil_33203__p___m_26_rp___p___m_1_p_27_c________lp_stencil_33202__p___m_26_rp___p__1_p_27_value = stencil_32_FIFO_buf2015_stencil_33203_merged1909_read_bundle_read(stencil_32_FIFO_buf2015/* source_delay */, root, stencil_33202, stencil_33203, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_33203_cu1907(stencil_32_FIFO_buf2015__lp_stencil_33203__p___m_26_rp___p___m_1_p_27_c________lp_stencil_33202__p___m_26_rp___p__1_p_27_value);
	// Produce: stencil_33
	stencil_33_stencil_33203_merged1909_write_bundle_write(/* arg names */compute_result, stencil_33, root, stencil_33202, stencil_33203, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_32_FIFO_buf20152(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_32_to_gp_292076, stencil_32_FIFO_buf2015_cache& stencil_32_FIFO_buf2015, int root, int stencil_32_ld1, int stencil_32_ld0) {
  // Dynamic address computation

	// Consume: stencil_32_to_gp_292076
	auto stencil_32_to_gp_292076_stencil_32_ld0_c__stencil_32_ld1_value = stencil_32_to_gp_292076.read();
	// Produce: stencil_32_FIFO_buf2015
	stencil_32_FIFO_buf2015_load_to_stencil_32_FIFO_buf20152_write_bundle_write(/* arg names */stencil_32_to_gp_292076_stencil_32_ld0_c__stencil_32_ld1_value, stencil_32_FIFO_buf2015, root, stencil_32_ld1, stencil_32_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_33_to_gp_3020775(stencil_33_cache& stencil_33, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_33_to_gp_302077, int root, int stencil_33_ld4, int stencil_33_ld3) {
  // Dynamic address computation

	// Consume: stencil_33
	auto stencil_33_stencil_33_ld3_c__stencil_33_ld4_value = stencil_33_store_to_stencil_33_to_gp_3020775_read_bundle_read(stencil_33/* source_delay */, root, stencil_33_ld4, stencil_33_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_33_to_gp_302077
	stencil_33_to_gp_302077.write(stencil_33_stencil_33_ld3_c__stencil_33_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_33202_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_32_to_gp_292076, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_33_to_gp_302077) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_33202__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_32_FIFO_buf2015_cache stencil_32_FIFO_buf2015;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_33_cache stencil_33;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179; store_to_stencil_33_to_gp_3020775[root = 0, stencil_33_ld4, stencil_33_ld3] -> [2 + stencil_33_ld4, 2 + stencil_33_ld3, 2] : 0 <= stencil_33_ld4 <= 179 and 0 <= stencil_33_ld3 <= 179; load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
//   { stencil_33203_merged1909[root = 0, stencil_33202, stencil_33203] -> [2 + stencil_33202, 2 + stencil_33203, 1] : 0 <= stencil_33202 <= 179 and 0 <= stencil_33203 <= 179 }
// Condition for stencil_33203_merged1909(((-1 + i2 == 0) && (-2 + i0 >= 0) && (181 - i0 >= 0) && (-2 + i1 >= 0) && (181 - i1 >= 0)))
//   { store_to_stencil_33_to_gp_3020775[root = 0, stencil_33_ld4, stencil_33_ld3] -> [2 + stencil_33_ld4, 2 + stencil_33_ld3, 2] : 0 <= stencil_33_ld4 <= 179 and 0 <= stencil_33_ld3 <= 179 }
// Condition for store_to_stencil_33_to_gp_3020775(((-2 + i2 == 0) && (-2 + i0 >= 0) && (181 - i0 >= 0) && (-2 + i1 >= 0) && (181 - i1 >= 0)))
//   { load_to_stencil_32_FIFO_buf20152[root = 0, stencil_32_ld1, stencil_32_ld0] -> [stencil_32_ld1, stencil_32_ld0, 0] : 0 <= stencil_32_ld1 <= 181 and 0 <= stencil_32_ld0 <= 181 }
// Condition for load_to_stencil_32_FIFO_buf20152(((i2 == 0) && (i0 >= 0) && (181 - i0 >= 0) && (i1 >= 0) && (181 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 181; c0 += 1)
  for (int c1 = 0; c1 <= 181; c1 += 1) {
    load_to_stencil_32_FIFO_buf20152(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_33203_merged1909(0, c0 - 2, c1 - 2);
      store_to_stencil_33_to_gp_3020775(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 181; c0 += 1)
	  for (int c1 = 0; c1 <= 181; c1 += 1) {
	    load_to_stencil_32_FIFO_buf20152(stencil_32_to_gp_292076 /* buf name */, stencil_32_FIFO_buf2015, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_33203_merged1909(stencil_32_FIFO_buf2015 /* buf name */, stencil_33, 0, c0 - 2, c1 - 2);
	      store_to_stencil_33_to_gp_3020775(stencil_33 /* buf name */, stencil_33_to_gp_302077, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_33202__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_32_to_gp_292076, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_33_to_gp_302077, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_33202_(stencil_32_to_gp_292076, stencil_33_to_gp_302077);
  }
}
#include "hw_classes.h"

struct stencil_10_stencil_1065_merged1840_2_to_stencil_10_store_to_stencil_10_to_gp_520525_1_cache {
	// RAM Box: {[0, 225], [0, 225]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_10_cache {
  // # of banks: 1
  stencil_10_stencil_1065_merged1840_2_to_stencil_10_store_to_stencil_10_to_gp_520525_1_cache stencil_10_stencil_1065_merged1840_2_to_stencil_10_store_to_stencil_10_to_gp_520525_1;
};



inline void stencil_10_stencil_1065_merged1840_2_write(hw_uint<32> & stencil_10_stencil_1065_merged1840_2, stencil_10_cache& stencil_10, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
  stencil_10.stencil_10_stencil_1065_merged1840_2_to_stencil_10_store_to_stencil_10_to_gp_520525_1.push(stencil_10_stencil_1065_merged1840_2);
}

inline hw_uint<32>  stencil_10_store_to_stencil_10_to_gp_520525_1_select(stencil_10_cache& stencil_10, int root, int stencil_10_ld4, int stencil_10_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_store_to_stencil_10_to_gp_520525_1 read pattern: { store_to_stencil_10_to_gp_520525[root = 0, stencil_10_ld4, stencil_10_ld3] -> stencil_10[stencil_10_ld3, stencil_10_ld4] : 0 <= stencil_10_ld4 <= 225 and 0 <= stencil_10_ld3 <= 225 }
  // Read schedule : { store_to_stencil_10_to_gp_520525[root = 0, stencil_10_ld4, stencil_10_ld3] -> [2 + stencil_10_ld4, 2 + stencil_10_ld3, 2] : 0 <= stencil_10_ld4 <= 225 and 0 <= stencil_10_ld3 <= 225 }
  // Write schedule: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  auto value_stencil_10_stencil_1065_merged1840_2 = stencil_10.stencil_10_stencil_1065_merged1840_2_to_stencil_10_store_to_stencil_10_to_gp_520525_1.peek(/* one reader or all rams */ 0);
  return value_stencil_10_stencil_1065_merged1840_2;
  return 0;
}

// # of bundles = 2
// stencil_1065_merged1840_write
//	stencil_10_stencil_1065_merged1840_2
inline void stencil_10_stencil_1065_merged1840_write_bundle_write(hw_uint<32>& stencil_1065_merged1840_write, stencil_10_cache& stencil_10, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
	hw_uint<32>  stencil_10_stencil_1065_merged1840_2_res = stencil_1065_merged1840_write.extract<0, 31>();
	stencil_10_stencil_1065_merged1840_2_write(stencil_10_stencil_1065_merged1840_2_res, stencil_10, root, stencil_1064, stencil_1065, dynamic_address);
}

// store_to_stencil_10_to_gp_520525_read
//	stencil_10_store_to_stencil_10_to_gp_520525_1
inline hw_uint<32> stencil_10_store_to_stencil_10_to_gp_520525_read_bundle_read(stencil_10_cache& stencil_10, int root, int stencil_10_ld4, int stencil_10_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_10_store_to_stencil_10_to_gp_520525_1

	hw_uint<32> result;
	hw_uint<32>  stencil_10_store_to_stencil_10_to_gp_520525_1_res = stencil_10_store_to_stencil_10_to_gp_520525_1_select(stencil_10, root, stencil_10_ld4, stencil_10_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_10_store_to_stencil_10_to_gp_520525_1_res);
	return result;
}

#include "hw_classes.h"

struct stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9_cache {
	// RAM Box: {[0, 227], [0, 227]}
	// Capacity: 459
	// # of read delays: 9
  // 0, 1, 2, 228, 229, 230, 456, 457, 458
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 225> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 225> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_227() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_228() {
		return f6;
	}

	inline hw_uint<32>  peek_229() {
		return f8;
	}

	inline hw_uint<32>  peek_230() {
		return f10;
	}

	inline hw_uint<32>  peek_455() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_456() {
		return f12;
	}

	inline hw_uint<32>  peek_457() {
		return f14;
	}

	inline hw_uint<32>  peek_458() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 225
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 225 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 225
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 225 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_9_FIFO_buf2048_cache {
  // # of banks: 1
  stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9_cache stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9;
};



inline void stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_write(hw_uint<32> & stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12, stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_9_ld1, int stencil_9_ld0, int dynamic_address) {
  stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.push(stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12);
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_10_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_10 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[1 + stencil_1065, stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_457();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_11_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_11 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[2 + stencil_1065, stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_456();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_3_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_3 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[stencil_1065, 2 + stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_2();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_4_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_4 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[1 + stencil_1065, 2 + stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_1();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_5_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_5 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[2 + stencil_1065, 2 + stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_0();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_6_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_6 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[stencil_1065, 1 + stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_230();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_7_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_7 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[1 + stencil_1065, 1 + stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_229();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_8_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_8 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[2 + stencil_1065, 1 + stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_228();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

inline hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_9_select(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_FIFO_buf2048_stencil_1065_merged1840_9 read pattern: { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> stencil_9_FIFO_buf2048[stencil_1065, stencil_1064] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Read schedule : { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
  // Write schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
  auto value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12 = stencil_9_FIFO_buf2048.stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_merged_banks_9.peek_458();
  return value_stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_9_FIFO_buf20482_write
//	stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12
inline void stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_write_bundle_write(hw_uint<32>& load_to_stencil_9_FIFO_buf20482_write, stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_9_ld1, int stencil_9_ld0, int dynamic_address) {
	hw_uint<32>  stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_res = load_to_stencil_9_FIFO_buf20482_write.extract<0, 31>();
	stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_write(stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_12_res, stencil_9_FIFO_buf2048, root, stencil_9_ld1, stencil_9_ld0, dynamic_address);
}

// stencil_1065_merged1840_read
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_3
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_4
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_5
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_6
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_7
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_8
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_9
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_10
//	stencil_9_FIFO_buf2048_stencil_1065_merged1840_11
inline hw_uint<288> stencil_9_FIFO_buf2048_stencil_1065_merged1840_read_bundle_read(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_1064, int stencil_1065, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_3
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_4
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_5
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_6
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_7
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_8
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_9
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_10
    // stencil_9_FIFO_buf2048_stencil_1065_merged1840_11

	hw_uint<288> result;
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_3_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_3_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<0, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_3_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_4_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_4_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<32, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_4_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_5_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_5_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<64, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_5_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_6_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_6_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<96, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_6_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_7_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_7_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<128, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_7_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_8_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_8_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<160, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_8_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_9_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_9_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<192, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_9_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_10_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_10_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<224, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_10_res);
	hw_uint<32>  stencil_9_FIFO_buf2048_stencil_1065_merged1840_11_res = stencil_9_FIFO_buf2048_stencil_1065_merged1840_11_select(stencil_9_FIFO_buf2048, root, stencil_1064, stencil_1065, dynamic_address);
	set_at<256, 288>(result, stencil_9_FIFO_buf2048_stencil_1065_merged1840_11_res);
	return result;
}

// Total re-use buffer capacity: 14656 bits


// Operation logic
inline void stencil_1065_merged1840(stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, stencil_10_cache& stencil_10, int root, int stencil_1064, int stencil_1065) {
  // Dynamic address computation

	// Consume: stencil_9_FIFO_buf2048
	auto stencil_9_FIFO_buf2048__lp_stencil_1065__p___m_49_rp___p___m_1_p_50_c________lp_stencil_1064__p___m_49_rp___p__1_p_50_value = stencil_9_FIFO_buf2048_stencil_1065_merged1840_read_bundle_read(stencil_9_FIFO_buf2048/* source_delay */, root, stencil_1064, stencil_1065, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1065_cu1838(stencil_9_FIFO_buf2048__lp_stencil_1065__p___m_49_rp___p___m_1_p_50_c________lp_stencil_1064__p___m_49_rp___p__1_p_50_value);
	// Produce: stencil_10
	stencil_10_stencil_1065_merged1840_write_bundle_write(/* arg names */compute_result, stencil_10, root, stencil_1064, stencil_1065, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_9_FIFO_buf20482(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_9_to_gp_32109, stencil_9_FIFO_buf2048_cache& stencil_9_FIFO_buf2048, int root, int stencil_9_ld1, int stencil_9_ld0) {
  // Dynamic address computation

	// Consume: stencil_9_to_gp_32109
	auto stencil_9_to_gp_32109_stencil_9_ld0_c__stencil_9_ld1_value = stencil_9_to_gp_32109.read();
	// Produce: stencil_9_FIFO_buf2048
	stencil_9_FIFO_buf2048_load_to_stencil_9_FIFO_buf20482_write_bundle_write(/* arg names */stencil_9_to_gp_32109_stencil_9_ld0_c__stencil_9_ld1_value, stencil_9_FIFO_buf2048, root, stencil_9_ld1, stencil_9_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_10_to_gp_520525(stencil_10_cache& stencil_10, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_10_to_gp_52052, int root, int stencil_10_ld4, int stencil_10_ld3) {
  // Dynamic address computation

	// Consume: stencil_10
	auto stencil_10_stencil_10_ld3_c__stencil_10_ld4_value = stencil_10_store_to_stencil_10_to_gp_520525_read_bundle_read(stencil_10/* source_delay */, root, stencil_10_ld4, stencil_10_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_10_to_gp_52052
	stencil_10_to_gp_52052.write(stencil_10_stencil_10_ld3_c__stencil_10_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1064_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_9_to_gp_32109, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_10_to_gp_52052) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1064__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_10_cache stencil_10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_9_FIFO_buf2048_cache stencil_9_FIFO_buf2048;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227; stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225; store_to_stencil_10_to_gp_520525[root = 0, stencil_10_ld4, stencil_10_ld3] -> [2 + stencil_10_ld4, 2 + stencil_10_ld3, 2] : 0 <= stencil_10_ld4 <= 225 and 0 <= stencil_10_ld3 <= 225 }
//   { load_to_stencil_9_FIFO_buf20482[root = 0, stencil_9_ld1, stencil_9_ld0] -> [stencil_9_ld1, stencil_9_ld0, 0] : 0 <= stencil_9_ld1 <= 227 and 0 <= stencil_9_ld0 <= 227 }
// Condition for load_to_stencil_9_FIFO_buf20482(((i2 == 0) && (i0 >= 0) && (227 - i0 >= 0) && (i1 >= 0) && (227 - i1 >= 0)))
//   { stencil_1065_merged1840[root = 0, stencil_1064, stencil_1065] -> [2 + stencil_1064, 2 + stencil_1065, 1] : 0 <= stencil_1064 <= 225 and 0 <= stencil_1065 <= 225 }
// Condition for stencil_1065_merged1840(((-1 + i2 == 0) && (-2 + i0 >= 0) && (227 - i0 >= 0) && (-2 + i1 >= 0) && (227 - i1 >= 0)))
//   { store_to_stencil_10_to_gp_520525[root = 0, stencil_10_ld4, stencil_10_ld3] -> [2 + stencil_10_ld4, 2 + stencil_10_ld3, 2] : 0 <= stencil_10_ld4 <= 225 and 0 <= stencil_10_ld3 <= 225 }
// Condition for store_to_stencil_10_to_gp_520525(((-2 + i2 == 0) && (-2 + i0 >= 0) && (227 - i0 >= 0) && (-2 + i1 >= 0) && (227 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 227; c0 += 1)
  for (int c1 = 0; c1 <= 227; c1 += 1) {
    load_to_stencil_9_FIFO_buf20482(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_1065_merged1840(0, c0 - 2, c1 - 2);
      store_to_stencil_10_to_gp_520525(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 227; c0 += 1)
	  for (int c1 = 0; c1 <= 227; c1 += 1) {
	    load_to_stencil_9_FIFO_buf20482(stencil_9_to_gp_32109 /* buf name */, stencil_9_FIFO_buf2048, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_1065_merged1840(stencil_9_FIFO_buf2048 /* buf name */, stencil_10, 0, c0 - 2, c1 - 2);
	      store_to_stencil_10_to_gp_520525(stencil_10 /* buf name */, stencil_10_to_gp_52052, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1064__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_9_to_gp_32109, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_10_to_gp_52052, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1064_(stencil_9_to_gp_32109, stencil_10_to_gp_52052);
  }
}
#include "hw_classes.h"

struct stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9_cache {
	// RAM Box: {[0, 179], [0, 179]}
	// Capacity: 363
	// # of read delays: 9
  // 0, 1, 2, 180, 181, 182, 360, 361, 362
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 177> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 177> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_179() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_180() {
		return f6;
	}

	inline hw_uint<32>  peek_181() {
		return f8;
	}

	inline hw_uint<32>  peek_182() {
		return f10;
	}

	inline hw_uint<32>  peek_359() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_360() {
		return f12;
	}

	inline hw_uint<32>  peek_361() {
		return f14;
	}

	inline hw_uint<32>  peek_362() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 177
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 177 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 177
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 177 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_33_FIFO_buf2016_cache {
  // # of banks: 1
  stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9_cache stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9;
};



inline void stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_write(hw_uint<32> & stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12, stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_33_ld1, int stencil_33_ld0, int dynamic_address) {
  stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.push(stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12);
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_10_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_10 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[1 + stencil_34209, stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_361();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_11_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_11 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[2 + stencil_34209, stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_360();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_3_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_3 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[stencil_34209, 2 + stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_2();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_4_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_4 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[1 + stencil_34209, 2 + stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_1();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_5_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_5 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[2 + stencil_34209, 2 + stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_0();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_6_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_6 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[stencil_34209, 1 + stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_182();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_7_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_7 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[1 + stencil_34209, 1 + stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_181();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_8_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_8 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[2 + stencil_34209, 1 + stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_180();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

inline hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_9_select(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_33_FIFO_buf2016_stencil_34209_merged1912_9 read pattern: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> stencil_33_FIFO_buf2016[stencil_34209, stencil_34208] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Read schedule : { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  // Write schedule: { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
  auto value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12 = stencil_33_FIFO_buf2016.stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_merged_banks_9.peek_362();
  return value_stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_33_FIFO_buf20162_write
//	stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12
inline void stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_write_bundle_write(hw_uint<32>& load_to_stencil_33_FIFO_buf20162_write, stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_33_ld1, int stencil_33_ld0, int dynamic_address) {
	hw_uint<32>  stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_res = load_to_stencil_33_FIFO_buf20162_write.extract<0, 31>();
	stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_write(stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_12_res, stencil_33_FIFO_buf2016, root, stencil_33_ld1, stencil_33_ld0, dynamic_address);
}

// stencil_34209_merged1912_read
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_3
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_4
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_5
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_6
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_7
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_8
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_9
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_10
//	stencil_33_FIFO_buf2016_stencil_34209_merged1912_11
inline hw_uint<288> stencil_33_FIFO_buf2016_stencil_34209_merged1912_read_bundle_read(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_3
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_4
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_5
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_6
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_7
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_8
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_9
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_10
    // stencil_33_FIFO_buf2016_stencil_34209_merged1912_11

	hw_uint<288> result;
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_3_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_3_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<0, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_3_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_4_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_4_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<32, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_4_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_5_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_5_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<64, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_5_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_6_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_6_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<96, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_6_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_7_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_7_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<128, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_7_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_8_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_8_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<160, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_8_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_9_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_9_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<192, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_9_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_10_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_10_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<224, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_10_res);
	hw_uint<32>  stencil_33_FIFO_buf2016_stencil_34209_merged1912_11_res = stencil_33_FIFO_buf2016_stencil_34209_merged1912_11_select(stencil_33_FIFO_buf2016, root, stencil_34208, stencil_34209, dynamic_address);
	set_at<256, 288>(result, stencil_33_FIFO_buf2016_stencil_34209_merged1912_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_34_stencil_34209_merged1912_2_to_stencil_34_store_to_stencil_34_to_gp_3120785_1_cache {
	// RAM Box: {[0, 177], [0, 177]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_34_cache {
  // # of banks: 1
  stencil_34_stencil_34209_merged1912_2_to_stencil_34_store_to_stencil_34_to_gp_3120785_1_cache stencil_34_stencil_34209_merged1912_2_to_stencil_34_store_to_stencil_34_to_gp_3120785_1;
};



inline void stencil_34_stencil_34209_merged1912_2_write(hw_uint<32> & stencil_34_stencil_34209_merged1912_2, stencil_34_cache& stencil_34, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
  stencil_34.stencil_34_stencil_34209_merged1912_2_to_stencil_34_store_to_stencil_34_to_gp_3120785_1.push(stencil_34_stencil_34209_merged1912_2);
}

inline hw_uint<32>  stencil_34_store_to_stencil_34_to_gp_3120785_1_select(stencil_34_cache& stencil_34, int root, int stencil_34_ld4, int stencil_34_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_store_to_stencil_34_to_gp_3120785_1 read pattern: { store_to_stencil_34_to_gp_3120785[root = 0, stencil_34_ld4, stencil_34_ld3] -> stencil_34[stencil_34_ld3, stencil_34_ld4] : 0 <= stencil_34_ld4 <= 177 and 0 <= stencil_34_ld3 <= 177 }
  // Read schedule : { store_to_stencil_34_to_gp_3120785[root = 0, stencil_34_ld4, stencil_34_ld3] -> [2 + stencil_34_ld4, 2 + stencil_34_ld3, 2] : 0 <= stencil_34_ld4 <= 177 and 0 <= stencil_34_ld3 <= 177 }
  // Write schedule: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
  auto value_stencil_34_stencil_34209_merged1912_2 = stencil_34.stencil_34_stencil_34209_merged1912_2_to_stencil_34_store_to_stencil_34_to_gp_3120785_1.peek(/* one reader or all rams */ 0);
  return value_stencil_34_stencil_34209_merged1912_2;
  return 0;
}

// # of bundles = 2
// stencil_34209_merged1912_write
//	stencil_34_stencil_34209_merged1912_2
inline void stencil_34_stencil_34209_merged1912_write_bundle_write(hw_uint<32>& stencil_34209_merged1912_write, stencil_34_cache& stencil_34, int root, int stencil_34208, int stencil_34209, int dynamic_address) {
	hw_uint<32>  stencil_34_stencil_34209_merged1912_2_res = stencil_34209_merged1912_write.extract<0, 31>();
	stencil_34_stencil_34209_merged1912_2_write(stencil_34_stencil_34209_merged1912_2_res, stencil_34, root, stencil_34208, stencil_34209, dynamic_address);
}

// store_to_stencil_34_to_gp_3120785_read
//	stencil_34_store_to_stencil_34_to_gp_3120785_1
inline hw_uint<32> stencil_34_store_to_stencil_34_to_gp_3120785_read_bundle_read(stencil_34_cache& stencil_34, int root, int stencil_34_ld4, int stencil_34_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_34_store_to_stencil_34_to_gp_3120785_1

	hw_uint<32> result;
	hw_uint<32>  stencil_34_store_to_stencil_34_to_gp_3120785_1_res = stencil_34_store_to_stencil_34_to_gp_3120785_1_select(stencil_34, root, stencil_34_ld4, stencil_34_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_34_store_to_stencil_34_to_gp_3120785_1_res);
	return result;
}

// Total re-use buffer capacity: 11584 bits


// Operation logic
inline void stencil_34209_merged1912(stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, stencil_34_cache& stencil_34, int root, int stencil_34208, int stencil_34209) {
  // Dynamic address computation

	// Consume: stencil_33_FIFO_buf2016
	auto stencil_33_FIFO_buf2016__lp_stencil_34209__p___m_25_rp___p___m_1_p_26_c________lp_stencil_34208__p___m_25_rp___p__1_p_26_value = stencil_33_FIFO_buf2016_stencil_34209_merged1912_read_bundle_read(stencil_33_FIFO_buf2016/* source_delay */, root, stencil_34208, stencil_34209, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_34209_cu1910(stencil_33_FIFO_buf2016__lp_stencil_34209__p___m_25_rp___p___m_1_p_26_c________lp_stencil_34208__p___m_25_rp___p__1_p_26_value);
	// Produce: stencil_34
	stencil_34_stencil_34209_merged1912_write_bundle_write(/* arg names */compute_result, stencil_34, root, stencil_34208, stencil_34209, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_33_FIFO_buf20162(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_33_to_gp_302077, stencil_33_FIFO_buf2016_cache& stencil_33_FIFO_buf2016, int root, int stencil_33_ld1, int stencil_33_ld0) {
  // Dynamic address computation

	// Consume: stencil_33_to_gp_302077
	auto stencil_33_to_gp_302077_stencil_33_ld0_c__stencil_33_ld1_value = stencil_33_to_gp_302077.read();
	// Produce: stencil_33_FIFO_buf2016
	stencil_33_FIFO_buf2016_load_to_stencil_33_FIFO_buf20162_write_bundle_write(/* arg names */stencil_33_to_gp_302077_stencil_33_ld0_c__stencil_33_ld1_value, stencil_33_FIFO_buf2016, root, stencil_33_ld1, stencil_33_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_34_to_gp_3120785(stencil_34_cache& stencil_34, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_34_to_gp_312078, int root, int stencil_34_ld4, int stencil_34_ld3) {
  // Dynamic address computation

	// Consume: stencil_34
	auto stencil_34_stencil_34_ld3_c__stencil_34_ld4_value = stencil_34_store_to_stencil_34_to_gp_3120785_read_bundle_read(stencil_34/* source_delay */, root, stencil_34_ld4, stencil_34_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_34_to_gp_312078
	stencil_34_to_gp_312078.write(stencil_34_stencil_34_ld3_c__stencil_34_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_34208_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_33_to_gp_302077, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_34_to_gp_312078) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_34208__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_33_FIFO_buf2016_cache stencil_33_FIFO_buf2016;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_34_cache stencil_34;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177; store_to_stencil_34_to_gp_3120785[root = 0, stencil_34_ld4, stencil_34_ld3] -> [2 + stencil_34_ld4, 2 + stencil_34_ld3, 2] : 0 <= stencil_34_ld4 <= 177 and 0 <= stencil_34_ld3 <= 177; load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
//   { stencil_34209_merged1912[root = 0, stencil_34208, stencil_34209] -> [2 + stencil_34208, 2 + stencil_34209, 1] : 0 <= stencil_34208 <= 177 and 0 <= stencil_34209 <= 177 }
// Condition for stencil_34209_merged1912(((-1 + i2 == 0) && (-2 + i0 >= 0) && (179 - i0 >= 0) && (-2 + i1 >= 0) && (179 - i1 >= 0)))
//   { store_to_stencil_34_to_gp_3120785[root = 0, stencil_34_ld4, stencil_34_ld3] -> [2 + stencil_34_ld4, 2 + stencil_34_ld3, 2] : 0 <= stencil_34_ld4 <= 177 and 0 <= stencil_34_ld3 <= 177 }
// Condition for store_to_stencil_34_to_gp_3120785(((-2 + i2 == 0) && (-2 + i0 >= 0) && (179 - i0 >= 0) && (-2 + i1 >= 0) && (179 - i1 >= 0)))
//   { load_to_stencil_33_FIFO_buf20162[root = 0, stencil_33_ld1, stencil_33_ld0] -> [stencil_33_ld1, stencil_33_ld0, 0] : 0 <= stencil_33_ld1 <= 179 and 0 <= stencil_33_ld0 <= 179 }
// Condition for load_to_stencil_33_FIFO_buf20162(((i2 == 0) && (i0 >= 0) && (179 - i0 >= 0) && (i1 >= 0) && (179 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 179; c0 += 1)
  for (int c1 = 0; c1 <= 179; c1 += 1) {
    load_to_stencil_33_FIFO_buf20162(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_34209_merged1912(0, c0 - 2, c1 - 2);
      store_to_stencil_34_to_gp_3120785(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 179; c0 += 1)
	  for (int c1 = 0; c1 <= 179; c1 += 1) {
	    load_to_stencil_33_FIFO_buf20162(stencil_33_to_gp_302077 /* buf name */, stencil_33_FIFO_buf2016, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_34209_merged1912(stencil_33_FIFO_buf2016 /* buf name */, stencil_34, 0, c0 - 2, c1 - 2);
	      store_to_stencil_34_to_gp_3120785(stencil_34 /* buf name */, stencil_34_to_gp_312078, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_34208__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_33_to_gp_302077, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_34_to_gp_312078, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_34208_(stencil_33_to_gp_302077, stencil_34_to_gp_312078);
  }
}
#include "hw_classes.h"

struct stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9_cache {
	// RAM Box: {[0, 177], [0, 177]}
	// Capacity: 359
	// # of read delays: 9
  // 0, 1, 2, 178, 179, 180, 356, 357, 358
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 175> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 175> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_177() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_178() {
		return f6;
	}

	inline hw_uint<32>  peek_179() {
		return f8;
	}

	inline hw_uint<32>  peek_180() {
		return f10;
	}

	inline hw_uint<32>  peek_355() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_356() {
		return f12;
	}

	inline hw_uint<32>  peek_357() {
		return f14;
	}

	inline hw_uint<32>  peek_358() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 175
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 175 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 175
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 175 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_34_FIFO_buf2017_cache {
  // # of banks: 1
  stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9_cache stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9;
};



inline void stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_write(hw_uint<32> & stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12, stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_34_ld1, int stencil_34_ld0, int dynamic_address) {
  stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.push(stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12);
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_10_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_10 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[1 + stencil_35215, stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_357();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_11_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_11 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[2 + stencil_35215, stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_356();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_3_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_3 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[stencil_35215, 2 + stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_2();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_4_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_4 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[1 + stencil_35215, 2 + stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_1();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_5_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_5 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[2 + stencil_35215, 2 + stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_0();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_6_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_6 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[stencil_35215, 1 + stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_180();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_7_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_7 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[1 + stencil_35215, 1 + stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_179();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_8_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_8 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[2 + stencil_35215, 1 + stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_178();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

inline hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_9_select(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_34_FIFO_buf2017_stencil_35215_merged1915_9 read pattern: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> stencil_34_FIFO_buf2017[stencil_35215, stencil_35214] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Read schedule : { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  // Write schedule: { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
  auto value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12 = stencil_34_FIFO_buf2017.stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_merged_banks_9.peek_358();
  return value_stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_34_FIFO_buf20172_write
//	stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12
inline void stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_write_bundle_write(hw_uint<32>& load_to_stencil_34_FIFO_buf20172_write, stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_34_ld1, int stencil_34_ld0, int dynamic_address) {
	hw_uint<32>  stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_res = load_to_stencil_34_FIFO_buf20172_write.extract<0, 31>();
	stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_write(stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_12_res, stencil_34_FIFO_buf2017, root, stencil_34_ld1, stencil_34_ld0, dynamic_address);
}

// stencil_35215_merged1915_read
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_3
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_4
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_5
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_6
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_7
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_8
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_9
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_10
//	stencil_34_FIFO_buf2017_stencil_35215_merged1915_11
inline hw_uint<288> stencil_34_FIFO_buf2017_stencil_35215_merged1915_read_bundle_read(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_3
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_4
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_5
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_6
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_7
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_8
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_9
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_10
    // stencil_34_FIFO_buf2017_stencil_35215_merged1915_11

	hw_uint<288> result;
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_3_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_3_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<0, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_3_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_4_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_4_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<32, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_4_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_5_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_5_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<64, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_5_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_6_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_6_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<96, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_6_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_7_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_7_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<128, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_7_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_8_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_8_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<160, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_8_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_9_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_9_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<192, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_9_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_10_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_10_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<224, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_10_res);
	hw_uint<32>  stencil_34_FIFO_buf2017_stencil_35215_merged1915_11_res = stencil_34_FIFO_buf2017_stencil_35215_merged1915_11_select(stencil_34_FIFO_buf2017, root, stencil_35214, stencil_35215, dynamic_address);
	set_at<256, 288>(result, stencil_34_FIFO_buf2017_stencil_35215_merged1915_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_35_stencil_35215_merged1915_2_to_stencil_35_store_to_stencil_35_to_gp_3220795_1_cache {
	// RAM Box: {[0, 175], [0, 175]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_35_cache {
  // # of banks: 1
  stencil_35_stencil_35215_merged1915_2_to_stencil_35_store_to_stencil_35_to_gp_3220795_1_cache stencil_35_stencil_35215_merged1915_2_to_stencil_35_store_to_stencil_35_to_gp_3220795_1;
};



inline void stencil_35_stencil_35215_merged1915_2_write(hw_uint<32> & stencil_35_stencil_35215_merged1915_2, stencil_35_cache& stencil_35, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
  stencil_35.stencil_35_stencil_35215_merged1915_2_to_stencil_35_store_to_stencil_35_to_gp_3220795_1.push(stencil_35_stencil_35215_merged1915_2);
}

inline hw_uint<32>  stencil_35_store_to_stencil_35_to_gp_3220795_1_select(stencil_35_cache& stencil_35, int root, int stencil_35_ld4, int stencil_35_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_store_to_stencil_35_to_gp_3220795_1 read pattern: { store_to_stencil_35_to_gp_3220795[root = 0, stencil_35_ld4, stencil_35_ld3] -> stencil_35[stencil_35_ld3, stencil_35_ld4] : 0 <= stencil_35_ld4 <= 175 and 0 <= stencil_35_ld3 <= 175 }
  // Read schedule : { store_to_stencil_35_to_gp_3220795[root = 0, stencil_35_ld4, stencil_35_ld3] -> [2 + stencil_35_ld4, 2 + stencil_35_ld3, 2] : 0 <= stencil_35_ld4 <= 175 and 0 <= stencil_35_ld3 <= 175 }
  // Write schedule: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
  auto value_stencil_35_stencil_35215_merged1915_2 = stencil_35.stencil_35_stencil_35215_merged1915_2_to_stencil_35_store_to_stencil_35_to_gp_3220795_1.peek(/* one reader or all rams */ 0);
  return value_stencil_35_stencil_35215_merged1915_2;
  return 0;
}

// # of bundles = 2
// stencil_35215_merged1915_write
//	stencil_35_stencil_35215_merged1915_2
inline void stencil_35_stencil_35215_merged1915_write_bundle_write(hw_uint<32>& stencil_35215_merged1915_write, stencil_35_cache& stencil_35, int root, int stencil_35214, int stencil_35215, int dynamic_address) {
	hw_uint<32>  stencil_35_stencil_35215_merged1915_2_res = stencil_35215_merged1915_write.extract<0, 31>();
	stencil_35_stencil_35215_merged1915_2_write(stencil_35_stencil_35215_merged1915_2_res, stencil_35, root, stencil_35214, stencil_35215, dynamic_address);
}

// store_to_stencil_35_to_gp_3220795_read
//	stencil_35_store_to_stencil_35_to_gp_3220795_1
inline hw_uint<32> stencil_35_store_to_stencil_35_to_gp_3220795_read_bundle_read(stencil_35_cache& stencil_35, int root, int stencil_35_ld4, int stencil_35_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_35_store_to_stencil_35_to_gp_3220795_1

	hw_uint<32> result;
	hw_uint<32>  stencil_35_store_to_stencil_35_to_gp_3220795_1_res = stencil_35_store_to_stencil_35_to_gp_3220795_1_select(stencil_35, root, stencil_35_ld4, stencil_35_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_35_store_to_stencil_35_to_gp_3220795_1_res);
	return result;
}

// Total re-use buffer capacity: 11456 bits


// Operation logic
inline void stencil_35215_merged1915(stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, stencil_35_cache& stencil_35, int root, int stencil_35214, int stencil_35215) {
  // Dynamic address computation

	// Consume: stencil_34_FIFO_buf2017
	auto stencil_34_FIFO_buf2017__lp_stencil_35215__p___m_24_rp___p___m_1_p_25_c________lp_stencil_35214__p___m_24_rp___p__1_p_25_value = stencil_34_FIFO_buf2017_stencil_35215_merged1915_read_bundle_read(stencil_34_FIFO_buf2017/* source_delay */, root, stencil_35214, stencil_35215, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_35215_cu1913(stencil_34_FIFO_buf2017__lp_stencil_35215__p___m_24_rp___p___m_1_p_25_c________lp_stencil_35214__p___m_24_rp___p__1_p_25_value);
	// Produce: stencil_35
	stencil_35_stencil_35215_merged1915_write_bundle_write(/* arg names */compute_result, stencil_35, root, stencil_35214, stencil_35215, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_34_FIFO_buf20172(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_34_to_gp_312078, stencil_34_FIFO_buf2017_cache& stencil_34_FIFO_buf2017, int root, int stencil_34_ld1, int stencil_34_ld0) {
  // Dynamic address computation

	// Consume: stencil_34_to_gp_312078
	auto stencil_34_to_gp_312078_stencil_34_ld0_c__stencil_34_ld1_value = stencil_34_to_gp_312078.read();
	// Produce: stencil_34_FIFO_buf2017
	stencil_34_FIFO_buf2017_load_to_stencil_34_FIFO_buf20172_write_bundle_write(/* arg names */stencil_34_to_gp_312078_stencil_34_ld0_c__stencil_34_ld1_value, stencil_34_FIFO_buf2017, root, stencil_34_ld1, stencil_34_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_35_to_gp_3220795(stencil_35_cache& stencil_35, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_35_to_gp_322079, int root, int stencil_35_ld4, int stencil_35_ld3) {
  // Dynamic address computation

	// Consume: stencil_35
	auto stencil_35_stencil_35_ld3_c__stencil_35_ld4_value = stencil_35_store_to_stencil_35_to_gp_3220795_read_bundle_read(stencil_35/* source_delay */, root, stencil_35_ld4, stencil_35_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_35_to_gp_322079
	stencil_35_to_gp_322079.write(stencil_35_stencil_35_ld3_c__stencil_35_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_35214_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_34_to_gp_312078, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_35_to_gp_322079) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_35214__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_34_FIFO_buf2017_cache stencil_34_FIFO_buf2017;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_35_cache stencil_35;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175; store_to_stencil_35_to_gp_3220795[root = 0, stencil_35_ld4, stencil_35_ld3] -> [2 + stencil_35_ld4, 2 + stencil_35_ld3, 2] : 0 <= stencil_35_ld4 <= 175 and 0 <= stencil_35_ld3 <= 175; load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
//   { stencil_35215_merged1915[root = 0, stencil_35214, stencil_35215] -> [2 + stencil_35214, 2 + stencil_35215, 1] : 0 <= stencil_35214 <= 175 and 0 <= stencil_35215 <= 175 }
// Condition for stencil_35215_merged1915(((-1 + i2 == 0) && (-2 + i0 >= 0) && (177 - i0 >= 0) && (-2 + i1 >= 0) && (177 - i1 >= 0)))
//   { store_to_stencil_35_to_gp_3220795[root = 0, stencil_35_ld4, stencil_35_ld3] -> [2 + stencil_35_ld4, 2 + stencil_35_ld3, 2] : 0 <= stencil_35_ld4 <= 175 and 0 <= stencil_35_ld3 <= 175 }
// Condition for store_to_stencil_35_to_gp_3220795(((-2 + i2 == 0) && (-2 + i0 >= 0) && (177 - i0 >= 0) && (-2 + i1 >= 0) && (177 - i1 >= 0)))
//   { load_to_stencil_34_FIFO_buf20172[root = 0, stencil_34_ld1, stencil_34_ld0] -> [stencil_34_ld1, stencil_34_ld0, 0] : 0 <= stencil_34_ld1 <= 177 and 0 <= stencil_34_ld0 <= 177 }
// Condition for load_to_stencil_34_FIFO_buf20172(((i2 == 0) && (i0 >= 0) && (177 - i0 >= 0) && (i1 >= 0) && (177 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 177; c0 += 1)
  for (int c1 = 0; c1 <= 177; c1 += 1) {
    load_to_stencil_34_FIFO_buf20172(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_35215_merged1915(0, c0 - 2, c1 - 2);
      store_to_stencil_35_to_gp_3220795(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 177; c0 += 1)
	  for (int c1 = 0; c1 <= 177; c1 += 1) {
	    load_to_stencil_34_FIFO_buf20172(stencil_34_to_gp_312078 /* buf name */, stencil_34_FIFO_buf2017, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_35215_merged1915(stencil_34_FIFO_buf2017 /* buf name */, stencil_35, 0, c0 - 2, c1 - 2);
	      store_to_stencil_35_to_gp_3220795(stencil_35 /* buf name */, stencil_35_to_gp_322079, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_35214__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_34_to_gp_312078, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_35_to_gp_322079, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_35214_(stencil_34_to_gp_312078, stencil_35_to_gp_322079);
  }
}
#include "hw_classes.h"

struct stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9_cache {
	// RAM Box: {[0, 175], [0, 175]}
	// Capacity: 355
	// # of read delays: 9
  // 0, 1, 2, 176, 177, 178, 352, 353, 354
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 173> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 173> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_175() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_176() {
		return f6;
	}

	inline hw_uint<32>  peek_177() {
		return f8;
	}

	inline hw_uint<32>  peek_178() {
		return f10;
	}

	inline hw_uint<32>  peek_351() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_352() {
		return f12;
	}

	inline hw_uint<32>  peek_353() {
		return f14;
	}

	inline hw_uint<32>  peek_354() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 173
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 173 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 173
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 173 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_35_FIFO_buf2018_cache {
  // # of banks: 1
  stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9_cache stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9;
};



inline void stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_write(hw_uint<32> & stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12, stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_35_ld1, int stencil_35_ld0, int dynamic_address) {
  stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.push(stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12);
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_10_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_10 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[1 + stencil_36221, stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_353();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_11_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_11 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[2 + stencil_36221, stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_352();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_3_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_3 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[stencil_36221, 2 + stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_2();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_4_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_4 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[1 + stencil_36221, 2 + stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_1();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_5_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_5 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[2 + stencil_36221, 2 + stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_0();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_6_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_6 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[stencil_36221, 1 + stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_178();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_7_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_7 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[1 + stencil_36221, 1 + stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_177();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_8_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_8 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[2 + stencil_36221, 1 + stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_176();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

inline hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_9_select(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_35_FIFO_buf2018_stencil_36221_merged1918_9 read pattern: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> stencil_35_FIFO_buf2018[stencil_36221, stencil_36220] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Read schedule : { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  // Write schedule: { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
  auto value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12 = stencil_35_FIFO_buf2018.stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_merged_banks_9.peek_354();
  return value_stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_35_FIFO_buf20182_write
//	stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12
inline void stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_write_bundle_write(hw_uint<32>& load_to_stencil_35_FIFO_buf20182_write, stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_35_ld1, int stencil_35_ld0, int dynamic_address) {
	hw_uint<32>  stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_res = load_to_stencil_35_FIFO_buf20182_write.extract<0, 31>();
	stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_write(stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_12_res, stencil_35_FIFO_buf2018, root, stencil_35_ld1, stencil_35_ld0, dynamic_address);
}

// stencil_36221_merged1918_read
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_3
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_4
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_5
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_6
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_7
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_8
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_9
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_10
//	stencil_35_FIFO_buf2018_stencil_36221_merged1918_11
inline hw_uint<288> stencil_35_FIFO_buf2018_stencil_36221_merged1918_read_bundle_read(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_3
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_4
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_5
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_6
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_7
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_8
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_9
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_10
    // stencil_35_FIFO_buf2018_stencil_36221_merged1918_11

	hw_uint<288> result;
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_3_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_3_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<0, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_3_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_4_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_4_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<32, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_4_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_5_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_5_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<64, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_5_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_6_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_6_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<96, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_6_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_7_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_7_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<128, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_7_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_8_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_8_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<160, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_8_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_9_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_9_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<192, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_9_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_10_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_10_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<224, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_10_res);
	hw_uint<32>  stencil_35_FIFO_buf2018_stencil_36221_merged1918_11_res = stencil_35_FIFO_buf2018_stencil_36221_merged1918_11_select(stencil_35_FIFO_buf2018, root, stencil_36220, stencil_36221, dynamic_address);
	set_at<256, 288>(result, stencil_35_FIFO_buf2018_stencil_36221_merged1918_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_36_stencil_36221_merged1918_2_to_stencil_36_store_to_stencil_36_to_gp_3320805_1_cache {
	// RAM Box: {[0, 173], [0, 173]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_36_cache {
  // # of banks: 1
  stencil_36_stencil_36221_merged1918_2_to_stencil_36_store_to_stencil_36_to_gp_3320805_1_cache stencil_36_stencil_36221_merged1918_2_to_stencil_36_store_to_stencil_36_to_gp_3320805_1;
};



inline void stencil_36_stencil_36221_merged1918_2_write(hw_uint<32> & stencil_36_stencil_36221_merged1918_2, stencil_36_cache& stencil_36, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
  stencil_36.stencil_36_stencil_36221_merged1918_2_to_stencil_36_store_to_stencil_36_to_gp_3320805_1.push(stencil_36_stencil_36221_merged1918_2);
}

inline hw_uint<32>  stencil_36_store_to_stencil_36_to_gp_3320805_1_select(stencil_36_cache& stencil_36, int root, int stencil_36_ld4, int stencil_36_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_store_to_stencil_36_to_gp_3320805_1 read pattern: { store_to_stencil_36_to_gp_3320805[root = 0, stencil_36_ld4, stencil_36_ld3] -> stencil_36[stencil_36_ld3, stencil_36_ld4] : 0 <= stencil_36_ld4 <= 173 and 0 <= stencil_36_ld3 <= 173 }
  // Read schedule : { store_to_stencil_36_to_gp_3320805[root = 0, stencil_36_ld4, stencil_36_ld3] -> [2 + stencil_36_ld4, 2 + stencil_36_ld3, 2] : 0 <= stencil_36_ld4 <= 173 and 0 <= stencil_36_ld3 <= 173 }
  // Write schedule: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
  auto value_stencil_36_stencil_36221_merged1918_2 = stencil_36.stencil_36_stencil_36221_merged1918_2_to_stencil_36_store_to_stencil_36_to_gp_3320805_1.peek(/* one reader or all rams */ 0);
  return value_stencil_36_stencil_36221_merged1918_2;
  return 0;
}

// # of bundles = 2
// stencil_36221_merged1918_write
//	stencil_36_stencil_36221_merged1918_2
inline void stencil_36_stencil_36221_merged1918_write_bundle_write(hw_uint<32>& stencil_36221_merged1918_write, stencil_36_cache& stencil_36, int root, int stencil_36220, int stencil_36221, int dynamic_address) {
	hw_uint<32>  stencil_36_stencil_36221_merged1918_2_res = stencil_36221_merged1918_write.extract<0, 31>();
	stencil_36_stencil_36221_merged1918_2_write(stencil_36_stencil_36221_merged1918_2_res, stencil_36, root, stencil_36220, stencil_36221, dynamic_address);
}

// store_to_stencil_36_to_gp_3320805_read
//	stencil_36_store_to_stencil_36_to_gp_3320805_1
inline hw_uint<32> stencil_36_store_to_stencil_36_to_gp_3320805_read_bundle_read(stencil_36_cache& stencil_36, int root, int stencil_36_ld4, int stencil_36_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_36_store_to_stencil_36_to_gp_3320805_1

	hw_uint<32> result;
	hw_uint<32>  stencil_36_store_to_stencil_36_to_gp_3320805_1_res = stencil_36_store_to_stencil_36_to_gp_3320805_1_select(stencil_36, root, stencil_36_ld4, stencil_36_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_36_store_to_stencil_36_to_gp_3320805_1_res);
	return result;
}

// Total re-use buffer capacity: 11328 bits


// Operation logic
inline void stencil_36221_merged1918(stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, stencil_36_cache& stencil_36, int root, int stencil_36220, int stencil_36221) {
  // Dynamic address computation

	// Consume: stencil_35_FIFO_buf2018
	auto stencil_35_FIFO_buf2018__lp_stencil_36221__p___m_23_rp___p___m_1_p_24_c________lp_stencil_36220__p___m_23_rp___p__1_p_24_value = stencil_35_FIFO_buf2018_stencil_36221_merged1918_read_bundle_read(stencil_35_FIFO_buf2018/* source_delay */, root, stencil_36220, stencil_36221, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_36221_cu1916(stencil_35_FIFO_buf2018__lp_stencil_36221__p___m_23_rp___p___m_1_p_24_c________lp_stencil_36220__p___m_23_rp___p__1_p_24_value);
	// Produce: stencil_36
	stencil_36_stencil_36221_merged1918_write_bundle_write(/* arg names */compute_result, stencil_36, root, stencil_36220, stencil_36221, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_35_FIFO_buf20182(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_35_to_gp_322079, stencil_35_FIFO_buf2018_cache& stencil_35_FIFO_buf2018, int root, int stencil_35_ld1, int stencil_35_ld0) {
  // Dynamic address computation

	// Consume: stencil_35_to_gp_322079
	auto stencil_35_to_gp_322079_stencil_35_ld0_c__stencil_35_ld1_value = stencil_35_to_gp_322079.read();
	// Produce: stencil_35_FIFO_buf2018
	stencil_35_FIFO_buf2018_load_to_stencil_35_FIFO_buf20182_write_bundle_write(/* arg names */stencil_35_to_gp_322079_stencil_35_ld0_c__stencil_35_ld1_value, stencil_35_FIFO_buf2018, root, stencil_35_ld1, stencil_35_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_36_to_gp_3320805(stencil_36_cache& stencil_36, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_36_to_gp_332080, int root, int stencil_36_ld4, int stencil_36_ld3) {
  // Dynamic address computation

	// Consume: stencil_36
	auto stencil_36_stencil_36_ld3_c__stencil_36_ld4_value = stencil_36_store_to_stencil_36_to_gp_3320805_read_bundle_read(stencil_36/* source_delay */, root, stencil_36_ld4, stencil_36_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_36_to_gp_332080
	stencil_36_to_gp_332080.write(stencil_36_stencil_36_ld3_c__stencil_36_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_36220_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_35_to_gp_322079, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_36_to_gp_332080) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_36220__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_35_FIFO_buf2018_cache stencil_35_FIFO_buf2018;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_36_cache stencil_36;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173; load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175; store_to_stencil_36_to_gp_3320805[root = 0, stencil_36_ld4, stencil_36_ld3] -> [2 + stencil_36_ld4, 2 + stencil_36_ld3, 2] : 0 <= stencil_36_ld4 <= 173 and 0 <= stencil_36_ld3 <= 173 }
//   { stencil_36221_merged1918[root = 0, stencil_36220, stencil_36221] -> [2 + stencil_36220, 2 + stencil_36221, 1] : 0 <= stencil_36220 <= 173 and 0 <= stencil_36221 <= 173 }
// Condition for stencil_36221_merged1918(((-1 + i2 == 0) && (-2 + i0 >= 0) && (175 - i0 >= 0) && (-2 + i1 >= 0) && (175 - i1 >= 0)))
//   { load_to_stencil_35_FIFO_buf20182[root = 0, stencil_35_ld1, stencil_35_ld0] -> [stencil_35_ld1, stencil_35_ld0, 0] : 0 <= stencil_35_ld1 <= 175 and 0 <= stencil_35_ld0 <= 175 }
// Condition for load_to_stencil_35_FIFO_buf20182(((i2 == 0) && (i0 >= 0) && (175 - i0 >= 0) && (i1 >= 0) && (175 - i1 >= 0)))
//   { store_to_stencil_36_to_gp_3320805[root = 0, stencil_36_ld4, stencil_36_ld3] -> [2 + stencil_36_ld4, 2 + stencil_36_ld3, 2] : 0 <= stencil_36_ld4 <= 173 and 0 <= stencil_36_ld3 <= 173 }
// Condition for store_to_stencil_36_to_gp_3320805(((-2 + i2 == 0) && (-2 + i0 >= 0) && (175 - i0 >= 0) && (-2 + i1 >= 0) && (175 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 175; c0 += 1)
  for (int c1 = 0; c1 <= 175; c1 += 1) {
    load_to_stencil_35_FIFO_buf20182(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_36221_merged1918(0, c0 - 2, c1 - 2);
      store_to_stencil_36_to_gp_3320805(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 175; c0 += 1)
	  for (int c1 = 0; c1 <= 175; c1 += 1) {
	    load_to_stencil_35_FIFO_buf20182(stencil_35_to_gp_322079 /* buf name */, stencil_35_FIFO_buf2018, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_36221_merged1918(stencil_35_FIFO_buf2018 /* buf name */, stencil_36, 0, c0 - 2, c1 - 2);
	      store_to_stencil_36_to_gp_3320805(stencil_36 /* buf name */, stencil_36_to_gp_332080, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_36220__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_35_to_gp_322079, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_36_to_gp_332080, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_36220_(stencil_35_to_gp_322079, stencil_36_to_gp_332080);
  }
}
#include "hw_classes.h"

struct stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9_cache {
	// RAM Box: {[0, 173], [0, 173]}
	// Capacity: 351
	// # of read delays: 9
  // 0, 1, 2, 174, 175, 176, 348, 349, 350
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 171> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 171> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_173() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_174() {
		return f6;
	}

	inline hw_uint<32>  peek_175() {
		return f8;
	}

	inline hw_uint<32>  peek_176() {
		return f10;
	}

	inline hw_uint<32>  peek_347() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_348() {
		return f12;
	}

	inline hw_uint<32>  peek_349() {
		return f14;
	}

	inline hw_uint<32>  peek_350() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 171
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 171 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 171
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 171 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_36_FIFO_buf2019_cache {
  // # of banks: 1
  stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9_cache stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9;
};



inline void stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_write(hw_uint<32> & stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12, stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_36_ld1, int stencil_36_ld0, int dynamic_address) {
  stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.push(stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12);
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_10_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_10 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[1 + stencil_37227, stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_349();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_11_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_11 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[2 + stencil_37227, stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_348();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_3_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_3 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[stencil_37227, 2 + stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_2();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_4_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_4 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[1 + stencil_37227, 2 + stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_1();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_5_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_5 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[2 + stencil_37227, 2 + stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_0();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_6_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_6 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[stencil_37227, 1 + stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_176();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_7_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_7 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[1 + stencil_37227, 1 + stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_175();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_8_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_8 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[2 + stencil_37227, 1 + stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_174();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

inline hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_9_select(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_36_FIFO_buf2019_stencil_37227_merged1921_9 read pattern: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> stencil_36_FIFO_buf2019[stencil_37227, stencil_37226] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Read schedule : { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  // Write schedule: { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
  auto value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12 = stencil_36_FIFO_buf2019.stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_merged_banks_9.peek_350();
  return value_stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_36_FIFO_buf20192_write
//	stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12
inline void stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_write_bundle_write(hw_uint<32>& load_to_stencil_36_FIFO_buf20192_write, stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_36_ld1, int stencil_36_ld0, int dynamic_address) {
	hw_uint<32>  stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_res = load_to_stencil_36_FIFO_buf20192_write.extract<0, 31>();
	stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_write(stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_12_res, stencil_36_FIFO_buf2019, root, stencil_36_ld1, stencil_36_ld0, dynamic_address);
}

// stencil_37227_merged1921_read
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_3
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_4
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_5
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_6
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_7
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_8
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_9
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_10
//	stencil_36_FIFO_buf2019_stencil_37227_merged1921_11
inline hw_uint<288> stencil_36_FIFO_buf2019_stencil_37227_merged1921_read_bundle_read(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_3
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_4
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_5
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_6
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_7
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_8
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_9
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_10
    // stencil_36_FIFO_buf2019_stencil_37227_merged1921_11

	hw_uint<288> result;
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_3_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_3_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<0, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_3_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_4_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_4_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<32, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_4_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_5_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_5_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<64, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_5_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_6_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_6_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<96, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_6_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_7_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_7_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<128, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_7_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_8_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_8_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<160, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_8_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_9_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_9_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<192, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_9_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_10_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_10_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<224, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_10_res);
	hw_uint<32>  stencil_36_FIFO_buf2019_stencil_37227_merged1921_11_res = stencil_36_FIFO_buf2019_stencil_37227_merged1921_11_select(stencil_36_FIFO_buf2019, root, stencil_37226, stencil_37227, dynamic_address);
	set_at<256, 288>(result, stencil_36_FIFO_buf2019_stencil_37227_merged1921_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_37_stencil_37227_merged1921_2_to_stencil_37_store_to_stencil_37_to_gp_3420815_1_cache {
	// RAM Box: {[0, 171], [0, 171]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_37_cache {
  // # of banks: 1
  stencil_37_stencil_37227_merged1921_2_to_stencil_37_store_to_stencil_37_to_gp_3420815_1_cache stencil_37_stencil_37227_merged1921_2_to_stencil_37_store_to_stencil_37_to_gp_3420815_1;
};



inline void stencil_37_stencil_37227_merged1921_2_write(hw_uint<32> & stencil_37_stencil_37227_merged1921_2, stencil_37_cache& stencil_37, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
  stencil_37.stencil_37_stencil_37227_merged1921_2_to_stencil_37_store_to_stencil_37_to_gp_3420815_1.push(stencil_37_stencil_37227_merged1921_2);
}

inline hw_uint<32>  stencil_37_store_to_stencil_37_to_gp_3420815_1_select(stencil_37_cache& stencil_37, int root, int stencil_37_ld4, int stencil_37_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_store_to_stencil_37_to_gp_3420815_1 read pattern: { store_to_stencil_37_to_gp_3420815[root = 0, stencil_37_ld4, stencil_37_ld3] -> stencil_37[stencil_37_ld3, stencil_37_ld4] : 0 <= stencil_37_ld4 <= 171 and 0 <= stencil_37_ld3 <= 171 }
  // Read schedule : { store_to_stencil_37_to_gp_3420815[root = 0, stencil_37_ld4, stencil_37_ld3] -> [2 + stencil_37_ld4, 2 + stencil_37_ld3, 2] : 0 <= stencil_37_ld4 <= 171 and 0 <= stencil_37_ld3 <= 171 }
  // Write schedule: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
  auto value_stencil_37_stencil_37227_merged1921_2 = stencil_37.stencil_37_stencil_37227_merged1921_2_to_stencil_37_store_to_stencil_37_to_gp_3420815_1.peek(/* one reader or all rams */ 0);
  return value_stencil_37_stencil_37227_merged1921_2;
  return 0;
}

// # of bundles = 2
// stencil_37227_merged1921_write
//	stencil_37_stencil_37227_merged1921_2
inline void stencil_37_stencil_37227_merged1921_write_bundle_write(hw_uint<32>& stencil_37227_merged1921_write, stencil_37_cache& stencil_37, int root, int stencil_37226, int stencil_37227, int dynamic_address) {
	hw_uint<32>  stencil_37_stencil_37227_merged1921_2_res = stencil_37227_merged1921_write.extract<0, 31>();
	stencil_37_stencil_37227_merged1921_2_write(stencil_37_stencil_37227_merged1921_2_res, stencil_37, root, stencil_37226, stencil_37227, dynamic_address);
}

// store_to_stencil_37_to_gp_3420815_read
//	stencil_37_store_to_stencil_37_to_gp_3420815_1
inline hw_uint<32> stencil_37_store_to_stencil_37_to_gp_3420815_read_bundle_read(stencil_37_cache& stencil_37, int root, int stencil_37_ld4, int stencil_37_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_37_store_to_stencil_37_to_gp_3420815_1

	hw_uint<32> result;
	hw_uint<32>  stencil_37_store_to_stencil_37_to_gp_3420815_1_res = stencil_37_store_to_stencil_37_to_gp_3420815_1_select(stencil_37, root, stencil_37_ld4, stencil_37_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_37_store_to_stencil_37_to_gp_3420815_1_res);
	return result;
}

// Total re-use buffer capacity: 11200 bits


// Operation logic
inline void stencil_37227_merged1921(stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, stencil_37_cache& stencil_37, int root, int stencil_37226, int stencil_37227) {
  // Dynamic address computation

	// Consume: stencil_36_FIFO_buf2019
	auto stencil_36_FIFO_buf2019__lp_stencil_37227__p___m_22_rp___p___m_1_p_23_c________lp_stencil_37226__p___m_22_rp___p__1_p_23_value = stencil_36_FIFO_buf2019_stencil_37227_merged1921_read_bundle_read(stencil_36_FIFO_buf2019/* source_delay */, root, stencil_37226, stencil_37227, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_37227_cu1919(stencil_36_FIFO_buf2019__lp_stencil_37227__p___m_22_rp___p___m_1_p_23_c________lp_stencil_37226__p___m_22_rp___p__1_p_23_value);
	// Produce: stencil_37
	stencil_37_stencil_37227_merged1921_write_bundle_write(/* arg names */compute_result, stencil_37, root, stencil_37226, stencil_37227, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_36_FIFO_buf20192(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_36_to_gp_332080, stencil_36_FIFO_buf2019_cache& stencil_36_FIFO_buf2019, int root, int stencil_36_ld1, int stencil_36_ld0) {
  // Dynamic address computation

	// Consume: stencil_36_to_gp_332080
	auto stencil_36_to_gp_332080_stencil_36_ld0_c__stencil_36_ld1_value = stencil_36_to_gp_332080.read();
	// Produce: stencil_36_FIFO_buf2019
	stencil_36_FIFO_buf2019_load_to_stencil_36_FIFO_buf20192_write_bundle_write(/* arg names */stencil_36_to_gp_332080_stencil_36_ld0_c__stencil_36_ld1_value, stencil_36_FIFO_buf2019, root, stencil_36_ld1, stencil_36_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_37_to_gp_3420815(stencil_37_cache& stencil_37, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_37_to_gp_342081, int root, int stencil_37_ld4, int stencil_37_ld3) {
  // Dynamic address computation

	// Consume: stencil_37
	auto stencil_37_stencil_37_ld3_c__stencil_37_ld4_value = stencil_37_store_to_stencil_37_to_gp_3420815_read_bundle_read(stencil_37/* source_delay */, root, stencil_37_ld4, stencil_37_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_37_to_gp_342081
	stencil_37_to_gp_342081.write(stencil_37_stencil_37_ld3_c__stencil_37_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_37226_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_36_to_gp_332080, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_37_to_gp_342081) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_37226__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_36_FIFO_buf2019_cache stencil_36_FIFO_buf2019;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_37_cache stencil_37;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171; store_to_stencil_37_to_gp_3420815[root = 0, stencil_37_ld4, stencil_37_ld3] -> [2 + stencil_37_ld4, 2 + stencil_37_ld3, 2] : 0 <= stencil_37_ld4 <= 171 and 0 <= stencil_37_ld3 <= 171; load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
//   { stencil_37227_merged1921[root = 0, stencil_37226, stencil_37227] -> [2 + stencil_37226, 2 + stencil_37227, 1] : 0 <= stencil_37226 <= 171 and 0 <= stencil_37227 <= 171 }
// Condition for stencil_37227_merged1921(((-1 + i2 == 0) && (-2 + i0 >= 0) && (173 - i0 >= 0) && (-2 + i1 >= 0) && (173 - i1 >= 0)))
//   { store_to_stencil_37_to_gp_3420815[root = 0, stencil_37_ld4, stencil_37_ld3] -> [2 + stencil_37_ld4, 2 + stencil_37_ld3, 2] : 0 <= stencil_37_ld4 <= 171 and 0 <= stencil_37_ld3 <= 171 }
// Condition for store_to_stencil_37_to_gp_3420815(((-2 + i2 == 0) && (-2 + i0 >= 0) && (173 - i0 >= 0) && (-2 + i1 >= 0) && (173 - i1 >= 0)))
//   { load_to_stencil_36_FIFO_buf20192[root = 0, stencil_36_ld1, stencil_36_ld0] -> [stencil_36_ld1, stencil_36_ld0, 0] : 0 <= stencil_36_ld1 <= 173 and 0 <= stencil_36_ld0 <= 173 }
// Condition for load_to_stencil_36_FIFO_buf20192(((i2 == 0) && (i0 >= 0) && (173 - i0 >= 0) && (i1 >= 0) && (173 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 173; c0 += 1)
  for (int c1 = 0; c1 <= 173; c1 += 1) {
    load_to_stencil_36_FIFO_buf20192(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_37227_merged1921(0, c0 - 2, c1 - 2);
      store_to_stencil_37_to_gp_3420815(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 173; c0 += 1)
	  for (int c1 = 0; c1 <= 173; c1 += 1) {
	    load_to_stencil_36_FIFO_buf20192(stencil_36_to_gp_332080 /* buf name */, stencil_36_FIFO_buf2019, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_37227_merged1921(stencil_36_FIFO_buf2019 /* buf name */, stencil_37, 0, c0 - 2, c1 - 2);
	      store_to_stencil_37_to_gp_3420815(stencil_37 /* buf name */, stencil_37_to_gp_342081, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_37226__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_36_to_gp_332080, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_37_to_gp_342081, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_37226_(stencil_36_to_gp_332080, stencil_37_to_gp_342081);
  }
}
#include "hw_classes.h"

struct stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9_cache {
	// RAM Box: {[0, 171], [0, 171]}
	// Capacity: 347
	// # of read delays: 9
  // 0, 1, 2, 172, 173, 174, 344, 345, 346
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 169> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 169> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_171() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_172() {
		return f6;
	}

	inline hw_uint<32>  peek_173() {
		return f8;
	}

	inline hw_uint<32>  peek_174() {
		return f10;
	}

	inline hw_uint<32>  peek_343() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_344() {
		return f12;
	}

	inline hw_uint<32>  peek_345() {
		return f14;
	}

	inline hw_uint<32>  peek_346() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 169
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 169 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 169
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 169 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_37_FIFO_buf2020_cache {
  // # of banks: 1
  stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9_cache stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9;
};



inline void stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_write(hw_uint<32> & stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12, stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_37_ld1, int stencil_37_ld0, int dynamic_address) {
  stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.push(stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12);
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_10_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_10 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[1 + stencil_38233, stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_345();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_11_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_11 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[2 + stencil_38233, stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_344();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_3_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_3 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[stencil_38233, 2 + stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_2();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_4_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_4 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[1 + stencil_38233, 2 + stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_1();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_5_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_5 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[2 + stencil_38233, 2 + stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_0();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_6_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_6 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[stencil_38233, 1 + stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_174();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_7_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_7 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[1 + stencil_38233, 1 + stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_173();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_8_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_8 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[2 + stencil_38233, 1 + stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_172();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

inline hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_9_select(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_37_FIFO_buf2020_stencil_38233_merged1924_9 read pattern: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> stencil_37_FIFO_buf2020[stencil_38233, stencil_38232] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Read schedule : { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  // Write schedule: { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
  auto value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12 = stencil_37_FIFO_buf2020.stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_merged_banks_9.peek_346();
  return value_stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_37_FIFO_buf20202_write
//	stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12
inline void stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_write_bundle_write(hw_uint<32>& load_to_stencil_37_FIFO_buf20202_write, stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_37_ld1, int stencil_37_ld0, int dynamic_address) {
	hw_uint<32>  stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_res = load_to_stencil_37_FIFO_buf20202_write.extract<0, 31>();
	stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_write(stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_12_res, stencil_37_FIFO_buf2020, root, stencil_37_ld1, stencil_37_ld0, dynamic_address);
}

// stencil_38233_merged1924_read
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_3
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_4
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_5
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_6
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_7
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_8
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_9
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_10
//	stencil_37_FIFO_buf2020_stencil_38233_merged1924_11
inline hw_uint<288> stencil_37_FIFO_buf2020_stencil_38233_merged1924_read_bundle_read(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_3
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_4
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_5
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_6
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_7
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_8
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_9
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_10
    // stencil_37_FIFO_buf2020_stencil_38233_merged1924_11

	hw_uint<288> result;
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_3_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_3_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<0, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_3_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_4_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_4_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<32, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_4_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_5_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_5_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<64, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_5_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_6_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_6_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<96, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_6_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_7_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_7_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<128, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_7_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_8_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_8_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<160, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_8_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_9_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_9_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<192, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_9_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_10_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_10_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<224, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_10_res);
	hw_uint<32>  stencil_37_FIFO_buf2020_stencil_38233_merged1924_11_res = stencil_37_FIFO_buf2020_stencil_38233_merged1924_11_select(stencil_37_FIFO_buf2020, root, stencil_38232, stencil_38233, dynamic_address);
	set_at<256, 288>(result, stencil_37_FIFO_buf2020_stencil_38233_merged1924_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_38_stencil_38233_merged1924_2_to_stencil_38_store_to_stencil_38_to_gp_3520825_1_cache {
	// RAM Box: {[0, 169], [0, 169]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_38_cache {
  // # of banks: 1
  stencil_38_stencil_38233_merged1924_2_to_stencil_38_store_to_stencil_38_to_gp_3520825_1_cache stencil_38_stencil_38233_merged1924_2_to_stencil_38_store_to_stencil_38_to_gp_3520825_1;
};



inline void stencil_38_stencil_38233_merged1924_2_write(hw_uint<32> & stencil_38_stencil_38233_merged1924_2, stencil_38_cache& stencil_38, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
  stencil_38.stencil_38_stencil_38233_merged1924_2_to_stencil_38_store_to_stencil_38_to_gp_3520825_1.push(stencil_38_stencil_38233_merged1924_2);
}

inline hw_uint<32>  stencil_38_store_to_stencil_38_to_gp_3520825_1_select(stencil_38_cache& stencil_38, int root, int stencil_38_ld4, int stencil_38_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_store_to_stencil_38_to_gp_3520825_1 read pattern: { store_to_stencil_38_to_gp_3520825[root = 0, stencil_38_ld4, stencil_38_ld3] -> stencil_38[stencil_38_ld3, stencil_38_ld4] : 0 <= stencil_38_ld4 <= 169 and 0 <= stencil_38_ld3 <= 169 }
  // Read schedule : { store_to_stencil_38_to_gp_3520825[root = 0, stencil_38_ld4, stencil_38_ld3] -> [2 + stencil_38_ld4, 2 + stencil_38_ld3, 2] : 0 <= stencil_38_ld4 <= 169 and 0 <= stencil_38_ld3 <= 169 }
  // Write schedule: { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
  auto value_stencil_38_stencil_38233_merged1924_2 = stencil_38.stencil_38_stencil_38233_merged1924_2_to_stencil_38_store_to_stencil_38_to_gp_3520825_1.peek(/* one reader or all rams */ 0);
  return value_stencil_38_stencil_38233_merged1924_2;
  return 0;
}

// # of bundles = 2
// stencil_38233_merged1924_write
//	stencil_38_stencil_38233_merged1924_2
inline void stencil_38_stencil_38233_merged1924_write_bundle_write(hw_uint<32>& stencil_38233_merged1924_write, stencil_38_cache& stencil_38, int root, int stencil_38232, int stencil_38233, int dynamic_address) {
	hw_uint<32>  stencil_38_stencil_38233_merged1924_2_res = stencil_38233_merged1924_write.extract<0, 31>();
	stencil_38_stencil_38233_merged1924_2_write(stencil_38_stencil_38233_merged1924_2_res, stencil_38, root, stencil_38232, stencil_38233, dynamic_address);
}

// store_to_stencil_38_to_gp_3520825_read
//	stencil_38_store_to_stencil_38_to_gp_3520825_1
inline hw_uint<32> stencil_38_store_to_stencil_38_to_gp_3520825_read_bundle_read(stencil_38_cache& stencil_38, int root, int stencil_38_ld4, int stencil_38_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_38_store_to_stencil_38_to_gp_3520825_1

	hw_uint<32> result;
	hw_uint<32>  stencil_38_store_to_stencil_38_to_gp_3520825_1_res = stencil_38_store_to_stencil_38_to_gp_3520825_1_select(stencil_38, root, stencil_38_ld4, stencil_38_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_38_store_to_stencil_38_to_gp_3520825_1_res);
	return result;
}

// Total re-use buffer capacity: 11072 bits


// Operation logic
inline void stencil_38233_merged1924(stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, stencil_38_cache& stencil_38, int root, int stencil_38232, int stencil_38233) {
  // Dynamic address computation

	// Consume: stencil_37_FIFO_buf2020
	auto stencil_37_FIFO_buf2020__lp_stencil_38233__p___m_21_rp___p___m_1_p_22_c________lp_stencil_38232__p___m_21_rp___p__1_p_22_value = stencil_37_FIFO_buf2020_stencil_38233_merged1924_read_bundle_read(stencil_37_FIFO_buf2020/* source_delay */, root, stencil_38232, stencil_38233, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_38233_cu1922(stencil_37_FIFO_buf2020__lp_stencil_38233__p___m_21_rp___p___m_1_p_22_c________lp_stencil_38232__p___m_21_rp___p__1_p_22_value);
	// Produce: stencil_38
	stencil_38_stencil_38233_merged1924_write_bundle_write(/* arg names */compute_result, stencil_38, root, stencil_38232, stencil_38233, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_37_FIFO_buf20202(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_37_to_gp_342081, stencil_37_FIFO_buf2020_cache& stencil_37_FIFO_buf2020, int root, int stencil_37_ld1, int stencil_37_ld0) {
  // Dynamic address computation

	// Consume: stencil_37_to_gp_342081
	auto stencil_37_to_gp_342081_stencil_37_ld0_c__stencil_37_ld1_value = stencil_37_to_gp_342081.read();
	// Produce: stencil_37_FIFO_buf2020
	stencil_37_FIFO_buf2020_load_to_stencil_37_FIFO_buf20202_write_bundle_write(/* arg names */stencil_37_to_gp_342081_stencil_37_ld0_c__stencil_37_ld1_value, stencil_37_FIFO_buf2020, root, stencil_37_ld1, stencil_37_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_38_to_gp_3520825(stencil_38_cache& stencil_38, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_38_to_gp_352082, int root, int stencil_38_ld4, int stencil_38_ld3) {
  // Dynamic address computation

	// Consume: stencil_38
	auto stencil_38_stencil_38_ld3_c__stencil_38_ld4_value = stencil_38_store_to_stencil_38_to_gp_3520825_read_bundle_read(stencil_38/* source_delay */, root, stencil_38_ld4, stencil_38_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_38_to_gp_352082
	stencil_38_to_gp_352082.write(stencil_38_stencil_38_ld3_c__stencil_38_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_38232_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_37_to_gp_342081, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_38_to_gp_352082) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_38232__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_37_FIFO_buf2020_cache stencil_37_FIFO_buf2020;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_38_cache stencil_38;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_38_to_gp_3520825[root = 0, stencil_38_ld4, stencil_38_ld3] -> [2 + stencil_38_ld4, 2 + stencil_38_ld3, 2] : 0 <= stencil_38_ld4 <= 169 and 0 <= stencil_38_ld3 <= 169; load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171; stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
//   { store_to_stencil_38_to_gp_3520825[root = 0, stencil_38_ld4, stencil_38_ld3] -> [2 + stencil_38_ld4, 2 + stencil_38_ld3, 2] : 0 <= stencil_38_ld4 <= 169 and 0 <= stencil_38_ld3 <= 169 }
// Condition for store_to_stencil_38_to_gp_3520825(((-2 + i2 == 0) && (-2 + i0 >= 0) && (171 - i0 >= 0) && (-2 + i1 >= 0) && (171 - i1 >= 0)))
//   { load_to_stencil_37_FIFO_buf20202[root = 0, stencil_37_ld1, stencil_37_ld0] -> [stencil_37_ld1, stencil_37_ld0, 0] : 0 <= stencil_37_ld1 <= 171 and 0 <= stencil_37_ld0 <= 171 }
// Condition for load_to_stencil_37_FIFO_buf20202(((i2 == 0) && (i0 >= 0) && (171 - i0 >= 0) && (i1 >= 0) && (171 - i1 >= 0)))
//   { stencil_38233_merged1924[root = 0, stencil_38232, stencil_38233] -> [2 + stencil_38232, 2 + stencil_38233, 1] : 0 <= stencil_38232 <= 169 and 0 <= stencil_38233 <= 169 }
// Condition for stencil_38233_merged1924(((-1 + i2 == 0) && (-2 + i0 >= 0) && (171 - i0 >= 0) && (-2 + i1 >= 0) && (171 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 171; c0 += 1)
  for (int c1 = 0; c1 <= 171; c1 += 1) {
    load_to_stencil_37_FIFO_buf20202(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_38233_merged1924(0, c0 - 2, c1 - 2);
      store_to_stencil_38_to_gp_3520825(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 171; c0 += 1)
	  for (int c1 = 0; c1 <= 171; c1 += 1) {
	    load_to_stencil_37_FIFO_buf20202(stencil_37_to_gp_342081 /* buf name */, stencil_37_FIFO_buf2020, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_38233_merged1924(stencil_37_FIFO_buf2020 /* buf name */, stencil_38, 0, c0 - 2, c1 - 2);
	      store_to_stencil_38_to_gp_3520825(stencil_38 /* buf name */, stencil_38_to_gp_352082, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_38232__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_37_to_gp_342081, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_38_to_gp_352082, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_38232_(stencil_37_to_gp_342081, stencil_38_to_gp_352082);
  }
}
#include "hw_classes.h"

struct stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9_cache {
	// RAM Box: {[0, 169], [0, 169]}
	// Capacity: 343
	// # of read delays: 9
  // 0, 1, 2, 170, 171, 172, 340, 341, 342
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 167> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 167> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_169() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_170() {
		return f6;
	}

	inline hw_uint<32>  peek_171() {
		return f8;
	}

	inline hw_uint<32>  peek_172() {
		return f10;
	}

	inline hw_uint<32>  peek_339() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_340() {
		return f12;
	}

	inline hw_uint<32>  peek_341() {
		return f14;
	}

	inline hw_uint<32>  peek_342() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 167
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 167 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 167
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 167 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_38_FIFO_buf2021_cache {
  // # of banks: 1
  stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9_cache stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9;
};



inline void stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_write(hw_uint<32> & stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12, stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_38_ld1, int stencil_38_ld0, int dynamic_address) {
  stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.push(stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12);
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_10_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_10 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[1 + stencil_39239, stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_341();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_11_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_11 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[2 + stencil_39239, stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_340();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_3_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_3 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[stencil_39239, 2 + stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_2();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_4_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_4 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[1 + stencil_39239, 2 + stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_1();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_5_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_5 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[2 + stencil_39239, 2 + stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_0();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_6_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_6 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[stencil_39239, 1 + stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_172();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_7_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_7 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[1 + stencil_39239, 1 + stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_171();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_8_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_8 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[2 + stencil_39239, 1 + stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_170();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

inline hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_9_select(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_38_FIFO_buf2021_stencil_39239_merged1927_9 read pattern: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> stencil_38_FIFO_buf2021[stencil_39239, stencil_39238] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Read schedule : { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  // Write schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
  auto value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12 = stencil_38_FIFO_buf2021.stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_merged_banks_9.peek_342();
  return value_stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_38_FIFO_buf20212_write
//	stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12
inline void stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_write_bundle_write(hw_uint<32>& load_to_stencil_38_FIFO_buf20212_write, stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_38_ld1, int stencil_38_ld0, int dynamic_address) {
	hw_uint<32>  stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_res = load_to_stencil_38_FIFO_buf20212_write.extract<0, 31>();
	stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_write(stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_12_res, stencil_38_FIFO_buf2021, root, stencil_38_ld1, stencil_38_ld0, dynamic_address);
}

// stencil_39239_merged1927_read
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_3
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_4
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_5
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_6
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_7
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_8
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_9
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_10
//	stencil_38_FIFO_buf2021_stencil_39239_merged1927_11
inline hw_uint<288> stencil_38_FIFO_buf2021_stencil_39239_merged1927_read_bundle_read(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_3
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_4
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_5
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_6
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_7
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_8
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_9
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_10
    // stencil_38_FIFO_buf2021_stencil_39239_merged1927_11

	hw_uint<288> result;
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_3_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_3_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<0, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_3_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_4_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_4_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<32, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_4_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_5_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_5_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<64, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_5_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_6_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_6_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<96, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_6_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_7_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_7_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<128, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_7_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_8_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_8_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<160, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_8_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_9_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_9_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<192, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_9_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_10_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_10_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<224, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_10_res);
	hw_uint<32>  stencil_38_FIFO_buf2021_stencil_39239_merged1927_11_res = stencil_38_FIFO_buf2021_stencil_39239_merged1927_11_select(stencil_38_FIFO_buf2021, root, stencil_39238, stencil_39239, dynamic_address);
	set_at<256, 288>(result, stencil_38_FIFO_buf2021_stencil_39239_merged1927_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_39_stencil_39239_merged1927_2_to_stencil_39_store_to_stencil_39_to_gp_3620835_1_cache {
	// RAM Box: {[0, 167], [0, 167]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_39_cache {
  // # of banks: 1
  stencil_39_stencil_39239_merged1927_2_to_stencil_39_store_to_stencil_39_to_gp_3620835_1_cache stencil_39_stencil_39239_merged1927_2_to_stencil_39_store_to_stencil_39_to_gp_3620835_1;
};



inline void stencil_39_stencil_39239_merged1927_2_write(hw_uint<32> & stencil_39_stencil_39239_merged1927_2, stencil_39_cache& stencil_39, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
  stencil_39.stencil_39_stencil_39239_merged1927_2_to_stencil_39_store_to_stencil_39_to_gp_3620835_1.push(stencil_39_stencil_39239_merged1927_2);
}

inline hw_uint<32>  stencil_39_store_to_stencil_39_to_gp_3620835_1_select(stencil_39_cache& stencil_39, int root, int stencil_39_ld4, int stencil_39_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_store_to_stencil_39_to_gp_3620835_1 read pattern: { store_to_stencil_39_to_gp_3620835[root = 0, stencil_39_ld4, stencil_39_ld3] -> stencil_39[stencil_39_ld3, stencil_39_ld4] : 0 <= stencil_39_ld4 <= 167 and 0 <= stencil_39_ld3 <= 167 }
  // Read schedule : { store_to_stencil_39_to_gp_3620835[root = 0, stencil_39_ld4, stencil_39_ld3] -> [2 + stencil_39_ld4, 2 + stencil_39_ld3, 2] : 0 <= stencil_39_ld4 <= 167 and 0 <= stencil_39_ld3 <= 167 }
  // Write schedule: { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
  auto value_stencil_39_stencil_39239_merged1927_2 = stencil_39.stencil_39_stencil_39239_merged1927_2_to_stencil_39_store_to_stencil_39_to_gp_3620835_1.peek(/* one reader or all rams */ 0);
  return value_stencil_39_stencil_39239_merged1927_2;
  return 0;
}

// # of bundles = 2
// stencil_39239_merged1927_write
//	stencil_39_stencil_39239_merged1927_2
inline void stencil_39_stencil_39239_merged1927_write_bundle_write(hw_uint<32>& stencil_39239_merged1927_write, stencil_39_cache& stencil_39, int root, int stencil_39238, int stencil_39239, int dynamic_address) {
	hw_uint<32>  stencil_39_stencil_39239_merged1927_2_res = stencil_39239_merged1927_write.extract<0, 31>();
	stencil_39_stencil_39239_merged1927_2_write(stencil_39_stencil_39239_merged1927_2_res, stencil_39, root, stencil_39238, stencil_39239, dynamic_address);
}

// store_to_stencil_39_to_gp_3620835_read
//	stencil_39_store_to_stencil_39_to_gp_3620835_1
inline hw_uint<32> stencil_39_store_to_stencil_39_to_gp_3620835_read_bundle_read(stencil_39_cache& stencil_39, int root, int stencil_39_ld4, int stencil_39_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_39_store_to_stencil_39_to_gp_3620835_1

	hw_uint<32> result;
	hw_uint<32>  stencil_39_store_to_stencil_39_to_gp_3620835_1_res = stencil_39_store_to_stencil_39_to_gp_3620835_1_select(stencil_39, root, stencil_39_ld4, stencil_39_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_39_store_to_stencil_39_to_gp_3620835_1_res);
	return result;
}

// Total re-use buffer capacity: 10944 bits


// Operation logic
inline void stencil_39239_merged1927(stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, stencil_39_cache& stencil_39, int root, int stencil_39238, int stencil_39239) {
  // Dynamic address computation

	// Consume: stencil_38_FIFO_buf2021
	auto stencil_38_FIFO_buf2021__lp_stencil_39239__p___m_20_rp___p___m_1_p_21_c________lp_stencil_39238__p___m_20_rp___p__1_p_21_value = stencil_38_FIFO_buf2021_stencil_39239_merged1927_read_bundle_read(stencil_38_FIFO_buf2021/* source_delay */, root, stencil_39238, stencil_39239, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_39239_cu1925(stencil_38_FIFO_buf2021__lp_stencil_39239__p___m_20_rp___p___m_1_p_21_c________lp_stencil_39238__p___m_20_rp___p__1_p_21_value);
	// Produce: stencil_39
	stencil_39_stencil_39239_merged1927_write_bundle_write(/* arg names */compute_result, stencil_39, root, stencil_39238, stencil_39239, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_38_FIFO_buf20212(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_38_to_gp_352082, stencil_38_FIFO_buf2021_cache& stencil_38_FIFO_buf2021, int root, int stencil_38_ld1, int stencil_38_ld0) {
  // Dynamic address computation

	// Consume: stencil_38_to_gp_352082
	auto stencil_38_to_gp_352082_stencil_38_ld0_c__stencil_38_ld1_value = stencil_38_to_gp_352082.read();
	// Produce: stencil_38_FIFO_buf2021
	stencil_38_FIFO_buf2021_load_to_stencil_38_FIFO_buf20212_write_bundle_write(/* arg names */stencil_38_to_gp_352082_stencil_38_ld0_c__stencil_38_ld1_value, stencil_38_FIFO_buf2021, root, stencil_38_ld1, stencil_38_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_39_to_gp_3620835(stencil_39_cache& stencil_39, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_39_to_gp_362083, int root, int stencil_39_ld4, int stencil_39_ld3) {
  // Dynamic address computation

	// Consume: stencil_39
	auto stencil_39_stencil_39_ld3_c__stencil_39_ld4_value = stencil_39_store_to_stencil_39_to_gp_3620835_read_bundle_read(stencil_39/* source_delay */, root, stencil_39_ld4, stencil_39_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_39_to_gp_362083
	stencil_39_to_gp_362083.write(stencil_39_stencil_39_ld3_c__stencil_39_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_39238_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_38_to_gp_352082, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_39_to_gp_362083) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_39238__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_38_FIFO_buf2021_cache stencil_38_FIFO_buf2021;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_39_cache stencil_39;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169; stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167; store_to_stencil_39_to_gp_3620835[root = 0, stencil_39_ld4, stencil_39_ld3] -> [2 + stencil_39_ld4, 2 + stencil_39_ld3, 2] : 0 <= stencil_39_ld4 <= 167 and 0 <= stencil_39_ld3 <= 167 }
//   { load_to_stencil_38_FIFO_buf20212[root = 0, stencil_38_ld1, stencil_38_ld0] -> [stencil_38_ld1, stencil_38_ld0, 0] : 0 <= stencil_38_ld1 <= 169 and 0 <= stencil_38_ld0 <= 169 }
// Condition for load_to_stencil_38_FIFO_buf20212(((i2 == 0) && (i0 >= 0) && (169 - i0 >= 0) && (i1 >= 0) && (169 - i1 >= 0)))
//   { stencil_39239_merged1927[root = 0, stencil_39238, stencil_39239] -> [2 + stencil_39238, 2 + stencil_39239, 1] : 0 <= stencil_39238 <= 167 and 0 <= stencil_39239 <= 167 }
// Condition for stencil_39239_merged1927(((-1 + i2 == 0) && (-2 + i0 >= 0) && (169 - i0 >= 0) && (-2 + i1 >= 0) && (169 - i1 >= 0)))
//   { store_to_stencil_39_to_gp_3620835[root = 0, stencil_39_ld4, stencil_39_ld3] -> [2 + stencil_39_ld4, 2 + stencil_39_ld3, 2] : 0 <= stencil_39_ld4 <= 167 and 0 <= stencil_39_ld3 <= 167 }
// Condition for store_to_stencil_39_to_gp_3620835(((-2 + i2 == 0) && (-2 + i0 >= 0) && (169 - i0 >= 0) && (-2 + i1 >= 0) && (169 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 169; c0 += 1)
  for (int c1 = 0; c1 <= 169; c1 += 1) {
    load_to_stencil_38_FIFO_buf20212(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_39239_merged1927(0, c0 - 2, c1 - 2);
      store_to_stencil_39_to_gp_3620835(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 169; c0 += 1)
	  for (int c1 = 0; c1 <= 169; c1 += 1) {
	    load_to_stencil_38_FIFO_buf20212(stencil_38_to_gp_352082 /* buf name */, stencil_38_FIFO_buf2021, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_39239_merged1927(stencil_38_FIFO_buf2021 /* buf name */, stencil_39, 0, c0 - 2, c1 - 2);
	      store_to_stencil_39_to_gp_3620835(stencil_39 /* buf name */, stencil_39_to_gp_362083, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_39238__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_38_to_gp_352082, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_39_to_gp_362083, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_39238_(stencil_38_to_gp_352082, stencil_39_to_gp_362083);
  }
}
#include "hw_classes.h"

struct stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9_cache {
	// RAM Box: {[0, 167], [0, 167]}
	// Capacity: 339
	// # of read delays: 9
  // 0, 1, 2, 168, 169, 170, 336, 337, 338
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 165> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 165> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_167() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_168() {
		return f6;
	}

	inline hw_uint<32>  peek_169() {
		return f8;
	}

	inline hw_uint<32>  peek_170() {
		return f10;
	}

	inline hw_uint<32>  peek_335() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_336() {
		return f12;
	}

	inline hw_uint<32>  peek_337() {
		return f14;
	}

	inline hw_uint<32>  peek_338() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 165
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 165 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 165
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 165 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_39_FIFO_buf2022_cache {
  // # of banks: 1
  stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9_cache stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9;
};



inline void stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_write(hw_uint<32> & stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12, stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_39_ld1, int stencil_39_ld0, int dynamic_address) {
  stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.push(stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12);
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_10_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_10 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[1 + stencil_40245, stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_337();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_11_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_11 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[2 + stencil_40245, stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_336();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_3_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_3 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[stencil_40245, 2 + stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_2();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_4_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_4 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[1 + stencil_40245, 2 + stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_1();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_5_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_5 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[2 + stencil_40245, 2 + stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_0();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_6_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_6 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[stencil_40245, 1 + stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_170();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_7_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_7 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[1 + stencil_40245, 1 + stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_169();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_8_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_8 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[2 + stencil_40245, 1 + stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_168();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

inline hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_9_select(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_39_FIFO_buf2022_stencil_40245_merged1930_9 read pattern: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> stencil_39_FIFO_buf2022[stencil_40245, stencil_40244] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Read schedule : { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  // Write schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
  auto value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12 = stencil_39_FIFO_buf2022.stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_merged_banks_9.peek_338();
  return value_stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_39_FIFO_buf20222_write
//	stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12
inline void stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_write_bundle_write(hw_uint<32>& load_to_stencil_39_FIFO_buf20222_write, stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_39_ld1, int stencil_39_ld0, int dynamic_address) {
	hw_uint<32>  stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_res = load_to_stencil_39_FIFO_buf20222_write.extract<0, 31>();
	stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_write(stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_12_res, stencil_39_FIFO_buf2022, root, stencil_39_ld1, stencil_39_ld0, dynamic_address);
}

// stencil_40245_merged1930_read
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_3
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_4
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_5
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_6
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_7
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_8
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_9
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_10
//	stencil_39_FIFO_buf2022_stencil_40245_merged1930_11
inline hw_uint<288> stencil_39_FIFO_buf2022_stencil_40245_merged1930_read_bundle_read(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_3
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_4
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_5
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_6
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_7
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_8
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_9
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_10
    // stencil_39_FIFO_buf2022_stencil_40245_merged1930_11

	hw_uint<288> result;
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_3_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_3_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<0, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_3_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_4_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_4_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<32, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_4_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_5_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_5_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<64, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_5_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_6_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_6_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<96, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_6_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_7_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_7_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<128, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_7_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_8_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_8_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<160, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_8_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_9_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_9_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<192, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_9_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_10_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_10_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<224, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_10_res);
	hw_uint<32>  stencil_39_FIFO_buf2022_stencil_40245_merged1930_11_res = stencil_39_FIFO_buf2022_stencil_40245_merged1930_11_select(stencil_39_FIFO_buf2022, root, stencil_40244, stencil_40245, dynamic_address);
	set_at<256, 288>(result, stencil_39_FIFO_buf2022_stencil_40245_merged1930_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_40_stencil_40245_merged1930_2_to_stencil_40_store_to_stencil_40_to_gp_3720855_1_cache {
	// RAM Box: {[0, 165], [0, 165]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_40_cache {
  // # of banks: 1
  stencil_40_stencil_40245_merged1930_2_to_stencil_40_store_to_stencil_40_to_gp_3720855_1_cache stencil_40_stencil_40245_merged1930_2_to_stencil_40_store_to_stencil_40_to_gp_3720855_1;
};



inline void stencil_40_stencil_40245_merged1930_2_write(hw_uint<32> & stencil_40_stencil_40245_merged1930_2, stencil_40_cache& stencil_40, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
  stencil_40.stencil_40_stencil_40245_merged1930_2_to_stencil_40_store_to_stencil_40_to_gp_3720855_1.push(stencil_40_stencil_40245_merged1930_2);
}

inline hw_uint<32>  stencil_40_store_to_stencil_40_to_gp_3720855_1_select(stencil_40_cache& stencil_40, int root, int stencil_40_ld4, int stencil_40_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_store_to_stencil_40_to_gp_3720855_1 read pattern: { store_to_stencil_40_to_gp_3720855[root = 0, stencil_40_ld4, stencil_40_ld3] -> stencil_40[stencil_40_ld3, stencil_40_ld4] : 0 <= stencil_40_ld4 <= 165 and 0 <= stencil_40_ld3 <= 165 }
  // Read schedule : { store_to_stencil_40_to_gp_3720855[root = 0, stencil_40_ld4, stencil_40_ld3] -> [2 + stencil_40_ld4, 2 + stencil_40_ld3, 2] : 0 <= stencil_40_ld4 <= 165 and 0 <= stencil_40_ld3 <= 165 }
  // Write schedule: { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
  auto value_stencil_40_stencil_40245_merged1930_2 = stencil_40.stencil_40_stencil_40245_merged1930_2_to_stencil_40_store_to_stencil_40_to_gp_3720855_1.peek(/* one reader or all rams */ 0);
  return value_stencil_40_stencil_40245_merged1930_2;
  return 0;
}

// # of bundles = 2
// stencil_40245_merged1930_write
//	stencil_40_stencil_40245_merged1930_2
inline void stencil_40_stencil_40245_merged1930_write_bundle_write(hw_uint<32>& stencil_40245_merged1930_write, stencil_40_cache& stencil_40, int root, int stencil_40244, int stencil_40245, int dynamic_address) {
	hw_uint<32>  stencil_40_stencil_40245_merged1930_2_res = stencil_40245_merged1930_write.extract<0, 31>();
	stencil_40_stencil_40245_merged1930_2_write(stencil_40_stencil_40245_merged1930_2_res, stencil_40, root, stencil_40244, stencil_40245, dynamic_address);
}

// store_to_stencil_40_to_gp_3720855_read
//	stencil_40_store_to_stencil_40_to_gp_3720855_1
inline hw_uint<32> stencil_40_store_to_stencil_40_to_gp_3720855_read_bundle_read(stencil_40_cache& stencil_40, int root, int stencil_40_ld4, int stencil_40_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_40_store_to_stencil_40_to_gp_3720855_1

	hw_uint<32> result;
	hw_uint<32>  stencil_40_store_to_stencil_40_to_gp_3720855_1_res = stencil_40_store_to_stencil_40_to_gp_3720855_1_select(stencil_40, root, stencil_40_ld4, stencil_40_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_40_store_to_stencil_40_to_gp_3720855_1_res);
	return result;
}

// Total re-use buffer capacity: 10816 bits


// Operation logic
inline void stencil_40245_merged1930(stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, stencil_40_cache& stencil_40, int root, int stencil_40244, int stencil_40245) {
  // Dynamic address computation

	// Consume: stencil_39_FIFO_buf2022
	auto stencil_39_FIFO_buf2022__lp_stencil_40245__p___m_19_rp___p___m_1_p_20_c________lp_stencil_40244__p___m_19_rp___p__1_p_20_value = stencil_39_FIFO_buf2022_stencil_40245_merged1930_read_bundle_read(stencil_39_FIFO_buf2022/* source_delay */, root, stencil_40244, stencil_40245, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_40245_cu1928(stencil_39_FIFO_buf2022__lp_stencil_40245__p___m_19_rp___p___m_1_p_20_c________lp_stencil_40244__p___m_19_rp___p__1_p_20_value);
	// Produce: stencil_40
	stencil_40_stencil_40245_merged1930_write_bundle_write(/* arg names */compute_result, stencil_40, root, stencil_40244, stencil_40245, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_39_FIFO_buf20222(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_39_to_gp_362083, stencil_39_FIFO_buf2022_cache& stencil_39_FIFO_buf2022, int root, int stencil_39_ld1, int stencil_39_ld0) {
  // Dynamic address computation

	// Consume: stencil_39_to_gp_362083
	auto stencil_39_to_gp_362083_stencil_39_ld0_c__stencil_39_ld1_value = stencil_39_to_gp_362083.read();
	// Produce: stencil_39_FIFO_buf2022
	stencil_39_FIFO_buf2022_load_to_stencil_39_FIFO_buf20222_write_bundle_write(/* arg names */stencil_39_to_gp_362083_stencil_39_ld0_c__stencil_39_ld1_value, stencil_39_FIFO_buf2022, root, stencil_39_ld1, stencil_39_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_40_to_gp_3720855(stencil_40_cache& stencil_40, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_40_to_gp_372085, int root, int stencil_40_ld4, int stencil_40_ld3) {
  // Dynamic address computation

	// Consume: stencil_40
	auto stencil_40_stencil_40_ld3_c__stencil_40_ld4_value = stencil_40_store_to_stencil_40_to_gp_3720855_read_bundle_read(stencil_40/* source_delay */, root, stencil_40_ld4, stencil_40_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_40_to_gp_372085
	stencil_40_to_gp_372085.write(stencil_40_stencil_40_ld3_c__stencil_40_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_40244_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_39_to_gp_362083, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_40_to_gp_372085) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_40244__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_39_FIFO_buf2022_cache stencil_39_FIFO_buf2022;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_40_cache stencil_40;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167; store_to_stencil_40_to_gp_3720855[root = 0, stencil_40_ld4, stencil_40_ld3] -> [2 + stencil_40_ld4, 2 + stencil_40_ld3, 2] : 0 <= stencil_40_ld4 <= 165 and 0 <= stencil_40_ld3 <= 165; stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
//   { load_to_stencil_39_FIFO_buf20222[root = 0, stencil_39_ld1, stencil_39_ld0] -> [stencil_39_ld1, stencil_39_ld0, 0] : 0 <= stencil_39_ld1 <= 167 and 0 <= stencil_39_ld0 <= 167 }
// Condition for load_to_stencil_39_FIFO_buf20222(((i2 == 0) && (i0 >= 0) && (167 - i0 >= 0) && (i1 >= 0) && (167 - i1 >= 0)))
//   { store_to_stencil_40_to_gp_3720855[root = 0, stencil_40_ld4, stencil_40_ld3] -> [2 + stencil_40_ld4, 2 + stencil_40_ld3, 2] : 0 <= stencil_40_ld4 <= 165 and 0 <= stencil_40_ld3 <= 165 }
// Condition for store_to_stencil_40_to_gp_3720855(((-2 + i2 == 0) && (-2 + i0 >= 0) && (167 - i0 >= 0) && (-2 + i1 >= 0) && (167 - i1 >= 0)))
//   { stencil_40245_merged1930[root = 0, stencil_40244, stencil_40245] -> [2 + stencil_40244, 2 + stencil_40245, 1] : 0 <= stencil_40244 <= 165 and 0 <= stencil_40245 <= 165 }
// Condition for stencil_40245_merged1930(((-1 + i2 == 0) && (-2 + i0 >= 0) && (167 - i0 >= 0) && (-2 + i1 >= 0) && (167 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 167; c0 += 1)
  for (int c1 = 0; c1 <= 167; c1 += 1) {
    load_to_stencil_39_FIFO_buf20222(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_40245_merged1930(0, c0 - 2, c1 - 2);
      store_to_stencil_40_to_gp_3720855(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 167; c0 += 1)
	  for (int c1 = 0; c1 <= 167; c1 += 1) {
	    load_to_stencil_39_FIFO_buf20222(stencil_39_to_gp_362083 /* buf name */, stencil_39_FIFO_buf2022, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_40245_merged1930(stencil_39_FIFO_buf2022 /* buf name */, stencil_40, 0, c0 - 2, c1 - 2);
	      store_to_stencil_40_to_gp_3720855(stencil_40 /* buf name */, stencil_40_to_gp_372085, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_40244__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_39_to_gp_362083, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_40_to_gp_372085, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_40244_(stencil_39_to_gp_362083, stencil_40_to_gp_372085);
  }
}
#include "hw_classes.h"

struct stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9_cache {
	// RAM Box: {[0, 165], [0, 165]}
	// Capacity: 335
	// # of read delays: 9
  // 0, 1, 2, 166, 167, 168, 332, 333, 334
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 163> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 163> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_165() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_166() {
		return f6;
	}

	inline hw_uint<32>  peek_167() {
		return f8;
	}

	inline hw_uint<32>  peek_168() {
		return f10;
	}

	inline hw_uint<32>  peek_331() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_332() {
		return f12;
	}

	inline hw_uint<32>  peek_333() {
		return f14;
	}

	inline hw_uint<32>  peek_334() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 163
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 163 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 163
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 163 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_40_FIFO_buf2024_cache {
  // # of banks: 1
  stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9_cache stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9;
};



inline void stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_write(hw_uint<32> & stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12, stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_40_ld1, int stencil_40_ld0, int dynamic_address) {
  stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.push(stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12);
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_10_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_10 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[1 + stencil_41251, stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_333();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_11_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_11 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[2 + stencil_41251, stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_332();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_3_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_3 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[stencil_41251, 2 + stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_2();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_4_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_4 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[1 + stencil_41251, 2 + stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_1();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_5_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_5 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[2 + stencil_41251, 2 + stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_0();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_6_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_6 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[stencil_41251, 1 + stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_168();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_7_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_7 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[1 + stencil_41251, 1 + stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_167();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_8_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_8 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[2 + stencil_41251, 1 + stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_166();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

inline hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_9_select(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_40_FIFO_buf2024_stencil_41251_merged1933_9 read pattern: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> stencil_40_FIFO_buf2024[stencil_41251, stencil_41250] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Read schedule : { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  // Write schedule: { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
  auto value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12 = stencil_40_FIFO_buf2024.stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_merged_banks_9.peek_334();
  return value_stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_40_FIFO_buf20242_write
//	stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12
inline void stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_write_bundle_write(hw_uint<32>& load_to_stencil_40_FIFO_buf20242_write, stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_40_ld1, int stencil_40_ld0, int dynamic_address) {
	hw_uint<32>  stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_res = load_to_stencil_40_FIFO_buf20242_write.extract<0, 31>();
	stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_write(stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_12_res, stencil_40_FIFO_buf2024, root, stencil_40_ld1, stencil_40_ld0, dynamic_address);
}

// stencil_41251_merged1933_read
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_3
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_4
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_5
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_6
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_7
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_8
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_9
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_10
//	stencil_40_FIFO_buf2024_stencil_41251_merged1933_11
inline hw_uint<288> stencil_40_FIFO_buf2024_stencil_41251_merged1933_read_bundle_read(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_3
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_4
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_5
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_6
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_7
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_8
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_9
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_10
    // stencil_40_FIFO_buf2024_stencil_41251_merged1933_11

	hw_uint<288> result;
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_3_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_3_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<0, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_3_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_4_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_4_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<32, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_4_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_5_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_5_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<64, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_5_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_6_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_6_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<96, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_6_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_7_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_7_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<128, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_7_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_8_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_8_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<160, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_8_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_9_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_9_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<192, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_9_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_10_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_10_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<224, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_10_res);
	hw_uint<32>  stencil_40_FIFO_buf2024_stencil_41251_merged1933_11_res = stencil_40_FIFO_buf2024_stencil_41251_merged1933_11_select(stencil_40_FIFO_buf2024, root, stencil_41250, stencil_41251, dynamic_address);
	set_at<256, 288>(result, stencil_40_FIFO_buf2024_stencil_41251_merged1933_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_41_stencil_41251_merged1933_2_to_stencil_41_store_to_stencil_41_to_gp_3820865_1_cache {
	// RAM Box: {[0, 163], [0, 163]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_41_cache {
  // # of banks: 1
  stencil_41_stencil_41251_merged1933_2_to_stencil_41_store_to_stencil_41_to_gp_3820865_1_cache stencil_41_stencil_41251_merged1933_2_to_stencil_41_store_to_stencil_41_to_gp_3820865_1;
};



inline void stencil_41_stencil_41251_merged1933_2_write(hw_uint<32> & stencil_41_stencil_41251_merged1933_2, stencil_41_cache& stencil_41, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
  stencil_41.stencil_41_stencil_41251_merged1933_2_to_stencil_41_store_to_stencil_41_to_gp_3820865_1.push(stencil_41_stencil_41251_merged1933_2);
}

inline hw_uint<32>  stencil_41_store_to_stencil_41_to_gp_3820865_1_select(stencil_41_cache& stencil_41, int root, int stencil_41_ld4, int stencil_41_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_store_to_stencil_41_to_gp_3820865_1 read pattern: { store_to_stencil_41_to_gp_3820865[root = 0, stencil_41_ld4, stencil_41_ld3] -> stencil_41[stencil_41_ld3, stencil_41_ld4] : 0 <= stencil_41_ld4 <= 163 and 0 <= stencil_41_ld3 <= 163 }
  // Read schedule : { store_to_stencil_41_to_gp_3820865[root = 0, stencil_41_ld4, stencil_41_ld3] -> [2 + stencil_41_ld4, 2 + stencil_41_ld3, 2] : 0 <= stencil_41_ld4 <= 163 and 0 <= stencil_41_ld3 <= 163 }
  // Write schedule: { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
  auto value_stencil_41_stencil_41251_merged1933_2 = stencil_41.stencil_41_stencil_41251_merged1933_2_to_stencil_41_store_to_stencil_41_to_gp_3820865_1.peek(/* one reader or all rams */ 0);
  return value_stencil_41_stencil_41251_merged1933_2;
  return 0;
}

// # of bundles = 2
// stencil_41251_merged1933_write
//	stencil_41_stencil_41251_merged1933_2
inline void stencil_41_stencil_41251_merged1933_write_bundle_write(hw_uint<32>& stencil_41251_merged1933_write, stencil_41_cache& stencil_41, int root, int stencil_41250, int stencil_41251, int dynamic_address) {
	hw_uint<32>  stencil_41_stencil_41251_merged1933_2_res = stencil_41251_merged1933_write.extract<0, 31>();
	stencil_41_stencil_41251_merged1933_2_write(stencil_41_stencil_41251_merged1933_2_res, stencil_41, root, stencil_41250, stencil_41251, dynamic_address);
}

// store_to_stencil_41_to_gp_3820865_read
//	stencil_41_store_to_stencil_41_to_gp_3820865_1
inline hw_uint<32> stencil_41_store_to_stencil_41_to_gp_3820865_read_bundle_read(stencil_41_cache& stencil_41, int root, int stencil_41_ld4, int stencil_41_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_41_store_to_stencil_41_to_gp_3820865_1

	hw_uint<32> result;
	hw_uint<32>  stencil_41_store_to_stencil_41_to_gp_3820865_1_res = stencil_41_store_to_stencil_41_to_gp_3820865_1_select(stencil_41, root, stencil_41_ld4, stencil_41_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_41_store_to_stencil_41_to_gp_3820865_1_res);
	return result;
}

// Total re-use buffer capacity: 10688 bits


// Operation logic
inline void stencil_41251_merged1933(stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, stencil_41_cache& stencil_41, int root, int stencil_41250, int stencil_41251) {
  // Dynamic address computation

	// Consume: stencil_40_FIFO_buf2024
	auto stencil_40_FIFO_buf2024__lp_stencil_41251__p___m_18_rp___p___m_1_p_19_c________lp_stencil_41250__p___m_18_rp___p__1_p_19_value = stencil_40_FIFO_buf2024_stencil_41251_merged1933_read_bundle_read(stencil_40_FIFO_buf2024/* source_delay */, root, stencil_41250, stencil_41251, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_41251_cu1931(stencil_40_FIFO_buf2024__lp_stencil_41251__p___m_18_rp___p___m_1_p_19_c________lp_stencil_41250__p___m_18_rp___p__1_p_19_value);
	// Produce: stencil_41
	stencil_41_stencil_41251_merged1933_write_bundle_write(/* arg names */compute_result, stencil_41, root, stencil_41250, stencil_41251, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_40_FIFO_buf20242(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_40_to_gp_372085, stencil_40_FIFO_buf2024_cache& stencil_40_FIFO_buf2024, int root, int stencil_40_ld1, int stencil_40_ld0) {
  // Dynamic address computation

	// Consume: stencil_40_to_gp_372085
	auto stencil_40_to_gp_372085_stencil_40_ld0_c__stencil_40_ld1_value = stencil_40_to_gp_372085.read();
	// Produce: stencil_40_FIFO_buf2024
	stencil_40_FIFO_buf2024_load_to_stencil_40_FIFO_buf20242_write_bundle_write(/* arg names */stencil_40_to_gp_372085_stencil_40_ld0_c__stencil_40_ld1_value, stencil_40_FIFO_buf2024, root, stencil_40_ld1, stencil_40_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_41_to_gp_3820865(stencil_41_cache& stencil_41, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_41_to_gp_382086, int root, int stencil_41_ld4, int stencil_41_ld3) {
  // Dynamic address computation

	// Consume: stencil_41
	auto stencil_41_stencil_41_ld3_c__stencil_41_ld4_value = stencil_41_store_to_stencil_41_to_gp_3820865_read_bundle_read(stencil_41/* source_delay */, root, stencil_41_ld4, stencil_41_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_41_to_gp_382086
	stencil_41_to_gp_382086.write(stencil_41_stencil_41_ld3_c__stencil_41_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_41250_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_40_to_gp_372085, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_41_to_gp_382086) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_41250__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_40_FIFO_buf2024_cache stencil_40_FIFO_buf2024;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_41_cache stencil_41;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_41_to_gp_3820865[root = 0, stencil_41_ld4, stencil_41_ld3] -> [2 + stencil_41_ld4, 2 + stencil_41_ld3, 2] : 0 <= stencil_41_ld4 <= 163 and 0 <= stencil_41_ld3 <= 163; stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163; load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
//   { store_to_stencil_41_to_gp_3820865[root = 0, stencil_41_ld4, stencil_41_ld3] -> [2 + stencil_41_ld4, 2 + stencil_41_ld3, 2] : 0 <= stencil_41_ld4 <= 163 and 0 <= stencil_41_ld3 <= 163 }
// Condition for store_to_stencil_41_to_gp_3820865(((-2 + i2 == 0) && (-2 + i0 >= 0) && (165 - i0 >= 0) && (-2 + i1 >= 0) && (165 - i1 >= 0)))
//   { stencil_41251_merged1933[root = 0, stencil_41250, stencil_41251] -> [2 + stencil_41250, 2 + stencil_41251, 1] : 0 <= stencil_41250 <= 163 and 0 <= stencil_41251 <= 163 }
// Condition for stencil_41251_merged1933(((-1 + i2 == 0) && (-2 + i0 >= 0) && (165 - i0 >= 0) && (-2 + i1 >= 0) && (165 - i1 >= 0)))
//   { load_to_stencil_40_FIFO_buf20242[root = 0, stencil_40_ld1, stencil_40_ld0] -> [stencil_40_ld1, stencil_40_ld0, 0] : 0 <= stencil_40_ld1 <= 165 and 0 <= stencil_40_ld0 <= 165 }
// Condition for load_to_stencil_40_FIFO_buf20242(((i2 == 0) && (i0 >= 0) && (165 - i0 >= 0) && (i1 >= 0) && (165 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 165; c0 += 1)
  for (int c1 = 0; c1 <= 165; c1 += 1) {
    load_to_stencil_40_FIFO_buf20242(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_41251_merged1933(0, c0 - 2, c1 - 2);
      store_to_stencil_41_to_gp_3820865(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 165; c0 += 1)
	  for (int c1 = 0; c1 <= 165; c1 += 1) {
	    load_to_stencil_40_FIFO_buf20242(stencil_40_to_gp_372085 /* buf name */, stencil_40_FIFO_buf2024, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_41251_merged1933(stencil_40_FIFO_buf2024 /* buf name */, stencil_41, 0, c0 - 2, c1 - 2);
	      store_to_stencil_41_to_gp_3820865(stencil_41 /* buf name */, stencil_41_to_gp_382086, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_41250__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_40_to_gp_372085, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_41_to_gp_382086, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_41250_(stencil_40_to_gp_372085, stencil_41_to_gp_382086);
  }
}
#include "hw_classes.h"

struct stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9_cache {
	// RAM Box: {[0, 163], [0, 163]}
	// Capacity: 331
	// # of read delays: 9
  // 0, 1, 2, 164, 165, 166, 328, 329, 330
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 161> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 161> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_163() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_164() {
		return f6;
	}

	inline hw_uint<32>  peek_165() {
		return f8;
	}

	inline hw_uint<32>  peek_166() {
		return f10;
	}

	inline hw_uint<32>  peek_327() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_328() {
		return f12;
	}

	inline hw_uint<32>  peek_329() {
		return f14;
	}

	inline hw_uint<32>  peek_330() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 161
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 161 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 161
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 161 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_41_FIFO_buf2025_cache {
  // # of banks: 1
  stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9_cache stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9;
};



inline void stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_write(hw_uint<32> & stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12, stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_41_ld1, int stencil_41_ld0, int dynamic_address) {
  stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.push(stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12);
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_10_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_10 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[1 + stencil_42257, stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_329();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_11_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_11 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[2 + stencil_42257, stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_328();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_3_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_3 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[stencil_42257, 2 + stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_2();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_4_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_4 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[1 + stencil_42257, 2 + stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_1();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_5_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_5 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[2 + stencil_42257, 2 + stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_0();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_6_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_6 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[stencil_42257, 1 + stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_166();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_7_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_7 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[1 + stencil_42257, 1 + stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_165();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_8_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_8 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[2 + stencil_42257, 1 + stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_164();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

inline hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_9_select(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_41_FIFO_buf2025_stencil_42257_merged1936_9 read pattern: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> stencil_41_FIFO_buf2025[stencil_42257, stencil_42256] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Read schedule : { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  // Write schedule: { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
  auto value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12 = stencil_41_FIFO_buf2025.stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_merged_banks_9.peek_330();
  return value_stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_41_FIFO_buf20252_write
//	stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12
inline void stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_write_bundle_write(hw_uint<32>& load_to_stencil_41_FIFO_buf20252_write, stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_41_ld1, int stencil_41_ld0, int dynamic_address) {
	hw_uint<32>  stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_res = load_to_stencil_41_FIFO_buf20252_write.extract<0, 31>();
	stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_write(stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_12_res, stencil_41_FIFO_buf2025, root, stencil_41_ld1, stencil_41_ld0, dynamic_address);
}

// stencil_42257_merged1936_read
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_3
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_4
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_5
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_6
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_7
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_8
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_9
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_10
//	stencil_41_FIFO_buf2025_stencil_42257_merged1936_11
inline hw_uint<288> stencil_41_FIFO_buf2025_stencil_42257_merged1936_read_bundle_read(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_3
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_4
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_5
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_6
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_7
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_8
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_9
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_10
    // stencil_41_FIFO_buf2025_stencil_42257_merged1936_11

	hw_uint<288> result;
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_3_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_3_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<0, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_3_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_4_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_4_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<32, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_4_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_5_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_5_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<64, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_5_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_6_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_6_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<96, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_6_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_7_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_7_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<128, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_7_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_8_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_8_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<160, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_8_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_9_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_9_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<192, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_9_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_10_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_10_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<224, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_10_res);
	hw_uint<32>  stencil_41_FIFO_buf2025_stencil_42257_merged1936_11_res = stencil_41_FIFO_buf2025_stencil_42257_merged1936_11_select(stencil_41_FIFO_buf2025, root, stencil_42256, stencil_42257, dynamic_address);
	set_at<256, 288>(result, stencil_41_FIFO_buf2025_stencil_42257_merged1936_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_42_stencil_42257_merged1936_2_to_stencil_42_store_to_stencil_42_to_gp_4020875_1_cache {
	// RAM Box: {[0, 161], [0, 161]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_42_cache {
  // # of banks: 1
  stencil_42_stencil_42257_merged1936_2_to_stencil_42_store_to_stencil_42_to_gp_4020875_1_cache stencil_42_stencil_42257_merged1936_2_to_stencil_42_store_to_stencil_42_to_gp_4020875_1;
};



inline void stencil_42_stencil_42257_merged1936_2_write(hw_uint<32> & stencil_42_stencil_42257_merged1936_2, stencil_42_cache& stencil_42, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
  stencil_42.stencil_42_stencil_42257_merged1936_2_to_stencil_42_store_to_stencil_42_to_gp_4020875_1.push(stencil_42_stencil_42257_merged1936_2);
}

inline hw_uint<32>  stencil_42_store_to_stencil_42_to_gp_4020875_1_select(stencil_42_cache& stencil_42, int root, int stencil_42_ld4, int stencil_42_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_store_to_stencil_42_to_gp_4020875_1 read pattern: { store_to_stencil_42_to_gp_4020875[root = 0, stencil_42_ld4, stencil_42_ld3] -> stencil_42[stencil_42_ld3, stencil_42_ld4] : 0 <= stencil_42_ld4 <= 161 and 0 <= stencil_42_ld3 <= 161 }
  // Read schedule : { store_to_stencil_42_to_gp_4020875[root = 0, stencil_42_ld4, stencil_42_ld3] -> [2 + stencil_42_ld4, 2 + stencil_42_ld3, 2] : 0 <= stencil_42_ld4 <= 161 and 0 <= stencil_42_ld3 <= 161 }
  // Write schedule: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
  auto value_stencil_42_stencil_42257_merged1936_2 = stencil_42.stencil_42_stencil_42257_merged1936_2_to_stencil_42_store_to_stencil_42_to_gp_4020875_1.peek(/* one reader or all rams */ 0);
  return value_stencil_42_stencil_42257_merged1936_2;
  return 0;
}

// # of bundles = 2
// stencil_42257_merged1936_write
//	stencil_42_stencil_42257_merged1936_2
inline void stencil_42_stencil_42257_merged1936_write_bundle_write(hw_uint<32>& stencil_42257_merged1936_write, stencil_42_cache& stencil_42, int root, int stencil_42256, int stencil_42257, int dynamic_address) {
	hw_uint<32>  stencil_42_stencil_42257_merged1936_2_res = stencil_42257_merged1936_write.extract<0, 31>();
	stencil_42_stencil_42257_merged1936_2_write(stencil_42_stencil_42257_merged1936_2_res, stencil_42, root, stencil_42256, stencil_42257, dynamic_address);
}

// store_to_stencil_42_to_gp_4020875_read
//	stencil_42_store_to_stencil_42_to_gp_4020875_1
inline hw_uint<32> stencil_42_store_to_stencil_42_to_gp_4020875_read_bundle_read(stencil_42_cache& stencil_42, int root, int stencil_42_ld4, int stencil_42_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_42_store_to_stencil_42_to_gp_4020875_1

	hw_uint<32> result;
	hw_uint<32>  stencil_42_store_to_stencil_42_to_gp_4020875_1_res = stencil_42_store_to_stencil_42_to_gp_4020875_1_select(stencil_42, root, stencil_42_ld4, stencil_42_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_42_store_to_stencil_42_to_gp_4020875_1_res);
	return result;
}

// Total re-use buffer capacity: 10560 bits


// Operation logic
inline void stencil_42257_merged1936(stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, stencil_42_cache& stencil_42, int root, int stencil_42256, int stencil_42257) {
  // Dynamic address computation

	// Consume: stencil_41_FIFO_buf2025
	auto stencil_41_FIFO_buf2025__lp_stencil_42257__p___m_17_rp___p___m_1_p_18_c________lp_stencil_42256__p___m_17_rp___p__1_p_18_value = stencil_41_FIFO_buf2025_stencil_42257_merged1936_read_bundle_read(stencil_41_FIFO_buf2025/* source_delay */, root, stencil_42256, stencil_42257, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_42257_cu1934(stencil_41_FIFO_buf2025__lp_stencil_42257__p___m_17_rp___p___m_1_p_18_c________lp_stencil_42256__p___m_17_rp___p__1_p_18_value);
	// Produce: stencil_42
	stencil_42_stencil_42257_merged1936_write_bundle_write(/* arg names */compute_result, stencil_42, root, stencil_42256, stencil_42257, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_41_FIFO_buf20252(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_41_to_gp_382086, stencil_41_FIFO_buf2025_cache& stencil_41_FIFO_buf2025, int root, int stencil_41_ld1, int stencil_41_ld0) {
  // Dynamic address computation

	// Consume: stencil_41_to_gp_382086
	auto stencil_41_to_gp_382086_stencil_41_ld0_c__stencil_41_ld1_value = stencil_41_to_gp_382086.read();
	// Produce: stencil_41_FIFO_buf2025
	stencil_41_FIFO_buf2025_load_to_stencil_41_FIFO_buf20252_write_bundle_write(/* arg names */stencil_41_to_gp_382086_stencil_41_ld0_c__stencil_41_ld1_value, stencil_41_FIFO_buf2025, root, stencil_41_ld1, stencil_41_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_42_to_gp_4020875(stencil_42_cache& stencil_42, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_42_to_gp_402087, int root, int stencil_42_ld4, int stencil_42_ld3) {
  // Dynamic address computation

	// Consume: stencil_42
	auto stencil_42_stencil_42_ld3_c__stencil_42_ld4_value = stencil_42_store_to_stencil_42_to_gp_4020875_read_bundle_read(stencil_42/* source_delay */, root, stencil_42_ld4, stencil_42_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_42_to_gp_402087
	stencil_42_to_gp_402087.write(stencil_42_stencil_42_ld3_c__stencil_42_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_42256_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_41_to_gp_382086, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_42_to_gp_402087) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_42256__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_41_FIFO_buf2025_cache stencil_41_FIFO_buf2025;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_42_cache stencil_42;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161; store_to_stencil_42_to_gp_4020875[root = 0, stencil_42_ld4, stencil_42_ld3] -> [2 + stencil_42_ld4, 2 + stencil_42_ld3, 2] : 0 <= stencil_42_ld4 <= 161 and 0 <= stencil_42_ld3 <= 161; load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
//   { stencil_42257_merged1936[root = 0, stencil_42256, stencil_42257] -> [2 + stencil_42256, 2 + stencil_42257, 1] : 0 <= stencil_42256 <= 161 and 0 <= stencil_42257 <= 161 }
// Condition for stencil_42257_merged1936(((-1 + i2 == 0) && (-2 + i0 >= 0) && (163 - i0 >= 0) && (-2 + i1 >= 0) && (163 - i1 >= 0)))
//   { store_to_stencil_42_to_gp_4020875[root = 0, stencil_42_ld4, stencil_42_ld3] -> [2 + stencil_42_ld4, 2 + stencil_42_ld3, 2] : 0 <= stencil_42_ld4 <= 161 and 0 <= stencil_42_ld3 <= 161 }
// Condition for store_to_stencil_42_to_gp_4020875(((-2 + i2 == 0) && (-2 + i0 >= 0) && (163 - i0 >= 0) && (-2 + i1 >= 0) && (163 - i1 >= 0)))
//   { load_to_stencil_41_FIFO_buf20252[root = 0, stencil_41_ld1, stencil_41_ld0] -> [stencil_41_ld1, stencil_41_ld0, 0] : 0 <= stencil_41_ld1 <= 163 and 0 <= stencil_41_ld0 <= 163 }
// Condition for load_to_stencil_41_FIFO_buf20252(((i2 == 0) && (i0 >= 0) && (163 - i0 >= 0) && (i1 >= 0) && (163 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 163; c0 += 1)
  for (int c1 = 0; c1 <= 163; c1 += 1) {
    load_to_stencil_41_FIFO_buf20252(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_42257_merged1936(0, c0 - 2, c1 - 2);
      store_to_stencil_42_to_gp_4020875(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 163; c0 += 1)
	  for (int c1 = 0; c1 <= 163; c1 += 1) {
	    load_to_stencil_41_FIFO_buf20252(stencil_41_to_gp_382086 /* buf name */, stencil_41_FIFO_buf2025, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_42257_merged1936(stencil_41_FIFO_buf2025 /* buf name */, stencil_42, 0, c0 - 2, c1 - 2);
	      store_to_stencil_42_to_gp_4020875(stencil_42 /* buf name */, stencil_42_to_gp_402087, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_42256__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_41_to_gp_382086, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_42_to_gp_402087, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_42256_(stencil_41_to_gp_382086, stencil_42_to_gp_402087);
  }
}
#include "hw_classes.h"

struct stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9_cache {
	// RAM Box: {[0, 239], [0, 239]}
	// Capacity: 483
	// # of read delays: 9
  // 0, 1, 2, 240, 241, 242, 480, 481, 482
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 237> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 237> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_239() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_240() {
		return f6;
	}

	inline hw_uint<32>  peek_241() {
		return f8;
	}

	inline hw_uint<32>  peek_242() {
		return f10;
	}

	inline hw_uint<32>  peek_479() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_480() {
		return f12;
	}

	inline hw_uint<32>  peek_481() {
		return f14;
	}

	inline hw_uint<32>  peek_482() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 237
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 237 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 237
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 237 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_3_FIFO_buf2012_cache {
  // # of banks: 1
  stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9_cache stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9;
};



inline void stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_write(hw_uint<32> & stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12, stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_3_ld1, int stencil_3_ld0, int dynamic_address) {
  stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.push(stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12);
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_10_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_10 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[1 + stencil_429, stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_481();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_11_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_11 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[2 + stencil_429, stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_480();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_3_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_3 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[stencil_429, 2 + stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_2();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_4_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_4 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[1 + stencil_429, 2 + stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_1();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_5_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_5 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[2 + stencil_429, 2 + stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_0();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_6_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_6 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[stencil_429, 1 + stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_242();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_7_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_7 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[1 + stencil_429, 1 + stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_241();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_8_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_8 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[2 + stencil_429, 1 + stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_240();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

inline hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_9_select(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_3_FIFO_buf2012_stencil_429_merged1822_9 read pattern: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> stencil_3_FIFO_buf2012[stencil_429, stencil_428] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Read schedule : { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  // Write schedule: { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
  auto value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12 = stencil_3_FIFO_buf2012.stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_merged_banks_9.peek_482();
  return value_stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_3_FIFO_buf20122_write
//	stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12
inline void stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_write_bundle_write(hw_uint<32>& load_to_stencil_3_FIFO_buf20122_write, stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_3_ld1, int stencil_3_ld0, int dynamic_address) {
	hw_uint<32>  stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_res = load_to_stencil_3_FIFO_buf20122_write.extract<0, 31>();
	stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_write(stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_12_res, stencil_3_FIFO_buf2012, root, stencil_3_ld1, stencil_3_ld0, dynamic_address);
}

// stencil_429_merged1822_read
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_3
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_4
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_5
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_6
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_7
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_8
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_9
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_10
//	stencil_3_FIFO_buf2012_stencil_429_merged1822_11
inline hw_uint<288> stencil_3_FIFO_buf2012_stencil_429_merged1822_read_bundle_read(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_428, int stencil_429, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_3
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_4
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_5
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_6
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_7
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_8
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_9
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_10
    // stencil_3_FIFO_buf2012_stencil_429_merged1822_11

	hw_uint<288> result;
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_3_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_3_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<0, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_3_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_4_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_4_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<32, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_4_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_5_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_5_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<64, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_5_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_6_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_6_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<96, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_6_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_7_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_7_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<128, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_7_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_8_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_8_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<160, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_8_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_9_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_9_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<192, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_9_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_10_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_10_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<224, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_10_res);
	hw_uint<32>  stencil_3_FIFO_buf2012_stencil_429_merged1822_11_res = stencil_3_FIFO_buf2012_stencil_429_merged1822_11_select(stencil_3_FIFO_buf2012, root, stencil_428, stencil_429, dynamic_address);
	set_at<256, 288>(result, stencil_3_FIFO_buf2012_stencil_429_merged1822_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_4_stencil_429_merged1822_2_to_stencil_4_store_to_stencil_4_to_gp_5120845_1_cache {
	// RAM Box: {[0, 237], [0, 237]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_4_cache {
  // # of banks: 1
  stencil_4_stencil_429_merged1822_2_to_stencil_4_store_to_stencil_4_to_gp_5120845_1_cache stencil_4_stencil_429_merged1822_2_to_stencil_4_store_to_stencil_4_to_gp_5120845_1;
};



inline void stencil_4_stencil_429_merged1822_2_write(hw_uint<32> & stencil_4_stencil_429_merged1822_2, stencil_4_cache& stencil_4, int root, int stencil_428, int stencil_429, int dynamic_address) {
  stencil_4.stencil_4_stencil_429_merged1822_2_to_stencil_4_store_to_stencil_4_to_gp_5120845_1.push(stencil_4_stencil_429_merged1822_2);
}

inline hw_uint<32>  stencil_4_store_to_stencil_4_to_gp_5120845_1_select(stencil_4_cache& stencil_4, int root, int stencil_4_ld4, int stencil_4_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_store_to_stencil_4_to_gp_5120845_1 read pattern: { store_to_stencil_4_to_gp_5120845[root = 0, stencil_4_ld4, stencil_4_ld3] -> stencil_4[stencil_4_ld3, stencil_4_ld4] : 0 <= stencil_4_ld4 <= 237 and 0 <= stencil_4_ld3 <= 237 }
  // Read schedule : { store_to_stencil_4_to_gp_5120845[root = 0, stencil_4_ld4, stencil_4_ld3] -> [2 + stencil_4_ld4, 2 + stencil_4_ld3, 2] : 0 <= stencil_4_ld4 <= 237 and 0 <= stencil_4_ld3 <= 237 }
  // Write schedule: { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
  auto value_stencil_4_stencil_429_merged1822_2 = stencil_4.stencil_4_stencil_429_merged1822_2_to_stencil_4_store_to_stencil_4_to_gp_5120845_1.peek(/* one reader or all rams */ 0);
  return value_stencil_4_stencil_429_merged1822_2;
  return 0;
}

// # of bundles = 2
// stencil_429_merged1822_write
//	stencil_4_stencil_429_merged1822_2
inline void stencil_4_stencil_429_merged1822_write_bundle_write(hw_uint<32>& stencil_429_merged1822_write, stencil_4_cache& stencil_4, int root, int stencil_428, int stencil_429, int dynamic_address) {
	hw_uint<32>  stencil_4_stencil_429_merged1822_2_res = stencil_429_merged1822_write.extract<0, 31>();
	stencil_4_stencil_429_merged1822_2_write(stencil_4_stencil_429_merged1822_2_res, stencil_4, root, stencil_428, stencil_429, dynamic_address);
}

// store_to_stencil_4_to_gp_5120845_read
//	stencil_4_store_to_stencil_4_to_gp_5120845_1
inline hw_uint<32> stencil_4_store_to_stencil_4_to_gp_5120845_read_bundle_read(stencil_4_cache& stencil_4, int root, int stencil_4_ld4, int stencil_4_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_4_store_to_stencil_4_to_gp_5120845_1

	hw_uint<32> result;
	hw_uint<32>  stencil_4_store_to_stencil_4_to_gp_5120845_1_res = stencil_4_store_to_stencil_4_to_gp_5120845_1_select(stencil_4, root, stencil_4_ld4, stencil_4_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_4_store_to_stencil_4_to_gp_5120845_1_res);
	return result;
}

// Total re-use buffer capacity: 15424 bits


// Operation logic
inline void stencil_429_merged1822(stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, stencil_4_cache& stencil_4, int root, int stencil_428, int stencil_429) {
  // Dynamic address computation

	// Consume: stencil_3_FIFO_buf2012
	auto stencil_3_FIFO_buf2012__lp_stencil_429__p___m_55_rp___p___m_1_p_56_c________lp_stencil_428__p___m_55_rp___p__1_p_56_value = stencil_3_FIFO_buf2012_stencil_429_merged1822_read_bundle_read(stencil_3_FIFO_buf2012/* source_delay */, root, stencil_428, stencil_429, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_429_cu1820(stencil_3_FIFO_buf2012__lp_stencil_429__p___m_55_rp___p___m_1_p_56_c________lp_stencil_428__p___m_55_rp___p__1_p_56_value);
	// Produce: stencil_4
	stencil_4_stencil_429_merged1822_write_bundle_write(/* arg names */compute_result, stencil_4, root, stencil_428, stencil_429, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_3_FIFO_buf20122(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_3_to_gp_392073, stencil_3_FIFO_buf2012_cache& stencil_3_FIFO_buf2012, int root, int stencil_3_ld1, int stencil_3_ld0) {
  // Dynamic address computation

	// Consume: stencil_3_to_gp_392073
	auto stencil_3_to_gp_392073_stencil_3_ld0_c__stencil_3_ld1_value = stencil_3_to_gp_392073.read();
	// Produce: stencil_3_FIFO_buf2012
	stencil_3_FIFO_buf2012_load_to_stencil_3_FIFO_buf20122_write_bundle_write(/* arg names */stencil_3_to_gp_392073_stencil_3_ld0_c__stencil_3_ld1_value, stencil_3_FIFO_buf2012, root, stencil_3_ld1, stencil_3_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_4_to_gp_5120845(stencil_4_cache& stencil_4, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_4_to_gp_512084, int root, int stencil_4_ld4, int stencil_4_ld3) {
  // Dynamic address computation

	// Consume: stencil_4
	auto stencil_4_stencil_4_ld3_c__stencil_4_ld4_value = stencil_4_store_to_stencil_4_to_gp_5120845_read_bundle_read(stencil_4/* source_delay */, root, stencil_4_ld4, stencil_4_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_4_to_gp_512084
	stencil_4_to_gp_512084.write(stencil_4_stencil_4_ld3_c__stencil_4_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_428_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_3_to_gp_392073, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_4_to_gp_512084) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_428__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_3_FIFO_buf2012_cache stencil_3_FIFO_buf2012;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_4_cache stencil_4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_4_to_gp_5120845[root = 0, stencil_4_ld4, stencil_4_ld3] -> [2 + stencil_4_ld4, 2 + stencil_4_ld3, 2] : 0 <= stencil_4_ld4 <= 237 and 0 <= stencil_4_ld3 <= 237; stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237; load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
//   { store_to_stencil_4_to_gp_5120845[root = 0, stencil_4_ld4, stencil_4_ld3] -> [2 + stencil_4_ld4, 2 + stencil_4_ld3, 2] : 0 <= stencil_4_ld4 <= 237 and 0 <= stencil_4_ld3 <= 237 }
// Condition for store_to_stencil_4_to_gp_5120845(((-2 + i2 == 0) && (-2 + i0 >= 0) && (239 - i0 >= 0) && (-2 + i1 >= 0) && (239 - i1 >= 0)))
//   { stencil_429_merged1822[root = 0, stencil_428, stencil_429] -> [2 + stencil_428, 2 + stencil_429, 1] : 0 <= stencil_428 <= 237 and 0 <= stencil_429 <= 237 }
// Condition for stencil_429_merged1822(((-1 + i2 == 0) && (-2 + i0 >= 0) && (239 - i0 >= 0) && (-2 + i1 >= 0) && (239 - i1 >= 0)))
//   { load_to_stencil_3_FIFO_buf20122[root = 0, stencil_3_ld1, stencil_3_ld0] -> [stencil_3_ld1, stencil_3_ld0, 0] : 0 <= stencil_3_ld1 <= 239 and 0 <= stencil_3_ld0 <= 239 }
// Condition for load_to_stencil_3_FIFO_buf20122(((i2 == 0) && (i0 >= 0) && (239 - i0 >= 0) && (i1 >= 0) && (239 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 239; c0 += 1)
  for (int c1 = 0; c1 <= 239; c1 += 1) {
    load_to_stencil_3_FIFO_buf20122(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_429_merged1822(0, c0 - 2, c1 - 2);
      store_to_stencil_4_to_gp_5120845(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 239; c0 += 1)
	  for (int c1 = 0; c1 <= 239; c1 += 1) {
	    load_to_stencil_3_FIFO_buf20122(stencil_3_to_gp_392073 /* buf name */, stencil_3_FIFO_buf2012, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_429_merged1822(stencil_3_FIFO_buf2012 /* buf name */, stencil_4, 0, c0 - 2, c1 - 2);
	      store_to_stencil_4_to_gp_5120845(stencil_4 /* buf name */, stencil_4_to_gp_512084, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_428__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_3_to_gp_392073, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_4_to_gp_512084, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_428_(stencil_3_to_gp_392073, stencil_4_to_gp_512084);
  }
}
#include "hw_classes.h"

struct stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9_cache {
	// RAM Box: {[0, 245], [0, 245]}
	// Capacity: 495
	// # of read delays: 9
  // 0, 1, 2, 246, 247, 248, 492, 493, 494
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 243> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 243> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_245() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_246() {
		return f6;
	}

	inline hw_uint<32>  peek_247() {
		return f8;
	}

	inline hw_uint<32>  peek_248() {
		return f10;
	}

	inline hw_uint<32>  peek_491() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_492() {
		return f12;
	}

	inline hw_uint<32>  peek_493() {
		return f14;
	}

	inline hw_uint<32>  peek_494() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 243
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 243 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 243
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 243 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_0_FIFO_buf1989_cache {
  // # of banks: 1
  stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9_cache stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9;
};



inline void stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_write(hw_uint<32> & stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12, stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_0_ld1, int stencil_0_ld0, int dynamic_address) {
  stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.push(stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12);
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_10_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_10 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[1 + stencil_111, stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_493();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_11_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_11 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[2 + stencil_111, stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_492();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_3_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_3 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[stencil_111, 2 + stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_2();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_4_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_4 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[1 + stencil_111, 2 + stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_1();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_5_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_5 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[2 + stencil_111, 2 + stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_0();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_6_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_6 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[stencil_111, 1 + stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_248();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_7_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_7 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[1 + stencil_111, 1 + stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_247();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_8_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_8 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[2 + stencil_111, 1 + stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_246();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

inline hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_9_select(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_0_FIFO_buf1989_stencil_111_merged1813_9 read pattern: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> stencil_0_FIFO_buf1989[stencil_111, stencil_110] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Read schedule : { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  // Write schedule: { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
  auto value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12 = stencil_0_FIFO_buf1989.stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_merged_banks_9.peek_494();
  return value_stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_0_FIFO_buf19892_write
//	stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12
inline void stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_write_bundle_write(hw_uint<32>& load_to_stencil_0_FIFO_buf19892_write, stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_0_ld1, int stencil_0_ld0, int dynamic_address) {
	hw_uint<32>  stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_res = load_to_stencil_0_FIFO_buf19892_write.extract<0, 31>();
	stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_write(stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_12_res, stencil_0_FIFO_buf1989, root, stencil_0_ld1, stencil_0_ld0, dynamic_address);
}

// stencil_111_merged1813_read
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_3
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_4
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_5
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_6
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_7
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_8
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_9
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_10
//	stencil_0_FIFO_buf1989_stencil_111_merged1813_11
inline hw_uint<288> stencil_0_FIFO_buf1989_stencil_111_merged1813_read_bundle_read(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_110, int stencil_111, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_3
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_4
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_5
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_6
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_7
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_8
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_9
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_10
    // stencil_0_FIFO_buf1989_stencil_111_merged1813_11

	hw_uint<288> result;
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_3_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_3_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<0, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_3_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_4_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_4_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<32, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_4_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_5_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_5_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<64, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_5_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_6_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_6_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<96, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_6_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_7_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_7_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<128, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_7_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_8_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_8_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<160, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_8_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_9_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_9_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<192, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_9_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_10_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_10_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<224, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_10_res);
	hw_uint<32>  stencil_0_FIFO_buf1989_stencil_111_merged1813_11_res = stencil_0_FIFO_buf1989_stencil_111_merged1813_11_select(stencil_0_FIFO_buf1989, root, stencil_110, stencil_111, dynamic_address);
	set_at<256, 288>(result, stencil_0_FIFO_buf1989_stencil_111_merged1813_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_1_stencil_111_merged1813_2_to_stencil_1_store_to_stencil_1_to_gp_1620515_1_cache {
	// RAM Box: {[0, 243], [0, 243]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_1_cache {
  // # of banks: 1
  stencil_1_stencil_111_merged1813_2_to_stencil_1_store_to_stencil_1_to_gp_1620515_1_cache stencil_1_stencil_111_merged1813_2_to_stencil_1_store_to_stencil_1_to_gp_1620515_1;
};



inline void stencil_1_stencil_111_merged1813_2_write(hw_uint<32> & stencil_1_stencil_111_merged1813_2, stencil_1_cache& stencil_1, int root, int stencil_110, int stencil_111, int dynamic_address) {
  stencil_1.stencil_1_stencil_111_merged1813_2_to_stencil_1_store_to_stencil_1_to_gp_1620515_1.push(stencil_1_stencil_111_merged1813_2);
}

inline hw_uint<32>  stencil_1_store_to_stencil_1_to_gp_1620515_1_select(stencil_1_cache& stencil_1, int root, int stencil_1_ld4, int stencil_1_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_1_store_to_stencil_1_to_gp_1620515_1 read pattern: { store_to_stencil_1_to_gp_1620515[root = 0, stencil_1_ld4, stencil_1_ld3] -> stencil_1[stencil_1_ld3, stencil_1_ld4] : 0 <= stencil_1_ld4 <= 243 and 0 <= stencil_1_ld3 <= 243 }
  // Read schedule : { store_to_stencil_1_to_gp_1620515[root = 0, stencil_1_ld4, stencil_1_ld3] -> [2 + stencil_1_ld4, 2 + stencil_1_ld3, 2] : 0 <= stencil_1_ld4 <= 243 and 0 <= stencil_1_ld3 <= 243 }
  // Write schedule: { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
  auto value_stencil_1_stencil_111_merged1813_2 = stencil_1.stencil_1_stencil_111_merged1813_2_to_stencil_1_store_to_stencil_1_to_gp_1620515_1.peek(/* one reader or all rams */ 0);
  return value_stencil_1_stencil_111_merged1813_2;
  return 0;
}

// # of bundles = 2
// stencil_111_merged1813_write
//	stencil_1_stencil_111_merged1813_2
inline void stencil_1_stencil_111_merged1813_write_bundle_write(hw_uint<32>& stencil_111_merged1813_write, stencil_1_cache& stencil_1, int root, int stencil_110, int stencil_111, int dynamic_address) {
	hw_uint<32>  stencil_1_stencil_111_merged1813_2_res = stencil_111_merged1813_write.extract<0, 31>();
	stencil_1_stencil_111_merged1813_2_write(stencil_1_stencil_111_merged1813_2_res, stencil_1, root, stencil_110, stencil_111, dynamic_address);
}

// store_to_stencil_1_to_gp_1620515_read
//	stencil_1_store_to_stencil_1_to_gp_1620515_1
inline hw_uint<32> stencil_1_store_to_stencil_1_to_gp_1620515_read_bundle_read(stencil_1_cache& stencil_1, int root, int stencil_1_ld4, int stencil_1_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_1_store_to_stencil_1_to_gp_1620515_1

	hw_uint<32> result;
	hw_uint<32>  stencil_1_store_to_stencil_1_to_gp_1620515_1_res = stencil_1_store_to_stencil_1_to_gp_1620515_1_select(stencil_1, root, stencil_1_ld4, stencil_1_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_1_store_to_stencil_1_to_gp_1620515_1_res);
	return result;
}

// Total re-use buffer capacity: 15808 bits


// Operation logic
inline void stencil_111_merged1813(stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, stencil_1_cache& stencil_1, int root, int stencil_110, int stencil_111) {
  // Dynamic address computation

	// Consume: stencil_0_FIFO_buf1989
	auto stencil_0_FIFO_buf1989__lp_stencil_111__p___m_58_rp___p___m_1_p_59_c________lp_stencil_110__p___m_58_rp___p__1_p_59_value = stencil_0_FIFO_buf1989_stencil_111_merged1813_read_bundle_read(stencil_0_FIFO_buf1989/* source_delay */, root, stencil_110, stencil_111, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_111_cu1811(stencil_0_FIFO_buf1989__lp_stencil_111__p___m_58_rp___p___m_1_p_59_c________lp_stencil_110__p___m_58_rp___p__1_p_59_value);
	// Produce: stencil_1
	stencil_1_stencil_111_merged1813_write_bundle_write(/* arg names */compute_result, stencil_1, root, stencil_110, stencil_111, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_0_FIFO_buf19892(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_0_to_gp_42050, stencil_0_FIFO_buf1989_cache& stencil_0_FIFO_buf1989, int root, int stencil_0_ld1, int stencil_0_ld0) {
  // Dynamic address computation

	// Consume: stencil_0_to_gp_42050
	auto stencil_0_to_gp_42050_stencil_0_ld0_c__stencil_0_ld1_value = stencil_0_to_gp_42050.read();
	// Produce: stencil_0_FIFO_buf1989
	stencil_0_FIFO_buf1989_load_to_stencil_0_FIFO_buf19892_write_bundle_write(/* arg names */stencil_0_to_gp_42050_stencil_0_ld0_c__stencil_0_ld1_value, stencil_0_FIFO_buf1989, root, stencil_0_ld1, stencil_0_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_1_to_gp_1620515(stencil_1_cache& stencil_1, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_1_to_gp_162051, int root, int stencil_1_ld4, int stencil_1_ld3) {
  // Dynamic address computation

	// Consume: stencil_1
	auto stencil_1_stencil_1_ld3_c__stencil_1_ld4_value = stencil_1_store_to_stencil_1_to_gp_1620515_read_bundle_read(stencil_1/* source_delay */, root, stencil_1_ld4, stencil_1_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_1_to_gp_162051
	stencil_1_to_gp_162051.write(stencil_1_stencil_1_ld3_c__stencil_1_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_110_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_0_to_gp_42050, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_1_to_gp_162051) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_110__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_0_FIFO_buf1989_cache stencil_0_FIFO_buf1989;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_1_cache stencil_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_1_to_gp_1620515[root = 0, stencil_1_ld4, stencil_1_ld3] -> [2 + stencil_1_ld4, 2 + stencil_1_ld3, 2] : 0 <= stencil_1_ld4 <= 243 and 0 <= stencil_1_ld3 <= 243; load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245; stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
//   { store_to_stencil_1_to_gp_1620515[root = 0, stencil_1_ld4, stencil_1_ld3] -> [2 + stencil_1_ld4, 2 + stencil_1_ld3, 2] : 0 <= stencil_1_ld4 <= 243 and 0 <= stencil_1_ld3 <= 243 }
// Condition for store_to_stencil_1_to_gp_1620515(((-2 + i2 == 0) && (-2 + i0 >= 0) && (245 - i0 >= 0) && (-2 + i1 >= 0) && (245 - i1 >= 0)))
//   { load_to_stencil_0_FIFO_buf19892[root = 0, stencil_0_ld1, stencil_0_ld0] -> [stencil_0_ld1, stencil_0_ld0, 0] : 0 <= stencil_0_ld1 <= 245 and 0 <= stencil_0_ld0 <= 245 }
// Condition for load_to_stencil_0_FIFO_buf19892(((i2 == 0) && (i0 >= 0) && (245 - i0 >= 0) && (i1 >= 0) && (245 - i1 >= 0)))
//   { stencil_111_merged1813[root = 0, stencil_110, stencil_111] -> [2 + stencil_110, 2 + stencil_111, 1] : 0 <= stencil_110 <= 243 and 0 <= stencil_111 <= 243 }
// Condition for stencil_111_merged1813(((-1 + i2 == 0) && (-2 + i0 >= 0) && (245 - i0 >= 0) && (-2 + i1 >= 0) && (245 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 245; c0 += 1)
  for (int c1 = 0; c1 <= 245; c1 += 1) {
    load_to_stencil_0_FIFO_buf19892(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_111_merged1813(0, c0 - 2, c1 - 2);
      store_to_stencil_1_to_gp_1620515(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 245; c0 += 1)
	  for (int c1 = 0; c1 <= 245; c1 += 1) {
	    load_to_stencil_0_FIFO_buf19892(stencil_0_to_gp_42050 /* buf name */, stencil_0_FIFO_buf1989, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_111_merged1813(stencil_0_FIFO_buf1989 /* buf name */, stencil_1, 0, c0 - 2, c1 - 2);
	      store_to_stencil_1_to_gp_1620515(stencil_1 /* buf name */, stencil_1_to_gp_162051, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_110__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_0_to_gp_42050, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_1_to_gp_162051, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_110_(stencil_0_to_gp_42050, stencil_1_to_gp_162051);
  }
}
#include "hw_classes.h"

struct stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9_cache {
	// RAM Box: {[0, 161], [0, 161]}
	// Capacity: 327
	// # of read delays: 9
  // 0, 1, 2, 162, 163, 164, 324, 325, 326
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 159> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 159> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_161() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_162() {
		return f6;
	}

	inline hw_uint<32>  peek_163() {
		return f8;
	}

	inline hw_uint<32>  peek_164() {
		return f10;
	}

	inline hw_uint<32>  peek_323() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_324() {
		return f12;
	}

	inline hw_uint<32>  peek_325() {
		return f14;
	}

	inline hw_uint<32>  peek_326() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 159
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 159 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 159
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 159 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_42_FIFO_buf2026_cache {
  // # of banks: 1
  stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9_cache stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9;
};



inline void stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_write(hw_uint<32> & stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12, stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_42_ld1, int stencil_42_ld0, int dynamic_address) {
  stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.push(stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12);
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_10_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_10 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[1 + stencil_43263, stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_325();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_11_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_11 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[2 + stencil_43263, stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_324();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_3_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_3 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[stencil_43263, 2 + stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_2();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_4_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_4 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[1 + stencil_43263, 2 + stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_1();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_5_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_5 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[2 + stencil_43263, 2 + stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_0();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_6_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_6 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[stencil_43263, 1 + stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_164();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_7_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_7 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[1 + stencil_43263, 1 + stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_163();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_8_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_8 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[2 + stencil_43263, 1 + stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_162();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

inline hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_9_select(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_42_FIFO_buf2026_stencil_43263_merged1939_9 read pattern: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> stencil_42_FIFO_buf2026[stencil_43263, stencil_43262] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Read schedule : { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  // Write schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
  auto value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12 = stencil_42_FIFO_buf2026.stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_merged_banks_9.peek_326();
  return value_stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_42_FIFO_buf20262_write
//	stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12
inline void stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_write_bundle_write(hw_uint<32>& load_to_stencil_42_FIFO_buf20262_write, stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_42_ld1, int stencil_42_ld0, int dynamic_address) {
	hw_uint<32>  stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_res = load_to_stencil_42_FIFO_buf20262_write.extract<0, 31>();
	stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_write(stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_12_res, stencil_42_FIFO_buf2026, root, stencil_42_ld1, stencil_42_ld0, dynamic_address);
}

// stencil_43263_merged1939_read
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_3
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_4
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_5
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_6
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_7
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_8
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_9
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_10
//	stencil_42_FIFO_buf2026_stencil_43263_merged1939_11
inline hw_uint<288> stencil_42_FIFO_buf2026_stencil_43263_merged1939_read_bundle_read(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_3
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_4
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_5
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_6
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_7
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_8
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_9
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_10
    // stencil_42_FIFO_buf2026_stencil_43263_merged1939_11

	hw_uint<288> result;
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_3_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_3_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<0, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_3_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_4_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_4_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<32, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_4_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_5_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_5_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<64, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_5_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_6_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_6_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<96, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_6_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_7_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_7_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<128, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_7_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_8_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_8_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<160, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_8_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_9_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_9_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<192, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_9_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_10_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_10_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<224, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_10_res);
	hw_uint<32>  stencil_42_FIFO_buf2026_stencil_43263_merged1939_11_res = stencil_42_FIFO_buf2026_stencil_43263_merged1939_11_select(stencil_42_FIFO_buf2026, root, stencil_43262, stencil_43263, dynamic_address);
	set_at<256, 288>(result, stencil_42_FIFO_buf2026_stencil_43263_merged1939_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_43_stencil_43263_merged1939_2_to_stencil_43_store_to_stencil_43_to_gp_4120885_1_cache {
	// RAM Box: {[0, 159], [0, 159]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_43_cache {
  // # of banks: 1
  stencil_43_stencil_43263_merged1939_2_to_stencil_43_store_to_stencil_43_to_gp_4120885_1_cache stencil_43_stencil_43263_merged1939_2_to_stencil_43_store_to_stencil_43_to_gp_4120885_1;
};



inline void stencil_43_stencil_43263_merged1939_2_write(hw_uint<32> & stencil_43_stencil_43263_merged1939_2, stencil_43_cache& stencil_43, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
  stencil_43.stencil_43_stencil_43263_merged1939_2_to_stencil_43_store_to_stencil_43_to_gp_4120885_1.push(stencil_43_stencil_43263_merged1939_2);
}

inline hw_uint<32>  stencil_43_store_to_stencil_43_to_gp_4120885_1_select(stencil_43_cache& stencil_43, int root, int stencil_43_ld4, int stencil_43_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_store_to_stencil_43_to_gp_4120885_1 read pattern: { store_to_stencil_43_to_gp_4120885[root = 0, stencil_43_ld4, stencil_43_ld3] -> stencil_43[stencil_43_ld3, stencil_43_ld4] : 0 <= stencil_43_ld4 <= 159 and 0 <= stencil_43_ld3 <= 159 }
  // Read schedule : { store_to_stencil_43_to_gp_4120885[root = 0, stencil_43_ld4, stencil_43_ld3] -> [2 + stencil_43_ld4, 2 + stencil_43_ld3, 2] : 0 <= stencil_43_ld4 <= 159 and 0 <= stencil_43_ld3 <= 159 }
  // Write schedule: { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
  auto value_stencil_43_stencil_43263_merged1939_2 = stencil_43.stencil_43_stencil_43263_merged1939_2_to_stencil_43_store_to_stencil_43_to_gp_4120885_1.peek(/* one reader or all rams */ 0);
  return value_stencil_43_stencil_43263_merged1939_2;
  return 0;
}

// # of bundles = 2
// stencil_43263_merged1939_write
//	stencil_43_stencil_43263_merged1939_2
inline void stencil_43_stencil_43263_merged1939_write_bundle_write(hw_uint<32>& stencil_43263_merged1939_write, stencil_43_cache& stencil_43, int root, int stencil_43262, int stencil_43263, int dynamic_address) {
	hw_uint<32>  stencil_43_stencil_43263_merged1939_2_res = stencil_43263_merged1939_write.extract<0, 31>();
	stencil_43_stencil_43263_merged1939_2_write(stencil_43_stencil_43263_merged1939_2_res, stencil_43, root, stencil_43262, stencil_43263, dynamic_address);
}

// store_to_stencil_43_to_gp_4120885_read
//	stencil_43_store_to_stencil_43_to_gp_4120885_1
inline hw_uint<32> stencil_43_store_to_stencil_43_to_gp_4120885_read_bundle_read(stencil_43_cache& stencil_43, int root, int stencil_43_ld4, int stencil_43_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_43_store_to_stencil_43_to_gp_4120885_1

	hw_uint<32> result;
	hw_uint<32>  stencil_43_store_to_stencil_43_to_gp_4120885_1_res = stencil_43_store_to_stencil_43_to_gp_4120885_1_select(stencil_43, root, stencil_43_ld4, stencil_43_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_43_store_to_stencil_43_to_gp_4120885_1_res);
	return result;
}

// Total re-use buffer capacity: 10432 bits


// Operation logic
inline void stencil_43263_merged1939(stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, stencil_43_cache& stencil_43, int root, int stencil_43262, int stencil_43263) {
  // Dynamic address computation

	// Consume: stencil_42_FIFO_buf2026
	auto stencil_42_FIFO_buf2026__lp_stencil_43263__p___m_16_rp___p___m_1_p_17_c________lp_stencil_43262__p___m_16_rp___p__1_p_17_value = stencil_42_FIFO_buf2026_stencil_43263_merged1939_read_bundle_read(stencil_42_FIFO_buf2026/* source_delay */, root, stencil_43262, stencil_43263, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_43263_cu1937(stencil_42_FIFO_buf2026__lp_stencil_43263__p___m_16_rp___p___m_1_p_17_c________lp_stencil_43262__p___m_16_rp___p__1_p_17_value);
	// Produce: stencil_43
	stencil_43_stencil_43263_merged1939_write_bundle_write(/* arg names */compute_result, stencil_43, root, stencil_43262, stencil_43263, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_42_FIFO_buf20262(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_42_to_gp_402087, stencil_42_FIFO_buf2026_cache& stencil_42_FIFO_buf2026, int root, int stencil_42_ld1, int stencil_42_ld0) {
  // Dynamic address computation

	// Consume: stencil_42_to_gp_402087
	auto stencil_42_to_gp_402087_stencil_42_ld0_c__stencil_42_ld1_value = stencil_42_to_gp_402087.read();
	// Produce: stencil_42_FIFO_buf2026
	stencil_42_FIFO_buf2026_load_to_stencil_42_FIFO_buf20262_write_bundle_write(/* arg names */stencil_42_to_gp_402087_stencil_42_ld0_c__stencil_42_ld1_value, stencil_42_FIFO_buf2026, root, stencil_42_ld1, stencil_42_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_43_to_gp_4120885(stencil_43_cache& stencil_43, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_43_to_gp_412088, int root, int stencil_43_ld4, int stencil_43_ld3) {
  // Dynamic address computation

	// Consume: stencil_43
	auto stencil_43_stencil_43_ld3_c__stencil_43_ld4_value = stencil_43_store_to_stencil_43_to_gp_4120885_read_bundle_read(stencil_43/* source_delay */, root, stencil_43_ld4, stencil_43_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_43_to_gp_412088
	stencil_43_to_gp_412088.write(stencil_43_stencil_43_ld3_c__stencil_43_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_43262_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_42_to_gp_402087, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_43_to_gp_412088) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_43262__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_42_FIFO_buf2026_cache stencil_42_FIFO_buf2026;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_43_cache stencil_43;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161; store_to_stencil_43_to_gp_4120885[root = 0, stencil_43_ld4, stencil_43_ld3] -> [2 + stencil_43_ld4, 2 + stencil_43_ld3, 2] : 0 <= stencil_43_ld4 <= 159 and 0 <= stencil_43_ld3 <= 159; stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
//   { load_to_stencil_42_FIFO_buf20262[root = 0, stencil_42_ld1, stencil_42_ld0] -> [stencil_42_ld1, stencil_42_ld0, 0] : 0 <= stencil_42_ld1 <= 161 and 0 <= stencil_42_ld0 <= 161 }
// Condition for load_to_stencil_42_FIFO_buf20262(((i2 == 0) && (i0 >= 0) && (161 - i0 >= 0) && (i1 >= 0) && (161 - i1 >= 0)))
//   { store_to_stencil_43_to_gp_4120885[root = 0, stencil_43_ld4, stencil_43_ld3] -> [2 + stencil_43_ld4, 2 + stencil_43_ld3, 2] : 0 <= stencil_43_ld4 <= 159 and 0 <= stencil_43_ld3 <= 159 }
// Condition for store_to_stencil_43_to_gp_4120885(((-2 + i2 == 0) && (-2 + i0 >= 0) && (161 - i0 >= 0) && (-2 + i1 >= 0) && (161 - i1 >= 0)))
//   { stencil_43263_merged1939[root = 0, stencil_43262, stencil_43263] -> [2 + stencil_43262, 2 + stencil_43263, 1] : 0 <= stencil_43262 <= 159 and 0 <= stencil_43263 <= 159 }
// Condition for stencil_43263_merged1939(((-1 + i2 == 0) && (-2 + i0 >= 0) && (161 - i0 >= 0) && (-2 + i1 >= 0) && (161 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 161; c0 += 1)
  for (int c1 = 0; c1 <= 161; c1 += 1) {
    load_to_stencil_42_FIFO_buf20262(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_43263_merged1939(0, c0 - 2, c1 - 2);
      store_to_stencil_43_to_gp_4120885(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 161; c0 += 1)
	  for (int c1 = 0; c1 <= 161; c1 += 1) {
	    load_to_stencil_42_FIFO_buf20262(stencil_42_to_gp_402087 /* buf name */, stencil_42_FIFO_buf2026, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_43263_merged1939(stencil_42_FIFO_buf2026 /* buf name */, stencil_43, 0, c0 - 2, c1 - 2);
	      store_to_stencil_43_to_gp_4120885(stencil_43 /* buf name */, stencil_43_to_gp_412088, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_43262__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_42_to_gp_402087, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_43_to_gp_412088, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_43262_(stencil_42_to_gp_402087, stencil_43_to_gp_412088);
  }
}
#include "hw_classes.h"

struct stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9_cache {
	// RAM Box: {[0, 159], [0, 159]}
	// Capacity: 323
	// # of read delays: 9
  // 0, 1, 2, 160, 161, 162, 320, 321, 322
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 157> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 157> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_159() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_160() {
		return f6;
	}

	inline hw_uint<32>  peek_161() {
		return f8;
	}

	inline hw_uint<32>  peek_162() {
		return f10;
	}

	inline hw_uint<32>  peek_319() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_320() {
		return f12;
	}

	inline hw_uint<32>  peek_321() {
		return f14;
	}

	inline hw_uint<32>  peek_322() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 157
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 157 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 157
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 157 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_43_FIFO_buf2027_cache {
  // # of banks: 1
  stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9_cache stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9;
};



inline void stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_write(hw_uint<32> & stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12, stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_43_ld1, int stencil_43_ld0, int dynamic_address) {
  stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.push(stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12);
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_10_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_10 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[1 + stencil_44269, stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_321();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_11_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_11 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[2 + stencil_44269, stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_320();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_3_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_3 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[stencil_44269, 2 + stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_2();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_4_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_4 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[1 + stencil_44269, 2 + stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_1();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_5_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_5 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[2 + stencil_44269, 2 + stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_0();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_6_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_6 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[stencil_44269, 1 + stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_162();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_7_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_7 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[1 + stencil_44269, 1 + stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_161();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_8_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_8 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[2 + stencil_44269, 1 + stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_160();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

inline hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_9_select(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_43_FIFO_buf2027_stencil_44269_merged1942_9 read pattern: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> stencil_43_FIFO_buf2027[stencil_44269, stencil_44268] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Read schedule : { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  // Write schedule: { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
  auto value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12 = stencil_43_FIFO_buf2027.stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_merged_banks_9.peek_322();
  return value_stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_43_FIFO_buf20272_write
//	stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12
inline void stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_write_bundle_write(hw_uint<32>& load_to_stencil_43_FIFO_buf20272_write, stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_43_ld1, int stencil_43_ld0, int dynamic_address) {
	hw_uint<32>  stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_res = load_to_stencil_43_FIFO_buf20272_write.extract<0, 31>();
	stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_write(stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_12_res, stencil_43_FIFO_buf2027, root, stencil_43_ld1, stencil_43_ld0, dynamic_address);
}

// stencil_44269_merged1942_read
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_3
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_4
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_5
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_6
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_7
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_8
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_9
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_10
//	stencil_43_FIFO_buf2027_stencil_44269_merged1942_11
inline hw_uint<288> stencil_43_FIFO_buf2027_stencil_44269_merged1942_read_bundle_read(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_3
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_4
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_5
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_6
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_7
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_8
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_9
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_10
    // stencil_43_FIFO_buf2027_stencil_44269_merged1942_11

	hw_uint<288> result;
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_3_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_3_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<0, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_3_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_4_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_4_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<32, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_4_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_5_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_5_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<64, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_5_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_6_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_6_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<96, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_6_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_7_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_7_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<128, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_7_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_8_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_8_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<160, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_8_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_9_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_9_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<192, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_9_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_10_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_10_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<224, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_10_res);
	hw_uint<32>  stencil_43_FIFO_buf2027_stencil_44269_merged1942_11_res = stencil_43_FIFO_buf2027_stencil_44269_merged1942_11_select(stencil_43_FIFO_buf2027, root, stencil_44268, stencil_44269, dynamic_address);
	set_at<256, 288>(result, stencil_43_FIFO_buf2027_stencil_44269_merged1942_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_44_stencil_44269_merged1942_2_to_stencil_44_store_to_stencil_44_to_gp_4220895_1_cache {
	// RAM Box: {[0, 157], [0, 157]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_44_cache {
  // # of banks: 1
  stencil_44_stencil_44269_merged1942_2_to_stencil_44_store_to_stencil_44_to_gp_4220895_1_cache stencil_44_stencil_44269_merged1942_2_to_stencil_44_store_to_stencil_44_to_gp_4220895_1;
};



inline void stencil_44_stencil_44269_merged1942_2_write(hw_uint<32> & stencil_44_stencil_44269_merged1942_2, stencil_44_cache& stencil_44, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
  stencil_44.stencil_44_stencil_44269_merged1942_2_to_stencil_44_store_to_stencil_44_to_gp_4220895_1.push(stencil_44_stencil_44269_merged1942_2);
}

inline hw_uint<32>  stencil_44_store_to_stencil_44_to_gp_4220895_1_select(stencil_44_cache& stencil_44, int root, int stencil_44_ld4, int stencil_44_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_store_to_stencil_44_to_gp_4220895_1 read pattern: { store_to_stencil_44_to_gp_4220895[root = 0, stencil_44_ld4, stencil_44_ld3] -> stencil_44[stencil_44_ld3, stencil_44_ld4] : 0 <= stencil_44_ld4 <= 157 and 0 <= stencil_44_ld3 <= 157 }
  // Read schedule : { store_to_stencil_44_to_gp_4220895[root = 0, stencil_44_ld4, stencil_44_ld3] -> [2 + stencil_44_ld4, 2 + stencil_44_ld3, 2] : 0 <= stencil_44_ld4 <= 157 and 0 <= stencil_44_ld3 <= 157 }
  // Write schedule: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
  auto value_stencil_44_stencil_44269_merged1942_2 = stencil_44.stencil_44_stencil_44269_merged1942_2_to_stencil_44_store_to_stencil_44_to_gp_4220895_1.peek(/* one reader or all rams */ 0);
  return value_stencil_44_stencil_44269_merged1942_2;
  return 0;
}

// # of bundles = 2
// stencil_44269_merged1942_write
//	stencil_44_stencil_44269_merged1942_2
inline void stencil_44_stencil_44269_merged1942_write_bundle_write(hw_uint<32>& stencil_44269_merged1942_write, stencil_44_cache& stencil_44, int root, int stencil_44268, int stencil_44269, int dynamic_address) {
	hw_uint<32>  stencil_44_stencil_44269_merged1942_2_res = stencil_44269_merged1942_write.extract<0, 31>();
	stencil_44_stencil_44269_merged1942_2_write(stencil_44_stencil_44269_merged1942_2_res, stencil_44, root, stencil_44268, stencil_44269, dynamic_address);
}

// store_to_stencil_44_to_gp_4220895_read
//	stencil_44_store_to_stencil_44_to_gp_4220895_1
inline hw_uint<32> stencil_44_store_to_stencil_44_to_gp_4220895_read_bundle_read(stencil_44_cache& stencil_44, int root, int stencil_44_ld4, int stencil_44_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_44_store_to_stencil_44_to_gp_4220895_1

	hw_uint<32> result;
	hw_uint<32>  stencil_44_store_to_stencil_44_to_gp_4220895_1_res = stencil_44_store_to_stencil_44_to_gp_4220895_1_select(stencil_44, root, stencil_44_ld4, stencil_44_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_44_store_to_stencil_44_to_gp_4220895_1_res);
	return result;
}

// Total re-use buffer capacity: 10304 bits


// Operation logic
inline void stencil_44269_merged1942(stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, stencil_44_cache& stencil_44, int root, int stencil_44268, int stencil_44269) {
  // Dynamic address computation

	// Consume: stencil_43_FIFO_buf2027
	auto stencil_43_FIFO_buf2027__lp_stencil_44269__p___m_15_rp___p___m_1_p_16_c________lp_stencil_44268__p___m_15_rp___p__1_p_16_value = stencil_43_FIFO_buf2027_stencil_44269_merged1942_read_bundle_read(stencil_43_FIFO_buf2027/* source_delay */, root, stencil_44268, stencil_44269, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_44269_cu1940(stencil_43_FIFO_buf2027__lp_stencil_44269__p___m_15_rp___p___m_1_p_16_c________lp_stencil_44268__p___m_15_rp___p__1_p_16_value);
	// Produce: stencil_44
	stencil_44_stencil_44269_merged1942_write_bundle_write(/* arg names */compute_result, stencil_44, root, stencil_44268, stencil_44269, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_43_FIFO_buf20272(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_43_to_gp_412088, stencil_43_FIFO_buf2027_cache& stencil_43_FIFO_buf2027, int root, int stencil_43_ld1, int stencil_43_ld0) {
  // Dynamic address computation

	// Consume: stencil_43_to_gp_412088
	auto stencil_43_to_gp_412088_stencil_43_ld0_c__stencil_43_ld1_value = stencil_43_to_gp_412088.read();
	// Produce: stencil_43_FIFO_buf2027
	stencil_43_FIFO_buf2027_load_to_stencil_43_FIFO_buf20272_write_bundle_write(/* arg names */stencil_43_to_gp_412088_stencil_43_ld0_c__stencil_43_ld1_value, stencil_43_FIFO_buf2027, root, stencil_43_ld1, stencil_43_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_44_to_gp_4220895(stencil_44_cache& stencil_44, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_44_to_gp_422089, int root, int stencil_44_ld4, int stencil_44_ld3) {
  // Dynamic address computation

	// Consume: stencil_44
	auto stencil_44_stencil_44_ld3_c__stencil_44_ld4_value = stencil_44_store_to_stencil_44_to_gp_4220895_read_bundle_read(stencil_44/* source_delay */, root, stencil_44_ld4, stencil_44_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_44_to_gp_422089
	stencil_44_to_gp_422089.write(stencil_44_stencil_44_ld3_c__stencil_44_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_44268_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_43_to_gp_412088, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_44_to_gp_422089) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_44268__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_43_FIFO_buf2027_cache stencil_43_FIFO_buf2027;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_44_cache stencil_44;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157; load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159; store_to_stencil_44_to_gp_4220895[root = 0, stencil_44_ld4, stencil_44_ld3] -> [2 + stencil_44_ld4, 2 + stencil_44_ld3, 2] : 0 <= stencil_44_ld4 <= 157 and 0 <= stencil_44_ld3 <= 157 }
//   { stencil_44269_merged1942[root = 0, stencil_44268, stencil_44269] -> [2 + stencil_44268, 2 + stencil_44269, 1] : 0 <= stencil_44268 <= 157 and 0 <= stencil_44269 <= 157 }
// Condition for stencil_44269_merged1942(((-1 + i2 == 0) && (-2 + i0 >= 0) && (159 - i0 >= 0) && (-2 + i1 >= 0) && (159 - i1 >= 0)))
//   { load_to_stencil_43_FIFO_buf20272[root = 0, stencil_43_ld1, stencil_43_ld0] -> [stencil_43_ld1, stencil_43_ld0, 0] : 0 <= stencil_43_ld1 <= 159 and 0 <= stencil_43_ld0 <= 159 }
// Condition for load_to_stencil_43_FIFO_buf20272(((i2 == 0) && (i0 >= 0) && (159 - i0 >= 0) && (i1 >= 0) && (159 - i1 >= 0)))
//   { store_to_stencil_44_to_gp_4220895[root = 0, stencil_44_ld4, stencil_44_ld3] -> [2 + stencil_44_ld4, 2 + stencil_44_ld3, 2] : 0 <= stencil_44_ld4 <= 157 and 0 <= stencil_44_ld3 <= 157 }
// Condition for store_to_stencil_44_to_gp_4220895(((-2 + i2 == 0) && (-2 + i0 >= 0) && (159 - i0 >= 0) && (-2 + i1 >= 0) && (159 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 159; c0 += 1)
  for (int c1 = 0; c1 <= 159; c1 += 1) {
    load_to_stencil_43_FIFO_buf20272(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_44269_merged1942(0, c0 - 2, c1 - 2);
      store_to_stencil_44_to_gp_4220895(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 159; c0 += 1)
	  for (int c1 = 0; c1 <= 159; c1 += 1) {
	    load_to_stencil_43_FIFO_buf20272(stencil_43_to_gp_412088 /* buf name */, stencil_43_FIFO_buf2027, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_44269_merged1942(stencil_43_FIFO_buf2027 /* buf name */, stencil_44, 0, c0 - 2, c1 - 2);
	      store_to_stencil_44_to_gp_4220895(stencil_44 /* buf name */, stencil_44_to_gp_422089, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_44268__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_43_to_gp_412088, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_44_to_gp_422089, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_44268_(stencil_43_to_gp_412088, stencil_44_to_gp_422089);
  }
}
#include "hw_classes.h"

struct stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9_cache {
	// RAM Box: {[0, 157], [0, 157]}
	// Capacity: 319
	// # of read delays: 9
  // 0, 1, 2, 158, 159, 160, 316, 317, 318
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 155> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 155> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_157() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_158() {
		return f6;
	}

	inline hw_uint<32>  peek_159() {
		return f8;
	}

	inline hw_uint<32>  peek_160() {
		return f10;
	}

	inline hw_uint<32>  peek_315() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_316() {
		return f12;
	}

	inline hw_uint<32>  peek_317() {
		return f14;
	}

	inline hw_uint<32>  peek_318() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 155
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 155 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 155
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 155 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_44_FIFO_buf2028_cache {
  // # of banks: 1
  stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9_cache stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9;
};



inline void stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_write(hw_uint<32> & stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12, stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_44_ld1, int stencil_44_ld0, int dynamic_address) {
  stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.push(stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12);
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_10_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_10 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[1 + stencil_45275, stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_317();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_11_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_11 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[2 + stencil_45275, stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_316();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_3_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_3 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[stencil_45275, 2 + stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_2();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_4_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_4 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[1 + stencil_45275, 2 + stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_1();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_5_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_5 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[2 + stencil_45275, 2 + stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_0();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_6_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_6 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[stencil_45275, 1 + stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_160();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_7_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_7 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[1 + stencil_45275, 1 + stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_159();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_8_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_8 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[2 + stencil_45275, 1 + stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_158();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

inline hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_9_select(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_44_FIFO_buf2028_stencil_45275_merged1945_9 read pattern: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> stencil_44_FIFO_buf2028[stencil_45275, stencil_45274] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Read schedule : { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  // Write schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
  auto value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12 = stencil_44_FIFO_buf2028.stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_merged_banks_9.peek_318();
  return value_stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_44_FIFO_buf20282_write
//	stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12
inline void stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_write_bundle_write(hw_uint<32>& load_to_stencil_44_FIFO_buf20282_write, stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_44_ld1, int stencil_44_ld0, int dynamic_address) {
	hw_uint<32>  stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_res = load_to_stencil_44_FIFO_buf20282_write.extract<0, 31>();
	stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_write(stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_12_res, stencil_44_FIFO_buf2028, root, stencil_44_ld1, stencil_44_ld0, dynamic_address);
}

// stencil_45275_merged1945_read
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_3
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_4
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_5
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_6
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_7
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_8
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_9
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_10
//	stencil_44_FIFO_buf2028_stencil_45275_merged1945_11
inline hw_uint<288> stencil_44_FIFO_buf2028_stencil_45275_merged1945_read_bundle_read(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_3
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_4
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_5
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_6
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_7
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_8
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_9
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_10
    // stencil_44_FIFO_buf2028_stencil_45275_merged1945_11

	hw_uint<288> result;
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_3_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_3_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<0, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_3_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_4_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_4_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<32, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_4_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_5_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_5_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<64, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_5_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_6_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_6_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<96, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_6_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_7_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_7_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<128, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_7_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_8_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_8_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<160, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_8_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_9_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_9_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<192, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_9_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_10_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_10_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<224, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_10_res);
	hw_uint<32>  stencil_44_FIFO_buf2028_stencil_45275_merged1945_11_res = stencil_44_FIFO_buf2028_stencil_45275_merged1945_11_select(stencil_44_FIFO_buf2028, root, stencil_45274, stencil_45275, dynamic_address);
	set_at<256, 288>(result, stencil_44_FIFO_buf2028_stencil_45275_merged1945_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_45_stencil_45275_merged1945_2_to_stencil_45_store_to_stencil_45_to_gp_4320905_1_cache {
	// RAM Box: {[0, 155], [0, 155]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_45_cache {
  // # of banks: 1
  stencil_45_stencil_45275_merged1945_2_to_stencil_45_store_to_stencil_45_to_gp_4320905_1_cache stencil_45_stencil_45275_merged1945_2_to_stencil_45_store_to_stencil_45_to_gp_4320905_1;
};



inline void stencil_45_stencil_45275_merged1945_2_write(hw_uint<32> & stencil_45_stencil_45275_merged1945_2, stencil_45_cache& stencil_45, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
  stencil_45.stencil_45_stencil_45275_merged1945_2_to_stencil_45_store_to_stencil_45_to_gp_4320905_1.push(stencil_45_stencil_45275_merged1945_2);
}

inline hw_uint<32>  stencil_45_store_to_stencil_45_to_gp_4320905_1_select(stencil_45_cache& stencil_45, int root, int stencil_45_ld4, int stencil_45_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_store_to_stencil_45_to_gp_4320905_1 read pattern: { store_to_stencil_45_to_gp_4320905[root = 0, stencil_45_ld4, stencil_45_ld3] -> stencil_45[stencil_45_ld3, stencil_45_ld4] : 0 <= stencil_45_ld4 <= 155 and 0 <= stencil_45_ld3 <= 155 }
  // Read schedule : { store_to_stencil_45_to_gp_4320905[root = 0, stencil_45_ld4, stencil_45_ld3] -> [2 + stencil_45_ld4, 2 + stencil_45_ld3, 2] : 0 <= stencil_45_ld4 <= 155 and 0 <= stencil_45_ld3 <= 155 }
  // Write schedule: { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
  auto value_stencil_45_stencil_45275_merged1945_2 = stencil_45.stencil_45_stencil_45275_merged1945_2_to_stencil_45_store_to_stencil_45_to_gp_4320905_1.peek(/* one reader or all rams */ 0);
  return value_stencil_45_stencil_45275_merged1945_2;
  return 0;
}

// # of bundles = 2
// stencil_45275_merged1945_write
//	stencil_45_stencil_45275_merged1945_2
inline void stencil_45_stencil_45275_merged1945_write_bundle_write(hw_uint<32>& stencil_45275_merged1945_write, stencil_45_cache& stencil_45, int root, int stencil_45274, int stencil_45275, int dynamic_address) {
	hw_uint<32>  stencil_45_stencil_45275_merged1945_2_res = stencil_45275_merged1945_write.extract<0, 31>();
	stencil_45_stencil_45275_merged1945_2_write(stencil_45_stencil_45275_merged1945_2_res, stencil_45, root, stencil_45274, stencil_45275, dynamic_address);
}

// store_to_stencil_45_to_gp_4320905_read
//	stencil_45_store_to_stencil_45_to_gp_4320905_1
inline hw_uint<32> stencil_45_store_to_stencil_45_to_gp_4320905_read_bundle_read(stencil_45_cache& stencil_45, int root, int stencil_45_ld4, int stencil_45_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_45_store_to_stencil_45_to_gp_4320905_1

	hw_uint<32> result;
	hw_uint<32>  stencil_45_store_to_stencil_45_to_gp_4320905_1_res = stencil_45_store_to_stencil_45_to_gp_4320905_1_select(stencil_45, root, stencil_45_ld4, stencil_45_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_45_store_to_stencil_45_to_gp_4320905_1_res);
	return result;
}

// Total re-use buffer capacity: 10176 bits


// Operation logic
inline void stencil_45275_merged1945(stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, stencil_45_cache& stencil_45, int root, int stencil_45274, int stencil_45275) {
  // Dynamic address computation

	// Consume: stencil_44_FIFO_buf2028
	auto stencil_44_FIFO_buf2028__lp_stencil_45275__p___m_14_rp___p___m_1_p_15_c________lp_stencil_45274__p___m_14_rp___p__1_p_15_value = stencil_44_FIFO_buf2028_stencil_45275_merged1945_read_bundle_read(stencil_44_FIFO_buf2028/* source_delay */, root, stencil_45274, stencil_45275, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_45275_cu1943(stencil_44_FIFO_buf2028__lp_stencil_45275__p___m_14_rp___p___m_1_p_15_c________lp_stencil_45274__p___m_14_rp___p__1_p_15_value);
	// Produce: stencil_45
	stencil_45_stencil_45275_merged1945_write_bundle_write(/* arg names */compute_result, stencil_45, root, stencil_45274, stencil_45275, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_44_FIFO_buf20282(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_44_to_gp_422089, stencil_44_FIFO_buf2028_cache& stencil_44_FIFO_buf2028, int root, int stencil_44_ld1, int stencil_44_ld0) {
  // Dynamic address computation

	// Consume: stencil_44_to_gp_422089
	auto stencil_44_to_gp_422089_stencil_44_ld0_c__stencil_44_ld1_value = stencil_44_to_gp_422089.read();
	// Produce: stencil_44_FIFO_buf2028
	stencil_44_FIFO_buf2028_load_to_stencil_44_FIFO_buf20282_write_bundle_write(/* arg names */stencil_44_to_gp_422089_stencil_44_ld0_c__stencil_44_ld1_value, stencil_44_FIFO_buf2028, root, stencil_44_ld1, stencil_44_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_45_to_gp_4320905(stencil_45_cache& stencil_45, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_45_to_gp_432090, int root, int stencil_45_ld4, int stencil_45_ld3) {
  // Dynamic address computation

	// Consume: stencil_45
	auto stencil_45_stencil_45_ld3_c__stencil_45_ld4_value = stencil_45_store_to_stencil_45_to_gp_4320905_read_bundle_read(stencil_45/* source_delay */, root, stencil_45_ld4, stencil_45_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_45_to_gp_432090
	stencil_45_to_gp_432090.write(stencil_45_stencil_45_ld3_c__stencil_45_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_45274_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_44_to_gp_422089, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_45_to_gp_432090) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_45274__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_44_FIFO_buf2028_cache stencil_44_FIFO_buf2028;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_45_cache stencil_45;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157; stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155; store_to_stencil_45_to_gp_4320905[root = 0, stencil_45_ld4, stencil_45_ld3] -> [2 + stencil_45_ld4, 2 + stencil_45_ld3, 2] : 0 <= stencil_45_ld4 <= 155 and 0 <= stencil_45_ld3 <= 155 }
//   { load_to_stencil_44_FIFO_buf20282[root = 0, stencil_44_ld1, stencil_44_ld0] -> [stencil_44_ld1, stencil_44_ld0, 0] : 0 <= stencil_44_ld1 <= 157 and 0 <= stencil_44_ld0 <= 157 }
// Condition for load_to_stencil_44_FIFO_buf20282(((i2 == 0) && (i0 >= 0) && (157 - i0 >= 0) && (i1 >= 0) && (157 - i1 >= 0)))
//   { stencil_45275_merged1945[root = 0, stencil_45274, stencil_45275] -> [2 + stencil_45274, 2 + stencil_45275, 1] : 0 <= stencil_45274 <= 155 and 0 <= stencil_45275 <= 155 }
// Condition for stencil_45275_merged1945(((-1 + i2 == 0) && (-2 + i0 >= 0) && (157 - i0 >= 0) && (-2 + i1 >= 0) && (157 - i1 >= 0)))
//   { store_to_stencil_45_to_gp_4320905[root = 0, stencil_45_ld4, stencil_45_ld3] -> [2 + stencil_45_ld4, 2 + stencil_45_ld3, 2] : 0 <= stencil_45_ld4 <= 155 and 0 <= stencil_45_ld3 <= 155 }
// Condition for store_to_stencil_45_to_gp_4320905(((-2 + i2 == 0) && (-2 + i0 >= 0) && (157 - i0 >= 0) && (-2 + i1 >= 0) && (157 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 157; c0 += 1)
  for (int c1 = 0; c1 <= 157; c1 += 1) {
    load_to_stencil_44_FIFO_buf20282(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_45275_merged1945(0, c0 - 2, c1 - 2);
      store_to_stencil_45_to_gp_4320905(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 157; c0 += 1)
	  for (int c1 = 0; c1 <= 157; c1 += 1) {
	    load_to_stencil_44_FIFO_buf20282(stencil_44_to_gp_422089 /* buf name */, stencil_44_FIFO_buf2028, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_45275_merged1945(stencil_44_FIFO_buf2028 /* buf name */, stencil_45, 0, c0 - 2, c1 - 2);
	      store_to_stencil_45_to_gp_4320905(stencil_45 /* buf name */, stencil_45_to_gp_432090, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_45274__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_44_to_gp_422089, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_45_to_gp_432090, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_45274_(stencil_44_to_gp_422089, stencil_45_to_gp_432090);
  }
}
#include "hw_classes.h"

struct stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9_cache {
	// RAM Box: {[0, 155], [0, 155]}
	// Capacity: 315
	// # of read delays: 9
  // 0, 1, 2, 156, 157, 158, 312, 313, 314
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 153> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 153> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_155() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_156() {
		return f6;
	}

	inline hw_uint<32>  peek_157() {
		return f8;
	}

	inline hw_uint<32>  peek_158() {
		return f10;
	}

	inline hw_uint<32>  peek_311() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_312() {
		return f12;
	}

	inline hw_uint<32>  peek_313() {
		return f14;
	}

	inline hw_uint<32>  peek_314() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 153
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 153 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 153
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 153 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_45_FIFO_buf2029_cache {
  // # of banks: 1
  stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9_cache stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9;
};



inline void stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_write(hw_uint<32> & stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12, stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_45_ld1, int stencil_45_ld0, int dynamic_address) {
  stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.push(stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12);
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_10_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_10 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[1 + stencil_46281, stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_313();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_11_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_11 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[2 + stencil_46281, stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_312();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_3_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_3 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[stencil_46281, 2 + stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_2();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_4_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_4 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[1 + stencil_46281, 2 + stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_1();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_5_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_5 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[2 + stencil_46281, 2 + stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_0();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_6_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_6 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[stencil_46281, 1 + stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_158();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_7_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_7 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[1 + stencil_46281, 1 + stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_157();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_8_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_8 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[2 + stencil_46281, 1 + stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_156();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

inline hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_9_select(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_45_FIFO_buf2029_stencil_46281_merged1948_9 read pattern: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> stencil_45_FIFO_buf2029[stencil_46281, stencil_46280] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Read schedule : { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  // Write schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
  auto value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12 = stencil_45_FIFO_buf2029.stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_merged_banks_9.peek_314();
  return value_stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_45_FIFO_buf20292_write
//	stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12
inline void stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_write_bundle_write(hw_uint<32>& load_to_stencil_45_FIFO_buf20292_write, stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_45_ld1, int stencil_45_ld0, int dynamic_address) {
	hw_uint<32>  stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_res = load_to_stencil_45_FIFO_buf20292_write.extract<0, 31>();
	stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_write(stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_12_res, stencil_45_FIFO_buf2029, root, stencil_45_ld1, stencil_45_ld0, dynamic_address);
}

// stencil_46281_merged1948_read
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_3
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_4
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_5
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_6
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_7
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_8
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_9
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_10
//	stencil_45_FIFO_buf2029_stencil_46281_merged1948_11
inline hw_uint<288> stencil_45_FIFO_buf2029_stencil_46281_merged1948_read_bundle_read(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_3
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_4
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_5
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_6
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_7
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_8
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_9
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_10
    // stencil_45_FIFO_buf2029_stencil_46281_merged1948_11

	hw_uint<288> result;
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_3_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_3_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<0, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_3_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_4_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_4_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<32, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_4_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_5_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_5_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<64, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_5_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_6_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_6_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<96, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_6_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_7_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_7_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<128, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_7_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_8_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_8_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<160, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_8_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_9_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_9_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<192, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_9_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_10_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_10_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<224, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_10_res);
	hw_uint<32>  stencil_45_FIFO_buf2029_stencil_46281_merged1948_11_res = stencil_45_FIFO_buf2029_stencil_46281_merged1948_11_select(stencil_45_FIFO_buf2029, root, stencil_46280, stencil_46281, dynamic_address);
	set_at<256, 288>(result, stencil_45_FIFO_buf2029_stencil_46281_merged1948_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_46_stencil_46281_merged1948_2_to_stencil_46_store_to_stencil_46_to_gp_4420915_1_cache {
	// RAM Box: {[0, 153], [0, 153]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_46_cache {
  // # of banks: 1
  stencil_46_stencil_46281_merged1948_2_to_stencil_46_store_to_stencil_46_to_gp_4420915_1_cache stencil_46_stencil_46281_merged1948_2_to_stencil_46_store_to_stencil_46_to_gp_4420915_1;
};



inline void stencil_46_stencil_46281_merged1948_2_write(hw_uint<32> & stencil_46_stencil_46281_merged1948_2, stencil_46_cache& stencil_46, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
  stencil_46.stencil_46_stencil_46281_merged1948_2_to_stencil_46_store_to_stencil_46_to_gp_4420915_1.push(stencil_46_stencil_46281_merged1948_2);
}

inline hw_uint<32>  stencil_46_store_to_stencil_46_to_gp_4420915_1_select(stencil_46_cache& stencil_46, int root, int stencil_46_ld4, int stencil_46_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_store_to_stencil_46_to_gp_4420915_1 read pattern: { store_to_stencil_46_to_gp_4420915[root = 0, stencil_46_ld4, stencil_46_ld3] -> stencil_46[stencil_46_ld3, stencil_46_ld4] : 0 <= stencil_46_ld4 <= 153 and 0 <= stencil_46_ld3 <= 153 }
  // Read schedule : { store_to_stencil_46_to_gp_4420915[root = 0, stencil_46_ld4, stencil_46_ld3] -> [2 + stencil_46_ld4, 2 + stencil_46_ld3, 2] : 0 <= stencil_46_ld4 <= 153 and 0 <= stencil_46_ld3 <= 153 }
  // Write schedule: { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
  auto value_stencil_46_stencil_46281_merged1948_2 = stencil_46.stencil_46_stencil_46281_merged1948_2_to_stencil_46_store_to_stencil_46_to_gp_4420915_1.peek(/* one reader or all rams */ 0);
  return value_stencil_46_stencil_46281_merged1948_2;
  return 0;
}

// # of bundles = 2
// stencil_46281_merged1948_write
//	stencil_46_stencil_46281_merged1948_2
inline void stencil_46_stencil_46281_merged1948_write_bundle_write(hw_uint<32>& stencil_46281_merged1948_write, stencil_46_cache& stencil_46, int root, int stencil_46280, int stencil_46281, int dynamic_address) {
	hw_uint<32>  stencil_46_stencil_46281_merged1948_2_res = stencil_46281_merged1948_write.extract<0, 31>();
	stencil_46_stencil_46281_merged1948_2_write(stencil_46_stencil_46281_merged1948_2_res, stencil_46, root, stencil_46280, stencil_46281, dynamic_address);
}

// store_to_stencil_46_to_gp_4420915_read
//	stencil_46_store_to_stencil_46_to_gp_4420915_1
inline hw_uint<32> stencil_46_store_to_stencil_46_to_gp_4420915_read_bundle_read(stencil_46_cache& stencil_46, int root, int stencil_46_ld4, int stencil_46_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_46_store_to_stencil_46_to_gp_4420915_1

	hw_uint<32> result;
	hw_uint<32>  stencil_46_store_to_stencil_46_to_gp_4420915_1_res = stencil_46_store_to_stencil_46_to_gp_4420915_1_select(stencil_46, root, stencil_46_ld4, stencil_46_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_46_store_to_stencil_46_to_gp_4420915_1_res);
	return result;
}

// Total re-use buffer capacity: 10048 bits


// Operation logic
inline void stencil_46281_merged1948(stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, stencil_46_cache& stencil_46, int root, int stencil_46280, int stencil_46281) {
  // Dynamic address computation

	// Consume: stencil_45_FIFO_buf2029
	auto stencil_45_FIFO_buf2029__lp_stencil_46281__p___m_13_rp___p___m_1_p_14_c________lp_stencil_46280__p___m_13_rp___p__1_p_14_value = stencil_45_FIFO_buf2029_stencil_46281_merged1948_read_bundle_read(stencil_45_FIFO_buf2029/* source_delay */, root, stencil_46280, stencil_46281, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_46281_cu1946(stencil_45_FIFO_buf2029__lp_stencil_46281__p___m_13_rp___p___m_1_p_14_c________lp_stencil_46280__p___m_13_rp___p__1_p_14_value);
	// Produce: stencil_46
	stencil_46_stencil_46281_merged1948_write_bundle_write(/* arg names */compute_result, stencil_46, root, stencil_46280, stencil_46281, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_45_FIFO_buf20292(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_45_to_gp_432090, stencil_45_FIFO_buf2029_cache& stencil_45_FIFO_buf2029, int root, int stencil_45_ld1, int stencil_45_ld0) {
  // Dynamic address computation

	// Consume: stencil_45_to_gp_432090
	auto stencil_45_to_gp_432090_stencil_45_ld0_c__stencil_45_ld1_value = stencil_45_to_gp_432090.read();
	// Produce: stencil_45_FIFO_buf2029
	stencil_45_FIFO_buf2029_load_to_stencil_45_FIFO_buf20292_write_bundle_write(/* arg names */stencil_45_to_gp_432090_stencil_45_ld0_c__stencil_45_ld1_value, stencil_45_FIFO_buf2029, root, stencil_45_ld1, stencil_45_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_46_to_gp_4420915(stencil_46_cache& stencil_46, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_46_to_gp_442091, int root, int stencil_46_ld4, int stencil_46_ld3) {
  // Dynamic address computation

	// Consume: stencil_46
	auto stencil_46_stencil_46_ld3_c__stencil_46_ld4_value = stencil_46_store_to_stencil_46_to_gp_4420915_read_bundle_read(stencil_46/* source_delay */, root, stencil_46_ld4, stencil_46_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_46_to_gp_442091
	stencil_46_to_gp_442091.write(stencil_46_stencil_46_ld3_c__stencil_46_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_46280_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_45_to_gp_432090, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_46_to_gp_442091) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_46280__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_45_FIFO_buf2029_cache stencil_45_FIFO_buf2029;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_46_cache stencil_46;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155; stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153; store_to_stencil_46_to_gp_4420915[root = 0, stencil_46_ld4, stencil_46_ld3] -> [2 + stencil_46_ld4, 2 + stencil_46_ld3, 2] : 0 <= stencil_46_ld4 <= 153 and 0 <= stencil_46_ld3 <= 153 }
//   { load_to_stencil_45_FIFO_buf20292[root = 0, stencil_45_ld1, stencil_45_ld0] -> [stencil_45_ld1, stencil_45_ld0, 0] : 0 <= stencil_45_ld1 <= 155 and 0 <= stencil_45_ld0 <= 155 }
// Condition for load_to_stencil_45_FIFO_buf20292(((i2 == 0) && (i0 >= 0) && (155 - i0 >= 0) && (i1 >= 0) && (155 - i1 >= 0)))
//   { stencil_46281_merged1948[root = 0, stencil_46280, stencil_46281] -> [2 + stencil_46280, 2 + stencil_46281, 1] : 0 <= stencil_46280 <= 153 and 0 <= stencil_46281 <= 153 }
// Condition for stencil_46281_merged1948(((-1 + i2 == 0) && (-2 + i0 >= 0) && (155 - i0 >= 0) && (-2 + i1 >= 0) && (155 - i1 >= 0)))
//   { store_to_stencil_46_to_gp_4420915[root = 0, stencil_46_ld4, stencil_46_ld3] -> [2 + stencil_46_ld4, 2 + stencil_46_ld3, 2] : 0 <= stencil_46_ld4 <= 153 and 0 <= stencil_46_ld3 <= 153 }
// Condition for store_to_stencil_46_to_gp_4420915(((-2 + i2 == 0) && (-2 + i0 >= 0) && (155 - i0 >= 0) && (-2 + i1 >= 0) && (155 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 155; c0 += 1)
  for (int c1 = 0; c1 <= 155; c1 += 1) {
    load_to_stencil_45_FIFO_buf20292(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_46281_merged1948(0, c0 - 2, c1 - 2);
      store_to_stencil_46_to_gp_4420915(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 155; c0 += 1)
	  for (int c1 = 0; c1 <= 155; c1 += 1) {
	    load_to_stencil_45_FIFO_buf20292(stencil_45_to_gp_432090 /* buf name */, stencil_45_FIFO_buf2029, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_46281_merged1948(stencil_45_FIFO_buf2029 /* buf name */, stencil_46, 0, c0 - 2, c1 - 2);
	      store_to_stencil_46_to_gp_4420915(stencil_46 /* buf name */, stencil_46_to_gp_442091, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_46280__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_45_to_gp_432090, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_46_to_gp_442091, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_46280_(stencil_45_to_gp_432090, stencil_46_to_gp_442091);
  }
}
#include "hw_classes.h"

struct stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9_cache {
	// RAM Box: {[0, 153], [0, 153]}
	// Capacity: 311
	// # of read delays: 9
  // 0, 1, 2, 154, 155, 156, 308, 309, 310
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 151> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 151> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_153() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_154() {
		return f6;
	}

	inline hw_uint<32>  peek_155() {
		return f8;
	}

	inline hw_uint<32>  peek_156() {
		return f10;
	}

	inline hw_uint<32>  peek_307() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_308() {
		return f12;
	}

	inline hw_uint<32>  peek_309() {
		return f14;
	}

	inline hw_uint<32>  peek_310() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 151
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 151 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 151
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 151 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_46_FIFO_buf2030_cache {
  // # of banks: 1
  stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9_cache stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9;
};



inline void stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_write(hw_uint<32> & stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12, stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_46_ld1, int stencil_46_ld0, int dynamic_address) {
  stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.push(stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12);
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_10_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_10 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[1 + stencil_47287, stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_309();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_11_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_11 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[2 + stencil_47287, stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_308();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_3_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_3 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[stencil_47287, 2 + stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_2();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_4_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_4 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[1 + stencil_47287, 2 + stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_1();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_5_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_5 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[2 + stencil_47287, 2 + stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_0();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_6_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_6 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[stencil_47287, 1 + stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_156();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_7_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_7 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[1 + stencil_47287, 1 + stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_155();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_8_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_8 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[2 + stencil_47287, 1 + stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_154();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

inline hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_9_select(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_46_FIFO_buf2030_stencil_47287_merged1951_9 read pattern: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> stencil_46_FIFO_buf2030[stencil_47287, stencil_47286] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Read schedule : { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  // Write schedule: { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
  auto value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12 = stencil_46_FIFO_buf2030.stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_merged_banks_9.peek_310();
  return value_stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_46_FIFO_buf20302_write
//	stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12
inline void stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_write_bundle_write(hw_uint<32>& load_to_stencil_46_FIFO_buf20302_write, stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_46_ld1, int stencil_46_ld0, int dynamic_address) {
	hw_uint<32>  stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_res = load_to_stencil_46_FIFO_buf20302_write.extract<0, 31>();
	stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_write(stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_12_res, stencil_46_FIFO_buf2030, root, stencil_46_ld1, stencil_46_ld0, dynamic_address);
}

// stencil_47287_merged1951_read
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_3
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_4
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_5
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_6
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_7
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_8
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_9
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_10
//	stencil_46_FIFO_buf2030_stencil_47287_merged1951_11
inline hw_uint<288> stencil_46_FIFO_buf2030_stencil_47287_merged1951_read_bundle_read(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_3
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_4
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_5
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_6
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_7
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_8
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_9
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_10
    // stencil_46_FIFO_buf2030_stencil_47287_merged1951_11

	hw_uint<288> result;
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_3_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_3_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<0, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_3_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_4_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_4_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<32, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_4_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_5_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_5_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<64, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_5_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_6_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_6_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<96, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_6_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_7_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_7_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<128, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_7_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_8_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_8_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<160, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_8_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_9_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_9_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<192, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_9_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_10_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_10_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<224, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_10_res);
	hw_uint<32>  stencil_46_FIFO_buf2030_stencil_47287_merged1951_11_res = stencil_46_FIFO_buf2030_stencil_47287_merged1951_11_select(stencil_46_FIFO_buf2030, root, stencil_47286, stencil_47287, dynamic_address);
	set_at<256, 288>(result, stencil_46_FIFO_buf2030_stencil_47287_merged1951_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_47_stencil_47287_merged1951_2_to_stencil_47_store_to_stencil_47_to_gp_4520925_1_cache {
	// RAM Box: {[0, 151], [0, 151]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_47_cache {
  // # of banks: 1
  stencil_47_stencil_47287_merged1951_2_to_stencil_47_store_to_stencil_47_to_gp_4520925_1_cache stencil_47_stencil_47287_merged1951_2_to_stencil_47_store_to_stencil_47_to_gp_4520925_1;
};



inline void stencil_47_stencil_47287_merged1951_2_write(hw_uint<32> & stencil_47_stencil_47287_merged1951_2, stencil_47_cache& stencil_47, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
  stencil_47.stencil_47_stencil_47287_merged1951_2_to_stencil_47_store_to_stencil_47_to_gp_4520925_1.push(stencil_47_stencil_47287_merged1951_2);
}

inline hw_uint<32>  stencil_47_store_to_stencil_47_to_gp_4520925_1_select(stencil_47_cache& stencil_47, int root, int stencil_47_ld4, int stencil_47_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_store_to_stencil_47_to_gp_4520925_1 read pattern: { store_to_stencil_47_to_gp_4520925[root = 0, stencil_47_ld4, stencil_47_ld3] -> stencil_47[stencil_47_ld3, stencil_47_ld4] : 0 <= stencil_47_ld4 <= 151 and 0 <= stencil_47_ld3 <= 151 }
  // Read schedule : { store_to_stencil_47_to_gp_4520925[root = 0, stencil_47_ld4, stencil_47_ld3] -> [2 + stencil_47_ld4, 2 + stencil_47_ld3, 2] : 0 <= stencil_47_ld4 <= 151 and 0 <= stencil_47_ld3 <= 151 }
  // Write schedule: { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
  auto value_stencil_47_stencil_47287_merged1951_2 = stencil_47.stencil_47_stencil_47287_merged1951_2_to_stencil_47_store_to_stencil_47_to_gp_4520925_1.peek(/* one reader or all rams */ 0);
  return value_stencil_47_stencil_47287_merged1951_2;
  return 0;
}

// # of bundles = 2
// stencil_47287_merged1951_write
//	stencil_47_stencil_47287_merged1951_2
inline void stencil_47_stencil_47287_merged1951_write_bundle_write(hw_uint<32>& stencil_47287_merged1951_write, stencil_47_cache& stencil_47, int root, int stencil_47286, int stencil_47287, int dynamic_address) {
	hw_uint<32>  stencil_47_stencil_47287_merged1951_2_res = stencil_47287_merged1951_write.extract<0, 31>();
	stencil_47_stencil_47287_merged1951_2_write(stencil_47_stencil_47287_merged1951_2_res, stencil_47, root, stencil_47286, stencil_47287, dynamic_address);
}

// store_to_stencil_47_to_gp_4520925_read
//	stencil_47_store_to_stencil_47_to_gp_4520925_1
inline hw_uint<32> stencil_47_store_to_stencil_47_to_gp_4520925_read_bundle_read(stencil_47_cache& stencil_47, int root, int stencil_47_ld4, int stencil_47_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_47_store_to_stencil_47_to_gp_4520925_1

	hw_uint<32> result;
	hw_uint<32>  stencil_47_store_to_stencil_47_to_gp_4520925_1_res = stencil_47_store_to_stencil_47_to_gp_4520925_1_select(stencil_47, root, stencil_47_ld4, stencil_47_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_47_store_to_stencil_47_to_gp_4520925_1_res);
	return result;
}

// Total re-use buffer capacity: 9920 bits


// Operation logic
inline void stencil_47287_merged1951(stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, stencil_47_cache& stencil_47, int root, int stencil_47286, int stencil_47287) {
  // Dynamic address computation

	// Consume: stencil_46_FIFO_buf2030
	auto stencil_46_FIFO_buf2030__lp_stencil_47287__p___m_12_rp___p___m_1_p_13_c________lp_stencil_47286__p___m_12_rp___p__1_p_13_value = stencil_46_FIFO_buf2030_stencil_47287_merged1951_read_bundle_read(stencil_46_FIFO_buf2030/* source_delay */, root, stencil_47286, stencil_47287, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_47287_cu1949(stencil_46_FIFO_buf2030__lp_stencil_47287__p___m_12_rp___p___m_1_p_13_c________lp_stencil_47286__p___m_12_rp___p__1_p_13_value);
	// Produce: stencil_47
	stencil_47_stencil_47287_merged1951_write_bundle_write(/* arg names */compute_result, stencil_47, root, stencil_47286, stencil_47287, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_46_FIFO_buf20302(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_46_to_gp_442091, stencil_46_FIFO_buf2030_cache& stencil_46_FIFO_buf2030, int root, int stencil_46_ld1, int stencil_46_ld0) {
  // Dynamic address computation

	// Consume: stencil_46_to_gp_442091
	auto stencil_46_to_gp_442091_stencil_46_ld0_c__stencil_46_ld1_value = stencil_46_to_gp_442091.read();
	// Produce: stencil_46_FIFO_buf2030
	stencil_46_FIFO_buf2030_load_to_stencil_46_FIFO_buf20302_write_bundle_write(/* arg names */stencil_46_to_gp_442091_stencil_46_ld0_c__stencil_46_ld1_value, stencil_46_FIFO_buf2030, root, stencil_46_ld1, stencil_46_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_47_to_gp_4520925(stencil_47_cache& stencil_47, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_47_to_gp_452092, int root, int stencil_47_ld4, int stencil_47_ld3) {
  // Dynamic address computation

	// Consume: stencil_47
	auto stencil_47_stencil_47_ld3_c__stencil_47_ld4_value = stencil_47_store_to_stencil_47_to_gp_4520925_read_bundle_read(stencil_47/* source_delay */, root, stencil_47_ld4, stencil_47_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_47_to_gp_452092
	stencil_47_to_gp_452092.write(stencil_47_stencil_47_ld3_c__stencil_47_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_47286_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_46_to_gp_442091, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_47_to_gp_452092) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_47286__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_46_FIFO_buf2030_cache stencil_46_FIFO_buf2030;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_47_cache stencil_47;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_47_to_gp_4520925[root = 0, stencil_47_ld4, stencil_47_ld3] -> [2 + stencil_47_ld4, 2 + stencil_47_ld3, 2] : 0 <= stencil_47_ld4 <= 151 and 0 <= stencil_47_ld3 <= 151; load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153; stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
//   { store_to_stencil_47_to_gp_4520925[root = 0, stencil_47_ld4, stencil_47_ld3] -> [2 + stencil_47_ld4, 2 + stencil_47_ld3, 2] : 0 <= stencil_47_ld4 <= 151 and 0 <= stencil_47_ld3 <= 151 }
// Condition for store_to_stencil_47_to_gp_4520925(((-2 + i2 == 0) && (-2 + i0 >= 0) && (153 - i0 >= 0) && (-2 + i1 >= 0) && (153 - i1 >= 0)))
//   { load_to_stencil_46_FIFO_buf20302[root = 0, stencil_46_ld1, stencil_46_ld0] -> [stencil_46_ld1, stencil_46_ld0, 0] : 0 <= stencil_46_ld1 <= 153 and 0 <= stencil_46_ld0 <= 153 }
// Condition for load_to_stencil_46_FIFO_buf20302(((i2 == 0) && (i0 >= 0) && (153 - i0 >= 0) && (i1 >= 0) && (153 - i1 >= 0)))
//   { stencil_47287_merged1951[root = 0, stencil_47286, stencil_47287] -> [2 + stencil_47286, 2 + stencil_47287, 1] : 0 <= stencil_47286 <= 151 and 0 <= stencil_47287 <= 151 }
// Condition for stencil_47287_merged1951(((-1 + i2 == 0) && (-2 + i0 >= 0) && (153 - i0 >= 0) && (-2 + i1 >= 0) && (153 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 153; c0 += 1)
  for (int c1 = 0; c1 <= 153; c1 += 1) {
    load_to_stencil_46_FIFO_buf20302(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_47287_merged1951(0, c0 - 2, c1 - 2);
      store_to_stencil_47_to_gp_4520925(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 153; c0 += 1)
	  for (int c1 = 0; c1 <= 153; c1 += 1) {
	    load_to_stencil_46_FIFO_buf20302(stencil_46_to_gp_442091 /* buf name */, stencil_46_FIFO_buf2030, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_47287_merged1951(stencil_46_FIFO_buf2030 /* buf name */, stencil_47, 0, c0 - 2, c1 - 2);
	      store_to_stencil_47_to_gp_4520925(stencil_47 /* buf name */, stencil_47_to_gp_452092, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_47286__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_46_to_gp_442091, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_47_to_gp_452092, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_47286_(stencil_46_to_gp_442091, stencil_47_to_gp_452092);
  }
}
#include "hw_classes.h"

struct stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9_cache {
	// RAM Box: {[0, 151], [0, 151]}
	// Capacity: 307
	// # of read delays: 9
  // 0, 1, 2, 152, 153, 154, 304, 305, 306
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 149> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 149> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_151() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_152() {
		return f6;
	}

	inline hw_uint<32>  peek_153() {
		return f8;
	}

	inline hw_uint<32>  peek_154() {
		return f10;
	}

	inline hw_uint<32>  peek_303() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_304() {
		return f12;
	}

	inline hw_uint<32>  peek_305() {
		return f14;
	}

	inline hw_uint<32>  peek_306() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 149
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 149 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 149
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 149 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_47_FIFO_buf2031_cache {
  // # of banks: 1
  stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9_cache stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9;
};



inline void stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_write(hw_uint<32> & stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12, stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_47_ld1, int stencil_47_ld0, int dynamic_address) {
  stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.push(stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12);
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_10_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_10 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[1 + stencil_48293, stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_305();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_11_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_11 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[2 + stencil_48293, stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_304();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_3_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_3 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[stencil_48293, 2 + stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_2();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_4_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_4 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[1 + stencil_48293, 2 + stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_1();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_5_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_5 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[2 + stencil_48293, 2 + stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_0();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_6_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_6 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[stencil_48293, 1 + stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_154();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_7_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_7 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[1 + stencil_48293, 1 + stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_153();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_8_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_8 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[2 + stencil_48293, 1 + stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_152();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

inline hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_9_select(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_47_FIFO_buf2031_stencil_48293_merged1954_9 read pattern: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> stencil_47_FIFO_buf2031[stencil_48293, stencil_48292] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Read schedule : { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  // Write schedule: { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
  auto value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12 = stencil_47_FIFO_buf2031.stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_merged_banks_9.peek_306();
  return value_stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_47_FIFO_buf20312_write
//	stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12
inline void stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_write_bundle_write(hw_uint<32>& load_to_stencil_47_FIFO_buf20312_write, stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_47_ld1, int stencil_47_ld0, int dynamic_address) {
	hw_uint<32>  stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_res = load_to_stencil_47_FIFO_buf20312_write.extract<0, 31>();
	stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_write(stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_12_res, stencil_47_FIFO_buf2031, root, stencil_47_ld1, stencil_47_ld0, dynamic_address);
}

// stencil_48293_merged1954_read
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_3
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_4
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_5
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_6
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_7
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_8
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_9
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_10
//	stencil_47_FIFO_buf2031_stencil_48293_merged1954_11
inline hw_uint<288> stencil_47_FIFO_buf2031_stencil_48293_merged1954_read_bundle_read(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_3
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_4
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_5
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_6
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_7
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_8
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_9
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_10
    // stencil_47_FIFO_buf2031_stencil_48293_merged1954_11

	hw_uint<288> result;
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_3_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_3_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<0, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_3_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_4_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_4_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<32, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_4_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_5_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_5_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<64, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_5_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_6_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_6_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<96, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_6_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_7_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_7_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<128, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_7_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_8_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_8_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<160, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_8_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_9_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_9_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<192, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_9_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_10_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_10_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<224, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_10_res);
	hw_uint<32>  stencil_47_FIFO_buf2031_stencil_48293_merged1954_11_res = stencil_47_FIFO_buf2031_stencil_48293_merged1954_11_select(stencil_47_FIFO_buf2031, root, stencil_48292, stencil_48293, dynamic_address);
	set_at<256, 288>(result, stencil_47_FIFO_buf2031_stencil_48293_merged1954_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_48_stencil_48293_merged1954_2_to_stencil_48_store_to_stencil_48_to_gp_4620935_1_cache {
	// RAM Box: {[0, 149], [0, 149]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_48_cache {
  // # of banks: 1
  stencil_48_stencil_48293_merged1954_2_to_stencil_48_store_to_stencil_48_to_gp_4620935_1_cache stencil_48_stencil_48293_merged1954_2_to_stencil_48_store_to_stencil_48_to_gp_4620935_1;
};



inline void stencil_48_stencil_48293_merged1954_2_write(hw_uint<32> & stencil_48_stencil_48293_merged1954_2, stencil_48_cache& stencil_48, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
  stencil_48.stencil_48_stencil_48293_merged1954_2_to_stencil_48_store_to_stencil_48_to_gp_4620935_1.push(stencil_48_stencil_48293_merged1954_2);
}

inline hw_uint<32>  stencil_48_store_to_stencil_48_to_gp_4620935_1_select(stencil_48_cache& stencil_48, int root, int stencil_48_ld4, int stencil_48_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_store_to_stencil_48_to_gp_4620935_1 read pattern: { store_to_stencil_48_to_gp_4620935[root = 0, stencil_48_ld4, stencil_48_ld3] -> stencil_48[stencil_48_ld3, stencil_48_ld4] : 0 <= stencil_48_ld4 <= 149 and 0 <= stencil_48_ld3 <= 149 }
  // Read schedule : { store_to_stencil_48_to_gp_4620935[root = 0, stencil_48_ld4, stencil_48_ld3] -> [2 + stencil_48_ld4, 2 + stencil_48_ld3, 2] : 0 <= stencil_48_ld4 <= 149 and 0 <= stencil_48_ld3 <= 149 }
  // Write schedule: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
  auto value_stencil_48_stencil_48293_merged1954_2 = stencil_48.stencil_48_stencil_48293_merged1954_2_to_stencil_48_store_to_stencil_48_to_gp_4620935_1.peek(/* one reader or all rams */ 0);
  return value_stencil_48_stencil_48293_merged1954_2;
  return 0;
}

// # of bundles = 2
// stencil_48293_merged1954_write
//	stencil_48_stencil_48293_merged1954_2
inline void stencil_48_stencil_48293_merged1954_write_bundle_write(hw_uint<32>& stencil_48293_merged1954_write, stencil_48_cache& stencil_48, int root, int stencil_48292, int stencil_48293, int dynamic_address) {
	hw_uint<32>  stencil_48_stencil_48293_merged1954_2_res = stencil_48293_merged1954_write.extract<0, 31>();
	stencil_48_stencil_48293_merged1954_2_write(stencil_48_stencil_48293_merged1954_2_res, stencil_48, root, stencil_48292, stencil_48293, dynamic_address);
}

// store_to_stencil_48_to_gp_4620935_read
//	stencil_48_store_to_stencil_48_to_gp_4620935_1
inline hw_uint<32> stencil_48_store_to_stencil_48_to_gp_4620935_read_bundle_read(stencil_48_cache& stencil_48, int root, int stencil_48_ld4, int stencil_48_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_48_store_to_stencil_48_to_gp_4620935_1

	hw_uint<32> result;
	hw_uint<32>  stencil_48_store_to_stencil_48_to_gp_4620935_1_res = stencil_48_store_to_stencil_48_to_gp_4620935_1_select(stencil_48, root, stencil_48_ld4, stencil_48_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_48_store_to_stencil_48_to_gp_4620935_1_res);
	return result;
}

// Total re-use buffer capacity: 9792 bits


// Operation logic
inline void stencil_48293_merged1954(stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, stencil_48_cache& stencil_48, int root, int stencil_48292, int stencil_48293) {
  // Dynamic address computation

	// Consume: stencil_47_FIFO_buf2031
	auto stencil_47_FIFO_buf2031__lp_stencil_48293__p___m_11_rp___p___m_1_p_12_c________lp_stencil_48292__p___m_11_rp___p__1_p_12_value = stencil_47_FIFO_buf2031_stencil_48293_merged1954_read_bundle_read(stencil_47_FIFO_buf2031/* source_delay */, root, stencil_48292, stencil_48293, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_48293_cu1952(stencil_47_FIFO_buf2031__lp_stencil_48293__p___m_11_rp___p___m_1_p_12_c________lp_stencil_48292__p___m_11_rp___p__1_p_12_value);
	// Produce: stencil_48
	stencil_48_stencil_48293_merged1954_write_bundle_write(/* arg names */compute_result, stencil_48, root, stencil_48292, stencil_48293, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_47_FIFO_buf20312(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_47_to_gp_452092, stencil_47_FIFO_buf2031_cache& stencil_47_FIFO_buf2031, int root, int stencil_47_ld1, int stencil_47_ld0) {
  // Dynamic address computation

	// Consume: stencil_47_to_gp_452092
	auto stencil_47_to_gp_452092_stencil_47_ld0_c__stencil_47_ld1_value = stencil_47_to_gp_452092.read();
	// Produce: stencil_47_FIFO_buf2031
	stencil_47_FIFO_buf2031_load_to_stencil_47_FIFO_buf20312_write_bundle_write(/* arg names */stencil_47_to_gp_452092_stencil_47_ld0_c__stencil_47_ld1_value, stencil_47_FIFO_buf2031, root, stencil_47_ld1, stencil_47_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_48_to_gp_4620935(stencil_48_cache& stencil_48, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_48_to_gp_462093, int root, int stencil_48_ld4, int stencil_48_ld3) {
  // Dynamic address computation

	// Consume: stencil_48
	auto stencil_48_stencil_48_ld3_c__stencil_48_ld4_value = stencil_48_store_to_stencil_48_to_gp_4620935_read_bundle_read(stencil_48/* source_delay */, root, stencil_48_ld4, stencil_48_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_48_to_gp_462093
	stencil_48_to_gp_462093.write(stencil_48_stencil_48_ld3_c__stencil_48_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_48292_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_47_to_gp_452092, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_48_to_gp_462093) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_48292__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_47_FIFO_buf2031_cache stencil_47_FIFO_buf2031;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_48_cache stencil_48;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149; load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151; store_to_stencil_48_to_gp_4620935[root = 0, stencil_48_ld4, stencil_48_ld3] -> [2 + stencil_48_ld4, 2 + stencil_48_ld3, 2] : 0 <= stencil_48_ld4 <= 149 and 0 <= stencil_48_ld3 <= 149 }
//   { stencil_48293_merged1954[root = 0, stencil_48292, stencil_48293] -> [2 + stencil_48292, 2 + stencil_48293, 1] : 0 <= stencil_48292 <= 149 and 0 <= stencil_48293 <= 149 }
// Condition for stencil_48293_merged1954(((-1 + i2 == 0) && (-2 + i0 >= 0) && (151 - i0 >= 0) && (-2 + i1 >= 0) && (151 - i1 >= 0)))
//   { load_to_stencil_47_FIFO_buf20312[root = 0, stencil_47_ld1, stencil_47_ld0] -> [stencil_47_ld1, stencil_47_ld0, 0] : 0 <= stencil_47_ld1 <= 151 and 0 <= stencil_47_ld0 <= 151 }
// Condition for load_to_stencil_47_FIFO_buf20312(((i2 == 0) && (i0 >= 0) && (151 - i0 >= 0) && (i1 >= 0) && (151 - i1 >= 0)))
//   { store_to_stencil_48_to_gp_4620935[root = 0, stencil_48_ld4, stencil_48_ld3] -> [2 + stencil_48_ld4, 2 + stencil_48_ld3, 2] : 0 <= stencil_48_ld4 <= 149 and 0 <= stencil_48_ld3 <= 149 }
// Condition for store_to_stencil_48_to_gp_4620935(((-2 + i2 == 0) && (-2 + i0 >= 0) && (151 - i0 >= 0) && (-2 + i1 >= 0) && (151 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 151; c0 += 1)
  for (int c1 = 0; c1 <= 151; c1 += 1) {
    load_to_stencil_47_FIFO_buf20312(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_48293_merged1954(0, c0 - 2, c1 - 2);
      store_to_stencil_48_to_gp_4620935(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 151; c0 += 1)
	  for (int c1 = 0; c1 <= 151; c1 += 1) {
	    load_to_stencil_47_FIFO_buf20312(stencil_47_to_gp_452092 /* buf name */, stencil_47_FIFO_buf2031, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_48293_merged1954(stencil_47_FIFO_buf2031 /* buf name */, stencil_48, 0, c0 - 2, c1 - 2);
	      store_to_stencil_48_to_gp_4620935(stencil_48 /* buf name */, stencil_48_to_gp_462093, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_48292__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_47_to_gp_452092, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_48_to_gp_462093, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_48292_(stencil_47_to_gp_452092, stencil_48_to_gp_462093);
  }
}
#include "hw_classes.h"

struct stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9_cache {
	// RAM Box: {[0, 149], [0, 149]}
	// Capacity: 303
	// # of read delays: 9
  // 0, 1, 2, 150, 151, 152, 300, 301, 302
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 147> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 147> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_149() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_150() {
		return f6;
	}

	inline hw_uint<32>  peek_151() {
		return f8;
	}

	inline hw_uint<32>  peek_152() {
		return f10;
	}

	inline hw_uint<32>  peek_299() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_300() {
		return f12;
	}

	inline hw_uint<32>  peek_301() {
		return f14;
	}

	inline hw_uint<32>  peek_302() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 147
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 147 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 147
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 147 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_48_FIFO_buf2032_cache {
  // # of banks: 1
  stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9_cache stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9;
};



inline void stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_write(hw_uint<32> & stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12, stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_48_ld1, int stencil_48_ld0, int dynamic_address) {
  stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.push(stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12);
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_10_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_10 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[1 + stencil_49299, stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_301();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_11_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_11 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[2 + stencil_49299, stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_300();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_3_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_3 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[stencil_49299, 2 + stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_2();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_4_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_4 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[1 + stencil_49299, 2 + stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_1();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_5_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_5 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[2 + stencil_49299, 2 + stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_0();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_6_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_6 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[stencil_49299, 1 + stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_152();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_7_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_7 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[1 + stencil_49299, 1 + stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_151();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_8_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_8 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[2 + stencil_49299, 1 + stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_150();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

inline hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_9_select(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_48_FIFO_buf2032_stencil_49299_merged1957_9 read pattern: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> stencil_48_FIFO_buf2032[stencil_49299, stencil_49298] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Read schedule : { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  // Write schedule: { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
  auto value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12 = stencil_48_FIFO_buf2032.stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_merged_banks_9.peek_302();
  return value_stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_48_FIFO_buf20322_write
//	stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12
inline void stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_write_bundle_write(hw_uint<32>& load_to_stencil_48_FIFO_buf20322_write, stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_48_ld1, int stencil_48_ld0, int dynamic_address) {
	hw_uint<32>  stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_res = load_to_stencil_48_FIFO_buf20322_write.extract<0, 31>();
	stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_write(stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_12_res, stencil_48_FIFO_buf2032, root, stencil_48_ld1, stencil_48_ld0, dynamic_address);
}

// stencil_49299_merged1957_read
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_3
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_4
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_5
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_6
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_7
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_8
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_9
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_10
//	stencil_48_FIFO_buf2032_stencil_49299_merged1957_11
inline hw_uint<288> stencil_48_FIFO_buf2032_stencil_49299_merged1957_read_bundle_read(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_3
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_4
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_5
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_6
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_7
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_8
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_9
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_10
    // stencil_48_FIFO_buf2032_stencil_49299_merged1957_11

	hw_uint<288> result;
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_3_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_3_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<0, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_3_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_4_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_4_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<32, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_4_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_5_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_5_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<64, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_5_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_6_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_6_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<96, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_6_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_7_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_7_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<128, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_7_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_8_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_8_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<160, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_8_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_9_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_9_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<192, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_9_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_10_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_10_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<224, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_10_res);
	hw_uint<32>  stencil_48_FIFO_buf2032_stencil_49299_merged1957_11_res = stencil_48_FIFO_buf2032_stencil_49299_merged1957_11_select(stencil_48_FIFO_buf2032, root, stencil_49298, stencil_49299, dynamic_address);
	set_at<256, 288>(result, stencil_48_FIFO_buf2032_stencil_49299_merged1957_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_49_stencil_49299_merged1957_2_to_stencil_49_store_to_stencil_49_to_gp_4720945_1_cache {
	// RAM Box: {[0, 147], [0, 147]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_49_cache {
  // # of banks: 1
  stencil_49_stencil_49299_merged1957_2_to_stencil_49_store_to_stencil_49_to_gp_4720945_1_cache stencil_49_stencil_49299_merged1957_2_to_stencil_49_store_to_stencil_49_to_gp_4720945_1;
};



inline void stencil_49_stencil_49299_merged1957_2_write(hw_uint<32> & stencil_49_stencil_49299_merged1957_2, stencil_49_cache& stencil_49, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
  stencil_49.stencil_49_stencil_49299_merged1957_2_to_stencil_49_store_to_stencil_49_to_gp_4720945_1.push(stencil_49_stencil_49299_merged1957_2);
}

inline hw_uint<32>  stencil_49_store_to_stencil_49_to_gp_4720945_1_select(stencil_49_cache& stencil_49, int root, int stencil_49_ld4, int stencil_49_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_store_to_stencil_49_to_gp_4720945_1 read pattern: { store_to_stencil_49_to_gp_4720945[root = 0, stencil_49_ld4, stencil_49_ld3] -> stencil_49[stencil_49_ld3, stencil_49_ld4] : 0 <= stencil_49_ld4 <= 147 and 0 <= stencil_49_ld3 <= 147 }
  // Read schedule : { store_to_stencil_49_to_gp_4720945[root = 0, stencil_49_ld4, stencil_49_ld3] -> [2 + stencil_49_ld4, 2 + stencil_49_ld3, 2] : 0 <= stencil_49_ld4 <= 147 and 0 <= stencil_49_ld3 <= 147 }
  // Write schedule: { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
  auto value_stencil_49_stencil_49299_merged1957_2 = stencil_49.stencil_49_stencil_49299_merged1957_2_to_stencil_49_store_to_stencil_49_to_gp_4720945_1.peek(/* one reader or all rams */ 0);
  return value_stencil_49_stencil_49299_merged1957_2;
  return 0;
}

// # of bundles = 2
// stencil_49299_merged1957_write
//	stencil_49_stencil_49299_merged1957_2
inline void stencil_49_stencil_49299_merged1957_write_bundle_write(hw_uint<32>& stencil_49299_merged1957_write, stencil_49_cache& stencil_49, int root, int stencil_49298, int stencil_49299, int dynamic_address) {
	hw_uint<32>  stencil_49_stencil_49299_merged1957_2_res = stencil_49299_merged1957_write.extract<0, 31>();
	stencil_49_stencil_49299_merged1957_2_write(stencil_49_stencil_49299_merged1957_2_res, stencil_49, root, stencil_49298, stencil_49299, dynamic_address);
}

// store_to_stencil_49_to_gp_4720945_read
//	stencil_49_store_to_stencil_49_to_gp_4720945_1
inline hw_uint<32> stencil_49_store_to_stencil_49_to_gp_4720945_read_bundle_read(stencil_49_cache& stencil_49, int root, int stencil_49_ld4, int stencil_49_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_49_store_to_stencil_49_to_gp_4720945_1

	hw_uint<32> result;
	hw_uint<32>  stencil_49_store_to_stencil_49_to_gp_4720945_1_res = stencil_49_store_to_stencil_49_to_gp_4720945_1_select(stencil_49, root, stencil_49_ld4, stencil_49_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_49_store_to_stencil_49_to_gp_4720945_1_res);
	return result;
}

// Total re-use buffer capacity: 9664 bits


// Operation logic
inline void stencil_49299_merged1957(stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, stencil_49_cache& stencil_49, int root, int stencil_49298, int stencil_49299) {
  // Dynamic address computation

	// Consume: stencil_48_FIFO_buf2032
	auto stencil_48_FIFO_buf2032__lp_stencil_49299__p___m_10_rp___p___m_1_p_11_c________lp_stencil_49298__p___m_10_rp___p__1_p_11_value = stencil_48_FIFO_buf2032_stencil_49299_merged1957_read_bundle_read(stencil_48_FIFO_buf2032/* source_delay */, root, stencil_49298, stencil_49299, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_49299_cu1955(stencil_48_FIFO_buf2032__lp_stencil_49299__p___m_10_rp___p___m_1_p_11_c________lp_stencil_49298__p___m_10_rp___p__1_p_11_value);
	// Produce: stencil_49
	stencil_49_stencil_49299_merged1957_write_bundle_write(/* arg names */compute_result, stencil_49, root, stencil_49298, stencil_49299, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_48_FIFO_buf20322(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_48_to_gp_462093, stencil_48_FIFO_buf2032_cache& stencil_48_FIFO_buf2032, int root, int stencil_48_ld1, int stencil_48_ld0) {
  // Dynamic address computation

	// Consume: stencil_48_to_gp_462093
	auto stencil_48_to_gp_462093_stencil_48_ld0_c__stencil_48_ld1_value = stencil_48_to_gp_462093.read();
	// Produce: stencil_48_FIFO_buf2032
	stencil_48_FIFO_buf2032_load_to_stencil_48_FIFO_buf20322_write_bundle_write(/* arg names */stencil_48_to_gp_462093_stencil_48_ld0_c__stencil_48_ld1_value, stencil_48_FIFO_buf2032, root, stencil_48_ld1, stencil_48_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_49_to_gp_4720945(stencil_49_cache& stencil_49, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_49_to_gp_472094, int root, int stencil_49_ld4, int stencil_49_ld3) {
  // Dynamic address computation

	// Consume: stencil_49
	auto stencil_49_stencil_49_ld3_c__stencil_49_ld4_value = stencil_49_store_to_stencil_49_to_gp_4720945_read_bundle_read(stencil_49/* source_delay */, root, stencil_49_ld4, stencil_49_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_49_to_gp_472094
	stencil_49_to_gp_472094.write(stencil_49_stencil_49_ld3_c__stencil_49_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_49298_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_48_to_gp_462093, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_49_to_gp_472094) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_49298__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_48_FIFO_buf2032_cache stencil_48_FIFO_buf2032;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_49_cache stencil_49;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_49_to_gp_4720945[root = 0, stencil_49_ld4, stencil_49_ld3] -> [2 + stencil_49_ld4, 2 + stencil_49_ld3, 2] : 0 <= stencil_49_ld4 <= 147 and 0 <= stencil_49_ld3 <= 147; stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147; load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
//   { store_to_stencil_49_to_gp_4720945[root = 0, stencil_49_ld4, stencil_49_ld3] -> [2 + stencil_49_ld4, 2 + stencil_49_ld3, 2] : 0 <= stencil_49_ld4 <= 147 and 0 <= stencil_49_ld3 <= 147 }
// Condition for store_to_stencil_49_to_gp_4720945(((-2 + i2 == 0) && (-2 + i0 >= 0) && (149 - i0 >= 0) && (-2 + i1 >= 0) && (149 - i1 >= 0)))
//   { stencil_49299_merged1957[root = 0, stencil_49298, stencil_49299] -> [2 + stencil_49298, 2 + stencil_49299, 1] : 0 <= stencil_49298 <= 147 and 0 <= stencil_49299 <= 147 }
// Condition for stencil_49299_merged1957(((-1 + i2 == 0) && (-2 + i0 >= 0) && (149 - i0 >= 0) && (-2 + i1 >= 0) && (149 - i1 >= 0)))
//   { load_to_stencil_48_FIFO_buf20322[root = 0, stencil_48_ld1, stencil_48_ld0] -> [stencil_48_ld1, stencil_48_ld0, 0] : 0 <= stencil_48_ld1 <= 149 and 0 <= stencil_48_ld0 <= 149 }
// Condition for load_to_stencil_48_FIFO_buf20322(((i2 == 0) && (i0 >= 0) && (149 - i0 >= 0) && (i1 >= 0) && (149 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 149; c0 += 1)
  for (int c1 = 0; c1 <= 149; c1 += 1) {
    load_to_stencil_48_FIFO_buf20322(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_49299_merged1957(0, c0 - 2, c1 - 2);
      store_to_stencil_49_to_gp_4720945(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 149; c0 += 1)
	  for (int c1 = 0; c1 <= 149; c1 += 1) {
	    load_to_stencil_48_FIFO_buf20322(stencil_48_to_gp_462093 /* buf name */, stencil_48_FIFO_buf2032, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_49299_merged1957(stencil_48_FIFO_buf2032 /* buf name */, stencil_49, 0, c0 - 2, c1 - 2);
	      store_to_stencil_49_to_gp_4720945(stencil_49 /* buf name */, stencil_49_to_gp_472094, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_49298__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_48_to_gp_462093, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_49_to_gp_472094, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_49298_(stencil_48_to_gp_462093, stencil_49_to_gp_472094);
  }
}
#include "hw_classes.h"

struct stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9_cache {
	// RAM Box: {[0, 147], [0, 147]}
	// Capacity: 299
	// # of read delays: 9
  // 0, 1, 2, 148, 149, 150, 296, 297, 298
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 145> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 145> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_147() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_148() {
		return f6;
	}

	inline hw_uint<32>  peek_149() {
		return f8;
	}

	inline hw_uint<32>  peek_150() {
		return f10;
	}

	inline hw_uint<32>  peek_295() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_296() {
		return f12;
	}

	inline hw_uint<32>  peek_297() {
		return f14;
	}

	inline hw_uint<32>  peek_298() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 145
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 145 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 145
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 145 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_49_FIFO_buf2033_cache {
  // # of banks: 1
  stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9_cache stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9;
};



inline void stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_write(hw_uint<32> & stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12, stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_49_ld1, int stencil_49_ld0, int dynamic_address) {
  stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.push(stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12);
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_10_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_10 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[1 + stencil_50305, stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_297();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_11_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_11 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[2 + stencil_50305, stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_296();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_3_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_3 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[stencil_50305, 2 + stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_2();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_4_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_4 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[1 + stencil_50305, 2 + stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_1();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_5_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_5 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[2 + stencil_50305, 2 + stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_0();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_6_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_6 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[stencil_50305, 1 + stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_150();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_7_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_7 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[1 + stencil_50305, 1 + stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_149();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_8_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_8 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[2 + stencil_50305, 1 + stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_148();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

inline hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_9_select(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_49_FIFO_buf2033_stencil_50305_merged1960_9 read pattern: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> stencil_49_FIFO_buf2033[stencil_50305, stencil_50304] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Read schedule : { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  // Write schedule: { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
  auto value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12 = stencil_49_FIFO_buf2033.stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_merged_banks_9.peek_298();
  return value_stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_49_FIFO_buf20332_write
//	stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12
inline void stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_write_bundle_write(hw_uint<32>& load_to_stencil_49_FIFO_buf20332_write, stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_49_ld1, int stencil_49_ld0, int dynamic_address) {
	hw_uint<32>  stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_res = load_to_stencil_49_FIFO_buf20332_write.extract<0, 31>();
	stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_write(stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_12_res, stencil_49_FIFO_buf2033, root, stencil_49_ld1, stencil_49_ld0, dynamic_address);
}

// stencil_50305_merged1960_read
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_3
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_4
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_5
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_6
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_7
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_8
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_9
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_10
//	stencil_49_FIFO_buf2033_stencil_50305_merged1960_11
inline hw_uint<288> stencil_49_FIFO_buf2033_stencil_50305_merged1960_read_bundle_read(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_3
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_4
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_5
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_6
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_7
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_8
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_9
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_10
    // stencil_49_FIFO_buf2033_stencil_50305_merged1960_11

	hw_uint<288> result;
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_3_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_3_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<0, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_3_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_4_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_4_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<32, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_4_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_5_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_5_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<64, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_5_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_6_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_6_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<96, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_6_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_7_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_7_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<128, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_7_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_8_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_8_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<160, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_8_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_9_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_9_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<192, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_9_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_10_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_10_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<224, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_10_res);
	hw_uint<32>  stencil_49_FIFO_buf2033_stencil_50305_merged1960_11_res = stencil_49_FIFO_buf2033_stencil_50305_merged1960_11_select(stencil_49_FIFO_buf2033, root, stencil_50304, stencil_50305, dynamic_address);
	set_at<256, 288>(result, stencil_49_FIFO_buf2033_stencil_50305_merged1960_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_50_stencil_50305_merged1960_2_to_stencil_50_store_to_stencil_50_to_gp_4820965_1_cache {
	// RAM Box: {[0, 145], [0, 145]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_50_cache {
  // # of banks: 1
  stencil_50_stencil_50305_merged1960_2_to_stencil_50_store_to_stencil_50_to_gp_4820965_1_cache stencil_50_stencil_50305_merged1960_2_to_stencil_50_store_to_stencil_50_to_gp_4820965_1;
};



inline void stencil_50_stencil_50305_merged1960_2_write(hw_uint<32> & stencil_50_stencil_50305_merged1960_2, stencil_50_cache& stencil_50, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
  stencil_50.stencil_50_stencil_50305_merged1960_2_to_stencil_50_store_to_stencil_50_to_gp_4820965_1.push(stencil_50_stencil_50305_merged1960_2);
}

inline hw_uint<32>  stencil_50_store_to_stencil_50_to_gp_4820965_1_select(stencil_50_cache& stencil_50, int root, int stencil_50_ld4, int stencil_50_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_store_to_stencil_50_to_gp_4820965_1 read pattern: { store_to_stencil_50_to_gp_4820965[root = 0, stencil_50_ld4, stencil_50_ld3] -> stencil_50[stencil_50_ld3, stencil_50_ld4] : 0 <= stencil_50_ld4 <= 145 and 0 <= stencil_50_ld3 <= 145 }
  // Read schedule : { store_to_stencil_50_to_gp_4820965[root = 0, stencil_50_ld4, stencil_50_ld3] -> [2 + stencil_50_ld4, 2 + stencil_50_ld3, 2] : 0 <= stencil_50_ld4 <= 145 and 0 <= stencil_50_ld3 <= 145 }
  // Write schedule: { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
  auto value_stencil_50_stencil_50305_merged1960_2 = stencil_50.stencil_50_stencil_50305_merged1960_2_to_stencil_50_store_to_stencil_50_to_gp_4820965_1.peek(/* one reader or all rams */ 0);
  return value_stencil_50_stencil_50305_merged1960_2;
  return 0;
}

// # of bundles = 2
// stencil_50305_merged1960_write
//	stencil_50_stencil_50305_merged1960_2
inline void stencil_50_stencil_50305_merged1960_write_bundle_write(hw_uint<32>& stencil_50305_merged1960_write, stencil_50_cache& stencil_50, int root, int stencil_50304, int stencil_50305, int dynamic_address) {
	hw_uint<32>  stencil_50_stencil_50305_merged1960_2_res = stencil_50305_merged1960_write.extract<0, 31>();
	stencil_50_stencil_50305_merged1960_2_write(stencil_50_stencil_50305_merged1960_2_res, stencil_50, root, stencil_50304, stencil_50305, dynamic_address);
}

// store_to_stencil_50_to_gp_4820965_read
//	stencil_50_store_to_stencil_50_to_gp_4820965_1
inline hw_uint<32> stencil_50_store_to_stencil_50_to_gp_4820965_read_bundle_read(stencil_50_cache& stencil_50, int root, int stencil_50_ld4, int stencil_50_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_50_store_to_stencil_50_to_gp_4820965_1

	hw_uint<32> result;
	hw_uint<32>  stencil_50_store_to_stencil_50_to_gp_4820965_1_res = stencil_50_store_to_stencil_50_to_gp_4820965_1_select(stencil_50, root, stencil_50_ld4, stencil_50_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_50_store_to_stencil_50_to_gp_4820965_1_res);
	return result;
}

// Total re-use buffer capacity: 9536 bits


// Operation logic
inline void stencil_50305_merged1960(stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, stencil_50_cache& stencil_50, int root, int stencil_50304, int stencil_50305) {
  // Dynamic address computation

	// Consume: stencil_49_FIFO_buf2033
	auto stencil_49_FIFO_buf2033__lp_stencil_50305__p___m_9_rp___p___m_1_p_10_c________lp_stencil_50304__p___m_9_rp___p__1_p_10_value = stencil_49_FIFO_buf2033_stencil_50305_merged1960_read_bundle_read(stencil_49_FIFO_buf2033/* source_delay */, root, stencil_50304, stencil_50305, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_50305_cu1958(stencil_49_FIFO_buf2033__lp_stencil_50305__p___m_9_rp___p___m_1_p_10_c________lp_stencil_50304__p___m_9_rp___p__1_p_10_value);
	// Produce: stencil_50
	stencil_50_stencil_50305_merged1960_write_bundle_write(/* arg names */compute_result, stencil_50, root, stencil_50304, stencil_50305, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_49_FIFO_buf20332(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_49_to_gp_472094, stencil_49_FIFO_buf2033_cache& stencil_49_FIFO_buf2033, int root, int stencil_49_ld1, int stencil_49_ld0) {
  // Dynamic address computation

	// Consume: stencil_49_to_gp_472094
	auto stencil_49_to_gp_472094_stencil_49_ld0_c__stencil_49_ld1_value = stencil_49_to_gp_472094.read();
	// Produce: stencil_49_FIFO_buf2033
	stencil_49_FIFO_buf2033_load_to_stencil_49_FIFO_buf20332_write_bundle_write(/* arg names */stencil_49_to_gp_472094_stencil_49_ld0_c__stencil_49_ld1_value, stencil_49_FIFO_buf2033, root, stencil_49_ld1, stencil_49_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_50_to_gp_4820965(stencil_50_cache& stencil_50, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_50_to_gp_482096, int root, int stencil_50_ld4, int stencil_50_ld3) {
  // Dynamic address computation

	// Consume: stencil_50
	auto stencil_50_stencil_50_ld3_c__stencil_50_ld4_value = stencil_50_store_to_stencil_50_to_gp_4820965_read_bundle_read(stencil_50/* source_delay */, root, stencil_50_ld4, stencil_50_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_50_to_gp_482096
	stencil_50_to_gp_482096.write(stencil_50_stencil_50_ld3_c__stencil_50_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_50304_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_49_to_gp_472094, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_50_to_gp_482096) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_50304__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_49_FIFO_buf2033_cache stencil_49_FIFO_buf2033;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_50_cache stencil_50;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_50_to_gp_4820965[root = 0, stencil_50_ld4, stencil_50_ld3] -> [2 + stencil_50_ld4, 2 + stencil_50_ld3, 2] : 0 <= stencil_50_ld4 <= 145 and 0 <= stencil_50_ld3 <= 145; stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145; load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
//   { store_to_stencil_50_to_gp_4820965[root = 0, stencil_50_ld4, stencil_50_ld3] -> [2 + stencil_50_ld4, 2 + stencil_50_ld3, 2] : 0 <= stencil_50_ld4 <= 145 and 0 <= stencil_50_ld3 <= 145 }
// Condition for store_to_stencil_50_to_gp_4820965(((-2 + i2 == 0) && (-2 + i0 >= 0) && (147 - i0 >= 0) && (-2 + i1 >= 0) && (147 - i1 >= 0)))
//   { stencil_50305_merged1960[root = 0, stencil_50304, stencil_50305] -> [2 + stencil_50304, 2 + stencil_50305, 1] : 0 <= stencil_50304 <= 145 and 0 <= stencil_50305 <= 145 }
// Condition for stencil_50305_merged1960(((-1 + i2 == 0) && (-2 + i0 >= 0) && (147 - i0 >= 0) && (-2 + i1 >= 0) && (147 - i1 >= 0)))
//   { load_to_stencil_49_FIFO_buf20332[root = 0, stencil_49_ld1, stencil_49_ld0] -> [stencil_49_ld1, stencil_49_ld0, 0] : 0 <= stencil_49_ld1 <= 147 and 0 <= stencil_49_ld0 <= 147 }
// Condition for load_to_stencil_49_FIFO_buf20332(((i2 == 0) && (i0 >= 0) && (147 - i0 >= 0) && (i1 >= 0) && (147 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 147; c0 += 1)
  for (int c1 = 0; c1 <= 147; c1 += 1) {
    load_to_stencil_49_FIFO_buf20332(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_50305_merged1960(0, c0 - 2, c1 - 2);
      store_to_stencil_50_to_gp_4820965(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 147; c0 += 1)
	  for (int c1 = 0; c1 <= 147; c1 += 1) {
	    load_to_stencil_49_FIFO_buf20332(stencil_49_to_gp_472094 /* buf name */, stencil_49_FIFO_buf2033, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_50305_merged1960(stencil_49_FIFO_buf2033 /* buf name */, stencil_50, 0, c0 - 2, c1 - 2);
	      store_to_stencil_50_to_gp_4820965(stencil_50 /* buf name */, stencil_50_to_gp_482096, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_50304__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_49_to_gp_472094, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_50_to_gp_482096, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_50304_(stencil_49_to_gp_472094, stencil_50_to_gp_482096);
  }
}
#include "hw_classes.h"

struct stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9_cache {
	// RAM Box: {[0, 145], [0, 145]}
	// Capacity: 295
	// # of read delays: 9
  // 0, 1, 2, 146, 147, 148, 292, 293, 294
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 143> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 143> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_145() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_146() {
		return f6;
	}

	inline hw_uint<32>  peek_147() {
		return f8;
	}

	inline hw_uint<32>  peek_148() {
		return f10;
	}

	inline hw_uint<32>  peek_291() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_292() {
		return f12;
	}

	inline hw_uint<32>  peek_293() {
		return f14;
	}

	inline hw_uint<32>  peek_294() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 143
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 143 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 143
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 143 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_50_FIFO_buf2035_cache {
  // # of banks: 1
  stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9_cache stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9;
};



inline void stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_write(hw_uint<32> & stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12, stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_50_ld1, int stencil_50_ld0, int dynamic_address) {
  stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.push(stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12);
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_10_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_10 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[1 + stencil_51311, stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_293();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_11_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_11 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[2 + stencil_51311, stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_292();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_3_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_3 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[stencil_51311, 2 + stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_2();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_4_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_4 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[1 + stencil_51311, 2 + stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_1();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_5_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_5 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[2 + stencil_51311, 2 + stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_0();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_6_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_6 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[stencil_51311, 1 + stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_148();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_7_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_7 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[1 + stencil_51311, 1 + stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_147();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_8_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_8 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[2 + stencil_51311, 1 + stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_146();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

inline hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_9_select(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_50_FIFO_buf2035_stencil_51311_merged1963_9 read pattern: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> stencil_50_FIFO_buf2035[stencil_51311, stencil_51310] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Read schedule : { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  // Write schedule: { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
  auto value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12 = stencil_50_FIFO_buf2035.stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_merged_banks_9.peek_294();
  return value_stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_50_FIFO_buf20352_write
//	stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12
inline void stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_write_bundle_write(hw_uint<32>& load_to_stencil_50_FIFO_buf20352_write, stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_50_ld1, int stencil_50_ld0, int dynamic_address) {
	hw_uint<32>  stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_res = load_to_stencil_50_FIFO_buf20352_write.extract<0, 31>();
	stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_write(stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_12_res, stencil_50_FIFO_buf2035, root, stencil_50_ld1, stencil_50_ld0, dynamic_address);
}

// stencil_51311_merged1963_read
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_3
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_4
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_5
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_6
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_7
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_8
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_9
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_10
//	stencil_50_FIFO_buf2035_stencil_51311_merged1963_11
inline hw_uint<288> stencil_50_FIFO_buf2035_stencil_51311_merged1963_read_bundle_read(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_3
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_4
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_5
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_6
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_7
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_8
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_9
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_10
    // stencil_50_FIFO_buf2035_stencil_51311_merged1963_11

	hw_uint<288> result;
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_3_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_3_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<0, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_3_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_4_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_4_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<32, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_4_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_5_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_5_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<64, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_5_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_6_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_6_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<96, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_6_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_7_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_7_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<128, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_7_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_8_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_8_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<160, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_8_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_9_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_9_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<192, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_9_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_10_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_10_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<224, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_10_res);
	hw_uint<32>  stencil_50_FIFO_buf2035_stencil_51311_merged1963_11_res = stencil_50_FIFO_buf2035_stencil_51311_merged1963_11_select(stencil_50_FIFO_buf2035, root, stencil_51310, stencil_51311, dynamic_address);
	set_at<256, 288>(result, stencil_50_FIFO_buf2035_stencil_51311_merged1963_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_51_stencil_51311_merged1963_2_to_stencil_51_store_to_stencil_51_to_gp_4920975_1_cache {
	// RAM Box: {[0, 143], [0, 143]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_51_cache {
  // # of banks: 1
  stencil_51_stencil_51311_merged1963_2_to_stencil_51_store_to_stencil_51_to_gp_4920975_1_cache stencil_51_stencil_51311_merged1963_2_to_stencil_51_store_to_stencil_51_to_gp_4920975_1;
};



inline void stencil_51_stencil_51311_merged1963_2_write(hw_uint<32> & stencil_51_stencil_51311_merged1963_2, stencil_51_cache& stencil_51, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
  stencil_51.stencil_51_stencil_51311_merged1963_2_to_stencil_51_store_to_stencil_51_to_gp_4920975_1.push(stencil_51_stencil_51311_merged1963_2);
}

inline hw_uint<32>  stencil_51_store_to_stencil_51_to_gp_4920975_1_select(stencil_51_cache& stencil_51, int root, int stencil_51_ld4, int stencil_51_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_store_to_stencil_51_to_gp_4920975_1 read pattern: { store_to_stencil_51_to_gp_4920975[root = 0, stencil_51_ld4, stencil_51_ld3] -> stencil_51[stencil_51_ld3, stencil_51_ld4] : 0 <= stencil_51_ld4 <= 143 and 0 <= stencil_51_ld3 <= 143 }
  // Read schedule : { store_to_stencil_51_to_gp_4920975[root = 0, stencil_51_ld4, stencil_51_ld3] -> [2 + stencil_51_ld4, 2 + stencil_51_ld3, 2] : 0 <= stencil_51_ld4 <= 143 and 0 <= stencil_51_ld3 <= 143 }
  // Write schedule: { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
  auto value_stencil_51_stencil_51311_merged1963_2 = stencil_51.stencil_51_stencil_51311_merged1963_2_to_stencil_51_store_to_stencil_51_to_gp_4920975_1.peek(/* one reader or all rams */ 0);
  return value_stencil_51_stencil_51311_merged1963_2;
  return 0;
}

// # of bundles = 2
// stencil_51311_merged1963_write
//	stencil_51_stencil_51311_merged1963_2
inline void stencil_51_stencil_51311_merged1963_write_bundle_write(hw_uint<32>& stencil_51311_merged1963_write, stencil_51_cache& stencil_51, int root, int stencil_51310, int stencil_51311, int dynamic_address) {
	hw_uint<32>  stencil_51_stencil_51311_merged1963_2_res = stencil_51311_merged1963_write.extract<0, 31>();
	stencil_51_stencil_51311_merged1963_2_write(stencil_51_stencil_51311_merged1963_2_res, stencil_51, root, stencil_51310, stencil_51311, dynamic_address);
}

// store_to_stencil_51_to_gp_4920975_read
//	stencil_51_store_to_stencil_51_to_gp_4920975_1
inline hw_uint<32> stencil_51_store_to_stencil_51_to_gp_4920975_read_bundle_read(stencil_51_cache& stencil_51, int root, int stencil_51_ld4, int stencil_51_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_51_store_to_stencil_51_to_gp_4920975_1

	hw_uint<32> result;
	hw_uint<32>  stencil_51_store_to_stencil_51_to_gp_4920975_1_res = stencil_51_store_to_stencil_51_to_gp_4920975_1_select(stencil_51, root, stencil_51_ld4, stencil_51_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_51_store_to_stencil_51_to_gp_4920975_1_res);
	return result;
}

// Total re-use buffer capacity: 9408 bits


// Operation logic
inline void stencil_51311_merged1963(stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, stencil_51_cache& stencil_51, int root, int stencil_51310, int stencil_51311) {
  // Dynamic address computation

	// Consume: stencil_50_FIFO_buf2035
	auto stencil_50_FIFO_buf2035__lp_stencil_51311__p___m_8_rp___p___m_1_p_9_c________lp_stencil_51310__p___m_8_rp___p__1_p_9_value = stencil_50_FIFO_buf2035_stencil_51311_merged1963_read_bundle_read(stencil_50_FIFO_buf2035/* source_delay */, root, stencil_51310, stencil_51311, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_51311_cu1961(stencil_50_FIFO_buf2035__lp_stencil_51311__p___m_8_rp___p___m_1_p_9_c________lp_stencil_51310__p___m_8_rp___p__1_p_9_value);
	// Produce: stencil_51
	stencil_51_stencil_51311_merged1963_write_bundle_write(/* arg names */compute_result, stencil_51, root, stencil_51310, stencil_51311, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_50_FIFO_buf20352(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_50_to_gp_482096, stencil_50_FIFO_buf2035_cache& stencil_50_FIFO_buf2035, int root, int stencil_50_ld1, int stencil_50_ld0) {
  // Dynamic address computation

	// Consume: stencil_50_to_gp_482096
	auto stencil_50_to_gp_482096_stencil_50_ld0_c__stencil_50_ld1_value = stencil_50_to_gp_482096.read();
	// Produce: stencil_50_FIFO_buf2035
	stencil_50_FIFO_buf2035_load_to_stencil_50_FIFO_buf20352_write_bundle_write(/* arg names */stencil_50_to_gp_482096_stencil_50_ld0_c__stencil_50_ld1_value, stencil_50_FIFO_buf2035, root, stencil_50_ld1, stencil_50_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_51_to_gp_4920975(stencil_51_cache& stencil_51, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_51_to_gp_492097, int root, int stencil_51_ld4, int stencil_51_ld3) {
  // Dynamic address computation

	// Consume: stencil_51
	auto stencil_51_stencil_51_ld3_c__stencil_51_ld4_value = stencil_51_store_to_stencil_51_to_gp_4920975_read_bundle_read(stencil_51/* source_delay */, root, stencil_51_ld4, stencil_51_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_51_to_gp_492097
	stencil_51_to_gp_492097.write(stencil_51_stencil_51_ld3_c__stencil_51_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_51310_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_50_to_gp_482096, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_51_to_gp_492097) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_51310__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_50_FIFO_buf2035_cache stencil_50_FIFO_buf2035;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_51_cache stencil_51;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_51_to_gp_4920975[root = 0, stencil_51_ld4, stencil_51_ld3] -> [2 + stencil_51_ld4, 2 + stencil_51_ld3, 2] : 0 <= stencil_51_ld4 <= 143 and 0 <= stencil_51_ld3 <= 143; stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143; load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
//   { store_to_stencil_51_to_gp_4920975[root = 0, stencil_51_ld4, stencil_51_ld3] -> [2 + stencil_51_ld4, 2 + stencil_51_ld3, 2] : 0 <= stencil_51_ld4 <= 143 and 0 <= stencil_51_ld3 <= 143 }
// Condition for store_to_stencil_51_to_gp_4920975(((-2 + i2 == 0) && (-2 + i0 >= 0) && (145 - i0 >= 0) && (-2 + i1 >= 0) && (145 - i1 >= 0)))
//   { stencil_51311_merged1963[root = 0, stencil_51310, stencil_51311] -> [2 + stencil_51310, 2 + stencil_51311, 1] : 0 <= stencil_51310 <= 143 and 0 <= stencil_51311 <= 143 }
// Condition for stencil_51311_merged1963(((-1 + i2 == 0) && (-2 + i0 >= 0) && (145 - i0 >= 0) && (-2 + i1 >= 0) && (145 - i1 >= 0)))
//   { load_to_stencil_50_FIFO_buf20352[root = 0, stencil_50_ld1, stencil_50_ld0] -> [stencil_50_ld1, stencil_50_ld0, 0] : 0 <= stencil_50_ld1 <= 145 and 0 <= stencil_50_ld0 <= 145 }
// Condition for load_to_stencil_50_FIFO_buf20352(((i2 == 0) && (i0 >= 0) && (145 - i0 >= 0) && (i1 >= 0) && (145 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 145; c0 += 1)
  for (int c1 = 0; c1 <= 145; c1 += 1) {
    load_to_stencil_50_FIFO_buf20352(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_51311_merged1963(0, c0 - 2, c1 - 2);
      store_to_stencil_51_to_gp_4920975(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 145; c0 += 1)
	  for (int c1 = 0; c1 <= 145; c1 += 1) {
	    load_to_stencil_50_FIFO_buf20352(stencil_50_to_gp_482096 /* buf name */, stencil_50_FIFO_buf2035, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_51311_merged1963(stencil_50_FIFO_buf2035 /* buf name */, stencil_51, 0, c0 - 2, c1 - 2);
	      store_to_stencil_51_to_gp_4920975(stencil_51 /* buf name */, stencil_51_to_gp_492097, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_51310__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_50_to_gp_482096, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_51_to_gp_492097, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_51310_(stencil_50_to_gp_482096, stencil_51_to_gp_492097);
  }
}
#include "hw_classes.h"

struct stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9_cache {
	// RAM Box: {[0, 143], [0, 143]}
	// Capacity: 291
	// # of read delays: 9
  // 0, 1, 2, 144, 145, 146, 288, 289, 290
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 141> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 141> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_143() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_144() {
		return f6;
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_146() {
		return f10;
	}

	inline hw_uint<32>  peek_287() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_288() {
		return f12;
	}

	inline hw_uint<32>  peek_289() {
		return f14;
	}

	inline hw_uint<32>  peek_290() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 141
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 141 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 141
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 141 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_51_FIFO_buf2036_cache {
  // # of banks: 1
  stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9_cache stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9;
};



inline void stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_write(hw_uint<32> & stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12, stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_51_ld1, int stencil_51_ld0, int dynamic_address) {
  stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.push(stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12);
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_10_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_10 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[1 + stencil_52317, stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_289();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_11_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_11 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[2 + stencil_52317, stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_288();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_3_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_3 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[stencil_52317, 2 + stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_2();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_4_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_4 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[1 + stencil_52317, 2 + stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_1();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_5_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_5 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[2 + stencil_52317, 2 + stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_0();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_6_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_6 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[stencil_52317, 1 + stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_146();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_7_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_7 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[1 + stencil_52317, 1 + stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_145();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_8_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_8 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[2 + stencil_52317, 1 + stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_144();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

inline hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_9_select(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_51_FIFO_buf2036_stencil_52317_merged1966_9 read pattern: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> stencil_51_FIFO_buf2036[stencil_52317, stencil_52316] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Read schedule : { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  // Write schedule: { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
  auto value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12 = stencil_51_FIFO_buf2036.stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_merged_banks_9.peek_290();
  return value_stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_51_FIFO_buf20362_write
//	stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12
inline void stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_write_bundle_write(hw_uint<32>& load_to_stencil_51_FIFO_buf20362_write, stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_51_ld1, int stencil_51_ld0, int dynamic_address) {
	hw_uint<32>  stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_res = load_to_stencil_51_FIFO_buf20362_write.extract<0, 31>();
	stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_write(stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_12_res, stencil_51_FIFO_buf2036, root, stencil_51_ld1, stencil_51_ld0, dynamic_address);
}

// stencil_52317_merged1966_read
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_3
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_4
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_5
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_6
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_7
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_8
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_9
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_10
//	stencil_51_FIFO_buf2036_stencil_52317_merged1966_11
inline hw_uint<288> stencil_51_FIFO_buf2036_stencil_52317_merged1966_read_bundle_read(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_3
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_4
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_5
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_6
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_7
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_8
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_9
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_10
    // stencil_51_FIFO_buf2036_stencil_52317_merged1966_11

	hw_uint<288> result;
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_3_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_3_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<0, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_3_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_4_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_4_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<32, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_4_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_5_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_5_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<64, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_5_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_6_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_6_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<96, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_6_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_7_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_7_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<128, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_7_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_8_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_8_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<160, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_8_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_9_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_9_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<192, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_9_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_10_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_10_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<224, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_10_res);
	hw_uint<32>  stencil_51_FIFO_buf2036_stencil_52317_merged1966_11_res = stencil_51_FIFO_buf2036_stencil_52317_merged1966_11_select(stencil_51_FIFO_buf2036, root, stencil_52316, stencil_52317, dynamic_address);
	set_at<256, 288>(result, stencil_51_FIFO_buf2036_stencil_52317_merged1966_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_52_stencil_52317_merged1966_2_to_stencil_52_store_to_stencil_52_to_gp_5020985_1_cache {
	// RAM Box: {[0, 141], [0, 141]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_52_cache {
  // # of banks: 1
  stencil_52_stencil_52317_merged1966_2_to_stencil_52_store_to_stencil_52_to_gp_5020985_1_cache stencil_52_stencil_52317_merged1966_2_to_stencil_52_store_to_stencil_52_to_gp_5020985_1;
};



inline void stencil_52_stencil_52317_merged1966_2_write(hw_uint<32> & stencil_52_stencil_52317_merged1966_2, stencil_52_cache& stencil_52, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
  stencil_52.stencil_52_stencil_52317_merged1966_2_to_stencil_52_store_to_stencil_52_to_gp_5020985_1.push(stencil_52_stencil_52317_merged1966_2);
}

inline hw_uint<32>  stencil_52_store_to_stencil_52_to_gp_5020985_1_select(stencil_52_cache& stencil_52, int root, int stencil_52_ld4, int stencil_52_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_store_to_stencil_52_to_gp_5020985_1 read pattern: { store_to_stencil_52_to_gp_5020985[root = 0, stencil_52_ld4, stencil_52_ld3] -> stencil_52[stencil_52_ld3, stencil_52_ld4] : 0 <= stencil_52_ld4 <= 141 and 0 <= stencil_52_ld3 <= 141 }
  // Read schedule : { store_to_stencil_52_to_gp_5020985[root = 0, stencil_52_ld4, stencil_52_ld3] -> [2 + stencil_52_ld4, 2 + stencil_52_ld3, 2] : 0 <= stencil_52_ld4 <= 141 and 0 <= stencil_52_ld3 <= 141 }
  // Write schedule: { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
  auto value_stencil_52_stencil_52317_merged1966_2 = stencil_52.stencil_52_stencil_52317_merged1966_2_to_stencil_52_store_to_stencil_52_to_gp_5020985_1.peek(/* one reader or all rams */ 0);
  return value_stencil_52_stencil_52317_merged1966_2;
  return 0;
}

// # of bundles = 2
// stencil_52317_merged1966_write
//	stencil_52_stencil_52317_merged1966_2
inline void stencil_52_stencil_52317_merged1966_write_bundle_write(hw_uint<32>& stencil_52317_merged1966_write, stencil_52_cache& stencil_52, int root, int stencil_52316, int stencil_52317, int dynamic_address) {
	hw_uint<32>  stencil_52_stencil_52317_merged1966_2_res = stencil_52317_merged1966_write.extract<0, 31>();
	stencil_52_stencil_52317_merged1966_2_write(stencil_52_stencil_52317_merged1966_2_res, stencil_52, root, stencil_52316, stencil_52317, dynamic_address);
}

// store_to_stencil_52_to_gp_5020985_read
//	stencil_52_store_to_stencil_52_to_gp_5020985_1
inline hw_uint<32> stencil_52_store_to_stencil_52_to_gp_5020985_read_bundle_read(stencil_52_cache& stencil_52, int root, int stencil_52_ld4, int stencil_52_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_52_store_to_stencil_52_to_gp_5020985_1

	hw_uint<32> result;
	hw_uint<32>  stencil_52_store_to_stencil_52_to_gp_5020985_1_res = stencil_52_store_to_stencil_52_to_gp_5020985_1_select(stencil_52, root, stencil_52_ld4, stencil_52_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_52_store_to_stencil_52_to_gp_5020985_1_res);
	return result;
}

// Total re-use buffer capacity: 9280 bits


// Operation logic
inline void stencil_52317_merged1966(stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, stencil_52_cache& stencil_52, int root, int stencil_52316, int stencil_52317) {
  // Dynamic address computation

	// Consume: stencil_51_FIFO_buf2036
	auto stencil_51_FIFO_buf2036__lp_stencil_52317__p___m_7_rp___p___m_1_p_8_c________lp_stencil_52316__p___m_7_rp___p__1_p_8_value = stencil_51_FIFO_buf2036_stencil_52317_merged1966_read_bundle_read(stencil_51_FIFO_buf2036/* source_delay */, root, stencil_52316, stencil_52317, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_52317_cu1964(stencil_51_FIFO_buf2036__lp_stencil_52317__p___m_7_rp___p___m_1_p_8_c________lp_stencil_52316__p___m_7_rp___p__1_p_8_value);
	// Produce: stencil_52
	stencil_52_stencil_52317_merged1966_write_bundle_write(/* arg names */compute_result, stencil_52, root, stencil_52316, stencil_52317, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_51_FIFO_buf20362(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_51_to_gp_492097, stencil_51_FIFO_buf2036_cache& stencil_51_FIFO_buf2036, int root, int stencil_51_ld1, int stencil_51_ld0) {
  // Dynamic address computation

	// Consume: stencil_51_to_gp_492097
	auto stencil_51_to_gp_492097_stencil_51_ld0_c__stencil_51_ld1_value = stencil_51_to_gp_492097.read();
	// Produce: stencil_51_FIFO_buf2036
	stencil_51_FIFO_buf2036_load_to_stencil_51_FIFO_buf20362_write_bundle_write(/* arg names */stencil_51_to_gp_492097_stencil_51_ld0_c__stencil_51_ld1_value, stencil_51_FIFO_buf2036, root, stencil_51_ld1, stencil_51_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_52_to_gp_5020985(stencil_52_cache& stencil_52, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_52_to_gp_502098, int root, int stencil_52_ld4, int stencil_52_ld3) {
  // Dynamic address computation

	// Consume: stencil_52
	auto stencil_52_stencil_52_ld3_c__stencil_52_ld4_value = stencil_52_store_to_stencil_52_to_gp_5020985_read_bundle_read(stencil_52/* source_delay */, root, stencil_52_ld4, stencil_52_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_52_to_gp_502098
	stencil_52_to_gp_502098.write(stencil_52_stencil_52_ld3_c__stencil_52_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_52316_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_51_to_gp_492097, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_52_to_gp_502098) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_52316__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_51_FIFO_buf2036_cache stencil_51_FIFO_buf2036;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_52_cache stencil_52;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_52_to_gp_5020985[root = 0, stencil_52_ld4, stencil_52_ld3] -> [2 + stencil_52_ld4, 2 + stencil_52_ld3, 2] : 0 <= stencil_52_ld4 <= 141 and 0 <= stencil_52_ld3 <= 141; load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143; stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
//   { store_to_stencil_52_to_gp_5020985[root = 0, stencil_52_ld4, stencil_52_ld3] -> [2 + stencil_52_ld4, 2 + stencil_52_ld3, 2] : 0 <= stencil_52_ld4 <= 141 and 0 <= stencil_52_ld3 <= 141 }
// Condition for store_to_stencil_52_to_gp_5020985(((-2 + i2 == 0) && (-2 + i0 >= 0) && (143 - i0 >= 0) && (-2 + i1 >= 0) && (143 - i1 >= 0)))
//   { load_to_stencil_51_FIFO_buf20362[root = 0, stencil_51_ld1, stencil_51_ld0] -> [stencil_51_ld1, stencil_51_ld0, 0] : 0 <= stencil_51_ld1 <= 143 and 0 <= stencil_51_ld0 <= 143 }
// Condition for load_to_stencil_51_FIFO_buf20362(((i2 == 0) && (i0 >= 0) && (143 - i0 >= 0) && (i1 >= 0) && (143 - i1 >= 0)))
//   { stencil_52317_merged1966[root = 0, stencil_52316, stencil_52317] -> [2 + stencil_52316, 2 + stencil_52317, 1] : 0 <= stencil_52316 <= 141 and 0 <= stencil_52317 <= 141 }
// Condition for stencil_52317_merged1966(((-1 + i2 == 0) && (-2 + i0 >= 0) && (143 - i0 >= 0) && (-2 + i1 >= 0) && (143 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 143; c0 += 1)
  for (int c1 = 0; c1 <= 143; c1 += 1) {
    load_to_stencil_51_FIFO_buf20362(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_52317_merged1966(0, c0 - 2, c1 - 2);
      store_to_stencil_52_to_gp_5020985(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 143; c0 += 1)
	  for (int c1 = 0; c1 <= 143; c1 += 1) {
	    load_to_stencil_51_FIFO_buf20362(stencil_51_to_gp_492097 /* buf name */, stencil_51_FIFO_buf2036, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_52317_merged1966(stencil_51_FIFO_buf2036 /* buf name */, stencil_52, 0, c0 - 2, c1 - 2);
	      store_to_stencil_52_to_gp_5020985(stencil_52 /* buf name */, stencil_52_to_gp_502098, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_52316__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_51_to_gp_492097, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_52_to_gp_502098, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_52316_(stencil_51_to_gp_492097, stencil_52_to_gp_502098);
  }
}
#include "hw_classes.h"

struct stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9_cache {
	// RAM Box: {[0, 225], [0, 225]}
	// Capacity: 455
	// # of read delays: 9
  // 0, 1, 2, 226, 227, 228, 452, 453, 454
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 223> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 223> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_225() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_226() {
		return f6;
	}

	inline hw_uint<32>  peek_227() {
		return f8;
	}

	inline hw_uint<32>  peek_228() {
		return f10;
	}

	inline hw_uint<32>  peek_451() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_452() {
		return f12;
	}

	inline hw_uint<32>  peek_453() {
		return f14;
	}

	inline hw_uint<32>  peek_454() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 223
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 223 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 223
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 223 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_10_FIFO_buf1991_cache {
  // # of banks: 1
  stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9_cache stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9;
};



inline void stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_write(hw_uint<32> & stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12, stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_10_ld1, int stencil_10_ld0, int dynamic_address) {
  stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.push(stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12);
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_10_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_10 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[1 + stencil_1171, stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_453();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_11_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_11 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[2 + stencil_1171, stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_452();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_3_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_3 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[stencil_1171, 2 + stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_2();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_4_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_4 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[1 + stencil_1171, 2 + stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_1();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_5_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_5 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[2 + stencil_1171, 2 + stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_0();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_6_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_6 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[stencil_1171, 1 + stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_228();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_7_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_7 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[1 + stencil_1171, 1 + stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_227();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_8_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_8 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[2 + stencil_1171, 1 + stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_226();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

inline hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_9_select(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_10_FIFO_buf1991_stencil_1171_merged1843_9 read pattern: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> stencil_10_FIFO_buf1991[stencil_1171, stencil_1170] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Read schedule : { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  // Write schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
  auto value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12 = stencil_10_FIFO_buf1991.stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_merged_banks_9.peek_454();
  return value_stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_10_FIFO_buf19912_write
//	stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12
inline void stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_write_bundle_write(hw_uint<32>& load_to_stencil_10_FIFO_buf19912_write, stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_10_ld1, int stencil_10_ld0, int dynamic_address) {
	hw_uint<32>  stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_res = load_to_stencil_10_FIFO_buf19912_write.extract<0, 31>();
	stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_write(stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_12_res, stencil_10_FIFO_buf1991, root, stencil_10_ld1, stencil_10_ld0, dynamic_address);
}

// stencil_1171_merged1843_read
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_3
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_4
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_5
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_6
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_7
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_8
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_9
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_10
//	stencil_10_FIFO_buf1991_stencil_1171_merged1843_11
inline hw_uint<288> stencil_10_FIFO_buf1991_stencil_1171_merged1843_read_bundle_read(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_3
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_4
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_5
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_6
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_7
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_8
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_9
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_10
    // stencil_10_FIFO_buf1991_stencil_1171_merged1843_11

	hw_uint<288> result;
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_3_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_3_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<0, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_3_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_4_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_4_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<32, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_4_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_5_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_5_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<64, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_5_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_6_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_6_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<96, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_6_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_7_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_7_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<128, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_7_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_8_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_8_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<160, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_8_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_9_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_9_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<192, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_9_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_10_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_10_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<224, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_10_res);
	hw_uint<32>  stencil_10_FIFO_buf1991_stencil_1171_merged1843_11_res = stencil_10_FIFO_buf1991_stencil_1171_merged1843_11_select(stencil_10_FIFO_buf1991, root, stencil_1170, stencil_1171, dynamic_address);
	set_at<256, 288>(result, stencil_10_FIFO_buf1991_stencil_1171_merged1843_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_11_stencil_1171_merged1843_2_to_stencil_11_store_to_stencil_11_to_gp_620535_1_cache {
	// RAM Box: {[0, 223], [0, 223]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_11_cache {
  // # of banks: 1
  stencil_11_stencil_1171_merged1843_2_to_stencil_11_store_to_stencil_11_to_gp_620535_1_cache stencil_11_stencil_1171_merged1843_2_to_stencil_11_store_to_stencil_11_to_gp_620535_1;
};



inline void stencil_11_stencil_1171_merged1843_2_write(hw_uint<32> & stencil_11_stencil_1171_merged1843_2, stencil_11_cache& stencil_11, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
  stencil_11.stencil_11_stencil_1171_merged1843_2_to_stencil_11_store_to_stencil_11_to_gp_620535_1.push(stencil_11_stencil_1171_merged1843_2);
}

inline hw_uint<32>  stencil_11_store_to_stencil_11_to_gp_620535_1_select(stencil_11_cache& stencil_11, int root, int stencil_11_ld4, int stencil_11_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_store_to_stencil_11_to_gp_620535_1 read pattern: { store_to_stencil_11_to_gp_620535[root = 0, stencil_11_ld4, stencil_11_ld3] -> stencil_11[stencil_11_ld3, stencil_11_ld4] : 0 <= stencil_11_ld4 <= 223 and 0 <= stencil_11_ld3 <= 223 }
  // Read schedule : { store_to_stencil_11_to_gp_620535[root = 0, stencil_11_ld4, stencil_11_ld3] -> [2 + stencil_11_ld4, 2 + stencil_11_ld3, 2] : 0 <= stencil_11_ld4 <= 223 and 0 <= stencil_11_ld3 <= 223 }
  // Write schedule: { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
  auto value_stencil_11_stencil_1171_merged1843_2 = stencil_11.stencil_11_stencil_1171_merged1843_2_to_stencil_11_store_to_stencil_11_to_gp_620535_1.peek(/* one reader or all rams */ 0);
  return value_stencil_11_stencil_1171_merged1843_2;
  return 0;
}

// # of bundles = 2
// stencil_1171_merged1843_write
//	stencil_11_stencil_1171_merged1843_2
inline void stencil_11_stencil_1171_merged1843_write_bundle_write(hw_uint<32>& stencil_1171_merged1843_write, stencil_11_cache& stencil_11, int root, int stencil_1170, int stencil_1171, int dynamic_address) {
	hw_uint<32>  stencil_11_stencil_1171_merged1843_2_res = stencil_1171_merged1843_write.extract<0, 31>();
	stencil_11_stencil_1171_merged1843_2_write(stencil_11_stencil_1171_merged1843_2_res, stencil_11, root, stencil_1170, stencil_1171, dynamic_address);
}

// store_to_stencil_11_to_gp_620535_read
//	stencil_11_store_to_stencil_11_to_gp_620535_1
inline hw_uint<32> stencil_11_store_to_stencil_11_to_gp_620535_read_bundle_read(stencil_11_cache& stencil_11, int root, int stencil_11_ld4, int stencil_11_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_11_store_to_stencil_11_to_gp_620535_1

	hw_uint<32> result;
	hw_uint<32>  stencil_11_store_to_stencil_11_to_gp_620535_1_res = stencil_11_store_to_stencil_11_to_gp_620535_1_select(stencil_11, root, stencil_11_ld4, stencil_11_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_11_store_to_stencil_11_to_gp_620535_1_res);
	return result;
}

// Total re-use buffer capacity: 14528 bits


// Operation logic
inline void load_to_stencil_10_FIFO_buf19912(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_10_to_gp_52052, stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, int root, int stencil_10_ld1, int stencil_10_ld0) {
  // Dynamic address computation

	// Consume: stencil_10_to_gp_52052
	auto stencil_10_to_gp_52052_stencil_10_ld0_c__stencil_10_ld1_value = stencil_10_to_gp_52052.read();
	// Produce: stencil_10_FIFO_buf1991
	stencil_10_FIFO_buf1991_load_to_stencil_10_FIFO_buf19912_write_bundle_write(/* arg names */stencil_10_to_gp_52052_stencil_10_ld0_c__stencil_10_ld1_value, stencil_10_FIFO_buf1991, root, stencil_10_ld1, stencil_10_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_1171_merged1843(stencil_10_FIFO_buf1991_cache& stencil_10_FIFO_buf1991, stencil_11_cache& stencil_11, int root, int stencil_1170, int stencil_1171) {
  // Dynamic address computation

	// Consume: stencil_10_FIFO_buf1991
	auto stencil_10_FIFO_buf1991__lp_stencil_1171__p___m_48_rp___p___m_1_p_49_c________lp_stencil_1170__p___m_48_rp___p__1_p_49_value = stencil_10_FIFO_buf1991_stencil_1171_merged1843_read_bundle_read(stencil_10_FIFO_buf1991/* source_delay */, root, stencil_1170, stencil_1171, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1171_cu1841(stencil_10_FIFO_buf1991__lp_stencil_1171__p___m_48_rp___p___m_1_p_49_c________lp_stencil_1170__p___m_48_rp___p__1_p_49_value);
	// Produce: stencil_11
	stencil_11_stencil_1171_merged1843_write_bundle_write(/* arg names */compute_result, stencil_11, root, stencil_1170, stencil_1171, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_11_to_gp_620535(stencil_11_cache& stencil_11, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_11_to_gp_62053, int root, int stencil_11_ld4, int stencil_11_ld3) {
  // Dynamic address computation

	// Consume: stencil_11
	auto stencil_11_stencil_11_ld3_c__stencil_11_ld4_value = stencil_11_store_to_stencil_11_to_gp_620535_read_bundle_read(stencil_11/* source_delay */, root, stencil_11_ld4, stencil_11_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_11_to_gp_62053
	stencil_11_to_gp_62053.write(stencil_11_stencil_11_ld3_c__stencil_11_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1170_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_10_to_gp_52052, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_11_to_gp_62053) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1170__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_10_FIFO_buf1991_cache stencil_10_FIFO_buf1991;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_11_cache stencil_11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225; stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223; store_to_stencil_11_to_gp_620535[root = 0, stencil_11_ld4, stencil_11_ld3] -> [2 + stencil_11_ld4, 2 + stencil_11_ld3, 2] : 0 <= stencil_11_ld4 <= 223 and 0 <= stencil_11_ld3 <= 223 }
//   { load_to_stencil_10_FIFO_buf19912[root = 0, stencil_10_ld1, stencil_10_ld0] -> [stencil_10_ld1, stencil_10_ld0, 0] : 0 <= stencil_10_ld1 <= 225 and 0 <= stencil_10_ld0 <= 225 }
// Condition for load_to_stencil_10_FIFO_buf19912(((i2 == 0) && (i0 >= 0) && (225 - i0 >= 0) && (i1 >= 0) && (225 - i1 >= 0)))
//   { stencil_1171_merged1843[root = 0, stencil_1170, stencil_1171] -> [2 + stencil_1170, 2 + stencil_1171, 1] : 0 <= stencil_1170 <= 223 and 0 <= stencil_1171 <= 223 }
// Condition for stencil_1171_merged1843(((-1 + i2 == 0) && (-2 + i0 >= 0) && (225 - i0 >= 0) && (-2 + i1 >= 0) && (225 - i1 >= 0)))
//   { store_to_stencil_11_to_gp_620535[root = 0, stencil_11_ld4, stencil_11_ld3] -> [2 + stencil_11_ld4, 2 + stencil_11_ld3, 2] : 0 <= stencil_11_ld4 <= 223 and 0 <= stencil_11_ld3 <= 223 }
// Condition for store_to_stencil_11_to_gp_620535(((-2 + i2 == 0) && (-2 + i0 >= 0) && (225 - i0 >= 0) && (-2 + i1 >= 0) && (225 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 225; c0 += 1)
  for (int c1 = 0; c1 <= 225; c1 += 1) {
    load_to_stencil_10_FIFO_buf19912(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_1171_merged1843(0, c0 - 2, c1 - 2);
      store_to_stencil_11_to_gp_620535(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 225; c0 += 1)
	  for (int c1 = 0; c1 <= 225; c1 += 1) {
	    load_to_stencil_10_FIFO_buf19912(stencil_10_to_gp_52052 /* buf name */, stencil_10_FIFO_buf1991, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_1171_merged1843(stencil_10_FIFO_buf1991 /* buf name */, stencil_11, 0, c0 - 2, c1 - 2);
	      store_to_stencil_11_to_gp_620535(stencil_11 /* buf name */, stencil_11_to_gp_62053, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1170__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_10_to_gp_52052, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_11_to_gp_62053, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1170_(stencil_10_to_gp_52052, stencil_11_to_gp_62053);
  }
}
#include "hw_classes.h"

struct stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9_cache {
	// RAM Box: {[0, 141], [0, 141]}
	// Capacity: 287
	// # of read delays: 9
  // 0, 1, 2, 142, 143, 144, 284, 285, 286
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 139> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 139> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_141() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_142() {
		return f6;
	}

	inline hw_uint<32>  peek_143() {
		return f8;
	}

	inline hw_uint<32>  peek_144() {
		return f10;
	}

	inline hw_uint<32>  peek_283() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_284() {
		return f12;
	}

	inline hw_uint<32>  peek_285() {
		return f14;
	}

	inline hw_uint<32>  peek_286() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 139
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 139 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 139
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 139 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_52_FIFO_buf2037_cache {
  // # of banks: 1
  stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9_cache stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9;
};



inline void stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_write(hw_uint<32> & stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12, stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_52_ld1, int stencil_52_ld0, int dynamic_address) {
  stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.push(stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12);
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_10_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_10 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[1 + stencil_53323, stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_285();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_11_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_11 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[2 + stencil_53323, stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_284();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_3_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_3 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[stencil_53323, 2 + stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_2();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_4_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_4 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[1 + stencil_53323, 2 + stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_1();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_5_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_5 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[2 + stencil_53323, 2 + stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_0();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_6_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_6 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[stencil_53323, 1 + stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_144();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_7_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_7 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[1 + stencil_53323, 1 + stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_143();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_8_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_8 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[2 + stencil_53323, 1 + stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_142();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

inline hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_9_select(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_52_FIFO_buf2037_stencil_53323_merged1969_9 read pattern: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> stencil_52_FIFO_buf2037[stencil_53323, stencil_53322] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Read schedule : { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  // Write schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
  auto value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12 = stencil_52_FIFO_buf2037.stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_merged_banks_9.peek_286();
  return value_stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_52_FIFO_buf20372_write
//	stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12
inline void stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_write_bundle_write(hw_uint<32>& load_to_stencil_52_FIFO_buf20372_write, stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_52_ld1, int stencil_52_ld0, int dynamic_address) {
	hw_uint<32>  stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_res = load_to_stencil_52_FIFO_buf20372_write.extract<0, 31>();
	stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_write(stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_12_res, stencil_52_FIFO_buf2037, root, stencil_52_ld1, stencil_52_ld0, dynamic_address);
}

// stencil_53323_merged1969_read
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_3
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_4
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_5
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_6
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_7
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_8
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_9
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_10
//	stencil_52_FIFO_buf2037_stencil_53323_merged1969_11
inline hw_uint<288> stencil_52_FIFO_buf2037_stencil_53323_merged1969_read_bundle_read(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_3
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_4
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_5
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_6
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_7
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_8
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_9
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_10
    // stencil_52_FIFO_buf2037_stencil_53323_merged1969_11

	hw_uint<288> result;
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_3_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_3_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<0, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_3_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_4_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_4_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<32, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_4_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_5_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_5_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<64, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_5_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_6_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_6_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<96, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_6_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_7_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_7_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<128, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_7_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_8_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_8_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<160, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_8_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_9_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_9_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<192, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_9_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_10_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_10_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<224, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_10_res);
	hw_uint<32>  stencil_52_FIFO_buf2037_stencil_53323_merged1969_11_res = stencil_52_FIFO_buf2037_stencil_53323_merged1969_11_select(stencil_52_FIFO_buf2037, root, stencil_53322, stencil_53323, dynamic_address);
	set_at<256, 288>(result, stencil_52_FIFO_buf2037_stencil_53323_merged1969_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_53_stencil_53323_merged1969_2_to_stencil_53_store_to_stencil_53_to_gp_5220995_1_cache {
	// RAM Box: {[0, 139], [0, 139]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_53_cache {
  // # of banks: 1
  stencil_53_stencil_53323_merged1969_2_to_stencil_53_store_to_stencil_53_to_gp_5220995_1_cache stencil_53_stencil_53323_merged1969_2_to_stencil_53_store_to_stencil_53_to_gp_5220995_1;
};



inline void stencil_53_stencil_53323_merged1969_2_write(hw_uint<32> & stencil_53_stencil_53323_merged1969_2, stencil_53_cache& stencil_53, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
  stencil_53.stencil_53_stencil_53323_merged1969_2_to_stencil_53_store_to_stencil_53_to_gp_5220995_1.push(stencil_53_stencil_53323_merged1969_2);
}

inline hw_uint<32>  stencil_53_store_to_stencil_53_to_gp_5220995_1_select(stencil_53_cache& stencil_53, int root, int stencil_53_ld4, int stencil_53_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_store_to_stencil_53_to_gp_5220995_1 read pattern: { store_to_stencil_53_to_gp_5220995[root = 0, stencil_53_ld4, stencil_53_ld3] -> stencil_53[stencil_53_ld3, stencil_53_ld4] : 0 <= stencil_53_ld4 <= 139 and 0 <= stencil_53_ld3 <= 139 }
  // Read schedule : { store_to_stencil_53_to_gp_5220995[root = 0, stencil_53_ld4, stencil_53_ld3] -> [2 + stencil_53_ld4, 2 + stencil_53_ld3, 2] : 0 <= stencil_53_ld4 <= 139 and 0 <= stencil_53_ld3 <= 139 }
  // Write schedule: { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
  auto value_stencil_53_stencil_53323_merged1969_2 = stencil_53.stencil_53_stencil_53323_merged1969_2_to_stencil_53_store_to_stencil_53_to_gp_5220995_1.peek(/* one reader or all rams */ 0);
  return value_stencil_53_stencil_53323_merged1969_2;
  return 0;
}

// # of bundles = 2
// stencil_53323_merged1969_write
//	stencil_53_stencil_53323_merged1969_2
inline void stencil_53_stencil_53323_merged1969_write_bundle_write(hw_uint<32>& stencil_53323_merged1969_write, stencil_53_cache& stencil_53, int root, int stencil_53322, int stencil_53323, int dynamic_address) {
	hw_uint<32>  stencil_53_stencil_53323_merged1969_2_res = stencil_53323_merged1969_write.extract<0, 31>();
	stencil_53_stencil_53323_merged1969_2_write(stencil_53_stencil_53323_merged1969_2_res, stencil_53, root, stencil_53322, stencil_53323, dynamic_address);
}

// store_to_stencil_53_to_gp_5220995_read
//	stencil_53_store_to_stencil_53_to_gp_5220995_1
inline hw_uint<32> stencil_53_store_to_stencil_53_to_gp_5220995_read_bundle_read(stencil_53_cache& stencil_53, int root, int stencil_53_ld4, int stencil_53_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_53_store_to_stencil_53_to_gp_5220995_1

	hw_uint<32> result;
	hw_uint<32>  stencil_53_store_to_stencil_53_to_gp_5220995_1_res = stencil_53_store_to_stencil_53_to_gp_5220995_1_select(stencil_53, root, stencil_53_ld4, stencil_53_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_53_store_to_stencil_53_to_gp_5220995_1_res);
	return result;
}

// Total re-use buffer capacity: 9152 bits


// Operation logic
inline void stencil_53323_merged1969(stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, stencil_53_cache& stencil_53, int root, int stencil_53322, int stencil_53323) {
  // Dynamic address computation

	// Consume: stencil_52_FIFO_buf2037
	auto stencil_52_FIFO_buf2037__lp_stencil_53323__p___m_6_rp___p___m_1_p_7_c________lp_stencil_53322__p___m_6_rp___p__1_p_7_value = stencil_52_FIFO_buf2037_stencil_53323_merged1969_read_bundle_read(stencil_52_FIFO_buf2037/* source_delay */, root, stencil_53322, stencil_53323, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_53323_cu1967(stencil_52_FIFO_buf2037__lp_stencil_53323__p___m_6_rp___p___m_1_p_7_c________lp_stencil_53322__p___m_6_rp___p__1_p_7_value);
	// Produce: stencil_53
	stencil_53_stencil_53323_merged1969_write_bundle_write(/* arg names */compute_result, stencil_53, root, stencil_53322, stencil_53323, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_52_FIFO_buf20372(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_52_to_gp_502098, stencil_52_FIFO_buf2037_cache& stencil_52_FIFO_buf2037, int root, int stencil_52_ld1, int stencil_52_ld0) {
  // Dynamic address computation

	// Consume: stencil_52_to_gp_502098
	auto stencil_52_to_gp_502098_stencil_52_ld0_c__stencil_52_ld1_value = stencil_52_to_gp_502098.read();
	// Produce: stencil_52_FIFO_buf2037
	stencil_52_FIFO_buf2037_load_to_stencil_52_FIFO_buf20372_write_bundle_write(/* arg names */stencil_52_to_gp_502098_stencil_52_ld0_c__stencil_52_ld1_value, stencil_52_FIFO_buf2037, root, stencil_52_ld1, stencil_52_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_53_to_gp_5220995(stencil_53_cache& stencil_53, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_53_to_gp_522099, int root, int stencil_53_ld4, int stencil_53_ld3) {
  // Dynamic address computation

	// Consume: stencil_53
	auto stencil_53_stencil_53_ld3_c__stencil_53_ld4_value = stencil_53_store_to_stencil_53_to_gp_5220995_read_bundle_read(stencil_53/* source_delay */, root, stencil_53_ld4, stencil_53_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_53_to_gp_522099
	stencil_53_to_gp_522099.write(stencil_53_stencil_53_ld3_c__stencil_53_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_53322_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_52_to_gp_502098, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_53_to_gp_522099) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_53322__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_52_FIFO_buf2037_cache stencil_52_FIFO_buf2037;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_53_cache stencil_53;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141; stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139; store_to_stencil_53_to_gp_5220995[root = 0, stencil_53_ld4, stencil_53_ld3] -> [2 + stencil_53_ld4, 2 + stencil_53_ld3, 2] : 0 <= stencil_53_ld4 <= 139 and 0 <= stencil_53_ld3 <= 139 }
//   { load_to_stencil_52_FIFO_buf20372[root = 0, stencil_52_ld1, stencil_52_ld0] -> [stencil_52_ld1, stencil_52_ld0, 0] : 0 <= stencil_52_ld1 <= 141 and 0 <= stencil_52_ld0 <= 141 }
// Condition for load_to_stencil_52_FIFO_buf20372(((i2 == 0) && (i0 >= 0) && (141 - i0 >= 0) && (i1 >= 0) && (141 - i1 >= 0)))
//   { stencil_53323_merged1969[root = 0, stencil_53322, stencil_53323] -> [2 + stencil_53322, 2 + stencil_53323, 1] : 0 <= stencil_53322 <= 139 and 0 <= stencil_53323 <= 139 }
// Condition for stencil_53323_merged1969(((-1 + i2 == 0) && (-2 + i0 >= 0) && (141 - i0 >= 0) && (-2 + i1 >= 0) && (141 - i1 >= 0)))
//   { store_to_stencil_53_to_gp_5220995[root = 0, stencil_53_ld4, stencil_53_ld3] -> [2 + stencil_53_ld4, 2 + stencil_53_ld3, 2] : 0 <= stencil_53_ld4 <= 139 and 0 <= stencil_53_ld3 <= 139 }
// Condition for store_to_stencil_53_to_gp_5220995(((-2 + i2 == 0) && (-2 + i0 >= 0) && (141 - i0 >= 0) && (-2 + i1 >= 0) && (141 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 141; c0 += 1)
  for (int c1 = 0; c1 <= 141; c1 += 1) {
    load_to_stencil_52_FIFO_buf20372(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_53323_merged1969(0, c0 - 2, c1 - 2);
      store_to_stencil_53_to_gp_5220995(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 141; c0 += 1)
	  for (int c1 = 0; c1 <= 141; c1 += 1) {
	    load_to_stencil_52_FIFO_buf20372(stencil_52_to_gp_502098 /* buf name */, stencil_52_FIFO_buf2037, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_53323_merged1969(stencil_52_FIFO_buf2037 /* buf name */, stencil_53, 0, c0 - 2, c1 - 2);
	      store_to_stencil_53_to_gp_5220995(stencil_53 /* buf name */, stencil_53_to_gp_522099, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_53322__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_52_to_gp_502098, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_53_to_gp_522099, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_53322_(stencil_52_to_gp_502098, stencil_53_to_gp_522099);
  }
}
#include "hw_classes.h"

struct stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9_cache {
	// RAM Box: {[0, 237], [0, 237]}
	// Capacity: 479
	// # of read delays: 9
  // 0, 1, 2, 238, 239, 240, 476, 477, 478
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 235> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 235> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_237() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_238() {
		return f6;
	}

	inline hw_uint<32>  peek_239() {
		return f8;
	}

	inline hw_uint<32>  peek_240() {
		return f10;
	}

	inline hw_uint<32>  peek_475() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_476() {
		return f12;
	}

	inline hw_uint<32>  peek_477() {
		return f14;
	}

	inline hw_uint<32>  peek_478() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 235
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 235 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 235
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 235 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_4_FIFO_buf2023_cache {
  // # of banks: 1
  stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9_cache stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9;
};



inline void stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_write(hw_uint<32> & stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12, stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_4_ld1, int stencil_4_ld0, int dynamic_address) {
  stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.push(stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12);
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_10_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_10 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[1 + stencil_535, stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_477();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_11_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_11 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[2 + stencil_535, stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_476();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_3_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_3 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[stencil_535, 2 + stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_2();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_4_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_4 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[1 + stencil_535, 2 + stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_1();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_5_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_5 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[2 + stencil_535, 2 + stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_0();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_6_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_6 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[stencil_535, 1 + stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_240();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_7_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_7 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[1 + stencil_535, 1 + stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_239();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_8_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_8 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[2 + stencil_535, 1 + stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_238();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

inline hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_9_select(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_4_FIFO_buf2023_stencil_535_merged1825_9 read pattern: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> stencil_4_FIFO_buf2023[stencil_535, stencil_534] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Read schedule : { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  // Write schedule: { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
  auto value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12 = stencil_4_FIFO_buf2023.stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_merged_banks_9.peek_478();
  return value_stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_4_FIFO_buf20232_write
//	stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12
inline void stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_write_bundle_write(hw_uint<32>& load_to_stencil_4_FIFO_buf20232_write, stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_4_ld1, int stencil_4_ld0, int dynamic_address) {
	hw_uint<32>  stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_res = load_to_stencil_4_FIFO_buf20232_write.extract<0, 31>();
	stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_write(stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_12_res, stencil_4_FIFO_buf2023, root, stencil_4_ld1, stencil_4_ld0, dynamic_address);
}

// stencil_535_merged1825_read
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_3
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_4
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_5
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_6
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_7
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_8
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_9
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_10
//	stencil_4_FIFO_buf2023_stencil_535_merged1825_11
inline hw_uint<288> stencil_4_FIFO_buf2023_stencil_535_merged1825_read_bundle_read(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_534, int stencil_535, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_3
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_4
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_5
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_6
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_7
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_8
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_9
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_10
    // stencil_4_FIFO_buf2023_stencil_535_merged1825_11

	hw_uint<288> result;
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_3_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_3_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<0, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_3_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_4_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_4_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<32, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_4_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_5_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_5_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<64, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_5_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_6_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_6_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<96, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_6_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_7_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_7_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<128, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_7_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_8_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_8_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<160, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_8_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_9_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_9_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<192, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_9_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_10_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_10_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<224, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_10_res);
	hw_uint<32>  stencil_4_FIFO_buf2023_stencil_535_merged1825_11_res = stencil_4_FIFO_buf2023_stencil_535_merged1825_11_select(stencil_4_FIFO_buf2023, root, stencil_534, stencil_535, dynamic_address);
	set_at<256, 288>(result, stencil_4_FIFO_buf2023_stencil_535_merged1825_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_5_stencil_535_merged1825_2_to_stencil_5_store_to_stencil_5_to_gp_5820955_1_cache {
	// RAM Box: {[0, 235], [0, 235]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_5_cache {
  // # of banks: 1
  stencil_5_stencil_535_merged1825_2_to_stencil_5_store_to_stencil_5_to_gp_5820955_1_cache stencil_5_stencil_535_merged1825_2_to_stencil_5_store_to_stencil_5_to_gp_5820955_1;
};



inline void stencil_5_stencil_535_merged1825_2_write(hw_uint<32> & stencil_5_stencil_535_merged1825_2, stencil_5_cache& stencil_5, int root, int stencil_534, int stencil_535, int dynamic_address) {
  stencil_5.stencil_5_stencil_535_merged1825_2_to_stencil_5_store_to_stencil_5_to_gp_5820955_1.push(stencil_5_stencil_535_merged1825_2);
}

inline hw_uint<32>  stencil_5_store_to_stencil_5_to_gp_5820955_1_select(stencil_5_cache& stencil_5, int root, int stencil_5_ld4, int stencil_5_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_store_to_stencil_5_to_gp_5820955_1 read pattern: { store_to_stencil_5_to_gp_5820955[root = 0, stencil_5_ld4, stencil_5_ld3] -> stencil_5[stencil_5_ld3, stencil_5_ld4] : 0 <= stencil_5_ld4 <= 235 and 0 <= stencil_5_ld3 <= 235 }
  // Read schedule : { store_to_stencil_5_to_gp_5820955[root = 0, stencil_5_ld4, stencil_5_ld3] -> [2 + stencil_5_ld4, 2 + stencil_5_ld3, 2] : 0 <= stencil_5_ld4 <= 235 and 0 <= stencil_5_ld3 <= 235 }
  // Write schedule: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
  auto value_stencil_5_stencil_535_merged1825_2 = stencil_5.stencil_5_stencil_535_merged1825_2_to_stencil_5_store_to_stencil_5_to_gp_5820955_1.peek(/* one reader or all rams */ 0);
  return value_stencil_5_stencil_535_merged1825_2;
  return 0;
}

// # of bundles = 2
// stencil_535_merged1825_write
//	stencil_5_stencil_535_merged1825_2
inline void stencil_5_stencil_535_merged1825_write_bundle_write(hw_uint<32>& stencil_535_merged1825_write, stencil_5_cache& stencil_5, int root, int stencil_534, int stencil_535, int dynamic_address) {
	hw_uint<32>  stencil_5_stencil_535_merged1825_2_res = stencil_535_merged1825_write.extract<0, 31>();
	stencil_5_stencil_535_merged1825_2_write(stencil_5_stencil_535_merged1825_2_res, stencil_5, root, stencil_534, stencil_535, dynamic_address);
}

// store_to_stencil_5_to_gp_5820955_read
//	stencil_5_store_to_stencil_5_to_gp_5820955_1
inline hw_uint<32> stencil_5_store_to_stencil_5_to_gp_5820955_read_bundle_read(stencil_5_cache& stencil_5, int root, int stencil_5_ld4, int stencil_5_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_5_store_to_stencil_5_to_gp_5820955_1

	hw_uint<32> result;
	hw_uint<32>  stencil_5_store_to_stencil_5_to_gp_5820955_1_res = stencil_5_store_to_stencil_5_to_gp_5820955_1_select(stencil_5, root, stencil_5_ld4, stencil_5_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_5_store_to_stencil_5_to_gp_5820955_1_res);
	return result;
}

// Total re-use buffer capacity: 15296 bits


// Operation logic
inline void stencil_535_merged1825(stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, stencil_5_cache& stencil_5, int root, int stencil_534, int stencil_535) {
  // Dynamic address computation

	// Consume: stencil_4_FIFO_buf2023
	auto stencil_4_FIFO_buf2023__lp_stencil_535__p___m_54_rp___p___m_1_p_55_c________lp_stencil_534__p___m_54_rp___p__1_p_55_value = stencil_4_FIFO_buf2023_stencil_535_merged1825_read_bundle_read(stencil_4_FIFO_buf2023/* source_delay */, root, stencil_534, stencil_535, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_535_cu1823(stencil_4_FIFO_buf2023__lp_stencil_535__p___m_54_rp___p___m_1_p_55_c________lp_stencil_534__p___m_54_rp___p__1_p_55_value);
	// Produce: stencil_5
	stencil_5_stencil_535_merged1825_write_bundle_write(/* arg names */compute_result, stencil_5, root, stencil_534, stencil_535, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_4_FIFO_buf20232(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_4_to_gp_512084, stencil_4_FIFO_buf2023_cache& stencil_4_FIFO_buf2023, int root, int stencil_4_ld1, int stencil_4_ld0) {
  // Dynamic address computation

	// Consume: stencil_4_to_gp_512084
	auto stencil_4_to_gp_512084_stencil_4_ld0_c__stencil_4_ld1_value = stencil_4_to_gp_512084.read();
	// Produce: stencil_4_FIFO_buf2023
	stencil_4_FIFO_buf2023_load_to_stencil_4_FIFO_buf20232_write_bundle_write(/* arg names */stencil_4_to_gp_512084_stencil_4_ld0_c__stencil_4_ld1_value, stencil_4_FIFO_buf2023, root, stencil_4_ld1, stencil_4_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_5_to_gp_5820955(stencil_5_cache& stencil_5, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_5_to_gp_582095, int root, int stencil_5_ld4, int stencil_5_ld3) {
  // Dynamic address computation

	// Consume: stencil_5
	auto stencil_5_stencil_5_ld3_c__stencil_5_ld4_value = stencil_5_store_to_stencil_5_to_gp_5820955_read_bundle_read(stencil_5/* source_delay */, root, stencil_5_ld4, stencil_5_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_5_to_gp_582095
	stencil_5_to_gp_582095.write(stencil_5_stencil_5_ld3_c__stencil_5_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_534_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_4_to_gp_512084, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_5_to_gp_582095) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_534__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_4_FIFO_buf2023_cache stencil_4_FIFO_buf2023;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_5_cache stencil_5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235; load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237; store_to_stencil_5_to_gp_5820955[root = 0, stencil_5_ld4, stencil_5_ld3] -> [2 + stencil_5_ld4, 2 + stencil_5_ld3, 2] : 0 <= stencil_5_ld4 <= 235 and 0 <= stencil_5_ld3 <= 235 }
//   { stencil_535_merged1825[root = 0, stencil_534, stencil_535] -> [2 + stencil_534, 2 + stencil_535, 1] : 0 <= stencil_534 <= 235 and 0 <= stencil_535 <= 235 }
// Condition for stencil_535_merged1825(((-1 + i2 == 0) && (-2 + i0 >= 0) && (237 - i0 >= 0) && (-2 + i1 >= 0) && (237 - i1 >= 0)))
//   { load_to_stencil_4_FIFO_buf20232[root = 0, stencil_4_ld1, stencil_4_ld0] -> [stencil_4_ld1, stencil_4_ld0, 0] : 0 <= stencil_4_ld1 <= 237 and 0 <= stencil_4_ld0 <= 237 }
// Condition for load_to_stencil_4_FIFO_buf20232(((i2 == 0) && (i0 >= 0) && (237 - i0 >= 0) && (i1 >= 0) && (237 - i1 >= 0)))
//   { store_to_stencil_5_to_gp_5820955[root = 0, stencil_5_ld4, stencil_5_ld3] -> [2 + stencil_5_ld4, 2 + stencil_5_ld3, 2] : 0 <= stencil_5_ld4 <= 235 and 0 <= stencil_5_ld3 <= 235 }
// Condition for store_to_stencil_5_to_gp_5820955(((-2 + i2 == 0) && (-2 + i0 >= 0) && (237 - i0 >= 0) && (-2 + i1 >= 0) && (237 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 237; c0 += 1)
  for (int c1 = 0; c1 <= 237; c1 += 1) {
    load_to_stencil_4_FIFO_buf20232(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_535_merged1825(0, c0 - 2, c1 - 2);
      store_to_stencil_5_to_gp_5820955(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 237; c0 += 1)
	  for (int c1 = 0; c1 <= 237; c1 += 1) {
	    load_to_stencil_4_FIFO_buf20232(stencil_4_to_gp_512084 /* buf name */, stencil_4_FIFO_buf2023, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_535_merged1825(stencil_4_FIFO_buf2023 /* buf name */, stencil_5, 0, c0 - 2, c1 - 2);
	      store_to_stencil_5_to_gp_5820955(stencil_5 /* buf name */, stencil_5_to_gp_582095, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_534__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_4_to_gp_512084, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_5_to_gp_582095, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_534_(stencil_4_to_gp_512084, stencil_5_to_gp_582095);
  }
}
#include "hw_classes.h"

struct stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9_cache {
	// RAM Box: {[0, 139], [0, 139]}
	// Capacity: 283
	// # of read delays: 9
  // 0, 1, 2, 140, 141, 142, 280, 281, 282
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 137> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 137> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_139() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_140() {
		return f6;
	}

	inline hw_uint<32>  peek_141() {
		return f8;
	}

	inline hw_uint<32>  peek_142() {
		return f10;
	}

	inline hw_uint<32>  peek_279() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_280() {
		return f12;
	}

	inline hw_uint<32>  peek_281() {
		return f14;
	}

	inline hw_uint<32>  peek_282() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 137
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 137 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 137
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 137 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_53_FIFO_buf2038_cache {
  // # of banks: 1
  stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9_cache stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9;
};



inline void stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_write(hw_uint<32> & stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12, stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_53_ld1, int stencil_53_ld0, int dynamic_address) {
  stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.push(stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12);
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_10_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_10 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[1 + stencil_54329, stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_281();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_11_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_11 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[2 + stencil_54329, stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_280();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_3_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_3 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[stencil_54329, 2 + stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_2();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_4_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_4 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[1 + stencil_54329, 2 + stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_1();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_5_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_5 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[2 + stencil_54329, 2 + stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_0();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_6_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_6 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[stencil_54329, 1 + stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_142();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_7_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_7 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[1 + stencil_54329, 1 + stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_141();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_8_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_8 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[2 + stencil_54329, 1 + stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_140();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

inline hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_9_select(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_53_FIFO_buf2038_stencil_54329_merged1972_9 read pattern: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> stencil_53_FIFO_buf2038[stencil_54329, stencil_54328] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Read schedule : { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  // Write schedule: { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
  auto value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12 = stencil_53_FIFO_buf2038.stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_merged_banks_9.peek_282();
  return value_stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_53_FIFO_buf20382_write
//	stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12
inline void stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_write_bundle_write(hw_uint<32>& load_to_stencil_53_FIFO_buf20382_write, stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_53_ld1, int stencil_53_ld0, int dynamic_address) {
	hw_uint<32>  stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_res = load_to_stencil_53_FIFO_buf20382_write.extract<0, 31>();
	stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_write(stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_12_res, stencil_53_FIFO_buf2038, root, stencil_53_ld1, stencil_53_ld0, dynamic_address);
}

// stencil_54329_merged1972_read
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_3
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_4
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_5
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_6
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_7
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_8
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_9
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_10
//	stencil_53_FIFO_buf2038_stencil_54329_merged1972_11
inline hw_uint<288> stencil_53_FIFO_buf2038_stencil_54329_merged1972_read_bundle_read(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_3
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_4
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_5
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_6
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_7
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_8
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_9
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_10
    // stencil_53_FIFO_buf2038_stencil_54329_merged1972_11

	hw_uint<288> result;
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_3_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_3_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<0, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_3_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_4_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_4_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<32, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_4_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_5_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_5_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<64, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_5_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_6_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_6_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<96, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_6_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_7_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_7_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<128, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_7_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_8_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_8_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<160, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_8_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_9_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_9_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<192, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_9_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_10_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_10_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<224, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_10_res);
	hw_uint<32>  stencil_53_FIFO_buf2038_stencil_54329_merged1972_11_res = stencil_53_FIFO_buf2038_stencil_54329_merged1972_11_select(stencil_53_FIFO_buf2038, root, stencil_54328, stencil_54329, dynamic_address);
	set_at<256, 288>(result, stencil_53_FIFO_buf2038_stencil_54329_merged1972_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_54_stencil_54329_merged1972_2_to_stencil_54_store_to_stencil_54_to_gp_5321005_1_cache {
	// RAM Box: {[0, 137], [0, 137]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_54_cache {
  // # of banks: 1
  stencil_54_stencil_54329_merged1972_2_to_stencil_54_store_to_stencil_54_to_gp_5321005_1_cache stencil_54_stencil_54329_merged1972_2_to_stencil_54_store_to_stencil_54_to_gp_5321005_1;
};



inline void stencil_54_stencil_54329_merged1972_2_write(hw_uint<32> & stencil_54_stencil_54329_merged1972_2, stencil_54_cache& stencil_54, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
  stencil_54.stencil_54_stencil_54329_merged1972_2_to_stencil_54_store_to_stencil_54_to_gp_5321005_1.push(stencil_54_stencil_54329_merged1972_2);
}

inline hw_uint<32>  stencil_54_store_to_stencil_54_to_gp_5321005_1_select(stencil_54_cache& stencil_54, int root, int stencil_54_ld4, int stencil_54_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_store_to_stencil_54_to_gp_5321005_1 read pattern: { store_to_stencil_54_to_gp_5321005[root = 0, stencil_54_ld4, stencil_54_ld3] -> stencil_54[stencil_54_ld3, stencil_54_ld4] : 0 <= stencil_54_ld4 <= 137 and 0 <= stencil_54_ld3 <= 137 }
  // Read schedule : { store_to_stencil_54_to_gp_5321005[root = 0, stencil_54_ld4, stencil_54_ld3] -> [2 + stencil_54_ld4, 2 + stencil_54_ld3, 2] : 0 <= stencil_54_ld4 <= 137 and 0 <= stencil_54_ld3 <= 137 }
  // Write schedule: { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
  auto value_stencil_54_stencil_54329_merged1972_2 = stencil_54.stencil_54_stencil_54329_merged1972_2_to_stencil_54_store_to_stencil_54_to_gp_5321005_1.peek(/* one reader or all rams */ 0);
  return value_stencil_54_stencil_54329_merged1972_2;
  return 0;
}

// # of bundles = 2
// stencil_54329_merged1972_write
//	stencil_54_stencil_54329_merged1972_2
inline void stencil_54_stencil_54329_merged1972_write_bundle_write(hw_uint<32>& stencil_54329_merged1972_write, stencil_54_cache& stencil_54, int root, int stencil_54328, int stencil_54329, int dynamic_address) {
	hw_uint<32>  stencil_54_stencil_54329_merged1972_2_res = stencil_54329_merged1972_write.extract<0, 31>();
	stencil_54_stencil_54329_merged1972_2_write(stencil_54_stencil_54329_merged1972_2_res, stencil_54, root, stencil_54328, stencil_54329, dynamic_address);
}

// store_to_stencil_54_to_gp_5321005_read
//	stencil_54_store_to_stencil_54_to_gp_5321005_1
inline hw_uint<32> stencil_54_store_to_stencil_54_to_gp_5321005_read_bundle_read(stencil_54_cache& stencil_54, int root, int stencil_54_ld4, int stencil_54_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_54_store_to_stencil_54_to_gp_5321005_1

	hw_uint<32> result;
	hw_uint<32>  stencil_54_store_to_stencil_54_to_gp_5321005_1_res = stencil_54_store_to_stencil_54_to_gp_5321005_1_select(stencil_54, root, stencil_54_ld4, stencil_54_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_54_store_to_stencil_54_to_gp_5321005_1_res);
	return result;
}

// Total re-use buffer capacity: 9024 bits


// Operation logic
inline void stencil_54329_merged1972(stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, stencil_54_cache& stencil_54, int root, int stencil_54328, int stencil_54329) {
  // Dynamic address computation

	// Consume: stencil_53_FIFO_buf2038
	auto stencil_53_FIFO_buf2038__lp_stencil_54329__p___m_5_rp___p___m_1_p_6_c________lp_stencil_54328__p___m_5_rp___p__1_p_6_value = stencil_53_FIFO_buf2038_stencil_54329_merged1972_read_bundle_read(stencil_53_FIFO_buf2038/* source_delay */, root, stencil_54328, stencil_54329, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_54329_cu1970(stencil_53_FIFO_buf2038__lp_stencil_54329__p___m_5_rp___p___m_1_p_6_c________lp_stencil_54328__p___m_5_rp___p__1_p_6_value);
	// Produce: stencil_54
	stencil_54_stencil_54329_merged1972_write_bundle_write(/* arg names */compute_result, stencil_54, root, stencil_54328, stencil_54329, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_53_FIFO_buf20382(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_53_to_gp_522099, stencil_53_FIFO_buf2038_cache& stencil_53_FIFO_buf2038, int root, int stencil_53_ld1, int stencil_53_ld0) {
  // Dynamic address computation

	// Consume: stencil_53_to_gp_522099
	auto stencil_53_to_gp_522099_stencil_53_ld0_c__stencil_53_ld1_value = stencil_53_to_gp_522099.read();
	// Produce: stencil_53_FIFO_buf2038
	stencil_53_FIFO_buf2038_load_to_stencil_53_FIFO_buf20382_write_bundle_write(/* arg names */stencil_53_to_gp_522099_stencil_53_ld0_c__stencil_53_ld1_value, stencil_53_FIFO_buf2038, root, stencil_53_ld1, stencil_53_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_54_to_gp_5321005(stencil_54_cache& stencil_54, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_54_to_gp_532100, int root, int stencil_54_ld4, int stencil_54_ld3) {
  // Dynamic address computation

	// Consume: stencil_54
	auto stencil_54_stencil_54_ld3_c__stencil_54_ld4_value = stencil_54_store_to_stencil_54_to_gp_5321005_read_bundle_read(stencil_54/* source_delay */, root, stencil_54_ld4, stencil_54_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_54_to_gp_532100
	stencil_54_to_gp_532100.write(stencil_54_stencil_54_ld3_c__stencil_54_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_54328_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_53_to_gp_522099, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_54_to_gp_532100) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_54328__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_53_FIFO_buf2038_cache stencil_53_FIFO_buf2038;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_54_cache stencil_54;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_54_to_gp_5321005[root = 0, stencil_54_ld4, stencil_54_ld3] -> [2 + stencil_54_ld4, 2 + stencil_54_ld3, 2] : 0 <= stencil_54_ld4 <= 137 and 0 <= stencil_54_ld3 <= 137; stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137; load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
//   { store_to_stencil_54_to_gp_5321005[root = 0, stencil_54_ld4, stencil_54_ld3] -> [2 + stencil_54_ld4, 2 + stencil_54_ld3, 2] : 0 <= stencil_54_ld4 <= 137 and 0 <= stencil_54_ld3 <= 137 }
// Condition for store_to_stencil_54_to_gp_5321005(((-2 + i2 == 0) && (-2 + i0 >= 0) && (139 - i0 >= 0) && (-2 + i1 >= 0) && (139 - i1 >= 0)))
//   { stencil_54329_merged1972[root = 0, stencil_54328, stencil_54329] -> [2 + stencil_54328, 2 + stencil_54329, 1] : 0 <= stencil_54328 <= 137 and 0 <= stencil_54329 <= 137 }
// Condition for stencil_54329_merged1972(((-1 + i2 == 0) && (-2 + i0 >= 0) && (139 - i0 >= 0) && (-2 + i1 >= 0) && (139 - i1 >= 0)))
//   { load_to_stencil_53_FIFO_buf20382[root = 0, stencil_53_ld1, stencil_53_ld0] -> [stencil_53_ld1, stencil_53_ld0, 0] : 0 <= stencil_53_ld1 <= 139 and 0 <= stencil_53_ld0 <= 139 }
// Condition for load_to_stencil_53_FIFO_buf20382(((i2 == 0) && (i0 >= 0) && (139 - i0 >= 0) && (i1 >= 0) && (139 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 139; c0 += 1)
  for (int c1 = 0; c1 <= 139; c1 += 1) {
    load_to_stencil_53_FIFO_buf20382(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_54329_merged1972(0, c0 - 2, c1 - 2);
      store_to_stencil_54_to_gp_5321005(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 139; c0 += 1)
	  for (int c1 = 0; c1 <= 139; c1 += 1) {
	    load_to_stencil_53_FIFO_buf20382(stencil_53_to_gp_522099 /* buf name */, stencil_53_FIFO_buf2038, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_54329_merged1972(stencil_53_FIFO_buf2038 /* buf name */, stencil_54, 0, c0 - 2, c1 - 2);
	      store_to_stencil_54_to_gp_5321005(stencil_54 /* buf name */, stencil_54_to_gp_532100, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_54328__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_53_to_gp_522099, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_54_to_gp_532100, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_54328_(stencil_53_to_gp_522099, stencil_54_to_gp_532100);
  }
}
#include "hw_classes.h"

struct stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9_cache {
	// RAM Box: {[0, 137], [0, 137]}
	// Capacity: 279
	// # of read delays: 9
  // 0, 1, 2, 138, 139, 140, 276, 277, 278
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 135> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 135> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_137() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_138() {
		return f6;
	}

	inline hw_uint<32>  peek_139() {
		return f8;
	}

	inline hw_uint<32>  peek_140() {
		return f10;
	}

	inline hw_uint<32>  peek_275() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_276() {
		return f12;
	}

	inline hw_uint<32>  peek_277() {
		return f14;
	}

	inline hw_uint<32>  peek_278() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 135
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 135 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 135
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 135 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_54_FIFO_buf2039_cache {
  // # of banks: 1
  stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9_cache stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9;
};



inline void stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_write(hw_uint<32> & stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12, stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_54_ld1, int stencil_54_ld0, int dynamic_address) {
  stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.push(stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12);
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_10_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_10 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[1 + stencil_55335, stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_277();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_11_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_11 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[2 + stencil_55335, stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_276();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_3_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_3 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[stencil_55335, 2 + stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_2();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_4_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_4 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[1 + stencil_55335, 2 + stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_1();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_5_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_5 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[2 + stencil_55335, 2 + stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_0();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_6_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_6 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[stencil_55335, 1 + stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_140();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_7_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_7 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[1 + stencil_55335, 1 + stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_139();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_8_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_8 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[2 + stencil_55335, 1 + stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_138();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

inline hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_9_select(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_54_FIFO_buf2039_stencil_55335_merged1975_9 read pattern: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> stencil_54_FIFO_buf2039[stencil_55335, stencil_55334] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Read schedule : { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  // Write schedule: { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
  auto value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12 = stencil_54_FIFO_buf2039.stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_merged_banks_9.peek_278();
  return value_stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_54_FIFO_buf20392_write
//	stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12
inline void stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_write_bundle_write(hw_uint<32>& load_to_stencil_54_FIFO_buf20392_write, stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_54_ld1, int stencil_54_ld0, int dynamic_address) {
	hw_uint<32>  stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_res = load_to_stencil_54_FIFO_buf20392_write.extract<0, 31>();
	stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_write(stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_12_res, stencil_54_FIFO_buf2039, root, stencil_54_ld1, stencil_54_ld0, dynamic_address);
}

// stencil_55335_merged1975_read
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_3
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_4
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_5
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_6
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_7
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_8
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_9
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_10
//	stencil_54_FIFO_buf2039_stencil_55335_merged1975_11
inline hw_uint<288> stencil_54_FIFO_buf2039_stencil_55335_merged1975_read_bundle_read(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_3
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_4
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_5
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_6
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_7
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_8
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_9
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_10
    // stencil_54_FIFO_buf2039_stencil_55335_merged1975_11

	hw_uint<288> result;
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_3_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_3_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<0, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_3_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_4_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_4_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<32, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_4_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_5_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_5_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<64, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_5_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_6_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_6_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<96, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_6_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_7_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_7_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<128, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_7_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_8_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_8_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<160, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_8_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_9_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_9_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<192, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_9_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_10_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_10_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<224, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_10_res);
	hw_uint<32>  stencil_54_FIFO_buf2039_stencil_55335_merged1975_11_res = stencil_54_FIFO_buf2039_stencil_55335_merged1975_11_select(stencil_54_FIFO_buf2039, root, stencil_55334, stencil_55335, dynamic_address);
	set_at<256, 288>(result, stencil_54_FIFO_buf2039_stencil_55335_merged1975_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_55_stencil_55335_merged1975_2_to_stencil_55_store_to_stencil_55_to_gp_5421015_1_cache {
	// RAM Box: {[0, 135], [0, 135]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_55_cache {
  // # of banks: 1
  stencil_55_stencil_55335_merged1975_2_to_stencil_55_store_to_stencil_55_to_gp_5421015_1_cache stencil_55_stencil_55335_merged1975_2_to_stencil_55_store_to_stencil_55_to_gp_5421015_1;
};



inline void stencil_55_stencil_55335_merged1975_2_write(hw_uint<32> & stencil_55_stencil_55335_merged1975_2, stencil_55_cache& stencil_55, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
  stencil_55.stencil_55_stencil_55335_merged1975_2_to_stencil_55_store_to_stencil_55_to_gp_5421015_1.push(stencil_55_stencil_55335_merged1975_2);
}

inline hw_uint<32>  stencil_55_store_to_stencil_55_to_gp_5421015_1_select(stencil_55_cache& stencil_55, int root, int stencil_55_ld4, int stencil_55_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_store_to_stencil_55_to_gp_5421015_1 read pattern: { store_to_stencil_55_to_gp_5421015[root = 0, stencil_55_ld4, stencil_55_ld3] -> stencil_55[stencil_55_ld3, stencil_55_ld4] : 0 <= stencil_55_ld4 <= 135 and 0 <= stencil_55_ld3 <= 135 }
  // Read schedule : { store_to_stencil_55_to_gp_5421015[root = 0, stencil_55_ld4, stencil_55_ld3] -> [2 + stencil_55_ld4, 2 + stencil_55_ld3, 2] : 0 <= stencil_55_ld4 <= 135 and 0 <= stencil_55_ld3 <= 135 }
  // Write schedule: { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
  auto value_stencil_55_stencil_55335_merged1975_2 = stencil_55.stencil_55_stencil_55335_merged1975_2_to_stencil_55_store_to_stencil_55_to_gp_5421015_1.peek(/* one reader or all rams */ 0);
  return value_stencil_55_stencil_55335_merged1975_2;
  return 0;
}

// # of bundles = 2
// stencil_55335_merged1975_write
//	stencil_55_stencil_55335_merged1975_2
inline void stencil_55_stencil_55335_merged1975_write_bundle_write(hw_uint<32>& stencil_55335_merged1975_write, stencil_55_cache& stencil_55, int root, int stencil_55334, int stencil_55335, int dynamic_address) {
	hw_uint<32>  stencil_55_stencil_55335_merged1975_2_res = stencil_55335_merged1975_write.extract<0, 31>();
	stencil_55_stencil_55335_merged1975_2_write(stencil_55_stencil_55335_merged1975_2_res, stencil_55, root, stencil_55334, stencil_55335, dynamic_address);
}

// store_to_stencil_55_to_gp_5421015_read
//	stencil_55_store_to_stencil_55_to_gp_5421015_1
inline hw_uint<32> stencil_55_store_to_stencil_55_to_gp_5421015_read_bundle_read(stencil_55_cache& stencil_55, int root, int stencil_55_ld4, int stencil_55_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_55_store_to_stencil_55_to_gp_5421015_1

	hw_uint<32> result;
	hw_uint<32>  stencil_55_store_to_stencil_55_to_gp_5421015_1_res = stencil_55_store_to_stencil_55_to_gp_5421015_1_select(stencil_55, root, stencil_55_ld4, stencil_55_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_55_store_to_stencil_55_to_gp_5421015_1_res);
	return result;
}

// Total re-use buffer capacity: 8896 bits


// Operation logic
inline void stencil_55335_merged1975(stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, stencil_55_cache& stencil_55, int root, int stencil_55334, int stencil_55335) {
  // Dynamic address computation

	// Consume: stencil_54_FIFO_buf2039
	auto stencil_54_FIFO_buf2039__lp_stencil_55335__p___m_4_rp___p___m_1_p_5_c________lp_stencil_55334__p___m_4_rp___p__1_p_5_value = stencil_54_FIFO_buf2039_stencil_55335_merged1975_read_bundle_read(stencil_54_FIFO_buf2039/* source_delay */, root, stencil_55334, stencil_55335, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_55335_cu1973(stencil_54_FIFO_buf2039__lp_stencil_55335__p___m_4_rp___p___m_1_p_5_c________lp_stencil_55334__p___m_4_rp___p__1_p_5_value);
	// Produce: stencil_55
	stencil_55_stencil_55335_merged1975_write_bundle_write(/* arg names */compute_result, stencil_55, root, stencil_55334, stencil_55335, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_54_FIFO_buf20392(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_54_to_gp_532100, stencil_54_FIFO_buf2039_cache& stencil_54_FIFO_buf2039, int root, int stencil_54_ld1, int stencil_54_ld0) {
  // Dynamic address computation

	// Consume: stencil_54_to_gp_532100
	auto stencil_54_to_gp_532100_stencil_54_ld0_c__stencil_54_ld1_value = stencil_54_to_gp_532100.read();
	// Produce: stencil_54_FIFO_buf2039
	stencil_54_FIFO_buf2039_load_to_stencil_54_FIFO_buf20392_write_bundle_write(/* arg names */stencil_54_to_gp_532100_stencil_54_ld0_c__stencil_54_ld1_value, stencil_54_FIFO_buf2039, root, stencil_54_ld1, stencil_54_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_55_to_gp_5421015(stencil_55_cache& stencil_55, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_55_to_gp_542101, int root, int stencil_55_ld4, int stencil_55_ld3) {
  // Dynamic address computation

	// Consume: stencil_55
	auto stencil_55_stencil_55_ld3_c__stencil_55_ld4_value = stencil_55_store_to_stencil_55_to_gp_5421015_read_bundle_read(stencil_55/* source_delay */, root, stencil_55_ld4, stencil_55_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_55_to_gp_542101
	stencil_55_to_gp_542101.write(stencil_55_stencil_55_ld3_c__stencil_55_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_55334_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_54_to_gp_532100, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_55_to_gp_542101) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_55334__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_54_FIFO_buf2039_cache stencil_54_FIFO_buf2039;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_55_cache stencil_55;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_55_to_gp_5421015[root = 0, stencil_55_ld4, stencil_55_ld3] -> [2 + stencil_55_ld4, 2 + stencil_55_ld3, 2] : 0 <= stencil_55_ld4 <= 135 and 0 <= stencil_55_ld3 <= 135; stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135; load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
//   { store_to_stencil_55_to_gp_5421015[root = 0, stencil_55_ld4, stencil_55_ld3] -> [2 + stencil_55_ld4, 2 + stencil_55_ld3, 2] : 0 <= stencil_55_ld4 <= 135 and 0 <= stencil_55_ld3 <= 135 }
// Condition for store_to_stencil_55_to_gp_5421015(((-2 + i2 == 0) && (-2 + i0 >= 0) && (137 - i0 >= 0) && (-2 + i1 >= 0) && (137 - i1 >= 0)))
//   { stencil_55335_merged1975[root = 0, stencil_55334, stencil_55335] -> [2 + stencil_55334, 2 + stencil_55335, 1] : 0 <= stencil_55334 <= 135 and 0 <= stencil_55335 <= 135 }
// Condition for stencil_55335_merged1975(((-1 + i2 == 0) && (-2 + i0 >= 0) && (137 - i0 >= 0) && (-2 + i1 >= 0) && (137 - i1 >= 0)))
//   { load_to_stencil_54_FIFO_buf20392[root = 0, stencil_54_ld1, stencil_54_ld0] -> [stencil_54_ld1, stencil_54_ld0, 0] : 0 <= stencil_54_ld1 <= 137 and 0 <= stencil_54_ld0 <= 137 }
// Condition for load_to_stencil_54_FIFO_buf20392(((i2 == 0) && (i0 >= 0) && (137 - i0 >= 0) && (i1 >= 0) && (137 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 137; c0 += 1)
  for (int c1 = 0; c1 <= 137; c1 += 1) {
    load_to_stencil_54_FIFO_buf20392(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_55335_merged1975(0, c0 - 2, c1 - 2);
      store_to_stencil_55_to_gp_5421015(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 137; c0 += 1)
	  for (int c1 = 0; c1 <= 137; c1 += 1) {
	    load_to_stencil_54_FIFO_buf20392(stencil_54_to_gp_532100 /* buf name */, stencil_54_FIFO_buf2039, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_55335_merged1975(stencil_54_FIFO_buf2039 /* buf name */, stencil_55, 0, c0 - 2, c1 - 2);
	      store_to_stencil_55_to_gp_5421015(stencil_55 /* buf name */, stencil_55_to_gp_542101, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_55334__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_54_to_gp_532100, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_55_to_gp_542101, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_55334_(stencil_54_to_gp_532100, stencil_55_to_gp_542101);
  }
}
#include "hw_classes.h"

struct stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9_cache {
	// RAM Box: {[0, 135], [0, 135]}
	// Capacity: 275
	// # of read delays: 9
  // 0, 1, 2, 136, 137, 138, 272, 273, 274
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 133> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 133> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_136() {
		return f6;
	}

	inline hw_uint<32>  peek_137() {
		return f8;
	}

	inline hw_uint<32>  peek_138() {
		return f10;
	}

	inline hw_uint<32>  peek_271() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_272() {
		return f12;
	}

	inline hw_uint<32>  peek_273() {
		return f14;
	}

	inline hw_uint<32>  peek_274() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_55_FIFO_buf2040_cache {
  // # of banks: 1
  stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9_cache stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9;
};



inline void stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_write(hw_uint<32> & stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12, stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_55_ld1, int stencil_55_ld0, int dynamic_address) {
  stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.push(stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12);
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_10_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_10 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[1 + stencil_56341, stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_273();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_11_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_11 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[2 + stencil_56341, stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_272();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_3_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_3 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[stencil_56341, 2 + stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_2();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_4_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_4 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[1 + stencil_56341, 2 + stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_1();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_5_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_5 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[2 + stencil_56341, 2 + stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_0();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_6_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_6 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[stencil_56341, 1 + stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_138();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_7_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_7 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[1 + stencil_56341, 1 + stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_137();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_8_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_8 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[2 + stencil_56341, 1 + stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_136();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

inline hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_9_select(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_55_FIFO_buf2040_stencil_56341_merged1978_9 read pattern: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> stencil_55_FIFO_buf2040[stencil_56341, stencil_56340] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Read schedule : { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  // Write schedule: { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
  auto value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12 = stencil_55_FIFO_buf2040.stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_merged_banks_9.peek_274();
  return value_stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_55_FIFO_buf20402_write
//	stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12
inline void stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_write_bundle_write(hw_uint<32>& load_to_stencil_55_FIFO_buf20402_write, stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_55_ld1, int stencil_55_ld0, int dynamic_address) {
	hw_uint<32>  stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_res = load_to_stencil_55_FIFO_buf20402_write.extract<0, 31>();
	stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_write(stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_12_res, stencil_55_FIFO_buf2040, root, stencil_55_ld1, stencil_55_ld0, dynamic_address);
}

// stencil_56341_merged1978_read
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_3
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_4
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_5
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_6
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_7
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_8
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_9
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_10
//	stencil_55_FIFO_buf2040_stencil_56341_merged1978_11
inline hw_uint<288> stencil_55_FIFO_buf2040_stencil_56341_merged1978_read_bundle_read(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_3
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_4
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_5
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_6
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_7
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_8
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_9
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_10
    // stencil_55_FIFO_buf2040_stencil_56341_merged1978_11

	hw_uint<288> result;
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_3_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_3_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<0, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_3_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_4_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_4_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<32, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_4_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_5_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_5_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<64, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_5_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_6_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_6_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<96, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_6_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_7_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_7_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<128, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_7_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_8_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_8_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<160, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_8_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_9_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_9_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<192, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_9_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_10_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_10_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<224, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_10_res);
	hw_uint<32>  stencil_55_FIFO_buf2040_stencil_56341_merged1978_11_res = stencil_55_FIFO_buf2040_stencil_56341_merged1978_11_select(stencil_55_FIFO_buf2040, root, stencil_56340, stencil_56341, dynamic_address);
	set_at<256, 288>(result, stencil_55_FIFO_buf2040_stencil_56341_merged1978_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_56_stencil_56341_merged1978_2_to_stencil_56_store_to_stencil_56_to_gp_5521025_1_cache {
	// RAM Box: {[0, 133], [0, 133]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_56_cache {
  // # of banks: 1
  stencil_56_stencil_56341_merged1978_2_to_stencil_56_store_to_stencil_56_to_gp_5521025_1_cache stencil_56_stencil_56341_merged1978_2_to_stencil_56_store_to_stencil_56_to_gp_5521025_1;
};



inline void stencil_56_stencil_56341_merged1978_2_write(hw_uint<32> & stencil_56_stencil_56341_merged1978_2, stencil_56_cache& stencil_56, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
  stencil_56.stencil_56_stencil_56341_merged1978_2_to_stencil_56_store_to_stencil_56_to_gp_5521025_1.push(stencil_56_stencil_56341_merged1978_2);
}

inline hw_uint<32>  stencil_56_store_to_stencil_56_to_gp_5521025_1_select(stencil_56_cache& stencil_56, int root, int stencil_56_ld4, int stencil_56_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_store_to_stencil_56_to_gp_5521025_1 read pattern: { store_to_stencil_56_to_gp_5521025[root = 0, stencil_56_ld4, stencil_56_ld3] -> stencil_56[stencil_56_ld3, stencil_56_ld4] : 0 <= stencil_56_ld4 <= 133 and 0 <= stencil_56_ld3 <= 133 }
  // Read schedule : { store_to_stencil_56_to_gp_5521025[root = 0, stencil_56_ld4, stencil_56_ld3] -> [2 + stencil_56_ld4, 2 + stencil_56_ld3, 2] : 0 <= stencil_56_ld4 <= 133 and 0 <= stencil_56_ld3 <= 133 }
  // Write schedule: { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
  auto value_stencil_56_stencil_56341_merged1978_2 = stencil_56.stencil_56_stencil_56341_merged1978_2_to_stencil_56_store_to_stencil_56_to_gp_5521025_1.peek(/* one reader or all rams */ 0);
  return value_stencil_56_stencil_56341_merged1978_2;
  return 0;
}

// # of bundles = 2
// stencil_56341_merged1978_write
//	stencil_56_stencil_56341_merged1978_2
inline void stencil_56_stencil_56341_merged1978_write_bundle_write(hw_uint<32>& stencil_56341_merged1978_write, stencil_56_cache& stencil_56, int root, int stencil_56340, int stencil_56341, int dynamic_address) {
	hw_uint<32>  stencil_56_stencil_56341_merged1978_2_res = stencil_56341_merged1978_write.extract<0, 31>();
	stencil_56_stencil_56341_merged1978_2_write(stencil_56_stencil_56341_merged1978_2_res, stencil_56, root, stencil_56340, stencil_56341, dynamic_address);
}

// store_to_stencil_56_to_gp_5521025_read
//	stencil_56_store_to_stencil_56_to_gp_5521025_1
inline hw_uint<32> stencil_56_store_to_stencil_56_to_gp_5521025_read_bundle_read(stencil_56_cache& stencil_56, int root, int stencil_56_ld4, int stencil_56_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_56_store_to_stencil_56_to_gp_5521025_1

	hw_uint<32> result;
	hw_uint<32>  stencil_56_store_to_stencil_56_to_gp_5521025_1_res = stencil_56_store_to_stencil_56_to_gp_5521025_1_select(stencil_56, root, stencil_56_ld4, stencil_56_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_56_store_to_stencil_56_to_gp_5521025_1_res);
	return result;
}

// Total re-use buffer capacity: 8768 bits


// Operation logic
inline void stencil_56341_merged1978(stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, stencil_56_cache& stencil_56, int root, int stencil_56340, int stencil_56341) {
  // Dynamic address computation

	// Consume: stencil_55_FIFO_buf2040
	auto stencil_55_FIFO_buf2040__lp_stencil_56341__p___m_3_rp___p___m_1_p_4_c________lp_stencil_56340__p___m_3_rp___p__1_p_4_value = stencil_55_FIFO_buf2040_stencil_56341_merged1978_read_bundle_read(stencil_55_FIFO_buf2040/* source_delay */, root, stencil_56340, stencil_56341, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_56341_cu1976(stencil_55_FIFO_buf2040__lp_stencil_56341__p___m_3_rp___p___m_1_p_4_c________lp_stencil_56340__p___m_3_rp___p__1_p_4_value);
	// Produce: stencil_56
	stencil_56_stencil_56341_merged1978_write_bundle_write(/* arg names */compute_result, stencil_56, root, stencil_56340, stencil_56341, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_55_FIFO_buf20402(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_55_to_gp_542101, stencil_55_FIFO_buf2040_cache& stencil_55_FIFO_buf2040, int root, int stencil_55_ld1, int stencil_55_ld0) {
  // Dynamic address computation

	// Consume: stencil_55_to_gp_542101
	auto stencil_55_to_gp_542101_stencil_55_ld0_c__stencil_55_ld1_value = stencil_55_to_gp_542101.read();
	// Produce: stencil_55_FIFO_buf2040
	stencil_55_FIFO_buf2040_load_to_stencil_55_FIFO_buf20402_write_bundle_write(/* arg names */stencil_55_to_gp_542101_stencil_55_ld0_c__stencil_55_ld1_value, stencil_55_FIFO_buf2040, root, stencil_55_ld1, stencil_55_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_56_to_gp_5521025(stencil_56_cache& stencil_56, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_56_to_gp_552102, int root, int stencil_56_ld4, int stencil_56_ld3) {
  // Dynamic address computation

	// Consume: stencil_56
	auto stencil_56_stencil_56_ld3_c__stencil_56_ld4_value = stencil_56_store_to_stencil_56_to_gp_5521025_read_bundle_read(stencil_56/* source_delay */, root, stencil_56_ld4, stencil_56_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_56_to_gp_552102
	stencil_56_to_gp_552102.write(stencil_56_stencil_56_ld3_c__stencil_56_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_56340_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_55_to_gp_542101, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_56_to_gp_552102) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_56340__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_55_FIFO_buf2040_cache stencil_55_FIFO_buf2040;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_56_cache stencil_56;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_56_to_gp_5521025[root = 0, stencil_56_ld4, stencil_56_ld3] -> [2 + stencil_56_ld4, 2 + stencil_56_ld3, 2] : 0 <= stencil_56_ld4 <= 133 and 0 <= stencil_56_ld3 <= 133; stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133; load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
//   { store_to_stencil_56_to_gp_5521025[root = 0, stencil_56_ld4, stencil_56_ld3] -> [2 + stencil_56_ld4, 2 + stencil_56_ld3, 2] : 0 <= stencil_56_ld4 <= 133 and 0 <= stencil_56_ld3 <= 133 }
// Condition for store_to_stencil_56_to_gp_5521025(((-2 + i2 == 0) && (-2 + i0 >= 0) && (135 - i0 >= 0) && (-2 + i1 >= 0) && (135 - i1 >= 0)))
//   { stencil_56341_merged1978[root = 0, stencil_56340, stencil_56341] -> [2 + stencil_56340, 2 + stencil_56341, 1] : 0 <= stencil_56340 <= 133 and 0 <= stencil_56341 <= 133 }
// Condition for stencil_56341_merged1978(((-1 + i2 == 0) && (-2 + i0 >= 0) && (135 - i0 >= 0) && (-2 + i1 >= 0) && (135 - i1 >= 0)))
//   { load_to_stencil_55_FIFO_buf20402[root = 0, stencil_55_ld1, stencil_55_ld0] -> [stencil_55_ld1, stencil_55_ld0, 0] : 0 <= stencil_55_ld1 <= 135 and 0 <= stencil_55_ld0 <= 135 }
// Condition for load_to_stencil_55_FIFO_buf20402(((i2 == 0) && (i0 >= 0) && (135 - i0 >= 0) && (i1 >= 0) && (135 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 135; c0 += 1)
  for (int c1 = 0; c1 <= 135; c1 += 1) {
    load_to_stencil_55_FIFO_buf20402(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_56341_merged1978(0, c0 - 2, c1 - 2);
      store_to_stencil_56_to_gp_5521025(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 135; c0 += 1)
	  for (int c1 = 0; c1 <= 135; c1 += 1) {
	    load_to_stencil_55_FIFO_buf20402(stencil_55_to_gp_542101 /* buf name */, stencil_55_FIFO_buf2040, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_56341_merged1978(stencil_55_FIFO_buf2040 /* buf name */, stencil_56, 0, c0 - 2, c1 - 2);
	      store_to_stencil_56_to_gp_5521025(stencil_56 /* buf name */, stencil_56_to_gp_552102, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_56340__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_55_to_gp_542101, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_56_to_gp_552102, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_56340_(stencil_55_to_gp_542101, stencil_56_to_gp_552102);
  }
}
#include "hw_classes.h"

struct stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9_cache {
	// RAM Box: {[0, 133], [0, 133]}
	// Capacity: 271
	// # of read delays: 9
  // 0, 1, 2, 134, 135, 136, 268, 269, 270
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 131> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 131> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_134() {
		return f6;
	}

	inline hw_uint<32>  peek_135() {
		return f8;
	}

	inline hw_uint<32>  peek_136() {
		return f10;
	}

	inline hw_uint<32>  peek_267() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_268() {
		return f12;
	}

	inline hw_uint<32>  peek_269() {
		return f14;
	}

	inline hw_uint<32>  peek_270() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_56_FIFO_buf2041_cache {
  // # of banks: 1
  stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9_cache stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9;
};



inline void stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_write(hw_uint<32> & stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12, stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_56_ld1, int stencil_56_ld0, int dynamic_address) {
  stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.push(stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12);
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_10_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_10 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[1 + stencil_57347, stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_269();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_11_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_11 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[2 + stencil_57347, stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_268();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_3_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_3 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[stencil_57347, 2 + stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_2();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_4_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_4 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[1 + stencil_57347, 2 + stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_1();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_5_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_5 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[2 + stencil_57347, 2 + stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_0();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_6_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_6 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[stencil_57347, 1 + stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_136();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_7_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_7 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[1 + stencil_57347, 1 + stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_135();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_8_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_8 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[2 + stencil_57347, 1 + stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_134();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

inline hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_9_select(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_56_FIFO_buf2041_stencil_57347_merged1981_9 read pattern: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> stencil_56_FIFO_buf2041[stencil_57347, stencil_57346] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Read schedule : { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  // Write schedule: { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
  auto value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12 = stencil_56_FIFO_buf2041.stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_merged_banks_9.peek_270();
  return value_stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_56_FIFO_buf20412_write
//	stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12
inline void stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_write_bundle_write(hw_uint<32>& load_to_stencil_56_FIFO_buf20412_write, stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_56_ld1, int stencil_56_ld0, int dynamic_address) {
	hw_uint<32>  stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_res = load_to_stencil_56_FIFO_buf20412_write.extract<0, 31>();
	stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_write(stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_12_res, stencil_56_FIFO_buf2041, root, stencil_56_ld1, stencil_56_ld0, dynamic_address);
}

// stencil_57347_merged1981_read
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_3
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_4
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_5
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_6
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_7
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_8
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_9
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_10
//	stencil_56_FIFO_buf2041_stencil_57347_merged1981_11
inline hw_uint<288> stencil_56_FIFO_buf2041_stencil_57347_merged1981_read_bundle_read(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_3
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_4
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_5
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_6
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_7
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_8
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_9
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_10
    // stencil_56_FIFO_buf2041_stencil_57347_merged1981_11

	hw_uint<288> result;
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_3_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_3_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<0, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_3_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_4_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_4_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<32, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_4_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_5_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_5_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<64, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_5_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_6_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_6_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<96, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_6_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_7_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_7_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<128, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_7_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_8_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_8_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<160, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_8_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_9_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_9_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<192, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_9_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_10_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_10_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<224, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_10_res);
	hw_uint<32>  stencil_56_FIFO_buf2041_stencil_57347_merged1981_11_res = stencil_56_FIFO_buf2041_stencil_57347_merged1981_11_select(stencil_56_FIFO_buf2041, root, stencil_57346, stencil_57347, dynamic_address);
	set_at<256, 288>(result, stencil_56_FIFO_buf2041_stencil_57347_merged1981_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_57_stencil_57347_merged1981_2_to_stencil_57_store_to_stencil_57_to_gp_5621035_1_cache {
	// RAM Box: {[0, 131], [0, 131]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_57_cache {
  // # of banks: 1
  stencil_57_stencil_57347_merged1981_2_to_stencil_57_store_to_stencil_57_to_gp_5621035_1_cache stencil_57_stencil_57347_merged1981_2_to_stencil_57_store_to_stencil_57_to_gp_5621035_1;
};



inline void stencil_57_stencil_57347_merged1981_2_write(hw_uint<32> & stencil_57_stencil_57347_merged1981_2, stencil_57_cache& stencil_57, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
  stencil_57.stencil_57_stencil_57347_merged1981_2_to_stencil_57_store_to_stencil_57_to_gp_5621035_1.push(stencil_57_stencil_57347_merged1981_2);
}

inline hw_uint<32>  stencil_57_store_to_stencil_57_to_gp_5621035_1_select(stencil_57_cache& stencil_57, int root, int stencil_57_ld4, int stencil_57_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_store_to_stencil_57_to_gp_5621035_1 read pattern: { store_to_stencil_57_to_gp_5621035[root = 0, stencil_57_ld4, stencil_57_ld3] -> stencil_57[stencil_57_ld3, stencil_57_ld4] : 0 <= stencil_57_ld4 <= 131 and 0 <= stencil_57_ld3 <= 131 }
  // Read schedule : { store_to_stencil_57_to_gp_5621035[root = 0, stencil_57_ld4, stencil_57_ld3] -> [2 + stencil_57_ld4, 2 + stencil_57_ld3, 2] : 0 <= stencil_57_ld4 <= 131 and 0 <= stencil_57_ld3 <= 131 }
  // Write schedule: { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
  auto value_stencil_57_stencil_57347_merged1981_2 = stencil_57.stencil_57_stencil_57347_merged1981_2_to_stencil_57_store_to_stencil_57_to_gp_5621035_1.peek(/* one reader or all rams */ 0);
  return value_stencil_57_stencil_57347_merged1981_2;
  return 0;
}

// # of bundles = 2
// stencil_57347_merged1981_write
//	stencil_57_stencil_57347_merged1981_2
inline void stencil_57_stencil_57347_merged1981_write_bundle_write(hw_uint<32>& stencil_57347_merged1981_write, stencil_57_cache& stencil_57, int root, int stencil_57346, int stencil_57347, int dynamic_address) {
	hw_uint<32>  stencil_57_stencil_57347_merged1981_2_res = stencil_57347_merged1981_write.extract<0, 31>();
	stencil_57_stencil_57347_merged1981_2_write(stencil_57_stencil_57347_merged1981_2_res, stencil_57, root, stencil_57346, stencil_57347, dynamic_address);
}

// store_to_stencil_57_to_gp_5621035_read
//	stencil_57_store_to_stencil_57_to_gp_5621035_1
inline hw_uint<32> stencil_57_store_to_stencil_57_to_gp_5621035_read_bundle_read(stencil_57_cache& stencil_57, int root, int stencil_57_ld4, int stencil_57_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_57_store_to_stencil_57_to_gp_5621035_1

	hw_uint<32> result;
	hw_uint<32>  stencil_57_store_to_stencil_57_to_gp_5621035_1_res = stencil_57_store_to_stencil_57_to_gp_5621035_1_select(stencil_57, root, stencil_57_ld4, stencil_57_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_57_store_to_stencil_57_to_gp_5621035_1_res);
	return result;
}

// Total re-use buffer capacity: 8640 bits


// Operation logic
inline void stencil_57347_merged1981(stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, stencil_57_cache& stencil_57, int root, int stencil_57346, int stencil_57347) {
  // Dynamic address computation

	// Consume: stencil_56_FIFO_buf2041
	auto stencil_56_FIFO_buf2041__lp_stencil_57347__p___m_2_rp___p___m_1_p_3_c________lp_stencil_57346__p___m_2_rp___p__1_p_3_value = stencil_56_FIFO_buf2041_stencil_57347_merged1981_read_bundle_read(stencil_56_FIFO_buf2041/* source_delay */, root, stencil_57346, stencil_57347, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_57347_cu1979(stencil_56_FIFO_buf2041__lp_stencil_57347__p___m_2_rp___p___m_1_p_3_c________lp_stencil_57346__p___m_2_rp___p__1_p_3_value);
	// Produce: stencil_57
	stencil_57_stencil_57347_merged1981_write_bundle_write(/* arg names */compute_result, stencil_57, root, stencil_57346, stencil_57347, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_56_FIFO_buf20412(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_56_to_gp_552102, stencil_56_FIFO_buf2041_cache& stencil_56_FIFO_buf2041, int root, int stencil_56_ld1, int stencil_56_ld0) {
  // Dynamic address computation

	// Consume: stencil_56_to_gp_552102
	auto stencil_56_to_gp_552102_stencil_56_ld0_c__stencil_56_ld1_value = stencil_56_to_gp_552102.read();
	// Produce: stencil_56_FIFO_buf2041
	stencil_56_FIFO_buf2041_load_to_stencil_56_FIFO_buf20412_write_bundle_write(/* arg names */stencil_56_to_gp_552102_stencil_56_ld0_c__stencil_56_ld1_value, stencil_56_FIFO_buf2041, root, stencil_56_ld1, stencil_56_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_57_to_gp_5621035(stencil_57_cache& stencil_57, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_57_to_gp_562103, int root, int stencil_57_ld4, int stencil_57_ld3) {
  // Dynamic address computation

	// Consume: stencil_57
	auto stencil_57_stencil_57_ld3_c__stencil_57_ld4_value = stencil_57_store_to_stencil_57_to_gp_5621035_read_bundle_read(stencil_57/* source_delay */, root, stencil_57_ld4, stencil_57_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_57_to_gp_562103
	stencil_57_to_gp_562103.write(stencil_57_stencil_57_ld3_c__stencil_57_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_57346_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_56_to_gp_552102, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_57_to_gp_562103) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_57346__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_56_FIFO_buf2041_cache stencil_56_FIFO_buf2041;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_57_cache stencil_57;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_57_to_gp_5621035[root = 0, stencil_57_ld4, stencil_57_ld3] -> [2 + stencil_57_ld4, 2 + stencil_57_ld3, 2] : 0 <= stencil_57_ld4 <= 131 and 0 <= stencil_57_ld3 <= 131; load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133; stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
//   { store_to_stencil_57_to_gp_5621035[root = 0, stencil_57_ld4, stencil_57_ld3] -> [2 + stencil_57_ld4, 2 + stencil_57_ld3, 2] : 0 <= stencil_57_ld4 <= 131 and 0 <= stencil_57_ld3 <= 131 }
// Condition for store_to_stencil_57_to_gp_5621035(((-2 + i2 == 0) && (-2 + i0 >= 0) && (133 - i0 >= 0) && (-2 + i1 >= 0) && (133 - i1 >= 0)))
//   { load_to_stencil_56_FIFO_buf20412[root = 0, stencil_56_ld1, stencil_56_ld0] -> [stencil_56_ld1, stencil_56_ld0, 0] : 0 <= stencil_56_ld1 <= 133 and 0 <= stencil_56_ld0 <= 133 }
// Condition for load_to_stencil_56_FIFO_buf20412(((i2 == 0) && (i0 >= 0) && (133 - i0 >= 0) && (i1 >= 0) && (133 - i1 >= 0)))
//   { stencil_57347_merged1981[root = 0, stencil_57346, stencil_57347] -> [2 + stencil_57346, 2 + stencil_57347, 1] : 0 <= stencil_57346 <= 131 and 0 <= stencil_57347 <= 131 }
// Condition for stencil_57347_merged1981(((-1 + i2 == 0) && (-2 + i0 >= 0) && (133 - i0 >= 0) && (-2 + i1 >= 0) && (133 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 133; c0 += 1)
  for (int c1 = 0; c1 <= 133; c1 += 1) {
    load_to_stencil_56_FIFO_buf20412(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_57347_merged1981(0, c0 - 2, c1 - 2);
      store_to_stencil_57_to_gp_5621035(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 133; c0 += 1)
	  for (int c1 = 0; c1 <= 133; c1 += 1) {
	    load_to_stencil_56_FIFO_buf20412(stencil_56_to_gp_552102 /* buf name */, stencil_56_FIFO_buf2041, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_57347_merged1981(stencil_56_FIFO_buf2041 /* buf name */, stencil_57, 0, c0 - 2, c1 - 2);
	      store_to_stencil_57_to_gp_5621035(stencil_57 /* buf name */, stencil_57_to_gp_562103, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_57346__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_56_to_gp_552102, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_57_to_gp_562103, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_57346_(stencil_56_to_gp_552102, stencil_57_to_gp_562103);
  }
}
#include "hw_classes.h"

struct stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9_cache {
	// RAM Box: {[0, 131], [0, 131]}
	// Capacity: 267
	// # of read delays: 9
  // 0, 1, 2, 132, 133, 134, 264, 265, 266
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 129> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 129> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_132() {
		return f6;
	}

	inline hw_uint<32>  peek_133() {
		return f8;
	}

	inline hw_uint<32>  peek_134() {
		return f10;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_264() {
		return f12;
	}

	inline hw_uint<32>  peek_265() {
		return f14;
	}

	inline hw_uint<32>  peek_266() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_57_FIFO_buf2042_cache {
  // # of banks: 1
  stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9_cache stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9;
};



inline void stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_write(hw_uint<32> & stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12, stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_57_ld1, int stencil_57_ld0, int dynamic_address) {
  stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.push(stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12);
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_10_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_10 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[1 + stencil_58353, stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_265();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_11_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_11 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[2 + stencil_58353, stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_264();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_3_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_3 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[stencil_58353, 2 + stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_2();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_4_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_4 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[1 + stencil_58353, 2 + stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_1();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_5_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_5 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[2 + stencil_58353, 2 + stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_0();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_6_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_6 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[stencil_58353, 1 + stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_134();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_7_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_7 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[1 + stencil_58353, 1 + stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_133();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_8_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_8 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[2 + stencil_58353, 1 + stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_132();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

inline hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_9_select(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_57_FIFO_buf2042_stencil_58353_merged1984_9 read pattern: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> stencil_57_FIFO_buf2042[stencil_58353, stencil_58352] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Read schedule : { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  // Write schedule: { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
  auto value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12 = stencil_57_FIFO_buf2042.stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_merged_banks_9.peek_266();
  return value_stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_57_FIFO_buf20422_write
//	stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12
inline void stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_write_bundle_write(hw_uint<32>& load_to_stencil_57_FIFO_buf20422_write, stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_57_ld1, int stencil_57_ld0, int dynamic_address) {
	hw_uint<32>  stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_res = load_to_stencil_57_FIFO_buf20422_write.extract<0, 31>();
	stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_write(stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_12_res, stencil_57_FIFO_buf2042, root, stencil_57_ld1, stencil_57_ld0, dynamic_address);
}

// stencil_58353_merged1984_read
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_3
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_4
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_5
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_6
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_7
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_8
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_9
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_10
//	stencil_57_FIFO_buf2042_stencil_58353_merged1984_11
inline hw_uint<288> stencil_57_FIFO_buf2042_stencil_58353_merged1984_read_bundle_read(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_3
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_4
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_5
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_6
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_7
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_8
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_9
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_10
    // stencil_57_FIFO_buf2042_stencil_58353_merged1984_11

	hw_uint<288> result;
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_3_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_3_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<0, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_3_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_4_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_4_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<32, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_4_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_5_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_5_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<64, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_5_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_6_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_6_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<96, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_6_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_7_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_7_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<128, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_7_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_8_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_8_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<160, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_8_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_9_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_9_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<192, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_9_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_10_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_10_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<224, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_10_res);
	hw_uint<32>  stencil_57_FIFO_buf2042_stencil_58353_merged1984_11_res = stencil_57_FIFO_buf2042_stencil_58353_merged1984_11_select(stencil_57_FIFO_buf2042, root, stencil_58352, stencil_58353, dynamic_address);
	set_at<256, 288>(result, stencil_57_FIFO_buf2042_stencil_58353_merged1984_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_58_stencil_58353_merged1984_2_to_stencil_58_store_to_stencil_58_to_gp_5721045_1_cache {
	// RAM Box: {[0, 129], [0, 129]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_58_cache {
  // # of banks: 1
  stencil_58_stencil_58353_merged1984_2_to_stencil_58_store_to_stencil_58_to_gp_5721045_1_cache stencil_58_stencil_58353_merged1984_2_to_stencil_58_store_to_stencil_58_to_gp_5721045_1;
};



inline void stencil_58_stencil_58353_merged1984_2_write(hw_uint<32> & stencil_58_stencil_58353_merged1984_2, stencil_58_cache& stencil_58, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
  stencil_58.stencil_58_stencil_58353_merged1984_2_to_stencil_58_store_to_stencil_58_to_gp_5721045_1.push(stencil_58_stencil_58353_merged1984_2);
}

inline hw_uint<32>  stencil_58_store_to_stencil_58_to_gp_5721045_1_select(stencil_58_cache& stencil_58, int root, int stencil_58_ld4, int stencil_58_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_store_to_stencil_58_to_gp_5721045_1 read pattern: { store_to_stencil_58_to_gp_5721045[root = 0, stencil_58_ld4, stencil_58_ld3] -> stencil_58[stencil_58_ld3, stencil_58_ld4] : 0 <= stencil_58_ld4 <= 129 and 0 <= stencil_58_ld3 <= 129 }
  // Read schedule : { store_to_stencil_58_to_gp_5721045[root = 0, stencil_58_ld4, stencil_58_ld3] -> [2 + stencil_58_ld4, 2 + stencil_58_ld3, 2] : 0 <= stencil_58_ld4 <= 129 and 0 <= stencil_58_ld3 <= 129 }
  // Write schedule: { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
  auto value_stencil_58_stencil_58353_merged1984_2 = stencil_58.stencil_58_stencil_58353_merged1984_2_to_stencil_58_store_to_stencil_58_to_gp_5721045_1.peek(/* one reader or all rams */ 0);
  return value_stencil_58_stencil_58353_merged1984_2;
  return 0;
}

// # of bundles = 2
// stencil_58353_merged1984_write
//	stencil_58_stencil_58353_merged1984_2
inline void stencil_58_stencil_58353_merged1984_write_bundle_write(hw_uint<32>& stencil_58353_merged1984_write, stencil_58_cache& stencil_58, int root, int stencil_58352, int stencil_58353, int dynamic_address) {
	hw_uint<32>  stencil_58_stencil_58353_merged1984_2_res = stencil_58353_merged1984_write.extract<0, 31>();
	stencil_58_stencil_58353_merged1984_2_write(stencil_58_stencil_58353_merged1984_2_res, stencil_58, root, stencil_58352, stencil_58353, dynamic_address);
}

// store_to_stencil_58_to_gp_5721045_read
//	stencil_58_store_to_stencil_58_to_gp_5721045_1
inline hw_uint<32> stencil_58_store_to_stencil_58_to_gp_5721045_read_bundle_read(stencil_58_cache& stencil_58, int root, int stencil_58_ld4, int stencil_58_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_58_store_to_stencil_58_to_gp_5721045_1

	hw_uint<32> result;
	hw_uint<32>  stencil_58_store_to_stencil_58_to_gp_5721045_1_res = stencil_58_store_to_stencil_58_to_gp_5721045_1_select(stencil_58, root, stencil_58_ld4, stencil_58_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_58_store_to_stencil_58_to_gp_5721045_1_res);
	return result;
}

// Total re-use buffer capacity: 8512 bits


// Operation logic
inline void stencil_58353_merged1984(stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, stencil_58_cache& stencil_58, int root, int stencil_58352, int stencil_58353) {
  // Dynamic address computation

	// Consume: stencil_57_FIFO_buf2042
	auto stencil_57_FIFO_buf2042__lp_stencil_58353__p___m_1_rp___p___m_1_p_2_c________lp_stencil_58352__p___m_1_rp___p__1_p_2_value = stencil_57_FIFO_buf2042_stencil_58353_merged1984_read_bundle_read(stencil_57_FIFO_buf2042/* source_delay */, root, stencil_58352, stencil_58353, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_58353_cu1982(stencil_57_FIFO_buf2042__lp_stencil_58353__p___m_1_rp___p___m_1_p_2_c________lp_stencil_58352__p___m_1_rp___p__1_p_2_value);
	// Produce: stencil_58
	stencil_58_stencil_58353_merged1984_write_bundle_write(/* arg names */compute_result, stencil_58, root, stencil_58352, stencil_58353, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_57_FIFO_buf20422(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_57_to_gp_562103, stencil_57_FIFO_buf2042_cache& stencil_57_FIFO_buf2042, int root, int stencil_57_ld1, int stencil_57_ld0) {
  // Dynamic address computation

	// Consume: stencil_57_to_gp_562103
	auto stencil_57_to_gp_562103_stencil_57_ld0_c__stencil_57_ld1_value = stencil_57_to_gp_562103.read();
	// Produce: stencil_57_FIFO_buf2042
	stencil_57_FIFO_buf2042_load_to_stencil_57_FIFO_buf20422_write_bundle_write(/* arg names */stencil_57_to_gp_562103_stencil_57_ld0_c__stencil_57_ld1_value, stencil_57_FIFO_buf2042, root, stencil_57_ld1, stencil_57_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_58_to_gp_5721045(stencil_58_cache& stencil_58, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_58_to_gp_572104, int root, int stencil_58_ld4, int stencil_58_ld3) {
  // Dynamic address computation

	// Consume: stencil_58
	auto stencil_58_stencil_58_ld3_c__stencil_58_ld4_value = stencil_58_store_to_stencil_58_to_gp_5721045_read_bundle_read(stencil_58/* source_delay */, root, stencil_58_ld4, stencil_58_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_58_to_gp_572104
	stencil_58_to_gp_572104.write(stencil_58_stencil_58_ld3_c__stencil_58_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_58352_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_57_to_gp_562103, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_58_to_gp_572104) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_58352__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_57_FIFO_buf2042_cache stencil_57_FIFO_buf2042;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_58_cache stencil_58;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_58_to_gp_5721045[root = 0, stencil_58_ld4, stencil_58_ld3] -> [2 + stencil_58_ld4, 2 + stencil_58_ld3, 2] : 0 <= stencil_58_ld4 <= 129 and 0 <= stencil_58_ld3 <= 129; stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129; load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
//   { store_to_stencil_58_to_gp_5721045[root = 0, stencil_58_ld4, stencil_58_ld3] -> [2 + stencil_58_ld4, 2 + stencil_58_ld3, 2] : 0 <= stencil_58_ld4 <= 129 and 0 <= stencil_58_ld3 <= 129 }
// Condition for store_to_stencil_58_to_gp_5721045(((-2 + i2 == 0) && (-2 + i0 >= 0) && (131 - i0 >= 0) && (-2 + i1 >= 0) && (131 - i1 >= 0)))
//   { stencil_58353_merged1984[root = 0, stencil_58352, stencil_58353] -> [2 + stencil_58352, 2 + stencil_58353, 1] : 0 <= stencil_58352 <= 129 and 0 <= stencil_58353 <= 129 }
// Condition for stencil_58353_merged1984(((-1 + i2 == 0) && (-2 + i0 >= 0) && (131 - i0 >= 0) && (-2 + i1 >= 0) && (131 - i1 >= 0)))
//   { load_to_stencil_57_FIFO_buf20422[root = 0, stencil_57_ld1, stencil_57_ld0] -> [stencil_57_ld1, stencil_57_ld0, 0] : 0 <= stencil_57_ld1 <= 131 and 0 <= stencil_57_ld0 <= 131 }
// Condition for load_to_stencil_57_FIFO_buf20422(((i2 == 0) && (i0 >= 0) && (131 - i0 >= 0) && (i1 >= 0) && (131 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 131; c0 += 1)
  for (int c1 = 0; c1 <= 131; c1 += 1) {
    load_to_stencil_57_FIFO_buf20422(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_58353_merged1984(0, c0 - 2, c1 - 2);
      store_to_stencil_58_to_gp_5721045(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 131; c0 += 1)
	  for (int c1 = 0; c1 <= 131; c1 += 1) {
	    load_to_stencil_57_FIFO_buf20422(stencil_57_to_gp_562103 /* buf name */, stencil_57_FIFO_buf2042, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_58353_merged1984(stencil_57_FIFO_buf2042 /* buf name */, stencil_58, 0, c0 - 2, c1 - 2);
	      store_to_stencil_58_to_gp_5721045(stencil_58 /* buf name */, stencil_58_to_gp_572104, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_58352__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_57_to_gp_562103, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_58_to_gp_572104, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_58352_(stencil_57_to_gp_562103, stencil_58_to_gp_572104);
  }
}
#include "hw_classes.h"

struct stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9_cache {
	// RAM Box: {[0, 129], [0, 129]}
	// Capacity: 263
	// # of read delays: 9
  // 0, 1, 2, 130, 131, 132, 260, 261, 262
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 127> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 127> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_130() {
		return f6;
	}

	inline hw_uint<32>  peek_131() {
		return f8;
	}

	inline hw_uint<32>  peek_132() {
		return f10;
	}

	inline hw_uint<32>  peek_259() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_260() {
		return f12;
	}

	inline hw_uint<32>  peek_261() {
		return f14;
	}

	inline hw_uint<32>  peek_262() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_58_FIFO_buf2043_cache {
  // # of banks: 1
  stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9_cache stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9;
};



inline void stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_write(hw_uint<32> & stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12, stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_58_ld1, int stencil_58_ld0, int dynamic_address) {
  stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.push(stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12);
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_10_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_10 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[1 + stencil_59359, stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_261();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_11_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_11 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[2 + stencil_59359, stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_260();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_3_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_3 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[stencil_59359, 2 + stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_2();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_4_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_4 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[1 + stencil_59359, 2 + stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_1();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_5_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_5 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[2 + stencil_59359, 2 + stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_0();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_6_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_6 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[stencil_59359, 1 + stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_132();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_7_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_7 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[1 + stencil_59359, 1 + stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_131();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_8_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_8 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[2 + stencil_59359, 1 + stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_130();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

inline hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_9_select(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_58_FIFO_buf2043_stencil_59359_merged1987_9 read pattern: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> stencil_58_FIFO_buf2043[stencil_59359, stencil_59358] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Read schedule : { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  // Write schedule: { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
  auto value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12 = stencil_58_FIFO_buf2043.stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_merged_banks_9.peek_262();
  return value_stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_58_FIFO_buf20432_write
//	stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12
inline void stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_write_bundle_write(hw_uint<32>& load_to_stencil_58_FIFO_buf20432_write, stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_58_ld1, int stencil_58_ld0, int dynamic_address) {
	hw_uint<32>  stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_res = load_to_stencil_58_FIFO_buf20432_write.extract<0, 31>();
	stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_write(stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_12_res, stencil_58_FIFO_buf2043, root, stencil_58_ld1, stencil_58_ld0, dynamic_address);
}

// stencil_59359_merged1987_read
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_3
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_4
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_5
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_6
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_7
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_8
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_9
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_10
//	stencil_58_FIFO_buf2043_stencil_59359_merged1987_11
inline hw_uint<288> stencil_58_FIFO_buf2043_stencil_59359_merged1987_read_bundle_read(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_3
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_4
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_5
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_6
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_7
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_8
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_9
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_10
    // stencil_58_FIFO_buf2043_stencil_59359_merged1987_11

	hw_uint<288> result;
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_3_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_3_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<0, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_3_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_4_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_4_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<32, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_4_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_5_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_5_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<64, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_5_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_6_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_6_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<96, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_6_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_7_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_7_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<128, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_7_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_8_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_8_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<160, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_8_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_9_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_9_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<192, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_9_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_10_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_10_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<224, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_10_res);
	hw_uint<32>  stencil_58_FIFO_buf2043_stencil_59359_merged1987_11_res = stencil_58_FIFO_buf2043_stencil_59359_merged1987_11_select(stencil_58_FIFO_buf2043, root, stencil_59358, stencil_59359, dynamic_address);
	set_at<256, 288>(result, stencil_58_FIFO_buf2043_stencil_59359_merged1987_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_59_stencil_59359_merged1987_2_to_stencil_59_store_to_stencil_59_to_gp_121055_1_cache {
	// RAM Box: {[0, 127], [0, 127]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_59_cache {
  // # of banks: 1
  stencil_59_stencil_59359_merged1987_2_to_stencil_59_store_to_stencil_59_to_gp_121055_1_cache stencil_59_stencil_59359_merged1987_2_to_stencil_59_store_to_stencil_59_to_gp_121055_1;
};



inline void stencil_59_stencil_59359_merged1987_2_write(hw_uint<32> & stencil_59_stencil_59359_merged1987_2, stencil_59_cache& stencil_59, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
  stencil_59.stencil_59_stencil_59359_merged1987_2_to_stencil_59_store_to_stencil_59_to_gp_121055_1.push(stencil_59_stencil_59359_merged1987_2);
}

inline hw_uint<32>  stencil_59_store_to_stencil_59_to_gp_121055_1_select(stencil_59_cache& stencil_59, int root, int stencil_59_ld4, int stencil_59_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_59_store_to_stencil_59_to_gp_121055_1 read pattern: { store_to_stencil_59_to_gp_121055[root = 0, stencil_59_ld4, stencil_59_ld3] -> stencil_59[stencil_59_ld3, stencil_59_ld4] : 0 <= stencil_59_ld4 <= 127 and 0 <= stencil_59_ld3 <= 127 }
  // Read schedule : { store_to_stencil_59_to_gp_121055[root = 0, stencil_59_ld4, stencil_59_ld3] -> [2 + stencil_59_ld4, 2 + stencil_59_ld3, 2] : 0 <= stencil_59_ld4 <= 127 and 0 <= stencil_59_ld3 <= 127 }
  // Write schedule: { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
  auto value_stencil_59_stencil_59359_merged1987_2 = stencil_59.stencil_59_stencil_59359_merged1987_2_to_stencil_59_store_to_stencil_59_to_gp_121055_1.peek(/* one reader or all rams */ 0);
  return value_stencil_59_stencil_59359_merged1987_2;
  return 0;
}

// # of bundles = 2
// stencil_59359_merged1987_write
//	stencil_59_stencil_59359_merged1987_2
inline void stencil_59_stencil_59359_merged1987_write_bundle_write(hw_uint<32>& stencil_59359_merged1987_write, stencil_59_cache& stencil_59, int root, int stencil_59358, int stencil_59359, int dynamic_address) {
	hw_uint<32>  stencil_59_stencil_59359_merged1987_2_res = stencil_59359_merged1987_write.extract<0, 31>();
	stencil_59_stencil_59359_merged1987_2_write(stencil_59_stencil_59359_merged1987_2_res, stencil_59, root, stencil_59358, stencil_59359, dynamic_address);
}

// store_to_stencil_59_to_gp_121055_read
//	stencil_59_store_to_stencil_59_to_gp_121055_1
inline hw_uint<32> stencil_59_store_to_stencil_59_to_gp_121055_read_bundle_read(stencil_59_cache& stencil_59, int root, int stencil_59_ld4, int stencil_59_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_59_store_to_stencil_59_to_gp_121055_1

	hw_uint<32> result;
	hw_uint<32>  stencil_59_store_to_stencil_59_to_gp_121055_1_res = stencil_59_store_to_stencil_59_to_gp_121055_1_select(stencil_59, root, stencil_59_ld4, stencil_59_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_59_store_to_stencil_59_to_gp_121055_1_res);
	return result;
}

// Total re-use buffer capacity: 8384 bits


// Operation logic
inline void stencil_59359_merged1987(stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, stencil_59_cache& stencil_59, int root, int stencil_59358, int stencil_59359) {
  // Dynamic address computation

	// Consume: stencil_58_FIFO_buf2043
	auto stencil_58_FIFO_buf2043_stencil_59359__p___m_1_p_1_c_____stencil_59358__p__1_p_1_value = stencil_58_FIFO_buf2043_stencil_59359_merged1987_read_bundle_read(stencil_58_FIFO_buf2043/* source_delay */, root, stencil_59358, stencil_59359, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_59359_cu1985(stencil_58_FIFO_buf2043_stencil_59359__p___m_1_p_1_c_____stencil_59358__p__1_p_1_value);
	// Produce: stencil_59
	stencil_59_stencil_59359_merged1987_write_bundle_write(/* arg names */compute_result, stencil_59, root, stencil_59358, stencil_59359, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_58_FIFO_buf20432(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_58_to_gp_572104, stencil_58_FIFO_buf2043_cache& stencil_58_FIFO_buf2043, int root, int stencil_58_ld1, int stencil_58_ld0) {
  // Dynamic address computation

	// Consume: stencil_58_to_gp_572104
	auto stencil_58_to_gp_572104_stencil_58_ld0_c__stencil_58_ld1_value = stencil_58_to_gp_572104.read();
	// Produce: stencil_58_FIFO_buf2043
	stencil_58_FIFO_buf2043_load_to_stencil_58_FIFO_buf20432_write_bundle_write(/* arg names */stencil_58_to_gp_572104_stencil_58_ld0_c__stencil_58_ld1_value, stencil_58_FIFO_buf2043, root, stencil_58_ld1, stencil_58_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_59_to_gp_121055(stencil_59_cache& stencil_59, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_59_to_gp_12105, int root, int stencil_59_ld4, int stencil_59_ld3) {
  // Dynamic address computation

	// Consume: stencil_59
	auto stencil_59_stencil_59_ld3_c__stencil_59_ld4_value = stencil_59_store_to_stencil_59_to_gp_121055_read_bundle_read(stencil_59/* source_delay */, root, stencil_59_ld4, stencil_59_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_59_to_gp_12105
	stencil_59_to_gp_12105.write(stencil_59_stencil_59_ld3_c__stencil_59_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_59358_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_58_to_gp_572104, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_59_to_gp_12105) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_59358__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_58_FIFO_buf2043_cache stencil_58_FIFO_buf2043;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_59_cache stencil_59;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_59_to_gp_121055[root = 0, stencil_59_ld4, stencil_59_ld3] -> [2 + stencil_59_ld4, 2 + stencil_59_ld3, 2] : 0 <= stencil_59_ld4 <= 127 and 0 <= stencil_59_ld3 <= 127; load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129; stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
//   { store_to_stencil_59_to_gp_121055[root = 0, stencil_59_ld4, stencil_59_ld3] -> [2 + stencil_59_ld4, 2 + stencil_59_ld3, 2] : 0 <= stencil_59_ld4 <= 127 and 0 <= stencil_59_ld3 <= 127 }
// Condition for store_to_stencil_59_to_gp_121055(((-2 + i2 == 0) && (-2 + i0 >= 0) && (129 - i0 >= 0) && (-2 + i1 >= 0) && (129 - i1 >= 0)))
//   { load_to_stencil_58_FIFO_buf20432[root = 0, stencil_58_ld1, stencil_58_ld0] -> [stencil_58_ld1, stencil_58_ld0, 0] : 0 <= stencil_58_ld1 <= 129 and 0 <= stencil_58_ld0 <= 129 }
// Condition for load_to_stencil_58_FIFO_buf20432(((i2 == 0) && (i0 >= 0) && (129 - i0 >= 0) && (i1 >= 0) && (129 - i1 >= 0)))
//   { stencil_59359_merged1987[root = 0, stencil_59358, stencil_59359] -> [2 + stencil_59358, 2 + stencil_59359, 1] : 0 <= stencil_59358 <= 127 and 0 <= stencil_59359 <= 127 }
// Condition for stencil_59359_merged1987(((-1 + i2 == 0) && (-2 + i0 >= 0) && (129 - i0 >= 0) && (-2 + i1 >= 0) && (129 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 129; c0 += 1)
  for (int c1 = 0; c1 <= 129; c1 += 1) {
    load_to_stencil_58_FIFO_buf20432(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_59359_merged1987(0, c0 - 2, c1 - 2);
      store_to_stencil_59_to_gp_121055(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 129; c0 += 1)
	  for (int c1 = 0; c1 <= 129; c1 += 1) {
	    load_to_stencil_58_FIFO_buf20432(stencil_58_to_gp_572104 /* buf name */, stencil_58_FIFO_buf2043, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_59359_merged1987(stencil_58_FIFO_buf2043 /* buf name */, stencil_59, 0, c0 - 2, c1 - 2);
	      store_to_stencil_59_to_gp_121055(stencil_59 /* buf name */, stencil_59_to_gp_12105, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_59358__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_58_to_gp_572104, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_59_to_gp_12105, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_59358_(stencil_58_to_gp_572104, stencil_59_to_gp_12105);
  }
}
#include "hw_classes.h"

struct stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9_cache {
	// RAM Box: {[0, 235], [0, 235]}
	// Capacity: 475
	// # of read delays: 9
  // 0, 1, 2, 236, 237, 238, 472, 473, 474
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 233> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 233> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_235() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_236() {
		return f6;
	}

	inline hw_uint<32>  peek_237() {
		return f8;
	}

	inline hw_uint<32>  peek_238() {
		return f10;
	}

	inline hw_uint<32>  peek_471() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_472() {
		return f12;
	}

	inline hw_uint<32>  peek_473() {
		return f14;
	}

	inline hw_uint<32>  peek_474() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 233
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 233 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 233
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 233 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_5_FIFO_buf2034_cache {
  // # of banks: 1
  stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9_cache stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9;
};



inline void stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_write(hw_uint<32> & stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12, stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_5_ld1, int stencil_5_ld0, int dynamic_address) {
  stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.push(stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12);
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_10_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_10 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[1 + stencil_641, stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_473();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_11_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_11 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[2 + stencil_641, stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_472();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_3_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_3 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[stencil_641, 2 + stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_2();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_4_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_4 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[1 + stencil_641, 2 + stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_1();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_5_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_5 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[2 + stencil_641, 2 + stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_0();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_6_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_6 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[stencil_641, 1 + stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_238();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_7_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_7 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[1 + stencil_641, 1 + stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_237();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_8_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_8 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[2 + stencil_641, 1 + stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_236();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

inline hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_9_select(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_5_FIFO_buf2034_stencil_641_merged1828_9 read pattern: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> stencil_5_FIFO_buf2034[stencil_641, stencil_640] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Read schedule : { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  // Write schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
  auto value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12 = stencil_5_FIFO_buf2034.stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_merged_banks_9.peek_474();
  return value_stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_5_FIFO_buf20342_write
//	stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12
inline void stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_write_bundle_write(hw_uint<32>& load_to_stencil_5_FIFO_buf20342_write, stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_5_ld1, int stencil_5_ld0, int dynamic_address) {
	hw_uint<32>  stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_res = load_to_stencil_5_FIFO_buf20342_write.extract<0, 31>();
	stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_write(stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_12_res, stencil_5_FIFO_buf2034, root, stencil_5_ld1, stencil_5_ld0, dynamic_address);
}

// stencil_641_merged1828_read
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_3
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_4
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_5
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_6
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_7
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_8
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_9
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_10
//	stencil_5_FIFO_buf2034_stencil_641_merged1828_11
inline hw_uint<288> stencil_5_FIFO_buf2034_stencil_641_merged1828_read_bundle_read(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_640, int stencil_641, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_3
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_4
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_5
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_6
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_7
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_8
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_9
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_10
    // stencil_5_FIFO_buf2034_stencil_641_merged1828_11

	hw_uint<288> result;
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_3_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_3_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<0, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_3_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_4_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_4_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<32, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_4_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_5_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_5_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<64, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_5_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_6_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_6_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<96, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_6_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_7_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_7_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<128, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_7_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_8_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_8_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<160, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_8_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_9_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_9_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<192, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_9_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_10_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_10_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<224, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_10_res);
	hw_uint<32>  stencil_5_FIFO_buf2034_stencil_641_merged1828_11_res = stencil_5_FIFO_buf2034_stencil_641_merged1828_11_select(stencil_5_FIFO_buf2034, root, stencil_640, stencil_641, dynamic_address);
	set_at<256, 288>(result, stencil_5_FIFO_buf2034_stencil_641_merged1828_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_6_stencil_641_merged1828_2_to_stencil_6_store_to_stencil_6_to_gp_5921065_1_cache {
	// RAM Box: {[0, 233], [0, 233]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_6_cache {
  // # of banks: 1
  stencil_6_stencil_641_merged1828_2_to_stencil_6_store_to_stencil_6_to_gp_5921065_1_cache stencil_6_stencil_641_merged1828_2_to_stencil_6_store_to_stencil_6_to_gp_5921065_1;
};



inline void stencil_6_stencil_641_merged1828_2_write(hw_uint<32> & stencil_6_stencil_641_merged1828_2, stencil_6_cache& stencil_6, int root, int stencil_640, int stencil_641, int dynamic_address) {
  stencil_6.stencil_6_stencil_641_merged1828_2_to_stencil_6_store_to_stencil_6_to_gp_5921065_1.push(stencil_6_stencil_641_merged1828_2);
}

inline hw_uint<32>  stencil_6_store_to_stencil_6_to_gp_5921065_1_select(stencil_6_cache& stencil_6, int root, int stencil_6_ld4, int stencil_6_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_store_to_stencil_6_to_gp_5921065_1 read pattern: { store_to_stencil_6_to_gp_5921065[root = 0, stencil_6_ld4, stencil_6_ld3] -> stencil_6[stencil_6_ld3, stencil_6_ld4] : 0 <= stencil_6_ld4 <= 233 and 0 <= stencil_6_ld3 <= 233 }
  // Read schedule : { store_to_stencil_6_to_gp_5921065[root = 0, stencil_6_ld4, stencil_6_ld3] -> [2 + stencil_6_ld4, 2 + stencil_6_ld3, 2] : 0 <= stencil_6_ld4 <= 233 and 0 <= stencil_6_ld3 <= 233 }
  // Write schedule: { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
  auto value_stencil_6_stencil_641_merged1828_2 = stencil_6.stencil_6_stencil_641_merged1828_2_to_stencil_6_store_to_stencil_6_to_gp_5921065_1.peek(/* one reader or all rams */ 0);
  return value_stencil_6_stencil_641_merged1828_2;
  return 0;
}

// # of bundles = 2
// stencil_641_merged1828_write
//	stencil_6_stencil_641_merged1828_2
inline void stencil_6_stencil_641_merged1828_write_bundle_write(hw_uint<32>& stencil_641_merged1828_write, stencil_6_cache& stencil_6, int root, int stencil_640, int stencil_641, int dynamic_address) {
	hw_uint<32>  stencil_6_stencil_641_merged1828_2_res = stencil_641_merged1828_write.extract<0, 31>();
	stencil_6_stencil_641_merged1828_2_write(stencil_6_stencil_641_merged1828_2_res, stencil_6, root, stencil_640, stencil_641, dynamic_address);
}

// store_to_stencil_6_to_gp_5921065_read
//	stencil_6_store_to_stencil_6_to_gp_5921065_1
inline hw_uint<32> stencil_6_store_to_stencil_6_to_gp_5921065_read_bundle_read(stencil_6_cache& stencil_6, int root, int stencil_6_ld4, int stencil_6_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_6_store_to_stencil_6_to_gp_5921065_1

	hw_uint<32> result;
	hw_uint<32>  stencil_6_store_to_stencil_6_to_gp_5921065_1_res = stencil_6_store_to_stencil_6_to_gp_5921065_1_select(stencil_6, root, stencil_6_ld4, stencil_6_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_6_store_to_stencil_6_to_gp_5921065_1_res);
	return result;
}

// Total re-use buffer capacity: 15168 bits


// Operation logic
inline void stencil_641_merged1828(stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, stencil_6_cache& stencil_6, int root, int stencil_640, int stencil_641) {
  // Dynamic address computation

	// Consume: stencil_5_FIFO_buf2034
	auto stencil_5_FIFO_buf2034__lp_stencil_641__p___m_53_rp___p___m_1_p_54_c________lp_stencil_640__p___m_53_rp___p__1_p_54_value = stencil_5_FIFO_buf2034_stencil_641_merged1828_read_bundle_read(stencil_5_FIFO_buf2034/* source_delay */, root, stencil_640, stencil_641, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_641_cu1826(stencil_5_FIFO_buf2034__lp_stencil_641__p___m_53_rp___p___m_1_p_54_c________lp_stencil_640__p___m_53_rp___p__1_p_54_value);
	// Produce: stencil_6
	stencil_6_stencil_641_merged1828_write_bundle_write(/* arg names */compute_result, stencil_6, root, stencil_640, stencil_641, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_5_FIFO_buf20342(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_5_to_gp_582095, stencil_5_FIFO_buf2034_cache& stencil_5_FIFO_buf2034, int root, int stencil_5_ld1, int stencil_5_ld0) {
  // Dynamic address computation

	// Consume: stencil_5_to_gp_582095
	auto stencil_5_to_gp_582095_stencil_5_ld0_c__stencil_5_ld1_value = stencil_5_to_gp_582095.read();
	// Produce: stencil_5_FIFO_buf2034
	stencil_5_FIFO_buf2034_load_to_stencil_5_FIFO_buf20342_write_bundle_write(/* arg names */stencil_5_to_gp_582095_stencil_5_ld0_c__stencil_5_ld1_value, stencil_5_FIFO_buf2034, root, stencil_5_ld1, stencil_5_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_6_to_gp_5921065(stencil_6_cache& stencil_6, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_6_to_gp_592106, int root, int stencil_6_ld4, int stencil_6_ld3) {
  // Dynamic address computation

	// Consume: stencil_6
	auto stencil_6_stencil_6_ld3_c__stencil_6_ld4_value = stencil_6_store_to_stencil_6_to_gp_5921065_read_bundle_read(stencil_6/* source_delay */, root, stencil_6_ld4, stencil_6_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_6_to_gp_592106
	stencil_6_to_gp_592106.write(stencil_6_stencil_6_ld3_c__stencil_6_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_640_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_5_to_gp_582095, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_6_to_gp_592106) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_640__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_5_FIFO_buf2034_cache stencil_5_FIFO_buf2034;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_6_cache stencil_6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235; stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233; store_to_stencil_6_to_gp_5921065[root = 0, stencil_6_ld4, stencil_6_ld3] -> [2 + stencil_6_ld4, 2 + stencil_6_ld3, 2] : 0 <= stencil_6_ld4 <= 233 and 0 <= stencil_6_ld3 <= 233 }
//   { load_to_stencil_5_FIFO_buf20342[root = 0, stencil_5_ld1, stencil_5_ld0] -> [stencil_5_ld1, stencil_5_ld0, 0] : 0 <= stencil_5_ld1 <= 235 and 0 <= stencil_5_ld0 <= 235 }
// Condition for load_to_stencil_5_FIFO_buf20342(((i2 == 0) && (i0 >= 0) && (235 - i0 >= 0) && (i1 >= 0) && (235 - i1 >= 0)))
//   { stencil_641_merged1828[root = 0, stencil_640, stencil_641] -> [2 + stencil_640, 2 + stencil_641, 1] : 0 <= stencil_640 <= 233 and 0 <= stencil_641 <= 233 }
// Condition for stencil_641_merged1828(((-1 + i2 == 0) && (-2 + i0 >= 0) && (235 - i0 >= 0) && (-2 + i1 >= 0) && (235 - i1 >= 0)))
//   { store_to_stencil_6_to_gp_5921065[root = 0, stencil_6_ld4, stencil_6_ld3] -> [2 + stencil_6_ld4, 2 + stencil_6_ld3, 2] : 0 <= stencil_6_ld4 <= 233 and 0 <= stencil_6_ld3 <= 233 }
// Condition for store_to_stencil_6_to_gp_5921065(((-2 + i2 == 0) && (-2 + i0 >= 0) && (235 - i0 >= 0) && (-2 + i1 >= 0) && (235 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 235; c0 += 1)
  for (int c1 = 0; c1 <= 235; c1 += 1) {
    load_to_stencil_5_FIFO_buf20342(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_641_merged1828(0, c0 - 2, c1 - 2);
      store_to_stencil_6_to_gp_5921065(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 235; c0 += 1)
	  for (int c1 = 0; c1 <= 235; c1 += 1) {
	    load_to_stencil_5_FIFO_buf20342(stencil_5_to_gp_582095 /* buf name */, stencil_5_FIFO_buf2034, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_641_merged1828(stencil_5_FIFO_buf2034 /* buf name */, stencil_6, 0, c0 - 2, c1 - 2);
	      store_to_stencil_6_to_gp_5921065(stencil_6 /* buf name */, stencil_6_to_gp_592106, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_640__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_5_to_gp_582095, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_6_to_gp_592106, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_640_(stencil_5_to_gp_582095, stencil_6_to_gp_592106);
  }
}
#include "hw_classes.h"

struct stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9_cache {
	// RAM Box: {[0, 233], [0, 233]}
	// Capacity: 471
	// # of read delays: 9
  // 0, 1, 2, 234, 235, 236, 468, 469, 470
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 231> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 231> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_233() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_234() {
		return f6;
	}

	inline hw_uint<32>  peek_235() {
		return f8;
	}

	inline hw_uint<32>  peek_236() {
		return f10;
	}

	inline hw_uint<32>  peek_467() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_468() {
		return f12;
	}

	inline hw_uint<32>  peek_469() {
		return f14;
	}

	inline hw_uint<32>  peek_470() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 231
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 231 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 231
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 231 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_6_FIFO_buf2045_cache {
  // # of banks: 1
  stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9_cache stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9;
};



inline void stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_write(hw_uint<32> & stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12, stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_6_ld1, int stencil_6_ld0, int dynamic_address) {
  stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.push(stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12);
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_10_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_10 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[1 + stencil_747, stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_469();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_11_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_11 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[2 + stencil_747, stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_468();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_3_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_3 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[stencil_747, 2 + stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_2();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_4_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_4 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[1 + stencil_747, 2 + stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_1();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_5_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_5 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[2 + stencil_747, 2 + stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_0();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_6_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_6 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[stencil_747, 1 + stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_236();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_7_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_7 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[1 + stencil_747, 1 + stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_235();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_8_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_8 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[2 + stencil_747, 1 + stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_234();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

inline hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_9_select(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_6_FIFO_buf2045_stencil_747_merged1831_9 read pattern: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> stencil_6_FIFO_buf2045[stencil_747, stencil_746] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Read schedule : { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  // Write schedule: { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
  auto value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12 = stencil_6_FIFO_buf2045.stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_merged_banks_9.peek_470();
  return value_stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_6_FIFO_buf20452_write
//	stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12
inline void stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_write_bundle_write(hw_uint<32>& load_to_stencil_6_FIFO_buf20452_write, stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_6_ld1, int stencil_6_ld0, int dynamic_address) {
	hw_uint<32>  stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_res = load_to_stencil_6_FIFO_buf20452_write.extract<0, 31>();
	stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_write(stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_12_res, stencil_6_FIFO_buf2045, root, stencil_6_ld1, stencil_6_ld0, dynamic_address);
}

// stencil_747_merged1831_read
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_3
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_4
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_5
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_6
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_7
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_8
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_9
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_10
//	stencil_6_FIFO_buf2045_stencil_747_merged1831_11
inline hw_uint<288> stencil_6_FIFO_buf2045_stencil_747_merged1831_read_bundle_read(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_746, int stencil_747, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_3
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_4
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_5
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_6
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_7
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_8
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_9
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_10
    // stencil_6_FIFO_buf2045_stencil_747_merged1831_11

	hw_uint<288> result;
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_3_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_3_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<0, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_3_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_4_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_4_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<32, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_4_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_5_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_5_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<64, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_5_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_6_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_6_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<96, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_6_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_7_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_7_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<128, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_7_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_8_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_8_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<160, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_8_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_9_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_9_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<192, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_9_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_10_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_10_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<224, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_10_res);
	hw_uint<32>  stencil_6_FIFO_buf2045_stencil_747_merged1831_11_res = stencil_6_FIFO_buf2045_stencil_747_merged1831_11_select(stencil_6_FIFO_buf2045, root, stencil_746, stencil_747, dynamic_address);
	set_at<256, 288>(result, stencil_6_FIFO_buf2045_stencil_747_merged1831_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_7_stencil_747_merged1831_2_to_stencil_7_store_to_stencil_7_to_gp_6021075_1_cache {
	// RAM Box: {[0, 231], [0, 231]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_7_cache {
  // # of banks: 1
  stencil_7_stencil_747_merged1831_2_to_stencil_7_store_to_stencil_7_to_gp_6021075_1_cache stencil_7_stencil_747_merged1831_2_to_stencil_7_store_to_stencil_7_to_gp_6021075_1;
};



inline void stencil_7_stencil_747_merged1831_2_write(hw_uint<32> & stencil_7_stencil_747_merged1831_2, stencil_7_cache& stencil_7, int root, int stencil_746, int stencil_747, int dynamic_address) {
  stencil_7.stencil_7_stencil_747_merged1831_2_to_stencil_7_store_to_stencil_7_to_gp_6021075_1.push(stencil_7_stencil_747_merged1831_2);
}

inline hw_uint<32>  stencil_7_store_to_stencil_7_to_gp_6021075_1_select(stencil_7_cache& stencil_7, int root, int stencil_7_ld4, int stencil_7_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_store_to_stencil_7_to_gp_6021075_1 read pattern: { store_to_stencil_7_to_gp_6021075[root = 0, stencil_7_ld4, stencil_7_ld3] -> stencil_7[stencil_7_ld3, stencil_7_ld4] : 0 <= stencil_7_ld4 <= 231 and 0 <= stencil_7_ld3 <= 231 }
  // Read schedule : { store_to_stencil_7_to_gp_6021075[root = 0, stencil_7_ld4, stencil_7_ld3] -> [2 + stencil_7_ld4, 2 + stencil_7_ld3, 2] : 0 <= stencil_7_ld4 <= 231 and 0 <= stencil_7_ld3 <= 231 }
  // Write schedule: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
  auto value_stencil_7_stencil_747_merged1831_2 = stencil_7.stencil_7_stencil_747_merged1831_2_to_stencil_7_store_to_stencil_7_to_gp_6021075_1.peek(/* one reader or all rams */ 0);
  return value_stencil_7_stencil_747_merged1831_2;
  return 0;
}

// # of bundles = 2
// stencil_747_merged1831_write
//	stencil_7_stencil_747_merged1831_2
inline void stencil_7_stencil_747_merged1831_write_bundle_write(hw_uint<32>& stencil_747_merged1831_write, stencil_7_cache& stencil_7, int root, int stencil_746, int stencil_747, int dynamic_address) {
	hw_uint<32>  stencil_7_stencil_747_merged1831_2_res = stencil_747_merged1831_write.extract<0, 31>();
	stencil_7_stencil_747_merged1831_2_write(stencil_7_stencil_747_merged1831_2_res, stencil_7, root, stencil_746, stencil_747, dynamic_address);
}

// store_to_stencil_7_to_gp_6021075_read
//	stencil_7_store_to_stencil_7_to_gp_6021075_1
inline hw_uint<32> stencil_7_store_to_stencil_7_to_gp_6021075_read_bundle_read(stencil_7_cache& stencil_7, int root, int stencil_7_ld4, int stencil_7_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_7_store_to_stencil_7_to_gp_6021075_1

	hw_uint<32> result;
	hw_uint<32>  stencil_7_store_to_stencil_7_to_gp_6021075_1_res = stencil_7_store_to_stencil_7_to_gp_6021075_1_select(stencil_7, root, stencil_7_ld4, stencil_7_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_7_store_to_stencil_7_to_gp_6021075_1_res);
	return result;
}

// Total re-use buffer capacity: 15040 bits


// Operation logic
inline void stencil_747_merged1831(stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, stencil_7_cache& stencil_7, int root, int stencil_746, int stencil_747) {
  // Dynamic address computation

	// Consume: stencil_6_FIFO_buf2045
	auto stencil_6_FIFO_buf2045__lp_stencil_747__p___m_52_rp___p___m_1_p_53_c________lp_stencil_746__p___m_52_rp___p__1_p_53_value = stencil_6_FIFO_buf2045_stencil_747_merged1831_read_bundle_read(stencil_6_FIFO_buf2045/* source_delay */, root, stencil_746, stencil_747, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_747_cu1829(stencil_6_FIFO_buf2045__lp_stencil_747__p___m_52_rp___p___m_1_p_53_c________lp_stencil_746__p___m_52_rp___p__1_p_53_value);
	// Produce: stencil_7
	stencil_7_stencil_747_merged1831_write_bundle_write(/* arg names */compute_result, stencil_7, root, stencil_746, stencil_747, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_6_FIFO_buf20452(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_6_to_gp_592106, stencil_6_FIFO_buf2045_cache& stencil_6_FIFO_buf2045, int root, int stencil_6_ld1, int stencil_6_ld0) {
  // Dynamic address computation

	// Consume: stencil_6_to_gp_592106
	auto stencil_6_to_gp_592106_stencil_6_ld0_c__stencil_6_ld1_value = stencil_6_to_gp_592106.read();
	// Produce: stencil_6_FIFO_buf2045
	stencil_6_FIFO_buf2045_load_to_stencil_6_FIFO_buf20452_write_bundle_write(/* arg names */stencil_6_to_gp_592106_stencil_6_ld0_c__stencil_6_ld1_value, stencil_6_FIFO_buf2045, root, stencil_6_ld1, stencil_6_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_7_to_gp_6021075(stencil_7_cache& stencil_7, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_7_to_gp_602107, int root, int stencil_7_ld4, int stencil_7_ld3) {
  // Dynamic address computation

	// Consume: stencil_7
	auto stencil_7_stencil_7_ld3_c__stencil_7_ld4_value = stencil_7_store_to_stencil_7_to_gp_6021075_read_bundle_read(stencil_7/* source_delay */, root, stencil_7_ld4, stencil_7_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_7_to_gp_602107
	stencil_7_to_gp_602107.write(stencil_7_stencil_7_ld3_c__stencil_7_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_746_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_6_to_gp_592106, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_7_to_gp_602107) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_746__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_6_FIFO_buf2045_cache stencil_6_FIFO_buf2045;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_7_cache stencil_7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231; load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233; store_to_stencil_7_to_gp_6021075[root = 0, stencil_7_ld4, stencil_7_ld3] -> [2 + stencil_7_ld4, 2 + stencil_7_ld3, 2] : 0 <= stencil_7_ld4 <= 231 and 0 <= stencil_7_ld3 <= 231 }
//   { stencil_747_merged1831[root = 0, stencil_746, stencil_747] -> [2 + stencil_746, 2 + stencil_747, 1] : 0 <= stencil_746 <= 231 and 0 <= stencil_747 <= 231 }
// Condition for stencil_747_merged1831(((-1 + i2 == 0) && (-2 + i0 >= 0) && (233 - i0 >= 0) && (-2 + i1 >= 0) && (233 - i1 >= 0)))
//   { load_to_stencil_6_FIFO_buf20452[root = 0, stencil_6_ld1, stencil_6_ld0] -> [stencil_6_ld1, stencil_6_ld0, 0] : 0 <= stencil_6_ld1 <= 233 and 0 <= stencil_6_ld0 <= 233 }
// Condition for load_to_stencil_6_FIFO_buf20452(((i2 == 0) && (i0 >= 0) && (233 - i0 >= 0) && (i1 >= 0) && (233 - i1 >= 0)))
//   { store_to_stencil_7_to_gp_6021075[root = 0, stencil_7_ld4, stencil_7_ld3] -> [2 + stencil_7_ld4, 2 + stencil_7_ld3, 2] : 0 <= stencil_7_ld4 <= 231 and 0 <= stencil_7_ld3 <= 231 }
// Condition for store_to_stencil_7_to_gp_6021075(((-2 + i2 == 0) && (-2 + i0 >= 0) && (233 - i0 >= 0) && (-2 + i1 >= 0) && (233 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 233; c0 += 1)
  for (int c1 = 0; c1 <= 233; c1 += 1) {
    load_to_stencil_6_FIFO_buf20452(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_747_merged1831(0, c0 - 2, c1 - 2);
      store_to_stencil_7_to_gp_6021075(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 233; c0 += 1)
	  for (int c1 = 0; c1 <= 233; c1 += 1) {
	    load_to_stencil_6_FIFO_buf20452(stencil_6_to_gp_592106 /* buf name */, stencil_6_FIFO_buf2045, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_747_merged1831(stencil_6_FIFO_buf2045 /* buf name */, stencil_7, 0, c0 - 2, c1 - 2);
	      store_to_stencil_7_to_gp_6021075(stencil_7 /* buf name */, stencil_7_to_gp_602107, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_746__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_6_to_gp_592106, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_7_to_gp_602107, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_746_(stencil_6_to_gp_592106, stencil_7_to_gp_602107);
  }
}
#include "hw_classes.h"

struct stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9_cache {
	// RAM Box: {[0, 223], [0, 223]}
	// Capacity: 451
	// # of read delays: 9
  // 0, 1, 2, 224, 225, 226, 448, 449, 450
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 221> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 221> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_223() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_224() {
		return f6;
	}

	inline hw_uint<32>  peek_225() {
		return f8;
	}

	inline hw_uint<32>  peek_226() {
		return f10;
	}

	inline hw_uint<32>  peek_447() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_448() {
		return f12;
	}

	inline hw_uint<32>  peek_449() {
		return f14;
	}

	inline hw_uint<32>  peek_450() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 221
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 221 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 221
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 221 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_11_FIFO_buf1992_cache {
  // # of banks: 1
  stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9_cache stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9;
};



inline void stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_write(hw_uint<32> & stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12, stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_11_ld1, int stencil_11_ld0, int dynamic_address) {
  stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.push(stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12);
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_10_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_10 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[1 + stencil_1277, stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_449();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_11_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_11 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[2 + stencil_1277, stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_448();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_3_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_3 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[stencil_1277, 2 + stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_2();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_4_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_4 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[1 + stencil_1277, 2 + stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_1();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_5_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_5 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[2 + stencil_1277, 2 + stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_0();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_6_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_6 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[stencil_1277, 1 + stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_226();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_7_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_7 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[1 + stencil_1277, 1 + stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_225();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_8_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_8 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[2 + stencil_1277, 1 + stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_224();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

inline hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_9_select(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_11_FIFO_buf1992_stencil_1277_merged1846_9 read pattern: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> stencil_11_FIFO_buf1992[stencil_1277, stencil_1276] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Read schedule : { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  // Write schedule: { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
  auto value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12 = stencil_11_FIFO_buf1992.stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_merged_banks_9.peek_450();
  return value_stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_11_FIFO_buf19922_write
//	stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12
inline void stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_write_bundle_write(hw_uint<32>& load_to_stencil_11_FIFO_buf19922_write, stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_11_ld1, int stencil_11_ld0, int dynamic_address) {
	hw_uint<32>  stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_res = load_to_stencil_11_FIFO_buf19922_write.extract<0, 31>();
	stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_write(stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_12_res, stencil_11_FIFO_buf1992, root, stencil_11_ld1, stencil_11_ld0, dynamic_address);
}

// stencil_1277_merged1846_read
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_3
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_4
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_5
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_6
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_7
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_8
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_9
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_10
//	stencil_11_FIFO_buf1992_stencil_1277_merged1846_11
inline hw_uint<288> stencil_11_FIFO_buf1992_stencil_1277_merged1846_read_bundle_read(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_3
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_4
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_5
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_6
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_7
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_8
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_9
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_10
    // stencil_11_FIFO_buf1992_stencil_1277_merged1846_11

	hw_uint<288> result;
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_3_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_3_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<0, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_3_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_4_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_4_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<32, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_4_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_5_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_5_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<64, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_5_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_6_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_6_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<96, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_6_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_7_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_7_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<128, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_7_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_8_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_8_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<160, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_8_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_9_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_9_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<192, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_9_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_10_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_10_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<224, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_10_res);
	hw_uint<32>  stencil_11_FIFO_buf1992_stencil_1277_merged1846_11_res = stencil_11_FIFO_buf1992_stencil_1277_merged1846_11_select(stencil_11_FIFO_buf1992, root, stencil_1276, stencil_1277, dynamic_address);
	set_at<256, 288>(result, stencil_11_FIFO_buf1992_stencil_1277_merged1846_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_12_stencil_1277_merged1846_2_to_stencil_12_store_to_stencil_12_to_gp_720545_1_cache {
	// RAM Box: {[0, 221], [0, 221]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_12_cache {
  // # of banks: 1
  stencil_12_stencil_1277_merged1846_2_to_stencil_12_store_to_stencil_12_to_gp_720545_1_cache stencil_12_stencil_1277_merged1846_2_to_stencil_12_store_to_stencil_12_to_gp_720545_1;
};



inline void stencil_12_stencil_1277_merged1846_2_write(hw_uint<32> & stencil_12_stencil_1277_merged1846_2, stencil_12_cache& stencil_12, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
  stencil_12.stencil_12_stencil_1277_merged1846_2_to_stencil_12_store_to_stencil_12_to_gp_720545_1.push(stencil_12_stencil_1277_merged1846_2);
}

inline hw_uint<32>  stencil_12_store_to_stencil_12_to_gp_720545_1_select(stencil_12_cache& stencil_12, int root, int stencil_12_ld4, int stencil_12_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_store_to_stencil_12_to_gp_720545_1 read pattern: { store_to_stencil_12_to_gp_720545[root = 0, stencil_12_ld4, stencil_12_ld3] -> stencil_12[stencil_12_ld3, stencil_12_ld4] : 0 <= stencil_12_ld4 <= 221 and 0 <= stencil_12_ld3 <= 221 }
  // Read schedule : { store_to_stencil_12_to_gp_720545[root = 0, stencil_12_ld4, stencil_12_ld3] -> [2 + stencil_12_ld4, 2 + stencil_12_ld3, 2] : 0 <= stencil_12_ld4 <= 221 and 0 <= stencil_12_ld3 <= 221 }
  // Write schedule: { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
  auto value_stencil_12_stencil_1277_merged1846_2 = stencil_12.stencil_12_stencil_1277_merged1846_2_to_stencil_12_store_to_stencil_12_to_gp_720545_1.peek(/* one reader or all rams */ 0);
  return value_stencil_12_stencil_1277_merged1846_2;
  return 0;
}

// # of bundles = 2
// stencil_1277_merged1846_write
//	stencil_12_stencil_1277_merged1846_2
inline void stencil_12_stencil_1277_merged1846_write_bundle_write(hw_uint<32>& stencil_1277_merged1846_write, stencil_12_cache& stencil_12, int root, int stencil_1276, int stencil_1277, int dynamic_address) {
	hw_uint<32>  stencil_12_stencil_1277_merged1846_2_res = stencil_1277_merged1846_write.extract<0, 31>();
	stencil_12_stencil_1277_merged1846_2_write(stencil_12_stencil_1277_merged1846_2_res, stencil_12, root, stencil_1276, stencil_1277, dynamic_address);
}

// store_to_stencil_12_to_gp_720545_read
//	stencil_12_store_to_stencil_12_to_gp_720545_1
inline hw_uint<32> stencil_12_store_to_stencil_12_to_gp_720545_read_bundle_read(stencil_12_cache& stencil_12, int root, int stencil_12_ld4, int stencil_12_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_12_store_to_stencil_12_to_gp_720545_1

	hw_uint<32> result;
	hw_uint<32>  stencil_12_store_to_stencil_12_to_gp_720545_1_res = stencil_12_store_to_stencil_12_to_gp_720545_1_select(stencil_12, root, stencil_12_ld4, stencil_12_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_12_store_to_stencil_12_to_gp_720545_1_res);
	return result;
}

// Total re-use buffer capacity: 14400 bits


// Operation logic
inline void stencil_1277_merged1846(stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, stencil_12_cache& stencil_12, int root, int stencil_1276, int stencil_1277) {
  // Dynamic address computation

	// Consume: stencil_11_FIFO_buf1992
	auto stencil_11_FIFO_buf1992__lp_stencil_1277__p___m_47_rp___p___m_1_p_48_c________lp_stencil_1276__p___m_47_rp___p__1_p_48_value = stencil_11_FIFO_buf1992_stencil_1277_merged1846_read_bundle_read(stencil_11_FIFO_buf1992/* source_delay */, root, stencil_1276, stencil_1277, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1277_cu1844(stencil_11_FIFO_buf1992__lp_stencil_1277__p___m_47_rp___p___m_1_p_48_c________lp_stencil_1276__p___m_47_rp___p__1_p_48_value);
	// Produce: stencil_12
	stencil_12_stencil_1277_merged1846_write_bundle_write(/* arg names */compute_result, stencil_12, root, stencil_1276, stencil_1277, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_11_FIFO_buf19922(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_11_to_gp_62053, stencil_11_FIFO_buf1992_cache& stencil_11_FIFO_buf1992, int root, int stencil_11_ld1, int stencil_11_ld0) {
  // Dynamic address computation

	// Consume: stencil_11_to_gp_62053
	auto stencil_11_to_gp_62053_stencil_11_ld0_c__stencil_11_ld1_value = stencil_11_to_gp_62053.read();
	// Produce: stencil_11_FIFO_buf1992
	stencil_11_FIFO_buf1992_load_to_stencil_11_FIFO_buf19922_write_bundle_write(/* arg names */stencil_11_to_gp_62053_stencil_11_ld0_c__stencil_11_ld1_value, stencil_11_FIFO_buf1992, root, stencil_11_ld1, stencil_11_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_12_to_gp_720545(stencil_12_cache& stencil_12, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_12_to_gp_72054, int root, int stencil_12_ld4, int stencil_12_ld3) {
  // Dynamic address computation

	// Consume: stencil_12
	auto stencil_12_stencil_12_ld3_c__stencil_12_ld4_value = stencil_12_store_to_stencil_12_to_gp_720545_read_bundle_read(stencil_12/* source_delay */, root, stencil_12_ld4, stencil_12_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_12_to_gp_72054
	stencil_12_to_gp_72054.write(stencil_12_stencil_12_ld3_c__stencil_12_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1276_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_11_to_gp_62053, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_12_to_gp_72054) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1276__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_11_FIFO_buf1992_cache stencil_11_FIFO_buf1992;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_12_cache stencil_12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_12_to_gp_720545[root = 0, stencil_12_ld4, stencil_12_ld3] -> [2 + stencil_12_ld4, 2 + stencil_12_ld3, 2] : 0 <= stencil_12_ld4 <= 221 and 0 <= stencil_12_ld3 <= 221; load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223; stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
//   { store_to_stencil_12_to_gp_720545[root = 0, stencil_12_ld4, stencil_12_ld3] -> [2 + stencil_12_ld4, 2 + stencil_12_ld3, 2] : 0 <= stencil_12_ld4 <= 221 and 0 <= stencil_12_ld3 <= 221 }
// Condition for store_to_stencil_12_to_gp_720545(((-2 + i2 == 0) && (-2 + i0 >= 0) && (223 - i0 >= 0) && (-2 + i1 >= 0) && (223 - i1 >= 0)))
//   { load_to_stencil_11_FIFO_buf19922[root = 0, stencil_11_ld1, stencil_11_ld0] -> [stencil_11_ld1, stencil_11_ld0, 0] : 0 <= stencil_11_ld1 <= 223 and 0 <= stencil_11_ld0 <= 223 }
// Condition for load_to_stencil_11_FIFO_buf19922(((i2 == 0) && (i0 >= 0) && (223 - i0 >= 0) && (i1 >= 0) && (223 - i1 >= 0)))
//   { stencil_1277_merged1846[root = 0, stencil_1276, stencil_1277] -> [2 + stencil_1276, 2 + stencil_1277, 1] : 0 <= stencil_1276 <= 221 and 0 <= stencil_1277 <= 221 }
// Condition for stencil_1277_merged1846(((-1 + i2 == 0) && (-2 + i0 >= 0) && (223 - i0 >= 0) && (-2 + i1 >= 0) && (223 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 223; c0 += 1)
  for (int c1 = 0; c1 <= 223; c1 += 1) {
    load_to_stencil_11_FIFO_buf19922(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_1277_merged1846(0, c0 - 2, c1 - 2);
      store_to_stencil_12_to_gp_720545(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 223; c0 += 1)
	  for (int c1 = 0; c1 <= 223; c1 += 1) {
	    load_to_stencil_11_FIFO_buf19922(stencil_11_to_gp_62053 /* buf name */, stencil_11_FIFO_buf1992, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_1277_merged1846(stencil_11_FIFO_buf1992 /* buf name */, stencil_12, 0, c0 - 2, c1 - 2);
	      store_to_stencil_12_to_gp_720545(stencil_12 /* buf name */, stencil_12_to_gp_72054, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1276__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_11_to_gp_62053, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_12_to_gp_72054, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1276_(stencil_11_to_gp_62053, stencil_12_to_gp_72054);
  }
}
#include "hw_classes.h"

struct stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9_cache {
	// RAM Box: {[0, 231], [0, 231]}
	// Capacity: 467
	// # of read delays: 9
  // 0, 1, 2, 232, 233, 234, 464, 465, 466
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 229> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 229> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_231() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_232() {
		return f6;
	}

	inline hw_uint<32>  peek_233() {
		return f8;
	}

	inline hw_uint<32>  peek_234() {
		return f10;
	}

	inline hw_uint<32>  peek_463() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_464() {
		return f12;
	}

	inline hw_uint<32>  peek_465() {
		return f14;
	}

	inline hw_uint<32>  peek_466() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 229
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 229 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 229
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 229 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_7_FIFO_buf2046_cache {
  // # of banks: 1
  stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9_cache stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9;
};



inline void stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_write(hw_uint<32> & stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12, stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_7_ld1, int stencil_7_ld0, int dynamic_address) {
  stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.push(stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12);
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_10_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_10 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[1 + stencil_853, stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_465();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_11_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_11 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[2 + stencil_853, stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_464();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_3_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_3 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[stencil_853, 2 + stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_2();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_4_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_4 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[1 + stencil_853, 2 + stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_1();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_5_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_5 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[2 + stencil_853, 2 + stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_0();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_6_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_6 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[stencil_853, 1 + stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_234();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_7_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_7 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[1 + stencil_853, 1 + stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_233();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_8_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_8 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[2 + stencil_853, 1 + stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_232();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

inline hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_9_select(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_7_FIFO_buf2046_stencil_853_merged1834_9 read pattern: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> stencil_7_FIFO_buf2046[stencil_853, stencil_852] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Read schedule : { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  // Write schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
  auto value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12 = stencil_7_FIFO_buf2046.stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_merged_banks_9.peek_466();
  return value_stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_7_FIFO_buf20462_write
//	stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12
inline void stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_write_bundle_write(hw_uint<32>& load_to_stencil_7_FIFO_buf20462_write, stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_7_ld1, int stencil_7_ld0, int dynamic_address) {
	hw_uint<32>  stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_res = load_to_stencil_7_FIFO_buf20462_write.extract<0, 31>();
	stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_write(stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_12_res, stencil_7_FIFO_buf2046, root, stencil_7_ld1, stencil_7_ld0, dynamic_address);
}

// stencil_853_merged1834_read
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_3
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_4
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_5
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_6
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_7
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_8
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_9
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_10
//	stencil_7_FIFO_buf2046_stencil_853_merged1834_11
inline hw_uint<288> stencil_7_FIFO_buf2046_stencil_853_merged1834_read_bundle_read(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_852, int stencil_853, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_3
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_4
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_5
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_6
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_7
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_8
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_9
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_10
    // stencil_7_FIFO_buf2046_stencil_853_merged1834_11

	hw_uint<288> result;
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_3_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_3_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<0, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_3_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_4_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_4_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<32, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_4_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_5_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_5_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<64, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_5_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_6_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_6_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<96, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_6_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_7_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_7_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<128, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_7_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_8_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_8_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<160, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_8_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_9_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_9_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<192, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_9_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_10_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_10_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<224, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_10_res);
	hw_uint<32>  stencil_7_FIFO_buf2046_stencil_853_merged1834_11_res = stencil_7_FIFO_buf2046_stencil_853_merged1834_11_select(stencil_7_FIFO_buf2046, root, stencil_852, stencil_853, dynamic_address);
	set_at<256, 288>(result, stencil_7_FIFO_buf2046_stencil_853_merged1834_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_8_stencil_853_merged1834_2_to_stencil_8_store_to_stencil_8_to_gp_6121085_1_cache {
	// RAM Box: {[0, 229], [0, 229]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_8_cache {
  // # of banks: 1
  stencil_8_stencil_853_merged1834_2_to_stencil_8_store_to_stencil_8_to_gp_6121085_1_cache stencil_8_stencil_853_merged1834_2_to_stencil_8_store_to_stencil_8_to_gp_6121085_1;
};



inline void stencil_8_stencil_853_merged1834_2_write(hw_uint<32> & stencil_8_stencil_853_merged1834_2, stencil_8_cache& stencil_8, int root, int stencil_852, int stencil_853, int dynamic_address) {
  stencil_8.stencil_8_stencil_853_merged1834_2_to_stencil_8_store_to_stencil_8_to_gp_6121085_1.push(stencil_8_stencil_853_merged1834_2);
}

inline hw_uint<32>  stencil_8_store_to_stencil_8_to_gp_6121085_1_select(stencil_8_cache& stencil_8, int root, int stencil_8_ld4, int stencil_8_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_store_to_stencil_8_to_gp_6121085_1 read pattern: { store_to_stencil_8_to_gp_6121085[root = 0, stencil_8_ld4, stencil_8_ld3] -> stencil_8[stencil_8_ld3, stencil_8_ld4] : 0 <= stencil_8_ld4 <= 229 and 0 <= stencil_8_ld3 <= 229 }
  // Read schedule : { store_to_stencil_8_to_gp_6121085[root = 0, stencil_8_ld4, stencil_8_ld3] -> [2 + stencil_8_ld4, 2 + stencil_8_ld3, 2] : 0 <= stencil_8_ld4 <= 229 and 0 <= stencil_8_ld3 <= 229 }
  // Write schedule: { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
  auto value_stencil_8_stencil_853_merged1834_2 = stencil_8.stencil_8_stencil_853_merged1834_2_to_stencil_8_store_to_stencil_8_to_gp_6121085_1.peek(/* one reader or all rams */ 0);
  return value_stencil_8_stencil_853_merged1834_2;
  return 0;
}

// # of bundles = 2
// stencil_853_merged1834_write
//	stencil_8_stencil_853_merged1834_2
inline void stencil_8_stencil_853_merged1834_write_bundle_write(hw_uint<32>& stencil_853_merged1834_write, stencil_8_cache& stencil_8, int root, int stencil_852, int stencil_853, int dynamic_address) {
	hw_uint<32>  stencil_8_stencil_853_merged1834_2_res = stencil_853_merged1834_write.extract<0, 31>();
	stencil_8_stencil_853_merged1834_2_write(stencil_8_stencil_853_merged1834_2_res, stencil_8, root, stencil_852, stencil_853, dynamic_address);
}

// store_to_stencil_8_to_gp_6121085_read
//	stencil_8_store_to_stencil_8_to_gp_6121085_1
inline hw_uint<32> stencil_8_store_to_stencil_8_to_gp_6121085_read_bundle_read(stencil_8_cache& stencil_8, int root, int stencil_8_ld4, int stencil_8_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_8_store_to_stencil_8_to_gp_6121085_1

	hw_uint<32> result;
	hw_uint<32>  stencil_8_store_to_stencil_8_to_gp_6121085_1_res = stencil_8_store_to_stencil_8_to_gp_6121085_1_select(stencil_8, root, stencil_8_ld4, stencil_8_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_8_store_to_stencil_8_to_gp_6121085_1_res);
	return result;
}

// Total re-use buffer capacity: 14912 bits


// Operation logic
inline void stencil_853_merged1834(stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, stencil_8_cache& stencil_8, int root, int stencil_852, int stencil_853) {
  // Dynamic address computation

	// Consume: stencil_7_FIFO_buf2046
	auto stencil_7_FIFO_buf2046__lp_stencil_853__p___m_51_rp___p___m_1_p_52_c________lp_stencil_852__p___m_51_rp___p__1_p_52_value = stencil_7_FIFO_buf2046_stencil_853_merged1834_read_bundle_read(stencil_7_FIFO_buf2046/* source_delay */, root, stencil_852, stencil_853, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_853_cu1832(stencil_7_FIFO_buf2046__lp_stencil_853__p___m_51_rp___p___m_1_p_52_c________lp_stencil_852__p___m_51_rp___p__1_p_52_value);
	// Produce: stencil_8
	stencil_8_stencil_853_merged1834_write_bundle_write(/* arg names */compute_result, stencil_8, root, stencil_852, stencil_853, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_7_FIFO_buf20462(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_7_to_gp_602107, stencil_7_FIFO_buf2046_cache& stencil_7_FIFO_buf2046, int root, int stencil_7_ld1, int stencil_7_ld0) {
  // Dynamic address computation

	// Consume: stencil_7_to_gp_602107
	auto stencil_7_to_gp_602107_stencil_7_ld0_c__stencil_7_ld1_value = stencil_7_to_gp_602107.read();
	// Produce: stencil_7_FIFO_buf2046
	stencil_7_FIFO_buf2046_load_to_stencil_7_FIFO_buf20462_write_bundle_write(/* arg names */stencil_7_to_gp_602107_stencil_7_ld0_c__stencil_7_ld1_value, stencil_7_FIFO_buf2046, root, stencil_7_ld1, stencil_7_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_8_to_gp_6121085(stencil_8_cache& stencil_8, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_8_to_gp_612108, int root, int stencil_8_ld4, int stencil_8_ld3) {
  // Dynamic address computation

	// Consume: stencil_8
	auto stencil_8_stencil_8_ld3_c__stencil_8_ld4_value = stencil_8_store_to_stencil_8_to_gp_6121085_read_bundle_read(stencil_8/* source_delay */, root, stencil_8_ld4, stencil_8_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_8_to_gp_612108
	stencil_8_to_gp_612108.write(stencil_8_stencil_8_ld3_c__stencil_8_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_852_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_7_to_gp_602107, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_8_to_gp_612108) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_852__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_7_FIFO_buf2046_cache stencil_7_FIFO_buf2046;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_8_cache stencil_8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231; stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229; store_to_stencil_8_to_gp_6121085[root = 0, stencil_8_ld4, stencil_8_ld3] -> [2 + stencil_8_ld4, 2 + stencil_8_ld3, 2] : 0 <= stencil_8_ld4 <= 229 and 0 <= stencil_8_ld3 <= 229 }
//   { load_to_stencil_7_FIFO_buf20462[root = 0, stencil_7_ld1, stencil_7_ld0] -> [stencil_7_ld1, stencil_7_ld0, 0] : 0 <= stencil_7_ld1 <= 231 and 0 <= stencil_7_ld0 <= 231 }
// Condition for load_to_stencil_7_FIFO_buf20462(((i2 == 0) && (i0 >= 0) && (231 - i0 >= 0) && (i1 >= 0) && (231 - i1 >= 0)))
//   { stencil_853_merged1834[root = 0, stencil_852, stencil_853] -> [2 + stencil_852, 2 + stencil_853, 1] : 0 <= stencil_852 <= 229 and 0 <= stencil_853 <= 229 }
// Condition for stencil_853_merged1834(((-1 + i2 == 0) && (-2 + i0 >= 0) && (231 - i0 >= 0) && (-2 + i1 >= 0) && (231 - i1 >= 0)))
//   { store_to_stencil_8_to_gp_6121085[root = 0, stencil_8_ld4, stencil_8_ld3] -> [2 + stencil_8_ld4, 2 + stencil_8_ld3, 2] : 0 <= stencil_8_ld4 <= 229 and 0 <= stencil_8_ld3 <= 229 }
// Condition for store_to_stencil_8_to_gp_6121085(((-2 + i2 == 0) && (-2 + i0 >= 0) && (231 - i0 >= 0) && (-2 + i1 >= 0) && (231 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 231; c0 += 1)
  for (int c1 = 0; c1 <= 231; c1 += 1) {
    load_to_stencil_7_FIFO_buf20462(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_853_merged1834(0, c0 - 2, c1 - 2);
      store_to_stencil_8_to_gp_6121085(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 231; c0 += 1)
	  for (int c1 = 0; c1 <= 231; c1 += 1) {
	    load_to_stencil_7_FIFO_buf20462(stencil_7_to_gp_602107 /* buf name */, stencil_7_FIFO_buf2046, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_853_merged1834(stencil_7_FIFO_buf2046 /* buf name */, stencil_8, 0, c0 - 2, c1 - 2);
	      store_to_stencil_8_to_gp_6121085(stencil_8 /* buf name */, stencil_8_to_gp_612108, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_852__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_7_to_gp_602107, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_8_to_gp_612108, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_852_(stencil_7_to_gp_602107, stencil_8_to_gp_612108);
  }
}
#include "hw_classes.h"

struct stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9_cache {
	// RAM Box: {[0, 229], [0, 229]}
	// Capacity: 463
	// # of read delays: 9
  // 0, 1, 2, 230, 231, 232, 460, 461, 462
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 227> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 227> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_229() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_230() {
		return f6;
	}

	inline hw_uint<32>  peek_231() {
		return f8;
	}

	inline hw_uint<32>  peek_232() {
		return f10;
	}

	inline hw_uint<32>  peek_459() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_460() {
		return f12;
	}

	inline hw_uint<32>  peek_461() {
		return f14;
	}

	inline hw_uint<32>  peek_462() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 227
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 227 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 227
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 227 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_8_FIFO_buf2047_cache {
  // # of banks: 1
  stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9_cache stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9;
};



inline void stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_write(hw_uint<32> & stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12, stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_8_ld1, int stencil_8_ld0, int dynamic_address) {
  stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.push(stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12);
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_10_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_10 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[1 + stencil_959, stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_461();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_11_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_11 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[2 + stencil_959, stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_460();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_3_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_3 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[stencil_959, 2 + stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_2();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_4_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_4 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[1 + stencil_959, 2 + stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_1();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_5_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_5 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[2 + stencil_959, 2 + stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_0();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_6_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_6 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[stencil_959, 1 + stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_232();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_7_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_7 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[1 + stencil_959, 1 + stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_231();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_8_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_8 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[2 + stencil_959, 1 + stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_230();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

inline hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_9_select(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_8_FIFO_buf2047_stencil_959_merged1837_9 read pattern: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> stencil_8_FIFO_buf2047[stencil_959, stencil_958] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Read schedule : { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  // Write schedule: { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
  auto value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12 = stencil_8_FIFO_buf2047.stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_merged_banks_9.peek_462();
  return value_stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_8_FIFO_buf20472_write
//	stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12
inline void stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_write_bundle_write(hw_uint<32>& load_to_stencil_8_FIFO_buf20472_write, stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_8_ld1, int stencil_8_ld0, int dynamic_address) {
	hw_uint<32>  stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_res = load_to_stencil_8_FIFO_buf20472_write.extract<0, 31>();
	stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_write(stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_12_res, stencil_8_FIFO_buf2047, root, stencil_8_ld1, stencil_8_ld0, dynamic_address);
}

// stencil_959_merged1837_read
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_3
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_4
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_5
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_6
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_7
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_8
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_9
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_10
//	stencil_8_FIFO_buf2047_stencil_959_merged1837_11
inline hw_uint<288> stencil_8_FIFO_buf2047_stencil_959_merged1837_read_bundle_read(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_958, int stencil_959, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_3
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_4
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_5
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_6
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_7
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_8
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_9
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_10
    // stencil_8_FIFO_buf2047_stencil_959_merged1837_11

	hw_uint<288> result;
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_3_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_3_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<0, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_3_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_4_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_4_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<32, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_4_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_5_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_5_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<64, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_5_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_6_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_6_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<96, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_6_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_7_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_7_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<128, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_7_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_8_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_8_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<160, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_8_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_9_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_9_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<192, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_9_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_10_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_10_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<224, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_10_res);
	hw_uint<32>  stencil_8_FIFO_buf2047_stencil_959_merged1837_11_res = stencil_8_FIFO_buf2047_stencil_959_merged1837_11_select(stencil_8_FIFO_buf2047, root, stencil_958, stencil_959, dynamic_address);
	set_at<256, 288>(result, stencil_8_FIFO_buf2047_stencil_959_merged1837_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_9_stencil_959_merged1837_2_to_stencil_9_store_to_stencil_9_to_gp_321095_1_cache {
	// RAM Box: {[0, 227], [0, 227]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_9_cache {
  // # of banks: 1
  stencil_9_stencil_959_merged1837_2_to_stencil_9_store_to_stencil_9_to_gp_321095_1_cache stencil_9_stencil_959_merged1837_2_to_stencil_9_store_to_stencil_9_to_gp_321095_1;
};



inline void stencil_9_stencil_959_merged1837_2_write(hw_uint<32> & stencil_9_stencil_959_merged1837_2, stencil_9_cache& stencil_9, int root, int stencil_958, int stencil_959, int dynamic_address) {
  stencil_9.stencil_9_stencil_959_merged1837_2_to_stencil_9_store_to_stencil_9_to_gp_321095_1.push(stencil_9_stencil_959_merged1837_2);
}

inline hw_uint<32>  stencil_9_store_to_stencil_9_to_gp_321095_1_select(stencil_9_cache& stencil_9, int root, int stencil_9_ld4, int stencil_9_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_9_store_to_stencil_9_to_gp_321095_1 read pattern: { store_to_stencil_9_to_gp_321095[root = 0, stencil_9_ld4, stencil_9_ld3] -> stencil_9[stencil_9_ld3, stencil_9_ld4] : 0 <= stencil_9_ld4 <= 227 and 0 <= stencil_9_ld3 <= 227 }
  // Read schedule : { store_to_stencil_9_to_gp_321095[root = 0, stencil_9_ld4, stencil_9_ld3] -> [2 + stencil_9_ld4, 2 + stencil_9_ld3, 2] : 0 <= stencil_9_ld4 <= 227 and 0 <= stencil_9_ld3 <= 227 }
  // Write schedule: { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
  auto value_stencil_9_stencil_959_merged1837_2 = stencil_9.stencil_9_stencil_959_merged1837_2_to_stencil_9_store_to_stencil_9_to_gp_321095_1.peek(/* one reader or all rams */ 0);
  return value_stencil_9_stencil_959_merged1837_2;
  return 0;
}

// # of bundles = 2
// stencil_959_merged1837_write
//	stencil_9_stencil_959_merged1837_2
inline void stencil_9_stencil_959_merged1837_write_bundle_write(hw_uint<32>& stencil_959_merged1837_write, stencil_9_cache& stencil_9, int root, int stencil_958, int stencil_959, int dynamic_address) {
	hw_uint<32>  stencil_9_stencil_959_merged1837_2_res = stencil_959_merged1837_write.extract<0, 31>();
	stencil_9_stencil_959_merged1837_2_write(stencil_9_stencil_959_merged1837_2_res, stencil_9, root, stencil_958, stencil_959, dynamic_address);
}

// store_to_stencil_9_to_gp_321095_read
//	stencil_9_store_to_stencil_9_to_gp_321095_1
inline hw_uint<32> stencil_9_store_to_stencil_9_to_gp_321095_read_bundle_read(stencil_9_cache& stencil_9, int root, int stencil_9_ld4, int stencil_9_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_9_store_to_stencil_9_to_gp_321095_1

	hw_uint<32> result;
	hw_uint<32>  stencil_9_store_to_stencil_9_to_gp_321095_1_res = stencil_9_store_to_stencil_9_to_gp_321095_1_select(stencil_9, root, stencil_9_ld4, stencil_9_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_9_store_to_stencil_9_to_gp_321095_1_res);
	return result;
}

// Total re-use buffer capacity: 14784 bits


// Operation logic
inline void stencil_959_merged1837(stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, stencil_9_cache& stencil_9, int root, int stencil_958, int stencil_959) {
  // Dynamic address computation

	// Consume: stencil_8_FIFO_buf2047
	auto stencil_8_FIFO_buf2047__lp_stencil_959__p___m_50_rp___p___m_1_p_51_c________lp_stencil_958__p___m_50_rp___p__1_p_51_value = stencil_8_FIFO_buf2047_stencil_959_merged1837_read_bundle_read(stencil_8_FIFO_buf2047/* source_delay */, root, stencil_958, stencil_959, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_959_cu1835(stencil_8_FIFO_buf2047__lp_stencil_959__p___m_50_rp___p___m_1_p_51_c________lp_stencil_958__p___m_50_rp___p__1_p_51_value);
	// Produce: stencil_9
	stencil_9_stencil_959_merged1837_write_bundle_write(/* arg names */compute_result, stencil_9, root, stencil_958, stencil_959, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_8_FIFO_buf20472(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_8_to_gp_612108, stencil_8_FIFO_buf2047_cache& stencil_8_FIFO_buf2047, int root, int stencil_8_ld1, int stencil_8_ld0) {
  // Dynamic address computation

	// Consume: stencil_8_to_gp_612108
	auto stencil_8_to_gp_612108_stencil_8_ld0_c__stencil_8_ld1_value = stencil_8_to_gp_612108.read();
	// Produce: stencil_8_FIFO_buf2047
	stencil_8_FIFO_buf2047_load_to_stencil_8_FIFO_buf20472_write_bundle_write(/* arg names */stencil_8_to_gp_612108_stencil_8_ld0_c__stencil_8_ld1_value, stencil_8_FIFO_buf2047, root, stencil_8_ld1, stencil_8_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_9_to_gp_321095(stencil_9_cache& stencil_9, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_9_to_gp_32109, int root, int stencil_9_ld4, int stencil_9_ld3) {
  // Dynamic address computation

	// Consume: stencil_9
	auto stencil_9_stencil_9_ld3_c__stencil_9_ld4_value = stencil_9_store_to_stencil_9_to_gp_321095_read_bundle_read(stencil_9/* source_delay */, root, stencil_9_ld4, stencil_9_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_9_to_gp_32109
	stencil_9_to_gp_32109.write(stencil_9_stencil_9_ld3_c__stencil_9_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_958_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_8_to_gp_612108, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_9_to_gp_32109) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_958__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_8_FIFO_buf2047_cache stencil_8_FIFO_buf2047;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_9_cache stencil_9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_9_to_gp_321095[root = 0, stencil_9_ld4, stencil_9_ld3] -> [2 + stencil_9_ld4, 2 + stencil_9_ld3, 2] : 0 <= stencil_9_ld4 <= 227 and 0 <= stencil_9_ld3 <= 227; load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229; stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
//   { store_to_stencil_9_to_gp_321095[root = 0, stencil_9_ld4, stencil_9_ld3] -> [2 + stencil_9_ld4, 2 + stencil_9_ld3, 2] : 0 <= stencil_9_ld4 <= 227 and 0 <= stencil_9_ld3 <= 227 }
// Condition for store_to_stencil_9_to_gp_321095(((-2 + i2 == 0) && (-2 + i0 >= 0) && (229 - i0 >= 0) && (-2 + i1 >= 0) && (229 - i1 >= 0)))
//   { load_to_stencil_8_FIFO_buf20472[root = 0, stencil_8_ld1, stencil_8_ld0] -> [stencil_8_ld1, stencil_8_ld0, 0] : 0 <= stencil_8_ld1 <= 229 and 0 <= stencil_8_ld0 <= 229 }
// Condition for load_to_stencil_8_FIFO_buf20472(((i2 == 0) && (i0 >= 0) && (229 - i0 >= 0) && (i1 >= 0) && (229 - i1 >= 0)))
//   { stencil_959_merged1837[root = 0, stencil_958, stencil_959] -> [2 + stencil_958, 2 + stencil_959, 1] : 0 <= stencil_958 <= 227 and 0 <= stencil_959 <= 227 }
// Condition for stencil_959_merged1837(((-1 + i2 == 0) && (-2 + i0 >= 0) && (229 - i0 >= 0) && (-2 + i1 >= 0) && (229 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 229; c0 += 1)
  for (int c1 = 0; c1 <= 229; c1 += 1) {
    load_to_stencil_8_FIFO_buf20472(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_959_merged1837(0, c0 - 2, c1 - 2);
      store_to_stencil_9_to_gp_321095(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 229; c0 += 1)
	  for (int c1 = 0; c1 <= 229; c1 += 1) {
	    load_to_stencil_8_FIFO_buf20472(stencil_8_to_gp_612108 /* buf name */, stencil_8_FIFO_buf2047, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_959_merged1837(stencil_8_FIFO_buf2047 /* buf name */, stencil_9, 0, c0 - 2, c1 - 2);
	      store_to_stencil_9_to_gp_321095(stencil_9 /* buf name */, stencil_9_to_gp_32109, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_958__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_8_to_gp_612108, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_9_to_gp_32109, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_958_(stencil_8_to_gp_612108, stencil_9_to_gp_32109);
  }
}
#include "hw_classes.h"

struct stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9_cache {
	// RAM Box: {[0, 221], [0, 221]}
	// Capacity: 447
	// # of read delays: 9
  // 0, 1, 2, 222, 223, 224, 444, 445, 446
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 219> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 219> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_221() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_222() {
		return f6;
	}

	inline hw_uint<32>  peek_223() {
		return f8;
	}

	inline hw_uint<32>  peek_224() {
		return f10;
	}

	inline hw_uint<32>  peek_443() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_444() {
		return f12;
	}

	inline hw_uint<32>  peek_445() {
		return f14;
	}

	inline hw_uint<32>  peek_446() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 219
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 219 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 219
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 219 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_12_FIFO_buf1993_cache {
  // # of banks: 1
  stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9_cache stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9;
};



inline void stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_write(hw_uint<32> & stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12, stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_12_ld1, int stencil_12_ld0, int dynamic_address) {
  stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.push(stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12);
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_10_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_10 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[1 + stencil_1383, stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_445();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_11_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_11 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[2 + stencil_1383, stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_444();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_3_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_3 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[stencil_1383, 2 + stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_2();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_4_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_4 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[1 + stencil_1383, 2 + stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_1();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_5_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_5 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[2 + stencil_1383, 2 + stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_0();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_6_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_6 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[stencil_1383, 1 + stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_224();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_7_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_7 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[1 + stencil_1383, 1 + stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_223();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_8_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_8 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[2 + stencil_1383, 1 + stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_222();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

inline hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_9_select(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_12_FIFO_buf1993_stencil_1383_merged1849_9 read pattern: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> stencil_12_FIFO_buf1993[stencil_1383, stencil_1382] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Read schedule : { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  // Write schedule: { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
  auto value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12 = stencil_12_FIFO_buf1993.stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_merged_banks_9.peek_446();
  return value_stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_12_FIFO_buf19932_write
//	stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12
inline void stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_write_bundle_write(hw_uint<32>& load_to_stencil_12_FIFO_buf19932_write, stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_12_ld1, int stencil_12_ld0, int dynamic_address) {
	hw_uint<32>  stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_res = load_to_stencil_12_FIFO_buf19932_write.extract<0, 31>();
	stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_write(stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_12_res, stencil_12_FIFO_buf1993, root, stencil_12_ld1, stencil_12_ld0, dynamic_address);
}

// stencil_1383_merged1849_read
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_3
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_4
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_5
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_6
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_7
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_8
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_9
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_10
//	stencil_12_FIFO_buf1993_stencil_1383_merged1849_11
inline hw_uint<288> stencil_12_FIFO_buf1993_stencil_1383_merged1849_read_bundle_read(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_3
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_4
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_5
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_6
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_7
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_8
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_9
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_10
    // stencil_12_FIFO_buf1993_stencil_1383_merged1849_11

	hw_uint<288> result;
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_3_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_3_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<0, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_3_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_4_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_4_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<32, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_4_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_5_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_5_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<64, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_5_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_6_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_6_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<96, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_6_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_7_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_7_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<128, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_7_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_8_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_8_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<160, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_8_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_9_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_9_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<192, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_9_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_10_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_10_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<224, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_10_res);
	hw_uint<32>  stencil_12_FIFO_buf1993_stencil_1383_merged1849_11_res = stencil_12_FIFO_buf1993_stencil_1383_merged1849_11_select(stencil_12_FIFO_buf1993, root, stencil_1382, stencil_1383, dynamic_address);
	set_at<256, 288>(result, stencil_12_FIFO_buf1993_stencil_1383_merged1849_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_13_stencil_1383_merged1849_2_to_stencil_13_store_to_stencil_13_to_gp_820555_1_cache {
	// RAM Box: {[0, 219], [0, 219]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_13_cache {
  // # of banks: 1
  stencil_13_stencil_1383_merged1849_2_to_stencil_13_store_to_stencil_13_to_gp_820555_1_cache stencil_13_stencil_1383_merged1849_2_to_stencil_13_store_to_stencil_13_to_gp_820555_1;
};



inline void stencil_13_stencil_1383_merged1849_2_write(hw_uint<32> & stencil_13_stencil_1383_merged1849_2, stencil_13_cache& stencil_13, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
  stencil_13.stencil_13_stencil_1383_merged1849_2_to_stencil_13_store_to_stencil_13_to_gp_820555_1.push(stencil_13_stencil_1383_merged1849_2);
}

inline hw_uint<32>  stencil_13_store_to_stencil_13_to_gp_820555_1_select(stencil_13_cache& stencil_13, int root, int stencil_13_ld4, int stencil_13_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_store_to_stencil_13_to_gp_820555_1 read pattern: { store_to_stencil_13_to_gp_820555[root = 0, stencil_13_ld4, stencil_13_ld3] -> stencil_13[stencil_13_ld3, stencil_13_ld4] : 0 <= stencil_13_ld4 <= 219 and 0 <= stencil_13_ld3 <= 219 }
  // Read schedule : { store_to_stencil_13_to_gp_820555[root = 0, stencil_13_ld4, stencil_13_ld3] -> [2 + stencil_13_ld4, 2 + stencil_13_ld3, 2] : 0 <= stencil_13_ld4 <= 219 and 0 <= stencil_13_ld3 <= 219 }
  // Write schedule: { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
  auto value_stencil_13_stencil_1383_merged1849_2 = stencil_13.stencil_13_stencil_1383_merged1849_2_to_stencil_13_store_to_stencil_13_to_gp_820555_1.peek(/* one reader or all rams */ 0);
  return value_stencil_13_stencil_1383_merged1849_2;
  return 0;
}

// # of bundles = 2
// stencil_1383_merged1849_write
//	stencil_13_stencil_1383_merged1849_2
inline void stencil_13_stencil_1383_merged1849_write_bundle_write(hw_uint<32>& stencil_1383_merged1849_write, stencil_13_cache& stencil_13, int root, int stencil_1382, int stencil_1383, int dynamic_address) {
	hw_uint<32>  stencil_13_stencil_1383_merged1849_2_res = stencil_1383_merged1849_write.extract<0, 31>();
	stencil_13_stencil_1383_merged1849_2_write(stencil_13_stencil_1383_merged1849_2_res, stencil_13, root, stencil_1382, stencil_1383, dynamic_address);
}

// store_to_stencil_13_to_gp_820555_read
//	stencil_13_store_to_stencil_13_to_gp_820555_1
inline hw_uint<32> stencil_13_store_to_stencil_13_to_gp_820555_read_bundle_read(stencil_13_cache& stencil_13, int root, int stencil_13_ld4, int stencil_13_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_13_store_to_stencil_13_to_gp_820555_1

	hw_uint<32> result;
	hw_uint<32>  stencil_13_store_to_stencil_13_to_gp_820555_1_res = stencil_13_store_to_stencil_13_to_gp_820555_1_select(stencil_13, root, stencil_13_ld4, stencil_13_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_13_store_to_stencil_13_to_gp_820555_1_res);
	return result;
}

// Total re-use buffer capacity: 14272 bits


// Operation logic
inline void load_to_stencil_12_FIFO_buf19932(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_12_to_gp_72054, stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, int root, int stencil_12_ld1, int stencil_12_ld0) {
  // Dynamic address computation

	// Consume: stencil_12_to_gp_72054
	auto stencil_12_to_gp_72054_stencil_12_ld0_c__stencil_12_ld1_value = stencil_12_to_gp_72054.read();
	// Produce: stencil_12_FIFO_buf1993
	stencil_12_FIFO_buf1993_load_to_stencil_12_FIFO_buf19932_write_bundle_write(/* arg names */stencil_12_to_gp_72054_stencil_12_ld0_c__stencil_12_ld1_value, stencil_12_FIFO_buf1993, root, stencil_12_ld1, stencil_12_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_1383_merged1849(stencil_12_FIFO_buf1993_cache& stencil_12_FIFO_buf1993, stencil_13_cache& stencil_13, int root, int stencil_1382, int stencil_1383) {
  // Dynamic address computation

	// Consume: stencil_12_FIFO_buf1993
	auto stencil_12_FIFO_buf1993__lp_stencil_1383__p___m_46_rp___p___m_1_p_47_c________lp_stencil_1382__p___m_46_rp___p__1_p_47_value = stencil_12_FIFO_buf1993_stencil_1383_merged1849_read_bundle_read(stencil_12_FIFO_buf1993/* source_delay */, root, stencil_1382, stencil_1383, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1383_cu1847(stencil_12_FIFO_buf1993__lp_stencil_1383__p___m_46_rp___p___m_1_p_47_c________lp_stencil_1382__p___m_46_rp___p__1_p_47_value);
	// Produce: stencil_13
	stencil_13_stencil_1383_merged1849_write_bundle_write(/* arg names */compute_result, stencil_13, root, stencil_1382, stencil_1383, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_13_to_gp_820555(stencil_13_cache& stencil_13, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_13_to_gp_82055, int root, int stencil_13_ld4, int stencil_13_ld3) {
  // Dynamic address computation

	// Consume: stencil_13
	auto stencil_13_stencil_13_ld3_c__stencil_13_ld4_value = stencil_13_store_to_stencil_13_to_gp_820555_read_bundle_read(stencil_13/* source_delay */, root, stencil_13_ld4, stencil_13_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_13_to_gp_82055
	stencil_13_to_gp_82055.write(stencil_13_stencil_13_ld3_c__stencil_13_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1382_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_12_to_gp_72054, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_13_to_gp_82055) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1382__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_12_FIFO_buf1993_cache stencil_12_FIFO_buf1993;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_13_cache stencil_13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_13_to_gp_820555[root = 0, stencil_13_ld4, stencil_13_ld3] -> [2 + stencil_13_ld4, 2 + stencil_13_ld3, 2] : 0 <= stencil_13_ld4 <= 219 and 0 <= stencil_13_ld3 <= 219; load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221; stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
//   { store_to_stencil_13_to_gp_820555[root = 0, stencil_13_ld4, stencil_13_ld3] -> [2 + stencil_13_ld4, 2 + stencil_13_ld3, 2] : 0 <= stencil_13_ld4 <= 219 and 0 <= stencil_13_ld3 <= 219 }
// Condition for store_to_stencil_13_to_gp_820555(((-2 + i2 == 0) && (-2 + i0 >= 0) && (221 - i0 >= 0) && (-2 + i1 >= 0) && (221 - i1 >= 0)))
//   { load_to_stencil_12_FIFO_buf19932[root = 0, stencil_12_ld1, stencil_12_ld0] -> [stencil_12_ld1, stencil_12_ld0, 0] : 0 <= stencil_12_ld1 <= 221 and 0 <= stencil_12_ld0 <= 221 }
// Condition for load_to_stencil_12_FIFO_buf19932(((i2 == 0) && (i0 >= 0) && (221 - i0 >= 0) && (i1 >= 0) && (221 - i1 >= 0)))
//   { stencil_1383_merged1849[root = 0, stencil_1382, stencil_1383] -> [2 + stencil_1382, 2 + stencil_1383, 1] : 0 <= stencil_1382 <= 219 and 0 <= stencil_1383 <= 219 }
// Condition for stencil_1383_merged1849(((-1 + i2 == 0) && (-2 + i0 >= 0) && (221 - i0 >= 0) && (-2 + i1 >= 0) && (221 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 221; c0 += 1)
  for (int c1 = 0; c1 <= 221; c1 += 1) {
    load_to_stencil_12_FIFO_buf19932(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_1383_merged1849(0, c0 - 2, c1 - 2);
      store_to_stencil_13_to_gp_820555(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 221; c0 += 1)
	  for (int c1 = 0; c1 <= 221; c1 += 1) {
	    load_to_stencil_12_FIFO_buf19932(stencil_12_to_gp_72054 /* buf name */, stencil_12_FIFO_buf1993, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_1383_merged1849(stencil_12_FIFO_buf1993 /* buf name */, stencil_13, 0, c0 - 2, c1 - 2);
	      store_to_stencil_13_to_gp_820555(stencil_13 /* buf name */, stencil_13_to_gp_82055, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1382__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_12_to_gp_72054, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_13_to_gp_82055, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1382_(stencil_12_to_gp_72054, stencil_13_to_gp_82055);
  }
}
#include "hw_classes.h"

struct stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9_cache {
	// RAM Box: {[0, 219], [0, 219]}
	// Capacity: 443
	// # of read delays: 9
  // 0, 1, 2, 220, 221, 222, 440, 441, 442
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 217> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 217> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_219() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_220() {
		return f6;
	}

	inline hw_uint<32>  peek_221() {
		return f8;
	}

	inline hw_uint<32>  peek_222() {
		return f10;
	}

	inline hw_uint<32>  peek_439() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_440() {
		return f12;
	}

	inline hw_uint<32>  peek_441() {
		return f14;
	}

	inline hw_uint<32>  peek_442() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 217
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 217 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 217
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 217 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_13_FIFO_buf1994_cache {
  // # of banks: 1
  stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9_cache stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9;
};



inline void stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_write(hw_uint<32> & stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12, stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_13_ld1, int stencil_13_ld0, int dynamic_address) {
  stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.push(stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12);
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_10_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_10 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[1 + stencil_1489, stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_441();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_11_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_11 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[2 + stencil_1489, stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_440();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_3_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_3 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[stencil_1489, 2 + stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_2();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_4_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_4 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[1 + stencil_1489, 2 + stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_1();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_5_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_5 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[2 + stencil_1489, 2 + stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_0();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_6_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_6 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[stencil_1489, 1 + stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_222();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_7_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_7 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[1 + stencil_1489, 1 + stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_221();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_8_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_8 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[2 + stencil_1489, 1 + stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_220();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

inline hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_9_select(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_13_FIFO_buf1994_stencil_1489_merged1852_9 read pattern: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> stencil_13_FIFO_buf1994[stencil_1489, stencil_1488] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Read schedule : { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  // Write schedule: { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
  auto value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12 = stencil_13_FIFO_buf1994.stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_merged_banks_9.peek_442();
  return value_stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_13_FIFO_buf19942_write
//	stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12
inline void stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_write_bundle_write(hw_uint<32>& load_to_stencil_13_FIFO_buf19942_write, stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_13_ld1, int stencil_13_ld0, int dynamic_address) {
	hw_uint<32>  stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_res = load_to_stencil_13_FIFO_buf19942_write.extract<0, 31>();
	stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_write(stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_12_res, stencil_13_FIFO_buf1994, root, stencil_13_ld1, stencil_13_ld0, dynamic_address);
}

// stencil_1489_merged1852_read
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_3
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_4
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_5
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_6
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_7
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_8
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_9
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_10
//	stencil_13_FIFO_buf1994_stencil_1489_merged1852_11
inline hw_uint<288> stencil_13_FIFO_buf1994_stencil_1489_merged1852_read_bundle_read(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_3
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_4
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_5
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_6
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_7
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_8
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_9
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_10
    // stencil_13_FIFO_buf1994_stencil_1489_merged1852_11

	hw_uint<288> result;
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_3_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_3_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<0, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_3_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_4_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_4_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<32, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_4_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_5_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_5_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<64, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_5_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_6_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_6_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<96, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_6_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_7_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_7_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<128, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_7_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_8_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_8_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<160, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_8_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_9_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_9_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<192, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_9_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_10_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_10_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<224, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_10_res);
	hw_uint<32>  stencil_13_FIFO_buf1994_stencil_1489_merged1852_11_res = stencil_13_FIFO_buf1994_stencil_1489_merged1852_11_select(stencil_13_FIFO_buf1994, root, stencil_1488, stencil_1489, dynamic_address);
	set_at<256, 288>(result, stencil_13_FIFO_buf1994_stencil_1489_merged1852_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_14_stencil_1489_merged1852_2_to_stencil_14_store_to_stencil_14_to_gp_920565_1_cache {
	// RAM Box: {[0, 217], [0, 217]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_14_cache {
  // # of banks: 1
  stencil_14_stencil_1489_merged1852_2_to_stencil_14_store_to_stencil_14_to_gp_920565_1_cache stencil_14_stencil_1489_merged1852_2_to_stencil_14_store_to_stencil_14_to_gp_920565_1;
};



inline void stencil_14_stencil_1489_merged1852_2_write(hw_uint<32> & stencil_14_stencil_1489_merged1852_2, stencil_14_cache& stencil_14, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
  stencil_14.stencil_14_stencil_1489_merged1852_2_to_stencil_14_store_to_stencil_14_to_gp_920565_1.push(stencil_14_stencil_1489_merged1852_2);
}

inline hw_uint<32>  stencil_14_store_to_stencil_14_to_gp_920565_1_select(stencil_14_cache& stencil_14, int root, int stencil_14_ld4, int stencil_14_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_store_to_stencil_14_to_gp_920565_1 read pattern: { store_to_stencil_14_to_gp_920565[root = 0, stencil_14_ld4, stencil_14_ld3] -> stencil_14[stencil_14_ld3, stencil_14_ld4] : 0 <= stencil_14_ld4 <= 217 and 0 <= stencil_14_ld3 <= 217 }
  // Read schedule : { store_to_stencil_14_to_gp_920565[root = 0, stencil_14_ld4, stencil_14_ld3] -> [2 + stencil_14_ld4, 2 + stencil_14_ld3, 2] : 0 <= stencil_14_ld4 <= 217 and 0 <= stencil_14_ld3 <= 217 }
  // Write schedule: { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
  auto value_stencil_14_stencil_1489_merged1852_2 = stencil_14.stencil_14_stencil_1489_merged1852_2_to_stencil_14_store_to_stencil_14_to_gp_920565_1.peek(/* one reader or all rams */ 0);
  return value_stencil_14_stencil_1489_merged1852_2;
  return 0;
}

// # of bundles = 2
// stencil_1489_merged1852_write
//	stencil_14_stencil_1489_merged1852_2
inline void stencil_14_stencil_1489_merged1852_write_bundle_write(hw_uint<32>& stencil_1489_merged1852_write, stencil_14_cache& stencil_14, int root, int stencil_1488, int stencil_1489, int dynamic_address) {
	hw_uint<32>  stencil_14_stencil_1489_merged1852_2_res = stencil_1489_merged1852_write.extract<0, 31>();
	stencil_14_stencil_1489_merged1852_2_write(stencil_14_stencil_1489_merged1852_2_res, stencil_14, root, stencil_1488, stencil_1489, dynamic_address);
}

// store_to_stencil_14_to_gp_920565_read
//	stencil_14_store_to_stencil_14_to_gp_920565_1
inline hw_uint<32> stencil_14_store_to_stencil_14_to_gp_920565_read_bundle_read(stencil_14_cache& stencil_14, int root, int stencil_14_ld4, int stencil_14_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_14_store_to_stencil_14_to_gp_920565_1

	hw_uint<32> result;
	hw_uint<32>  stencil_14_store_to_stencil_14_to_gp_920565_1_res = stencil_14_store_to_stencil_14_to_gp_920565_1_select(stencil_14, root, stencil_14_ld4, stencil_14_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_14_store_to_stencil_14_to_gp_920565_1_res);
	return result;
}

// Total re-use buffer capacity: 14144 bits


// Operation logic
inline void stencil_1489_merged1852(stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, stencil_14_cache& stencil_14, int root, int stencil_1488, int stencil_1489) {
  // Dynamic address computation

	// Consume: stencil_13_FIFO_buf1994
	auto stencil_13_FIFO_buf1994__lp_stencil_1489__p___m_45_rp___p___m_1_p_46_c________lp_stencil_1488__p___m_45_rp___p__1_p_46_value = stencil_13_FIFO_buf1994_stencil_1489_merged1852_read_bundle_read(stencil_13_FIFO_buf1994/* source_delay */, root, stencil_1488, stencil_1489, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1489_cu1850(stencil_13_FIFO_buf1994__lp_stencil_1489__p___m_45_rp___p___m_1_p_46_c________lp_stencil_1488__p___m_45_rp___p__1_p_46_value);
	// Produce: stencil_14
	stencil_14_stencil_1489_merged1852_write_bundle_write(/* arg names */compute_result, stencil_14, root, stencil_1488, stencil_1489, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_stencil_13_FIFO_buf19942(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_13_to_gp_82055, stencil_13_FIFO_buf1994_cache& stencil_13_FIFO_buf1994, int root, int stencil_13_ld1, int stencil_13_ld0) {
  // Dynamic address computation

	// Consume: stencil_13_to_gp_82055
	auto stencil_13_to_gp_82055_stencil_13_ld0_c__stencil_13_ld1_value = stencil_13_to_gp_82055.read();
	// Produce: stencil_13_FIFO_buf1994
	stencil_13_FIFO_buf1994_load_to_stencil_13_FIFO_buf19942_write_bundle_write(/* arg names */stencil_13_to_gp_82055_stencil_13_ld0_c__stencil_13_ld1_value, stencil_13_FIFO_buf1994, root, stencil_13_ld1, stencil_13_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_14_to_gp_920565(stencil_14_cache& stencil_14, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_14_to_gp_92056, int root, int stencil_14_ld4, int stencil_14_ld3) {
  // Dynamic address computation

	// Consume: stencil_14
	auto stencil_14_stencil_14_ld3_c__stencil_14_ld4_value = stencil_14_store_to_stencil_14_to_gp_920565_read_bundle_read(stencil_14/* source_delay */, root, stencil_14_ld4, stencil_14_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_14_to_gp_92056
	stencil_14_to_gp_92056.write(stencil_14_stencil_14_ld3_c__stencil_14_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1488_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_13_to_gp_82055, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_14_to_gp_92056) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1488__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_13_FIFO_buf1994_cache stencil_13_FIFO_buf1994;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_14_cache stencil_14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { store_to_stencil_14_to_gp_920565[root = 0, stencil_14_ld4, stencil_14_ld3] -> [2 + stencil_14_ld4, 2 + stencil_14_ld3, 2] : 0 <= stencil_14_ld4 <= 217 and 0 <= stencil_14_ld3 <= 217; load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219; stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
//   { store_to_stencil_14_to_gp_920565[root = 0, stencil_14_ld4, stencil_14_ld3] -> [2 + stencil_14_ld4, 2 + stencil_14_ld3, 2] : 0 <= stencil_14_ld4 <= 217 and 0 <= stencil_14_ld3 <= 217 }
// Condition for store_to_stencil_14_to_gp_920565(((-2 + i2 == 0) && (-2 + i0 >= 0) && (219 - i0 >= 0) && (-2 + i1 >= 0) && (219 - i1 >= 0)))
//   { load_to_stencil_13_FIFO_buf19942[root = 0, stencil_13_ld1, stencil_13_ld0] -> [stencil_13_ld1, stencil_13_ld0, 0] : 0 <= stencil_13_ld1 <= 219 and 0 <= stencil_13_ld0 <= 219 }
// Condition for load_to_stencil_13_FIFO_buf19942(((i2 == 0) && (i0 >= 0) && (219 - i0 >= 0) && (i1 >= 0) && (219 - i1 >= 0)))
//   { stencil_1489_merged1852[root = 0, stencil_1488, stencil_1489] -> [2 + stencil_1488, 2 + stencil_1489, 1] : 0 <= stencil_1488 <= 217 and 0 <= stencil_1489 <= 217 }
// Condition for stencil_1489_merged1852(((-1 + i2 == 0) && (-2 + i0 >= 0) && (219 - i0 >= 0) && (-2 + i1 >= 0) && (219 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 219; c0 += 1)
  for (int c1 = 0; c1 <= 219; c1 += 1) {
    load_to_stencil_13_FIFO_buf19942(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_1489_merged1852(0, c0 - 2, c1 - 2);
      store_to_stencil_14_to_gp_920565(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 219; c0 += 1)
	  for (int c1 = 0; c1 <= 219; c1 += 1) {
	    load_to_stencil_13_FIFO_buf19942(stencil_13_to_gp_82055 /* buf name */, stencil_13_FIFO_buf1994, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_1489_merged1852(stencil_13_FIFO_buf1994 /* buf name */, stencil_14, 0, c0 - 2, c1 - 2);
	      store_to_stencil_14_to_gp_920565(stencil_14 /* buf name */, stencil_14_to_gp_92056, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1488__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_13_to_gp_82055, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_14_to_gp_92056, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1488_(stencil_13_to_gp_82055, stencil_14_to_gp_92056);
  }
}
#include "hw_classes.h"

struct stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9_cache {
	// RAM Box: {[0, 217], [0, 217]}
	// Capacity: 439
	// # of read delays: 9
  // 0, 1, 2, 218, 219, 220, 436, 437, 438
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 215> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 215> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_217() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_218() {
		return f6;
	}

	inline hw_uint<32>  peek_219() {
		return f8;
	}

	inline hw_uint<32>  peek_220() {
		return f10;
	}

	inline hw_uint<32>  peek_435() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_436() {
		return f12;
	}

	inline hw_uint<32>  peek_437() {
		return f14;
	}

	inline hw_uint<32>  peek_438() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 215
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 215 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 215
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 215 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stencil_14_FIFO_buf1995_cache {
  // # of banks: 1
  stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9_cache stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9;
};



inline void stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_write(hw_uint<32> & stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12, stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_14_ld1, int stencil_14_ld0, int dynamic_address) {
  stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.push(stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12);
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_10_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_10 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[1 + stencil_1595, stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_437();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_11_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_11 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[2 + stencil_1595, stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_436();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_3_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_3 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[stencil_1595, 2 + stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_2();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_4_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_4 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[1 + stencil_1595, 2 + stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_1();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_5_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_5 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[2 + stencil_1595, 2 + stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_0();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_6_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_6 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[stencil_1595, 1 + stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_220();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_7_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_7 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[1 + stencil_1595, 1 + stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_219();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_8_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_8 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[2 + stencil_1595, 1 + stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_218();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

inline hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_9_select(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_14_FIFO_buf1995_stencil_1595_merged1858_9 read pattern: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> stencil_14_FIFO_buf1995[stencil_1595, stencil_1594] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Read schedule : { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  // Write schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
  auto value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12 = stencil_14_FIFO_buf1995.stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_merged_banks_9.peek_438();
  return value_stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12;
  return 0;
}

// # of bundles = 2
// load_to_stencil_14_FIFO_buf19952_write
//	stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12
inline void stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_write_bundle_write(hw_uint<32>& load_to_stencil_14_FIFO_buf19952_write, stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_14_ld1, int stencil_14_ld0, int dynamic_address) {
	hw_uint<32>  stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_res = load_to_stencil_14_FIFO_buf19952_write.extract<0, 31>();
	stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_write(stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_12_res, stencil_14_FIFO_buf1995, root, stencil_14_ld1, stencil_14_ld0, dynamic_address);
}

// stencil_1595_merged1858_read
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_3
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_4
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_5
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_6
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_7
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_8
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_9
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_10
//	stencil_14_FIFO_buf1995_stencil_1595_merged1858_11
inline hw_uint<288> stencil_14_FIFO_buf1995_stencil_1595_merged1858_read_bundle_read(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
  // # of ports in bundle: 9
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_3
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_4
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_5
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_6
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_7
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_8
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_9
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_10
    // stencil_14_FIFO_buf1995_stencil_1595_merged1858_11

	hw_uint<288> result;
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_3_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_3_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<0, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_3_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_4_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_4_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<32, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_4_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_5_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_5_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<64, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_5_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_6_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_6_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<96, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_6_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_7_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_7_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<128, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_7_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_8_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_8_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<160, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_8_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_9_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_9_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<192, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_9_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_10_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_10_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<224, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_10_res);
	hw_uint<32>  stencil_14_FIFO_buf1995_stencil_1595_merged1858_11_res = stencil_14_FIFO_buf1995_stencil_1595_merged1858_11_select(stencil_14_FIFO_buf1995, root, stencil_1594, stencil_1595, dynamic_address);
	set_at<256, 288>(result, stencil_14_FIFO_buf1995_stencil_1595_merged1858_11_res);
	return result;
}

#include "hw_classes.h"

struct stencil_15_stencil_1595_merged1858_2_to_stencil_15_store_to_stencil_15_to_gp_1020575_1_cache {
	// RAM Box: {[0, 215], [0, 215]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stencil_15_cache {
  // # of banks: 1
  stencil_15_stencil_1595_merged1858_2_to_stencil_15_store_to_stencil_15_to_gp_1020575_1_cache stencil_15_stencil_1595_merged1858_2_to_stencil_15_store_to_stencil_15_to_gp_1020575_1;
};



inline void stencil_15_stencil_1595_merged1858_2_write(hw_uint<32> & stencil_15_stencil_1595_merged1858_2, stencil_15_cache& stencil_15, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
  stencil_15.stencil_15_stencil_1595_merged1858_2_to_stencil_15_store_to_stencil_15_to_gp_1020575_1.push(stencil_15_stencil_1595_merged1858_2);
}

inline hw_uint<32>  stencil_15_store_to_stencil_15_to_gp_1020575_1_select(stencil_15_cache& stencil_15, int root, int stencil_15_ld4, int stencil_15_ld3, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stencil_15_store_to_stencil_15_to_gp_1020575_1 read pattern: { store_to_stencil_15_to_gp_1020575[root = 0, stencil_15_ld4, stencil_15_ld3] -> stencil_15[stencil_15_ld3, stencil_15_ld4] : 0 <= stencil_15_ld4 <= 215 and 0 <= stencil_15_ld3 <= 215 }
  // Read schedule : { store_to_stencil_15_to_gp_1020575[root = 0, stencil_15_ld4, stencil_15_ld3] -> [2 + stencil_15_ld4, 2 + stencil_15_ld3, 2] : 0 <= stencil_15_ld4 <= 215 and 0 <= stencil_15_ld3 <= 215 }
  // Write schedule: { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
  auto value_stencil_15_stencil_1595_merged1858_2 = stencil_15.stencil_15_stencil_1595_merged1858_2_to_stencil_15_store_to_stencil_15_to_gp_1020575_1.peek(/* one reader or all rams */ 0);
  return value_stencil_15_stencil_1595_merged1858_2;
  return 0;
}

// # of bundles = 2
// stencil_1595_merged1858_write
//	stencil_15_stencil_1595_merged1858_2
inline void stencil_15_stencil_1595_merged1858_write_bundle_write(hw_uint<32>& stencil_1595_merged1858_write, stencil_15_cache& stencil_15, int root, int stencil_1594, int stencil_1595, int dynamic_address) {
	hw_uint<32>  stencil_15_stencil_1595_merged1858_2_res = stencil_1595_merged1858_write.extract<0, 31>();
	stencil_15_stencil_1595_merged1858_2_write(stencil_15_stencil_1595_merged1858_2_res, stencil_15, root, stencil_1594, stencil_1595, dynamic_address);
}

// store_to_stencil_15_to_gp_1020575_read
//	stencil_15_store_to_stencil_15_to_gp_1020575_1
inline hw_uint<32> stencil_15_store_to_stencil_15_to_gp_1020575_read_bundle_read(stencil_15_cache& stencil_15, int root, int stencil_15_ld4, int stencil_15_ld3, int dynamic_address) {
  // # of ports in bundle: 1
    // stencil_15_store_to_stencil_15_to_gp_1020575_1

	hw_uint<32> result;
	hw_uint<32>  stencil_15_store_to_stencil_15_to_gp_1020575_1_res = stencil_15_store_to_stencil_15_to_gp_1020575_1_select(stencil_15, root, stencil_15_ld4, stencil_15_ld3, dynamic_address);
	set_at<0, 32>(result, stencil_15_store_to_stencil_15_to_gp_1020575_1_res);
	return result;
}

// Total re-use buffer capacity: 14016 bits


// Operation logic
inline void load_to_stencil_14_FIFO_buf19952(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_14_to_gp_92056, stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, int root, int stencil_14_ld1, int stencil_14_ld0) {
  // Dynamic address computation

	// Consume: stencil_14_to_gp_92056
	auto stencil_14_to_gp_92056_stencil_14_ld0_c__stencil_14_ld1_value = stencil_14_to_gp_92056.read();
	// Produce: stencil_14_FIFO_buf1995
	stencil_14_FIFO_buf1995_load_to_stencil_14_FIFO_buf19952_write_bundle_write(/* arg names */stencil_14_to_gp_92056_stencil_14_ld0_c__stencil_14_ld1_value, stencil_14_FIFO_buf1995, root, stencil_14_ld1, stencil_14_ld0, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stencil_1595_merged1858(stencil_14_FIFO_buf1995_cache& stencil_14_FIFO_buf1995, stencil_15_cache& stencil_15, int root, int stencil_1594, int stencil_1595) {
  // Dynamic address computation

	// Consume: stencil_14_FIFO_buf1995
	auto stencil_14_FIFO_buf1995__lp_stencil_1595__p___m_44_rp___p___m_1_p_45_c________lp_stencil_1594__p___m_44_rp___p__1_p_45_value = stencil_14_FIFO_buf1995_stencil_1595_merged1858_read_bundle_read(stencil_14_FIFO_buf1995/* source_delay */, root, stencil_1594, stencil_1595, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stencil_1595_cu1856(stencil_14_FIFO_buf1995__lp_stencil_1595__p___m_44_rp___p___m_1_p_45_c________lp_stencil_1594__p___m_44_rp___p__1_p_45_value);
	// Produce: stencil_15
	stencil_15_stencil_1595_merged1858_write_bundle_write(/* arg names */compute_result, stencil_15, root, stencil_1594, stencil_1595, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void store_to_stencil_15_to_gp_1020575(stencil_15_cache& stencil_15, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */stencil_15_to_gp_102057, int root, int stencil_15_ld4, int stencil_15_ld3) {
  // Dynamic address computation

	// Consume: stencil_15
	auto stencil_15_stencil_15_ld3_c__stencil_15_ld4_value = stencil_15_store_to_stencil_15_to_gp_1020575_read_bundle_read(stencil_15/* source_delay */, root, stencil_15_ld4, stencil_15_ld3, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: stencil_15_to_gp_102057
	stencil_15_to_gp_102057.write(stencil_15_stencil_15_ld3_c__stencil_15_ld4_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_stencil_1594_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_14_to_gp_92056, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_15_to_gp_102057) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_stencil_1594__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  stencil_14_FIFO_buf1995_cache stencil_14_FIFO_buf1995;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stencil_15_cache stencil_15;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217; store_to_stencil_15_to_gp_1020575[root = 0, stencil_15_ld4, stencil_15_ld3] -> [2 + stencil_15_ld4, 2 + stencil_15_ld3, 2] : 0 <= stencil_15_ld4 <= 215 and 0 <= stencil_15_ld3 <= 215; stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
//   { load_to_stencil_14_FIFO_buf19952[root = 0, stencil_14_ld1, stencil_14_ld0] -> [stencil_14_ld1, stencil_14_ld0, 0] : 0 <= stencil_14_ld1 <= 217 and 0 <= stencil_14_ld0 <= 217 }
// Condition for load_to_stencil_14_FIFO_buf19952(((i2 == 0) && (i0 >= 0) && (217 - i0 >= 0) && (i1 >= 0) && (217 - i1 >= 0)))
//   { store_to_stencil_15_to_gp_1020575[root = 0, stencil_15_ld4, stencil_15_ld3] -> [2 + stencil_15_ld4, 2 + stencil_15_ld3, 2] : 0 <= stencil_15_ld4 <= 215 and 0 <= stencil_15_ld3 <= 215 }
// Condition for store_to_stencil_15_to_gp_1020575(((-2 + i2 == 0) && (-2 + i0 >= 0) && (217 - i0 >= 0) && (-2 + i1 >= 0) && (217 - i1 >= 0)))
//   { stencil_1595_merged1858[root = 0, stencil_1594, stencil_1595] -> [2 + stencil_1594, 2 + stencil_1595, 1] : 0 <= stencil_1594 <= 215 and 0 <= stencil_1595 <= 215 }
// Condition for stencil_1595_merged1858(((-1 + i2 == 0) && (-2 + i0 >= 0) && (217 - i0 >= 0) && (-2 + i1 >= 0) && (217 - i1 >= 0)))

  /*
for (int c0 = 0; c0 <= 217; c0 += 1)
  for (int c1 = 0; c1 <= 217; c1 += 1) {
    load_to_stencil_14_FIFO_buf19952(0, c0, c1);
    if (c0 >= 2 && c1 >= 2) {
      stencil_1595_merged1858(0, c0 - 2, c1 - 2);
      store_to_stencil_15_to_gp_1020575(0, c0 - 2, c1 - 2);
    }
  }

  */
	for (int c0 = 0; c0 <= 217; c0 += 1)
	  for (int c1 = 0; c1 <= 217; c1 += 1) {
	    load_to_stencil_14_FIFO_buf19952(stencil_14_to_gp_92056 /* buf name */, stencil_14_FIFO_buf1995, 0, c0, c1);
	    if (c0 >= 2 && c1 >= 2) {
	      stencil_1595_merged1858(stencil_14_FIFO_buf1995 /* buf name */, stencil_15, 0, c0 - 2, c1 - 2);
	      store_to_stencil_15_to_gp_1020575(stencil_15 /* buf name */, stencil_15_to_gp_102057, 0, c0 - 2, c1 - 2);
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void Extracted_stencil_1594__wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_14_to_gp_92056, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */stencil_15_to_gp_102057, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    Extracted_stencil_1594_(stencil_14_to_gp_92056, stencil_15_to_gp_102057);
  }
}
// Driver function
void sc_dyn(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_oc, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("sc_dyn_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream<hw_uint<32> > in_to_gp_22049;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in_to_gp_22049.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_59_to_gp_12105;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_59_to_gp_12105.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_15_to_gp_102057;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_15_to_gp_102057.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_16_to_gp_112058;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_16_to_gp_112058.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_17_to_gp_122059;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_17_to_gp_122059.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_18_to_gp_132060;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_18_to_gp_132060.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_19_to_gp_142061;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_19_to_gp_142061.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_20_to_gp_152063;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_20_to_gp_152063.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_21_to_gp_172064;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_21_to_gp_172064.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_1_to_gp_162051;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_1_to_gp_162051.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_2_to_gp_282062;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_2_to_gp_282062.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_22_to_gp_182065;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_22_to_gp_182065.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_23_to_gp_192066;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_23_to_gp_192066.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_24_to_gp_202067;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_24_to_gp_202067.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_0_to_gp_42050;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_0_to_gp_42050.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_25_to_gp_212068;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_25_to_gp_212068.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_26_to_gp_222069;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_26_to_gp_222069.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_27_to_gp_232070;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_27_to_gp_232070.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_28_to_gp_242071;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_28_to_gp_242071.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_29_to_gp_252072;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_29_to_gp_252072.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_30_to_gp_262074;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_30_to_gp_262074.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_31_to_gp_272075;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_31_to_gp_272075.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_32_to_gp_292076;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_32_to_gp_292076.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_3_to_gp_392073;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_3_to_gp_392073.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_33_to_gp_302077;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_33_to_gp_302077.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_9_to_gp_32109;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_9_to_gp_32109.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_10_to_gp_52052;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_10_to_gp_52052.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_34_to_gp_312078;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_34_to_gp_312078.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_35_to_gp_322079;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_35_to_gp_322079.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_36_to_gp_332080;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_36_to_gp_332080.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_37_to_gp_342081;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_37_to_gp_342081.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_38_to_gp_352082;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_38_to_gp_352082.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_39_to_gp_362083;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_39_to_gp_362083.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_40_to_gp_372085;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_40_to_gp_372085.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_41_to_gp_382086;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_41_to_gp_382086.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_42_to_gp_402087;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_42_to_gp_402087.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_4_to_gp_512084;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_4_to_gp_512084.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_43_to_gp_412088;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_43_to_gp_412088.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_44_to_gp_422089;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_44_to_gp_422089.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_45_to_gp_432090;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_45_to_gp_432090.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_46_to_gp_442091;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_46_to_gp_442091.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_47_to_gp_452092;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_47_to_gp_452092.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_48_to_gp_462093;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_48_to_gp_462093.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_49_to_gp_472094;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_49_to_gp_472094.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_50_to_gp_482096;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_50_to_gp_482096.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_51_to_gp_492097;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_51_to_gp_492097.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_52_to_gp_502098;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_52_to_gp_502098.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_11_to_gp_62053;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_11_to_gp_62053.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_53_to_gp_522099;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_53_to_gp_522099.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_5_to_gp_582095;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_5_to_gp_582095.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_54_to_gp_532100;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_54_to_gp_532100.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_55_to_gp_542101;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_55_to_gp_542101.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_56_to_gp_552102;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_56_to_gp_552102.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_57_to_gp_562103;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_57_to_gp_562103.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_58_to_gp_572104;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_58_to_gp_572104.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_6_to_gp_592106;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_6_to_gp_592106.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_7_to_gp_602107;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_7_to_gp_602107.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_12_to_gp_72054;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_12_to_gp_72054.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_8_to_gp_612108;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_8_to_gp_612108.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_13_to_gp_82055;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_13_to_gp_82055.values depth=1
#endif //__VIVADO_SYNTH__
  HWStream<hw_uint<32> > stencil_14_to_gp_92056;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=stencil_14_to_gp_92056.values depth=1
#endif //__VIVADO_SYNTH__


  Extracted_pw_math_in_oc01_(in_oc, in_to_gp_22049);
  Extracted_stencil_04_(in_to_gp_22049, stencil_0_to_gp_42050);
  Extracted_stencil_110_(stencil_0_to_gp_42050, stencil_1_to_gp_162051);
  Extracted_stencil_216_(stencil_1_to_gp_162051, stencil_2_to_gp_282062);
  Extracted_stencil_322_(stencil_2_to_gp_282062, stencil_3_to_gp_392073);
  Extracted_stencil_428_(stencil_3_to_gp_392073, stencil_4_to_gp_512084);
  Extracted_stencil_534_(stencil_4_to_gp_512084, stencil_5_to_gp_582095);
  Extracted_stencil_640_(stencil_5_to_gp_582095, stencil_6_to_gp_592106);
  Extracted_stencil_746_(stencil_6_to_gp_592106, stencil_7_to_gp_602107);
  Extracted_stencil_852_(stencil_7_to_gp_602107, stencil_8_to_gp_612108);
  Extracted_stencil_958_(stencil_8_to_gp_612108, stencil_9_to_gp_32109);
  Extracted_stencil_1064_(stencil_9_to_gp_32109, stencil_10_to_gp_52052);
  Extracted_stencil_1170_(stencil_10_to_gp_52052, stencil_11_to_gp_62053);
  Extracted_stencil_1276_(stencil_11_to_gp_62053, stencil_12_to_gp_72054);
  Extracted_stencil_1382_(stencil_12_to_gp_72054, stencil_13_to_gp_82055);
  Extracted_stencil_1488_(stencil_13_to_gp_82055, stencil_14_to_gp_92056);
  Extracted_stencil_1594_(stencil_14_to_gp_92056, stencil_15_to_gp_102057);
  Extracted_stencil_16100_(stencil_15_to_gp_102057, stencil_16_to_gp_112058);
  Extracted_stencil_17106_(stencil_16_to_gp_112058, stencil_17_to_gp_122059);
  Extracted_stencil_18112_(stencil_17_to_gp_122059, stencil_18_to_gp_132060);
  Extracted_stencil_19118_(stencil_18_to_gp_132060, stencil_19_to_gp_142061);
  Extracted_stencil_20124_(stencil_19_to_gp_142061, stencil_20_to_gp_152063);
  Extracted_stencil_21130_(stencil_20_to_gp_152063, stencil_21_to_gp_172064);
  Extracted_stencil_22136_(stencil_21_to_gp_172064, stencil_22_to_gp_182065);
  Extracted_stencil_23142_(stencil_22_to_gp_182065, stencil_23_to_gp_192066);
  Extracted_stencil_24148_(stencil_23_to_gp_192066, stencil_24_to_gp_202067);
  Extracted_stencil_25154_(stencil_24_to_gp_202067, stencil_25_to_gp_212068);
  Extracted_stencil_26160_(stencil_25_to_gp_212068, stencil_26_to_gp_222069);
  Extracted_stencil_27166_(stencil_26_to_gp_222069, stencil_27_to_gp_232070);
  Extracted_stencil_28172_(stencil_27_to_gp_232070, stencil_28_to_gp_242071);
  Extracted_stencil_29178_(stencil_28_to_gp_242071, stencil_29_to_gp_252072);
  Extracted_stencil_30184_(stencil_29_to_gp_252072, stencil_30_to_gp_262074);
  Extracted_stencil_31190_(stencil_30_to_gp_262074, stencil_31_to_gp_272075);
  Extracted_stencil_32196_(stencil_31_to_gp_272075, stencil_32_to_gp_292076);
  Extracted_stencil_33202_(stencil_32_to_gp_292076, stencil_33_to_gp_302077);
  Extracted_stencil_34208_(stencil_33_to_gp_302077, stencil_34_to_gp_312078);
  Extracted_stencil_35214_(stencil_34_to_gp_312078, stencil_35_to_gp_322079);
  Extracted_stencil_36220_(stencil_35_to_gp_322079, stencil_36_to_gp_332080);
  Extracted_stencil_37226_(stencil_36_to_gp_332080, stencil_37_to_gp_342081);
  Extracted_stencil_38232_(stencil_37_to_gp_342081, stencil_38_to_gp_352082);
  Extracted_stencil_39238_(stencil_38_to_gp_352082, stencil_39_to_gp_362083);
  Extracted_stencil_40244_(stencil_39_to_gp_362083, stencil_40_to_gp_372085);
  Extracted_stencil_41250_(stencil_40_to_gp_372085, stencil_41_to_gp_382086);
  Extracted_stencil_42256_(stencil_41_to_gp_382086, stencil_42_to_gp_402087);
  Extracted_stencil_43262_(stencil_42_to_gp_402087, stencil_43_to_gp_412088);
  Extracted_stencil_44268_(stencil_43_to_gp_412088, stencil_44_to_gp_422089);
  Extracted_stencil_45274_(stencil_44_to_gp_422089, stencil_45_to_gp_432090);
  Extracted_stencil_46280_(stencil_45_to_gp_432090, stencil_46_to_gp_442091);
  Extracted_stencil_47286_(stencil_46_to_gp_442091, stencil_47_to_gp_452092);
  Extracted_stencil_48292_(stencil_47_to_gp_452092, stencil_48_to_gp_462093);
  Extracted_stencil_49298_(stencil_48_to_gp_462093, stencil_49_to_gp_472094);
  Extracted_stencil_50304_(stencil_49_to_gp_472094, stencil_50_to_gp_482096);
  Extracted_stencil_51310_(stencil_50_to_gp_482096, stencil_51_to_gp_492097);
  Extracted_stencil_52316_(stencil_51_to_gp_492097, stencil_52_to_gp_502098);
  Extracted_stencil_53322_(stencil_52_to_gp_502098, stencil_53_to_gp_522099);
  Extracted_stencil_54328_(stencil_53_to_gp_522099, stencil_54_to_gp_532100);
  Extracted_stencil_55334_(stencil_54_to_gp_532100, stencil_55_to_gp_542101);
  Extracted_stencil_56340_(stencil_55_to_gp_542101, stencil_56_to_gp_552102);
  Extracted_stencil_57346_(stencil_56_to_gp_552102, stencil_57_to_gp_562103);
  Extracted_stencil_58352_(stencil_57_to_gp_562103, stencil_58_to_gp_572104);
  Extracted_stencil_59358_(stencil_58_to_gp_572104, stencil_59_to_gp_12105);
  Extracted_pw_math_stencil_59364365_(stencil_59_to_gp_12105, out);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void sc_dyn_wrapper(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */in_oc, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    sc_dyn(in_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in_oc03[root = 0, pw_math_in_oc01, pw_math_in_oc02] -> in_oc[pw_math_in_oc02, pw_math_in_oc01] : 0 <= pw_math_in_oc01 <= 247 and 0 <= pw_math_in_oc02 <= 247 }
const int pw_math_in_oc03_read_pipe0_num_transfers = 61504;
  // { pw_math_stencil_59364367[root = 0, pw_math_stencil_59364365, pw_math_stencil_59364366] -> out[pw_math_stencil_59364366, pw_math_stencil_59364365] : 0 <= pw_math_stencil_59364365 <= 127 and 0 <= pw_math_stencil_59364366 <= 127 }
const int pw_math_stencil_59364367_write_pipe0_num_transfers = 16384;


extern "C" {

void sc_dyn_accel(hw_uint<32>* pw_math_in_oc03_read_pipe0, hw_uint<32>* pw_math_stencil_59364367_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in_oc03_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_stencil_59364367_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = pw_math_in_oc03_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_stencil_59364367_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<32> > pw_math_in_oc03_read_pipe0_channel;
  static HWStream<hw_uint<32> > pw_math_stencil_59364367_write_pipe0_channel;

  burst_read<32>(pw_math_in_oc03_read_pipe0, pw_math_in_oc03_read_pipe0_channel, pw_math_in_oc03_read_pipe0_num_transfers*size);

  sc_dyn_wrapper(pw_math_in_oc03_read_pipe0_channel, pw_math_stencil_59364367_write_pipe0_channel, size);

  burst_write<32>(pw_math_stencil_59364367_write_pipe0, pw_math_stencil_59364367_write_pipe0_channel, pw_math_stencil_59364367_write_pipe0_num_transfers*size);
}

}
extern "C" {

void sc_dyn_rdai(HWStream<hw_uint<32> >& pw_math_in_oc03_read_pipe0, HWStream<hw_uint<32> >&  pw_math_stencil_59364367_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in_oc03_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_stencil_59364367_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  sc_dyn(pw_math_in_oc03_read_pipe0, pw_math_stencil_59364367_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

