strict digraph "" {
	node [label="\N"];
	"3922:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5596290>",
		fillcolor=springgreen,
		label="3922:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3924:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b55962d0>",
		fillcolor=springgreen,
		label="3924:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3922:IF" -> "3924:IF"	 [cond="['rd_first']",
		label="!(rd_first)",
		lineno=3922];
	"3922:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5596650>",
		fillcolor=firebrick,
		label="3922:NS
send_data_r <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5596650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3922:IF" -> "3922:NS"	 [cond="['rd_first']",
		label=rd_first,
		lineno=3922];
	"3924:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5596310>",
		fillcolor=firebrick,
		label="3924:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5596310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3924:IF" -> "3924:NS"	 [cond="['sizd_c', 'rd_next', 'sizd_is_zero_d']",
		label="((sizd_c == 14'h1) && rd_next || sizd_is_zero_d)",
		lineno=3924];
	"Leaf_3918:AL"	 [def_var="['send_data_r']",
		label="Leaf_3918:AL"];
	"3922:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3920:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5596950>",
		fillcolor=springgreen,
		label="3920:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3920:IF" -> "3922:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=3920];
	"3920:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55967d0>",
		fillcolor=firebrick,
		label="3920:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55967d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3920:IF" -> "3920:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=3920];
	"3920:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3924:NS" -> "Leaf_3918:AL"	 [cond="[]",
		lineno=None];
	"3918:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5596a10>",
		clk_sens=True,
		fillcolor=gold,
		label="3918:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'rd_next', 'sizd_is_zero_d', 'sizd_c', 'rd_first']"];
	"3918:AL" -> "3920:IF"	 [cond="[]",
		lineno=None];
}
