# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../GP_z_parametrem.srcs/sources_1/new/BRMKA.vhd" \
"../../../../GP_z_parametrem.srcs/sources_1/new/RINGOSCN.vhd" \
"../../../../GP_z_parametrem.srcs/sim_1/new/Test.vhd" \

# Do not sort compile order
nosort
