<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_631" tag="SCHEDULE" content="Option &apos;relax_ii_for_timing&apos; is enabled, will increase II to preserve clock frequency constraints."/>
	<Message severity="WARNING" prefix="[HLS 200-40]" key="HLS_40_1310" tag="" content="Cannot find source file src/axiDataMoverReadWriteConverter/readWriteConverterOffset.cpp; skipping it."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp&apos; ..."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;memWrCmd&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;memWrData&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;dmWrCmd&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;dmWrData&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;dmWrStatus&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;dmRdStatus&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;memRdData&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;dmRdCmd&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;dmRdData&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="WARNING" prefix="[HLS 200-41]" key="HLS_41_1434" tag="" content="Resource core &apos;AXIS&apos; on port &apos;&amp;memRdCmd&apos; is deprecated. Please use the interface directive to specify the AXI interface."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 438.020 ; gain = 0.145 ; free physical = 55792 ; free virtual = 176631"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 438.020 ; gain = 0.145 ; free physical = 55792 ; free virtual = 176631"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 438.414 ; gain = 0.539 ; free physical = 55773 ; free virtual = 176619"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 566.355 ; gain = 128.480 ; free physical = 55764 ; free virtual = 176611"/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;memWrCmd.V&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:31) into a 40-bit variable."/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;dmWrCmd.V&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:32) into a 72-bit variable."/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;dmWrData.V&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:32) into a 577-bit variable."/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;memRdCmd.V&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:33) into a 40-bit variable."/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;dmRdCmd.V&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:33) into a 72-bit variable."/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;dmRdData.V&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:34) into a 577-bit variable."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 566.355 ; gain = 128.480 ; free physical = 55733 ; free virtual = 176582"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 566.355 ; gain = 128.480 ; free physical = 55731 ; free virtual = 176580"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;readWriteConverterOffset&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;readWriteConverterOffset&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;readWriteConverterOffset&apos;."/>
	<Message severity="WARNING" prefix="[SCHED 204-68]" key="SCHED_CARRIED_CONSTRAINT_NOT_MET_32" tag="LOOP,SDX_LOOP,SCHEDULE" content="The II Violation in module &apos;readWriteConverterOffset&apos;: Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port &apos;memReadCmd_V_address&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:175) and fifo request on port &apos;memReadCmd_V_address&apos; (src/axiDataMoverReadWriteConverterOffset/readWriteConverterOffset.cpp:121)."/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_44" tag="" content="Pipelining result : Target II = 1, Final II = 2, Depth = 2."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 15.34 seconds; current allocated memory: 96.755 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.07 seconds; current allocated memory: 97.696 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;readWriteConverterOffset&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/memWrCmd_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/memWrData_V_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmWrCmd_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmWrData_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmWrStatus_V_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/memRdCmd_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/memRdData_V_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmRdCmd_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmRdData_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmRdStatus_V_V&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmRdAddrPosted_V&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;readWriteConverterOffset/dmWrAddrPosted_V&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;readWriteConverterOffset&apos; to &apos;ap_ctrl_none&apos;."/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;readWriteConverterOffset/dmWrAddrPosted_V&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;readWriteConverterOffset&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.1 seconds; current allocated memory: 98.804 MB."/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;aggregateMemCmdType_s_0_U(fifo_w1_d16_A)&apos; using Shift Registers."/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;memWriteCmd_V_addres_U(fifo_w32_d16_A)&apos; using Shift Registers."/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;memWriteCmd_V_count_s_U(fifo_w8_d16_A)&apos; using Shift Registers."/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;memReadCmd_V_address_U(fifo_w32_d16_A)&apos; using Shift Registers."/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;memReadCmd_V_count_V_U(fifo_w8_d16_A)&apos; using Shift Registers."/>
	<Message severity="WARNING" prefix="[IMPL 213-402]" key="IMPL_402_1768" tag="" content="The data fields of packed port &apos;dmRdCmd_V&apos; are mapped to TDATA by default. Please use the &apos;port_map&apos; option of the resource directive to specify mapping to individual AXI4-Stream ports."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmRdData_V.data&apos; is mapped to &apos;TDATA&apos; by default."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmRdData_V.keep&apos; is mapped to &apos;TKEEP&apos; by default."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmRdData_V.last&apos; is mapped to &apos;TLAST&apos; by default."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmRdStatus_V_V&apos; is mapped to &apos;TDATA&apos; by default."/>
	<Message severity="WARNING" prefix="[IMPL 213-402]" key="IMPL_402_1768" tag="" content="The data fields of packed port &apos;dmWrCmd_V&apos; are mapped to TDATA by default. Please use the &apos;port_map&apos; option of the resource directive to specify mapping to individual AXI4-Stream ports."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmWrData_V.data&apos; is mapped to &apos;TDATA&apos; by default."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmWrData_V.keep&apos; is mapped to &apos;TKEEP&apos; by default."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmWrData_V.last&apos; is mapped to &apos;TLAST&apos; by default."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;dmWrStatus_V_V&apos; is mapped to &apos;TDATA&apos; by default."/>
	<Message severity="WARNING" prefix="[IMPL 213-402]" key="IMPL_402_1768" tag="" content="The data fields of packed port &apos;memRdCmd_V&apos; are mapped to TDATA by default. Please use the &apos;port_map&apos; option of the resource directive to specify mapping to individual AXI4-Stream ports."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;memRdData_V_V&apos; is mapped to &apos;TDATA&apos; by default."/>
	<Message severity="WARNING" prefix="[IMPL 213-402]" key="IMPL_402_1768" tag="" content="The data fields of packed port &apos;memWrCmd_V&apos; are mapped to TDATA by default. Please use the &apos;port_map&apos; option of the resource directive to specify mapping to individual AXI4-Stream ports."/>
	<Message severity="INFO" prefix="[IMPL 213-200]" key="IMPL_200_1804" tag="" content="Port &apos;memWrData_V_V&apos; is mapped to &apos;TDATA&apos; by default."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 566.355 ; gain = 128.480 ; free physical = 55717 ; free virtual = 176573"/>
	<Message severity="INFO" prefix="[SYSC 207-301]" key="SYSC_301_1065" tag="" content="Generating SystemC RTL for readWriteConverterOffset."/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for readWriteConverterOffset."/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for readWriteConverterOffset."/>
</Messages>
