<html><head><title>Schedule for function jesd_tx</title><link rel="stylesheet" type="text/css" href="../../hive.css" />
<script type="text/javascript" src="../../sched.js" ></script>
<link rel="stylesheet" type="text/css" href="../../sched.css" />
</head>
<body>
<br><a name="si">Schedule for function jesd_tx.</a><br><br>
<table cellpadding="2" border="1" cellspacing="0" style="text-align: left;">
<tbody>
<tr class="evenrow"><td rowspan=3><code><a name="_cycle_0">0</a></code></td><td><pre><code><a name="label_n64600"></a><b>s_pass</b><i>:bp_s1_psu</i></td><td><pre><code><i>bp_rf1[1]</i>:from:<a href="sched.html#_cycle_0">0</a> <big><b>to</b></big> <i>bp_rf0[1]</i>:to:<a href="sched.html#_cycle_79">79</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n6500"></a><b>s_imm</b><i>:bp_s0_psu</i></td><td><pre><code>#0 <big><b>to</b></big> {<i>bp_rf1[2]</i> <i>bp_rf0[2]</i>}:to:<a href="sched.html#_cycle_1">1</a>-<a href="sched.html#_cycle_7">7</a>,<a href="sched.html#_cycle_23">23</a>,<a href="sched.html#_cycle_27">27</a>,<a href="sched.html#_cycle_31">31</a>,<a href="sched.html#_cycle_82">82</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n7100"></a><b>s_imm</b><i>:simd0_vcom0_spsu</i></td><td><pre><code>#3 <big><b>to</b></big> <i>bp_rf1[3]</i>:to:<a href="sched.html#_cycle_1">1</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=2><code><a name="_cycle_1">1</a></code></td><td><pre><code><a name="label_n7300"></a><b>s_imm</b><i>:simd0_vlsu1_spsu</i></td><td><pre><code>#2048 <big><b>to</b></big> <i>bp_rf1[8]</i>:to:<a href="sched.html#_cycle_2">2</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n7200"></a><b>s_xsto_32_i</b><i>:bp_s1_lsu_mt</i></td><td><pre><code><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a><b>, </b>#3<b>, </b><i>bp_rf1[3]</i>:from:<a href="sched.html#_cycle_0">0</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=2><code><a name="_cycle_2">2</a></code></td><td><pre><code><a name="label_n7500"></a><b>s_imm</b><i>:simd0_vlsu0_spsu</i></td><td><pre><code>#1 <big><b>to</b></big> <i>bp_rf1[4]</i>:to:<a href="sched.html#_cycle_3">3</a>,<a href="sched.html#_cycle_23">23</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n7400"></a><b>s_xsto_32_i</b><i>:bp_s1_lsu_mt</i></td><td><pre><code><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a><b>, </b>#4<b>, </b><i>bp_rf1[8]</i>:from:<a href="sched.html#_cycle_1">1</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=2><code><a name="_cycle_3">3</a></code></td><td><pre><code><a name="label_n7700"></a><b>s_imm</b><i>:bp_s0_psu</i></td><td><pre><code>#16424 <big><b>to</b></big> <i>bp_rf1[31]</i>:to:<a href="sched.html#_cycle_4">4</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n7600"></a><b>s_xsto_32_i</b><i>:bp_s1_lsu_mt</i></td><td><pre><code><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a><b>, </b>#6<b>, </b><i>bp_rf1[4]</i>:from:<a href="sched.html#_cycle_2">2</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=2><code><a name="_cycle_4">4</a></code></td><td><pre><code><a name="label_n6600"></a><b>s_imm_u</b><i>:simd0_vlsu1_spsu</i></td><td><pre><code>#@g_host_indicator <big><b>to</b></big> <i>bp_rf1[5]</i>:to:<a href="sched.html#_cycle_5">5</a>,<a href="sched.html#_cycle_8">8</a> <span class="code">114:_host_indicator = 0;...) + j]); </span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n7800"></a><b>s_xsto_32_i</b><i>:bp_s1_lsu_mt</i></td><td><pre><code><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a><b>, </b>#7<b>, </b><i>bp_rf1[31]</i>:from:<a href="sched.html#_cycle_3">3</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=3><code><a name="_cycle_5">5</a></code></td><td><pre><code><a name="label_n7900"></a><b>s_imm</b><i>:simd0_vcom0_spsu</i></td><td><pre><code>#48879 <big><b>to</b></big> <i>simd0_vlsu0_srf0[1]</i>:to:<a href="sched.html#_cycle_6">6</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n6800"></a><b>s_imm_u</b><i>:bp_s0_psu</i></td><td><pre><code>#@g_vex_exit <big><b>to</b></big> <i>bp_rf1[3]</i>:to:<a href="sched.html#_cycle_6">6</a>,<a href="sched.html#_cycle_16">16</a>,<a href="sched.html#_cycle_71">71</a> <span class="code">115:_vex_exit = 0;  OP... g_dest_bu</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n6700"></a><b>s_sto_32_i</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[5]</i>:from:<a href="sched.html#_cycle_4">4</a><b>, </b>#0<b>, </b><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=2><code><a name="_cycle_6">6</a></code></td><td><pre><code><a name="label_n8000"></a><b>s_immh</b><i>:simd0_vlsu0_spsu</i></td><td><pre><code>#57005<b>, </b><i>simd0_vlsu0_srf0[1]</i>:from:<a href="sched.html#_cycle_5">5</a> <big><b>to</b></big> {<i>bp_rf1[7]</i> <i>bp_rf0[0]</i>}:to:<a href="sched.html#_cycle_7">7</a>,<a href="sched.html#_cycle_58">58</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n6900"></a><b>s_sto_32_i</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[3]</i>:from:<a href="sched.html#_cycle_5">5</a><b>, </b>#0<b>, </b><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_7">7</a></code></td><td><pre><code><a name="label_n8100"></a><b>s_xsto_32_i</b><i>:bp_s1_lsu_mt</i></td><td><pre><code><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a><b>, </b>#8<b>, </b><i>bp_rf1[7]</i>:from:<a href="sched.html#_cycle_6">6</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_8">8</a></code></td><td><pre><code><a name="label_n8300"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[5]</i>:from:<a href="sched.html#_cycle_4">4</a><b>, </b>#0</td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_9">9</a></code></td><td><pre><code><a name="label_n8301"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_10">10</a></code></td><td><pre><code><a name="label_n8302"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_11">11</a></code></td><td><pre><code><a name="label_n8303"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>bp_rf0[3]</i>:to:<a href="sched.html#_cycle_12">12</a> <span class="code">120:hile (g_host_indicat...4_i(Any, g</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_12">12</a></code></td><td><pre><code><a name="label_n19500"></a><b>s_jmpz_i</b><i>:bp_s0_bru</i></td><td><pre><code>#jesd_tx.1<b>, </b><i>bp_rf0[3]</i>:from:<a href="sched.html#_cycle_11">11</a> <big><b>to</b></big> <i>bp_pc[0]</i>:to:<a href="sched.html#_cycle_15">15</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_16">16</a></code></td><td><pre><code><a name="label_n9100"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[3]</i>:from:<a href="sched.html#_cycle_5">5</a><b>, </b>#0</td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_17">17</a></code></td><td><pre><code><a name="label_n9101"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_18">18</a></code></td><td><pre><code><a name="label_n9102"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_19">19</a></code></td><td><pre><code><a name="label_n9103"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>bp_rf0[3]</i>:to:<a href="sched.html#_cycle_20">20</a> <span class="code">127:hile(g_vex_exit == 0...ddress, of</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_20">20</a></code></td><td><pre><code><a name="label_n19300"></a><b>s_jmpnz_i</b><i>:bp_s0_bru</i></td><td><pre><code>#jesd_tx.7<b>, </b><i>bp_rf0[3]</i>:from:<a href="sched.html#_cycle_19">19</a> <big><b>to</b></big> <i>bp_pc[0]</i>:to:<a href="sched.html#_cycle_23">23</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_23">23</a></code></td><td><pre><code><a name="label_n8800"></a><b>s_xsto_32_i</b><i>:bp_s1_lsu_mt</i></td><td><pre><code><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a><b>, </b>#9<b>, </b><i>bp_rf1[4]</i>:from:<a href="sched.html#_cycle_2">2</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_24">24</a></code></td><td><pre><code><a name="label_n13000"></a><b>s_imm_u</b><i>:simd0_vcom0_spsu</i></td><td><pre><code>#@g_dest_buffer7_base <big><b>to</b></big> <i>bp_rf1[11]</i>:to:<a href="sched.html#_cycle_41">41</a>,<a href="sched.html#_cycle_49">49</a> <span class="code">141:e30</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=2><code><a name="_cycle_25">25</a></code></td><td><pre><code><a name="label_n17000"></a><b>s_imm_u</b><i>:bp_s0_psu</i></td><td><pre><code>#@g_debug <big><b>to</b></big> <i>bp_rf1[14]</i>:to:<a href="sched.html#_cycle_65">65</a>,<a href="sched.html#_cycle_70">70</a> <span class="code">150:e32</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n16200"></a><b>s_imm_u</b><i>:simd0_vlsu0_spsu</i></td><td><pre><code>#@g_timer_debug <big><b>to</b></big> <i>bp_rf1[12]</i>:to:<a href="sched.html#_cycle_54">54</a>,<a href="sched.html#_cycle_63">63</a> <span class="code">146:e34</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=3><code><a name="_cycle_26">26</a></code></td><td><pre><code><a name="label_n16700"></a><b>s_imm</b><i>:bp_s1_psu</i></td><td><pre><code>#57005 <big><b>to</b></big> <i>bp_rf1[13]</i>:to:<a href="sched.html#_cycle_63">63</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13100"></a><b>s_imm_u</b><i>:simd0_vlsu1_spsu</i></td><td><pre><code>#@vbuffer_7 <big><b>to</b></big> <i>simd0_vlsu1_srf0[8]</i>:to:<a href="sched.html#_cycle_41">41</a>,<a href="sched.html#_cycle_49">49</a> <span class="code">141:e37</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n9700"></a><b>s_imm_u</b><i>:simd0_vlsu0_spsu</i></td><td><pre><code>#@g_dest_buffer0_base <big><b>to</b></big> <i>bp_rf1[1]</i>:to:<a href="sched.html#_cycle_32">32</a>,<a href="sched.html#_cycle_42">42</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=3><code><a name="_cycle_27">27</a></code></td><td><pre><code><a name="label_n64900"></a><b>s_pass</b><i>:bp_s0_psu</i></td><td><pre><code><i>bp_rf0[2]</i>:from:<a href="sched.html#_cycle_0">0</a> <big><b>to</b></big> <i>bp_rf1[15]</i>:to:<a href="sched.html#_cycle_64">64</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10700"></a><b>s_imm_u</b><i>:simd0_vlsu1_spsu</i></td><td><pre><code>#@g_dest_buffer2_base <big><b>to</b></big> <i>bp_rf1[5]</i>:to:<a href="sched.html#_cycle_34">34</a>,<a href="sched.html#_cycle_44">44</a> <span class="code">135: v_xsto_1024_i(Any, ...; i++) end</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12100"></a><b>s_imm_u</b><i>:simd0_vlsu0_spsu</i></td><td><pre><code>#@vbuffer_5 <big><b>to</b></big> {<i>simd0_vlsu0_srf0[6]</i> <i>simd0_vlsu1_srf0[6]</i>}:to:<a href="sched.html#_cycle_35">35</a>,<a href="sched.html#_cycle_39">39</a> <span class="code">139:e44</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=3><code><a name="_cycle_28">28</a></code></td><td><pre><code><a name="label_n12600"></a><b>s_imm_u</b><i>:bp_s0_psu</i></td><td><pre><code>#@vbuffer_6 <big><b>to</b></big> {<i>simd0_vlsu0_srf0[7]</i> <i>simd0_vlsu1_srf0[7]</i>}:to:<a href="sched.html#_cycle_32">32</a>,<a href="sched.html#_cycle_48">48</a> <span class="code">140:e46</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12000"></a><b>s_imm_u</b><i>:simd0_vlsu1_spsu</i></td><td><pre><code>#@g_dest_buffer5_base <big><b>to</b></big> <i>bp_rf1[9]</i>:to:<a href="sched.html#_cycle_39">39</a>,<a href="sched.html#_cycle_47">47</a> <span class="code">139:e48</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10000"></a><b>s_imm_u</b><i>:bp_s1_psu</i></td><td><pre><code>#@vbuffer_1 <big><b>to</b></big> {<i>simd0_vlsu0_srf0[2]</i> <i>simd0_vlsu1_srf0[2]</i>}:to:<a href="sched.html#_cycle_33">33</a>,<a href="sched.html#_cycle_43">43</a> <span class="code">134: v_xsto_1024_i(Any, ...) { } g</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=4><code><a name="_cycle_29">29</a></code></td><td><pre><code><a name="label_n12500"></a><b>s_imm_u</b><i>:bp_s1_psu</i></td><td><pre><code>#@g_dest_buffer6_base <big><b>to</b></big> <i>bp_rf1[10]</i>:to:<a href="sched.html#_cycle_40">40</a>,<a href="sched.html#_cycle_48">48</a> <span class="code">140:e52</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11600"></a><b>s_imm_u</b><i>:simd0_vcom0_spsu</i></td><td><pre><code>#@vbuffer_4 <big><b>to</b></big> <i>simd0_vlsu1_srf0[5]</i>:to:<a href="sched.html#_cycle_37">37</a>,<a href="sched.html#_cycle_46">46</a> <span class="code">138:e54</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11500"></a><b>s_imm_u</b><i>:bp_s0_psu</i></td><td><pre><code>#@g_dest_buffer4_base <big><b>to</b></big> <i>bp_rf1[8]</i>:to:<a href="sched.html#_cycle_37">37</a>,<a href="sched.html#_cycle_46">46</a> <span class="code">138:e56</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11000"></a><b>s_imm_u</b><i>:simd0_vlsu0_spsu</i></td><td><pre><code>#@vbuffer_3 <big><b>to</b></big> {<i>simd0_vlsu0_srf0[5]</i> <i>simd0_vlsu1_srf0[4]</i>}:to:<a href="sched.html#_cycle_34">34</a>,<a href="sched.html#_cycle_45">45</a> <span class="code">136: v_xsto_1024_i(Any, ...D_STOP); /</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=4><code><a name="_cycle_30">30</a></code></td><td><pre><code><a name="label_n11200"></a><b>s_imm_u</b><i>:bp_s1_psu</i></td><td><pre><code>#@g_dest_buffer3_base <big><b>to</b></big> <i>bp_rf1[7]</i>:to:<a href="sched.html#_cycle_36">36</a>,<a href="sched.html#_cycle_45">45</a> <span class="code">136: v_xsto_1024_i(Any, ...D_STOP); /</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10200"></a><b>s_imm_u</b><i>:bp_s0_psu</i></td><td><pre><code>#@g_dest_buffer1_base <big><b>to</b></big> <i>bp_rf1[4]</i>:to:<a href="sched.html#_cycle_33">33</a>,<a href="sched.html#_cycle_43">43</a> <span class="code">134: v_xsto_1024_i(Any, ...) { } g</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10500"></a><b>s_imm_u</b><i>:simd0_vcom0_spsu</i></td><td><pre><code>#@vbuffer_2 <big><b>to</b></big> {<i>simd0_vlsu1_srf0[3]</i> <i>simd0_vlsu0_srf0[4]</i>}:to:<a href="sched.html#_cycle_34">34</a>,<a href="sched.html#_cycle_39">39</a> <span class="code">135: v_xsto_1024_i(Any, ...; i++) end</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n9500"></a><b>s_imm_u</b><i>:simd0_vlsu1_spsu</i></td><td><pre><code>#@vbuffer_0 <big><b>to</b></big> {<i>simd0_vlsu1_srf0[1]</i> <i>simd0_vlsu0_srf0[1]</i>}:to:<a href="sched.html#_cycle_32">32</a>,<a href="sched.html#_cycle_42">42</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_31">31</a></code></td><td><pre><code><a name="label_n9400"></a><b>s_shl_i</b><i>:bp_s0_shu</i></td><td><pre><code><i>bp_rf0[2]</i>:from:<a href="sched.html#_cycle_0">0</a>,<a href="sched.html#_cycle_64">64</a>,<a href="sched.html#_cycle_78">78</a><b>, </b>#8 <big><b>to</b></big> {<i>simd0_vlsu1_srf0[9]</i> <i>simd0_vlsu0_srf0[8]</i> <i>bp_rf0[31]</i>}:to:<a href="sched.html#_cycle_32">32</a>-<a href="sched.html#_cycle_34">34</a>,<a href="sched.html#_cycle_37">37</a>,<a href="sched.html#_cycle_39">39</a>,<a href="sched.html#_cycle_41">41</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=3><code><a name="_cycle_32">32</a></code></td><td><pre><code><a name="label_n9800"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[1]</i>:from:<a href="sched.html#_cycle_26">26</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n9600"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[1]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b><i>simd0_vlsu1_srf0[9]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12700"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[7]</i>:from:<a href="sched.html#_cycle_28">28</a><b>, </b><i>simd0_vlsu0_srf0[8]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=5><code><a name="_cycle_33">33</a></code></td><td><pre><code><a name="label_n9801"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10300"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[4]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n9601"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12701"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10100"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[2]</i>:from:<a href="sched.html#_cycle_28">28</a><b>, </b><i>simd0_vlsu0_srf0[8]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=9><code><a name="_cycle_34">34</a></code></td><td><pre><code><a name="label_n9802"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10301"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10800"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[5]</i>:from:<a href="sched.html#_cycle_27">27</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n9602"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12702"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10101"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10600"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[3]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b><i>simd0_vlsu1_srf0[9]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n11100"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[5]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b><i>simd0_vlsu0_srf0[8]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13500"></a><b>s_or_i</b><i>:bp_s0_lgu</i></td><td><pre><code><i>bp_rf0[31]</i>:from:<a href="sched.html#_cycle_31">31</a><b>, </b>#128 <big><b>to</b></big> {<i>simd0_vlsu0_srf0[23]</i> <i>simd0_vlsu1_srf0[31]</i>}:to:<a href="sched.html#_cycle_35">35</a>,<a href="sched.html#_cycle_39">39</a>,<a href="sched.html#_cycle_42">42</a>,<a href="sched.html#_cycle_43">43</a>,<a href="sched.html#_cycle_45">45</a>,<a href="sched.html#_cycle_46">46</a>,<a href="sched.html#_cycle_48">48</a>,<a href="sched.html#_cycle_49">49</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=9><code><a name="_cycle_35">35</a></code></td><td><pre><code><a name="label_n9803"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[9]</i>:to:<a href="sched.html#_cycle_36">36</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10302"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10801"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n9603"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[0]</i>:to:<a href="sched.html#_cycle_36">36</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12703"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[7]</i>:to:<a href="sched.html#_cycle_44">44</a> <span class="code">140:e87</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10102"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10601"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11101"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15100"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[6]</i>:from:<a href="sched.html#_cycle_27">27</a><b>, </b><i>simd0_vlsu0_srf0[23]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=8><code><a name="_cycle_36">36</a></code></td><td><pre><code><a name="label_n10303"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[10]</i>:to:<a href="sched.html#_cycle_37">37</a> <span class="code">134: v_xsto_1024_i(Any, ...) { } g</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10802"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n11300"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[7]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10103"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[1]</i>:to:<a href="sched.html#_cycle_37">37</a> <span class="code">134: v_xsto_1024_i(Any, ...) { } g</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10602"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n11102"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15101"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n9900"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[9]</i>:from:<a href="sched.html#_cycle_35">35</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[0]</i>:from:<a href="sched.html#_cycle_35">35</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=8><code><a name="_cycle_37">37</a></code></td><td><pre><code><a name="label_n10803"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[11]</i>:to:<a href="sched.html#_cycle_38">38</a> <span class="code">135: v_xsto_1024_i(Any, ...; i++) end</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11301"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11800"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[8]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11700"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[5]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b><i>simd0_vlsu1_srf0[9]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10603"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[2]</i>:to:<a href="sched.html#_cycle_38">38</a> <span class="code">135: v_xsto_1024_i(Any, ...; i++) end</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11103"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[3]</i>:to:<a href="sched.html#_cycle_40">40</a> <span class="code">136: v_xsto_1024_i(Any, ...D_STOP); /</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15102"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n10400"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[10]</i>:from:<a href="sched.html#_cycle_36">36</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[1]</i>:from:<a href="sched.html#_cycle_36">36</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=5><code><a name="_cycle_38">38</a></code></td><td><pre><code><a name="label_n11302"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n11801"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n11701"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15103"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[13]</i>:to:<a href="sched.html#_cycle_51">51</a> <span class="code">139:e93</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n10900"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[11]</i>:from:<a href="sched.html#_cycle_37">37</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[2]</i>:from:<a href="sched.html#_cycle_37">37</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=6><code><a name="_cycle_39">39</a></code></td><td><pre><code><a name="label_n11303"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[12]</i>:to:<a href="sched.html#_cycle_40">40</a> <span class="code">136: v_xsto_1024_i(Any, ...D_STOP); /</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11802"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12300"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[9]</i>:from:<a href="sched.html#_cycle_28">28</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11702"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12200"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[6]</i>:from:<a href="sched.html#_cycle_27">27</a><b>, </b><i>simd0_vlsu1_srf0[9]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14200"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[4]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b><i>simd0_vlsu0_srf0[23]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=7><code><a name="_cycle_40">40</a></code></td><td><pre><code><a name="label_n11803"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[19]</i>:to:<a href="sched.html#_cycle_41">41</a> <span class="code">138:e95</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12301"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12800"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[10]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n11703"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[5]</i>:to:<a href="sched.html#_cycle_41">41</a> <span class="code">138:e96</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12201"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14201"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n11400"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[12]</i>:from:<a href="sched.html#_cycle_39">39</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[3]</i>:from:<a href="sched.html#_cycle_37">37</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=7><code><a name="_cycle_41">41</a></code></td><td><pre><code><a name="label_n12302"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12801"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13300"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[11]</i>:from:<a href="sched.html#_cycle_24">24</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12202"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13200"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[8]</i>:from:<a href="sched.html#_cycle_26">26</a><b>, </b><i>simd0_vlsu1_srf0[9]</i>:from:<a href="sched.html#_cycle_31">31</a></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14202"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n11900"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[19]</i>:from:<a href="sched.html#_cycle_40">40</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[5]</i>:from:<a href="sched.html#_cycle_40">40</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=8><code><a name="_cycle_42">42</a></code></td><td><pre><code><a name="label_n12303"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[20]</i>:to:<a href="sched.html#_cycle_43">43</a> <span class="code">139:e97</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12802"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13301"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13700"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[1]</i>:from:<a href="sched.html#_cycle_26">26</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12203"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[6]</i>:to:<a href="sched.html#_cycle_43">43</a> <span class="code">139:e98</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13201"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14203"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[11]</i>:to:<a href="sched.html#_cycle_48">48</a> <span class="code">135: v_xsto_1024_i(Any, ...; i++) end</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13600"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[1]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b><i>simd0_vlsu0_srf0[23]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=8><code><a name="_cycle_43">43</a></code></td><td><pre><code><a name="label_n12803"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[21]</i>:to:<a href="sched.html#_cycle_44">44</a> <span class="code">140:e100</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13302"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13701"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14000"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[4]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13202"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13900"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[2]</i>:from:<a href="sched.html#_cycle_28">28</a><b>, </b><i>simd0_vlsu1_srf0[31]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13601"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n12400"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[20]</i>:from:<a href="sched.html#_cycle_42">42</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[6]</i>:from:<a href="sched.html#_cycle_42">42</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=8><code><a name="_cycle_44">44</a></code></td><td><pre><code><a name="label_n13303"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[22]</i>:to:<a href="sched.html#_cycle_45">45</a> <span class="code">141:e101</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13702"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14001"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14300"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[5]</i>:from:<a href="sched.html#_cycle_27">27</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13203"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[8]</i>:to:<a href="sched.html#_cycle_45">45</a> <span class="code">141:e102</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13901"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13602"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n12900"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[21]</i>:from:<a href="sched.html#_cycle_43">43</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[7]</i>:from:<a href="sched.html#_cycle_35">35</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=8><code><a name="_cycle_45">45</a></code></td><td><pre><code><a name="label_n13703"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[24]</i>:to:<a href="sched.html#_cycle_46">46</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14002"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14301"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14600"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[7]</i>:from:<a href="sched.html#_cycle_30">30</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14500"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[4]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b><i>simd0_vlsu1_srf0[31]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13902"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13603"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu0_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[9]</i>:to:<a href="sched.html#_cycle_46">46</a> <span class="code">133: v_xsto_1024_i(Any, ...were elaps</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n13400"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[22]</i>:from:<a href="sched.html#_cycle_44">44</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[8]</i>:from:<a href="sched.html#_cycle_44">44</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=8><code><a name="_cycle_46">46</a></code></td><td><pre><code><a name="label_n14003"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[25]</i>:to:<a href="sched.html#_cycle_47">47</a> <span class="code">134: v_xsto_1024_i(Any, ...) { } g</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14302"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14601"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14900"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[8]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14800"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[5]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b><i>simd0_vlsu1_srf0[31]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14501"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13903"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[10]</i>:to:<a href="sched.html#_cycle_47">47</a> <span class="code">134: v_xsto_1024_i(Any, ...) { } g</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n13800"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[24]</i>:from:<a href="sched.html#_cycle_45">45</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[9]</i>:from:<a href="sched.html#_cycle_45">45</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=7><code><a name="_cycle_47">47</a></code></td><td><pre><code><a name="label_n14303"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[26]</i>:to:<a href="sched.html#_cycle_48">48</a> <span class="code">135: v_xsto_1024_i(Any, ...; i++) end</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14602"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14901"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15200"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[9]</i>:from:<a href="sched.html#_cycle_28">28</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14801"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14502"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14100"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[25]</i>:from:<a href="sched.html#_cycle_46">46</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[10]</i>:from:<a href="sched.html#_cycle_46">46</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=8><code><a name="_cycle_48">48</a></code></td><td><pre><code><a name="label_n14603"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[13]</i>:to:<a href="sched.html#_cycle_49">49</a> <span class="code">136: v_xsto_1024_i(Any, ...D_STOP); /</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14902"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15201"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15500"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[10]</i>:from:<a href="sched.html#_cycle_29">29</a><b>, </b>#0</td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15400"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[7]</i>:from:<a href="sched.html#_cycle_28">28</a><b>, </b><i>simd0_vlsu1_srf0[31]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14802"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14503"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[4]</i>:to:<a href="sched.html#_cycle_49">49</a> <span class="code">136: v_xsto_1024_i(Any, ...D_STOP); /</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n14400"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[26]</i>:from:<a href="sched.html#_cycle_47">47</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[11]</i>:from:<a href="sched.html#_cycle_42">42</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=8><code><a name="_cycle_49">49</a></code></td><td><pre><code><a name="label_n14903"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[27]</i>:to:<a href="sched.html#_cycle_50">50</a> <span class="code">138:e110</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15202"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15501"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15800"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[11]</i>:from:<a href="sched.html#_cycle_24">24</a><b>, </b>#0</td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15700"></a><b>v_ldo_1024_0</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><i>simd0_vlsu1_srf0[8]</i>:from:<a href="sched.html#_cycle_26">26</a><b>, </b><i>simd0_vlsu1_srf0[31]</i>:from:<a href="sched.html#_cycle_34">34</a></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15401"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14803"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[12]</i>:to:<a href="sched.html#_cycle_50">50</a> <span class="code">138:e111</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n14700"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[13]</i>:from:<a href="sched.html#_cycle_48">48</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[4]</i>:from:<a href="sched.html#_cycle_48">48</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=6><code><a name="_cycle_50">50</a></code></td><td><pre><code><a name="label_n15203"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[28]</i>:to:<a href="sched.html#_cycle_51">51</a> <span class="code">139:e112</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15502"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15801"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15701"></a><b>v_ldo_1024_1</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15402"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15000"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[27]</i>:from:<a href="sched.html#_cycle_49">49</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[12]</i>:from:<a href="sched.html#_cycle_49">49</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=5><code><a name="_cycle_51">51</a></code></td><td><pre><code><a name="label_n15503"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[29]</i>:to:<a href="sched.html#_cycle_52">52</a> <span class="code">140:e113</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15802"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15702"></a><b>v_ldo_1024_2</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15403"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[14]</i>:to:<a href="sched.html#_cycle_52">52</a> <span class="code">140:e114</span></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n15300"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[28]</i>:from:<a href="sched.html#_cycle_50">50</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[13]</i>:from:<a href="sched.html#_cycle_38">38</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=3><code><a name="_cycle_52">52</a></code></td><td><pre><code><a name="label_n15803"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_srf0[30]</i>:to:<a href="sched.html#_cycle_53">53</a> <span class="code">141:e115</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15703"></a><b>v_ldo_1024_3</b><i>:simd0_vlsu1_vlsu</i></td><td><pre><code><big><b>to</b></big> <i>simd0_vlsu0_vrf0[15]</i>:to:<a href="sched.html#_cycle_53">53</a> <span class="code">141:e116</span></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n15600"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[29]</i>:from:<a href="sched.html#_cycle_51">51</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[14]</i>:from:<a href="sched.html#_cycle_51">51</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_53">53</a></code></td><td><pre><code><a name="label_n15900"></a><b>v_xsto_1024_i</b><i>:simd0_vlsu0_vmlsu</i></td><td><pre><code><i>simd0_vlsu0_srf0[30]</i>:from:<a href="sched.html#_cycle_52">52</a><b>, </b>#0<b>, </b><i>simd0_vlsu0_vrf0[15]</i>:from:<a href="sched.html#_cycle_52">52</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_54">54</a></code></td><td><pre><code><a name="label_n16300"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[12]</i>:from:<a href="sched.html#_cycle_25">25</a><b>, </b>#0</td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_55">55</a></code></td><td><pre><code><a name="label_n16301"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_56">56</a></code></td><td><pre><code><a name="label_n16302"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_57">57</a></code></td><td><pre><code><a name="label_n16303"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>bp_rf0[2]</i>:to:<a href="sched.html#_cycle_58">58</a> <span class="code">146:e117</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_58">58</a></code></td><td><pre><code><a name="label_n16400"></a><b>s_neq</b><i>:bp_s0_aru</i></td><td><pre><code><i>bp_rf0[2]</i>:from:<a href="sched.html#_cycle_57">57</a><b>, </b><i>bp_rf0[0]</i>:from:<a href="sched.html#_cycle_6">6</a> <big><b>to</b></big> <i>bp_rf0[31]</i>:to:<a href="sched.html#_cycle_59">59</a> <span class="code">146:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_59">59</a></code></td><td><pre><code><a name="label_n19600"></a><b>s_jmpnz_i</b><i>:bp_s0_bru</i></td><td><pre><code>#jesd_tx.5<b>, </b><i>bp_rf0[31]</i>:from:<a href="sched.html#_cycle_58">58</a> <big><b>to</b></big> <i>bp_pc[0]</i>:to:<a href="sched.html#_cycle_62">62</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_63">63</a></code></td><td><pre><code><a name="label_n16900"></a><b>s_sto_32_i</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[12]</i>:from:<a href="sched.html#_cycle_25">25</a><b>, </b>#0<b>, </b><i>bp_rf1[13]</i>:from:<a href="sched.html#_cycle_26">26</a></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_64">64</a></code></td><td><pre><code><a name="label_n17400"></a><b>s_add_i</b><i>:bp_s1_aru</i></td><td><pre><code><i>bp_rf1[15]</i>:from:<a href="sched.html#_cycle_27">27</a>,<a href="sched.html#_cycle_64">64</a>,<a href="sched.html#_cycle_78">78</a><b>, </b>#1 <big><b>to</b></big> {<i>bp_rf0[2]</i> <i>bp_rf1[15]</i>}:to:<a href="sched.html#_cycle_31">31</a>,<a href="sched.html#_cycle_64">64</a>,<a href="sched.html#_cycle_66">66</a> <span class="code">129:++) { for(j = 0; j...out, offse</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_65">65</a></code></td><td><pre><code><a name="label_n17100"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[14]</i>:from:<a href="sched.html#_cycle_25">25</a><b>, </b>#0</td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=2><code><a name="_cycle_66">66</a></code></td><td><pre><code><a name="label_n17101"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="evenrow"><td><pre><code><a name="label_n17600"></a><b>s_lt_i</b><i>:bp_s0_aru</i></td><td><pre><code><i>bp_rf0[2]</i>:from:<a href="sched.html#_cycle_64">64</a><b>, </b>#32 <big><b>to</b></big> <i>bp_rf0[31]</i>:to:<a href="sched.html#_cycle_67">67</a> <span class="code">129: = 0; (i < iter_max)...out, offse</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=2><code><a name="_cycle_67">67</a></code></td><td><pre><code><a name="label_n17102"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr>
<tr class="oddrow"><td><pre><code><a name="label_n19700"></a><b>s_jmpnz_i</b><i>:bp_s0_bru</i></td><td><pre><code>#jesd_tx.4<b>, </b><i>bp_rf0[31]</i>:from:<a href="sched.html#_cycle_66">66</a> <big><b>to</b></big> <i>bp_pc[0]</i>:to:<a href="sched.html#_cycle_70">70</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_68">68</a></code></td><td><pre><code><a name="label_n17103"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>bp_rf0[3]</i>:to:<a href="sched.html#_cycle_69">69</a> <span class="code">150:e125</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_69">69</a></code></td><td><pre><code><a name="label_n17200"></a><b>s_add_i</b><i>:bp_s0_aru</i></td><td><pre><code><i>bp_rf0[3]</i>:from:<a href="sched.html#_cycle_68">68</a><b>, </b>#1 <big><b>to</b></big> <i>bp_rf1[16]</i>:to:<a href="sched.html#_cycle_70">70</a> <span class="code">150:e126</span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_70">70</a></code></td><td><pre><code><a name="label_n17300"></a><b>s_sto_32_i</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[14]</i>:from:<a href="sched.html#_cycle_25">25</a><b>, </b>#0<b>, </b><i>bp_rf1[16]</i>:from:<a href="sched.html#_cycle_69">69</a></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_71">71</a></code></td><td><pre><code><a name="label_n18200"></a><b>s_ldo_32_i_0</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><i>bp_rf1[3]</i>:from:<a href="sched.html#_cycle_5">5</a><b>, </b>#0</td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_72">72</a></code></td><td><pre><code><a name="label_n18201"></a><b>s_ldo_32_i_1</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_73">73</a></code></td><td><pre><code><a name="label_n18202"></a><b>s_ldo_32_i_2</b><i>:bp_s1_lsu_dm</i></td><td><pre><code></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_74">74</a></code></td><td><pre><code><a name="label_n18203"></a><b>s_ldo_32_i_3</b><i>:bp_s1_lsu_dm</i></td><td><pre><code><big><b>to</b></big> <i>bp_rf0[3]</i>:to:<a href="sched.html#_cycle_75">75</a> <span class="code">127:hile(g_vex_exit == 0...ddress, of</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_75">75</a></code></td><td><pre><code><a name="label_n20000"></a><b>s_jmpz_i</b><i>:bp_s0_bru</i></td><td><pre><code>#jesd_tx.4<b>, </b><i>bp_rf0[3]</i>:from:<a href="sched.html#_cycle_74">74</a> <big><b>to</b></big> <i>bp_pc[0]</i>:to:<a href="sched.html#_cycle_78">78</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_78">78</a></code></td><td><pre><code><a name="label_n17900"></a><b>s_imm</b><i>:bp_s0_psu</i></td><td><pre><code>#0 <big><b>to</b></big> {<i>bp_rf1[15]</i> <i>bp_rf0[2]</i>}:to:<a href="sched.html#_cycle_31">31</a>,<a href="sched.html#_cycle_64">64</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_79">79</a></code></td><td><pre><code><a name="label_n18800"></a><b>s_jmp</b><i>:bp_s0_bru</i></td><td><pre><code><i>bp_rf0[1]</i>:from:<a href="sched.html#_cycle_0">0</a> <big><b>to</b></big> <i>bp_pc[0]</i>:to:<a href="sched.html#_cycle_82">82</a> <span class="code">158:e131</span></td></tr></code></pre></td>
</tr><tr class="oddrow"><td rowspan=1><code><a name="_cycle_81">81</a></code></td><td><pre><code><a name="label_n18500"></a><b>s_imm</b><i>:bp_s0_psu</i></td><td><pre><code>#2 <big><b>to</b></big> <i>bp_rf1[1]</i>:to:<a href="sched.html#_cycle_82">82</a> <span class="code">108:void jesd_tx() ENTRY...) + j]); </span></td></tr></code></pre></td>
</tr><tr class="evenrow"><td rowspan=1><code><a name="_cycle_82">82</a></code></td><td><pre><code><a name="label_n18700"></a><b>s_xsto_32_i</b><i>:bp_s1_lsu_mt</i></td><td><pre><code><i>bp_rf1[2]</i>:from:<a href="sched.html#_cycle_0">0</a><b>, </b>#9<b>, </b><i>bp_rf1[1]</i>:from:<a href="sched.html#_cycle_81">81</a></td></tr></code></pre></td>
</tr></tbody>
</table>
<div class="navigator"><a href="../../../jesd_tx_vex_jesd_tx.html#contents"><small>back to contents</small></a></div><br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<script type="text/javascript">
install_hooks();
</script>
</body>
</html>
