<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Soumil Verma — Systems & Chip Design</title>
    <link rel="stylesheet" href="style.css" />
  </head>

  <body>
    <div class="bg" aria-hidden="true">
      <svg class="diagram" viewBox="0 0 1200 900" preserveAspectRatio="xMidYMid slice">
        <defs>
          <style>
            @keyframes strokePulse {
              from {
                stroke-dashoffset: var(--offset-start);
                opacity: 1;
              }
              to {
                stroke-dashoffset: var(--offset-end);
                opacity: 0.3;
              }
            }
          </style>
        </defs>
        <g class="diagram-lines">
          <!-- Layer 1: Left-side traces (x: 20–450) -->
          <path d="M20 130 H120 L150 155 H280 L310 130 H450" />
          <path d="M30 165 H140 L175 140 H300 L330 165 H460" />
          <path d="M25 150 H135 L165 175 H290 L320 150 H455" />
          
          <!-- Layer 2: Center-left traces (x: 280–620) sharing connections with L1 -->
          <path d="M280 200 H380 L420 225 H550 L590 200 H620" />
          <path d="M290 240 H390 L435 215 H560 L600 240 H630" />
          <path d="M285 220 H385 L425 245 H555 L595 220 H625" />
          
          <!-- Layer 3: Center traces (x: 450–780) sharing connections with L2 -->
          <path d="M450 270 H580 L615 295 H750 L785 270 H850" />
          <path d="M460 310 H590 L630 285 H760 L795 310 H860" />
          <path d="M455 290 H585 L622 315 H755 L790 290 H855" />
          
          <!-- Layer 4: Right-center traces (x: 700–1000) sharing connections with L3 -->
          <path d="M700 345 H820 L860 370 H970 L1010 345 H1080" />
          <path d="M710 380 H830 L875 355 H980 L1015 380 H1090" />
          <path d="M705 365 H825 L870 390 H975 L1010 365 H1085" />
          
          <!-- Layer 5: Right-side traces (x: 900–1200) - outermost -->
          <path d="M900 100 L930 125 H1050 L1080 100 H1200" />
          <path d="M920 140 L950 115 H1070 L1095 140 H1210" />
          <path d="M910 120 L940 145 H1060 L1090 120 H1205" />
          
          <!-- Interconnect traces suggesting vertical relationships -->
          <path d="M450 180 L480 205 L510 180" />
          <path d="M620 240 L650 265 L680 240" />
          <path d="M850 300 L880 325 L910 300" />
          <path d="M1000 350 L1030 375 L1060 350" />
        </g>
      </svg>
    </div>

    <main class="page">
      <header>
        <h1>Soumil Verma</h1>
        <p class="subtitle">Computer Engineering student focused on systems and chip design.</p>
      </header>

      <section>
        <h2>About</h2>
        <p>
          I study computer architecture, digital logic, and performance-aware systems
          programming. I care about the boundary between hardware constraints and
          software behavior, with an emphasis on measurable, reliable design.
        </p>
      </section>

      <section>
        <h2>Projects</h2>
        <ul>
          <li><strong>RISC-V Core (FPGA)</strong> — single-issue pipeline with minimal hazard handling.</li>
          <li><strong>Cache-Aware Kernel Benchmarks</strong> — locality and bandwidth microbenchmarks.</li>
          <li><strong>UART + DMA Controller</strong> — interrupt-driven serial block.</li>
        </ul>
      </section>

      <section>
        <h2>Notes</h2>
        <ul>
          <li>On-chip interconnect arbitration and backpressure.</li>
          <li>Measuring CPI without perturbing execution.</li>
          <li>Why timing closure fails in real designs.</li>
        </ul>
      </section>

      <footer>
        <p>verma178@purdue.edu · Chicago, IL</p>
      </footer>
    </main>

    <script src="script.js"></script>
  </body>
</html>
