m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/dds_wave_ctrl/prj/simulation/questa
T_opt
!s110 1725447048
V@gm[8M7CPDP^LjW=Jjee73
04 16 4 work dds_wave_ctrl_tb fast 0
=1-00d861e3bc76-66d83b87-327-7d2c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vaddr_ctrl
Z2 !s110 1725447045
!i10b 1
!s100 Y3G]zAhkRfEIdJSjVemW>3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IQ5e^d>YhOYlLa4ikH[QBA2
R0
w1725446946
8D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v
FD:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v
!i122 6
L0 1 54
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1725447045.000000
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl|D:/git-repository/fpga_training/dds_wave_ctrl/rtl/addr_ctrl.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdds_wave_ctrl
R2
!i10b 1
!s100 XQC3@WoOj:U=VIz6<WI<D3
R3
I^jTn8Mk2MJlKnA[GnQ8]Y1
R0
w1725441729
8D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v
FD:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v
!i122 5
L0 1 163
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl|D:/git-repository/fpga_training/dds_wave_ctrl/rtl/dds_wave_ctrl.v|
!i113 0
R7
R8
R1
vdds_wave_ctrl_tb
Z9 !s110 1725447046
!i10b 1
!s100 3ZV;6VGO2a:_S9DCR9e[D2
R3
IjOhRMiW?[[W31hz:mk0^M1
R0
w1725446752
8D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v
FD:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v
!i122 11
L0 3 108
R4
R5
r1
!s85 0
31
!s108 1725447046.000000
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim|D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim/dds_wave_ctrl_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdiv_clk
R2
!i10b 1
!s100 k`;Y<5zko`R`Il5BG]L8c0
R3
IX:k<nD0EE`OS>03fdlCRB0
R0
w1725441922
8D:/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v
FD:/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v
!i122 4
L0 2 22
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl|D:/git-repository/fpga_training/dds_wave_ctrl/rtl/div_clk.v|
!i113 0
R7
R8
R1
vedge_detection
R2
!i10b 1
!s100 Lm2;eb>`U<cc_@T0PMND00
R3
IzX;Bc95T[_P4GF9F37??D3
R0
w1723877053
8D:/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v
FD:/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v
!i122 3
L0 1 33
R4
R5
r1
!s85 0
31
Z10 !s108 1725447044.000000
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl|D:/git-repository/fpga_training/dds_wave_ctrl/rtl/edge_detection.v|
!i113 0
R7
R8
R1
vkey_filter
Z11 !s110 1725447044
!i10b 1
!s100 iUdP0=mTz>B;lE@[zn0L:2
R3
ImQSJHOSIYheP_dmSoOV@K1
R0
w1725441944
8D:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v
FD:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v
!i122 2
L0 2 51
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl|D:/git-repository/fpga_training/dds_wave_ctrl/rtl/key_filter.v|
!i113 0
R7
R8
R1
vpulse_cnt
R11
!i10b 1
!s100 nYHYbgmhcWJ94HI7eU=XD1
R3
IhXlBZjmllN=Xme1^SIN?;2
R0
w1725443345
8D:/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v
FD:/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v
!i122 1
L0 1 20
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl|D:/git-repository/fpga_training/dds_wave_ctrl/rtl/pulse_cnt.v|
!i113 0
R7
R8
R1
vrom_sawtooth
R2
!i10b 1
!s100 b:3_cNVK>^czmW@zo`cK91
R3
ISeU3_W0nl5embz`VaR]iF2
R0
w1725433640
8D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v
FD:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v
!i122 8
Z12 L0 40 61
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj|D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sawtooth.v|
!i113 0
R7
Z13 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vrom_sine
R2
!i10b 1
!s100 hPLA]46nGfOoRkS<kFTXY1
R3
Ia?3h;TdbIfA5F@?e<WiL:0
R0
w1725433580
8D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v
FD:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v
!i122 7
R12
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj|D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_sine.v|
!i113 0
R7
R13
R1
vrom_square
R2
!i10b 1
!s100 fCRg9UBT3hhlU9MA7YV3l3
R3
In711CMKJJHjRN^0BlZ2CI2
R0
w1725433691
8D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v
FD:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v
!i122 9
R12
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj|D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_square.v|
!i113 0
R7
R13
R1
vrom_triangular
R9
!i10b 1
!s100 gH]TGzU]JE=RgBQ]`DROc3
R3
IbGYi11zVMUo;kdN_bdaCf0
R0
w1725433730
8D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v
FD:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v
!i122 10
R12
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/prj|D:/git-repository/fpga_training/dds_wave_ctrl/prj/rom_triangular.v|
!i113 0
R7
R13
R1
vwave_select
R11
!i10b 1
!s100 n^^SfVA^K>f<iAEc<]Azg1
R3
IZPWU:z@>0C4]J?=iNC]DH2
R0
w1725433077
8D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v
FD:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v
!i122 0
L0 1 23
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds_wave_ctrl/rtl|D:/git-repository/fpga_training/dds_wave_ctrl/rtl/wave_select.v|
!i113 0
R7
R8
R1
