vendor_name = ModelSim
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/Waveform.vwf
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/approx_reg.vhd
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/saadc_fsm.vhd
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/shiftreg.vwf
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/approx_reg.vwf
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/saadc_fsm.vwf
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/SAR.vhd
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/shiftreg_1.vhd
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/SAR.vwf
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch.vhd
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch_1.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/antiloope/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/db/shiftreg.cbx.xml
design_name = latch_1
instance = comp, \q[0]~output\, q[0]~output, latch_1, 1
instance = comp, \q[1]~output\, q[1]~output, latch_1, 1
instance = comp, \q[2]~output\, q[2]~output, latch_1, 1
instance = comp, \q[3]~output\, q[3]~output, latch_1, 1
instance = comp, \q[4]~output\, q[4]~output, latch_1, 1
instance = comp, \q[5]~output\, q[5]~output, latch_1, 1
instance = comp, \q[6]~output\, q[6]~output, latch_1, 1
instance = comp, \q[7]~output\, q[7]~output, latch_1, 1
instance = comp, \d_in[0]~input\, d_in[0]~input, latch_1, 1
instance = comp, \reset_bar~input\, reset_bar~input, latch_1, 1
instance = comp, \le~input\, le~input, latch_1, 1
instance = comp, \le~inputclkctrl\, le~inputclkctrl, latch_1, 1
instance = comp, \q[0]$latch\, q[0]$latch, latch_1, 1
instance = comp, \d_in[1]~input\, d_in[1]~input, latch_1, 1
instance = comp, \q[1]$latch\, q[1]$latch, latch_1, 1
instance = comp, \d_in[2]~input\, d_in[2]~input, latch_1, 1
instance = comp, \q[2]$latch\, q[2]$latch, latch_1, 1
instance = comp, \d_in[3]~input\, d_in[3]~input, latch_1, 1
instance = comp, \q[3]$latch\, q[3]$latch, latch_1, 1
instance = comp, \d_in[4]~input\, d_in[4]~input, latch_1, 1
instance = comp, \q[4]$latch\, q[4]$latch, latch_1, 1
instance = comp, \d_in[5]~input\, d_in[5]~input, latch_1, 1
instance = comp, \q[5]$latch\, q[5]$latch, latch_1, 1
instance = comp, \d_in[6]~input\, d_in[6]~input, latch_1, 1
instance = comp, \q[6]$latch\, q[6]$latch, latch_1, 1
instance = comp, \d_in[7]~input\, d_in[7]~input, latch_1, 1
instance = comp, \q[7]$latch\, q[7]$latch, latch_1, 1
