ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Feb 07, 2022 at 11:10:10 CST
ncverilog
	/home/alan/ICC_Graduated/hw6_ICC_2019/sim/testfixture.v
	/home/alan/ICC_Graduated/hw6_ICC_2019/syn/CONV_syn.v
	-v
	/home/alan/ICC_Graduated/hw6_ICC_2019/sim/fsa0m_a_generic_core_21.lib.src
	+nc64bit
	+access+r
	+define+SHM_FILE="CONV.shm"
	+define+FSDB_FILE="CONV.fsdb"
	+define+SDF
	+define+SDFFILE="/home/alan/ICC_Graduated/hw6_ICC_2019/syn/CONV_syn.sdf"
file: /home/alan/ICC_Graduated/hw6_ICC_2019/sim/testfixture.v
	module worklib.testfixture:v
		errors: 0, warnings: 0
file: /home/alan/ICC_Graduated/hw6_ICC_2019/syn/CONV_syn.v
	module worklib.CONV:v
		errors: 0, warnings: 0
		Caching library 'fsa0m_a_generic_core_21' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  FA1S U1887 ( .A(n1612), .B(DATA[101]), .CI(n1468), .CO(n1469) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1601|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U1888 ( .A(n1615), .B(DATA[102]), .CI(n1469), .CO(n1470) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1602|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U1889 ( .A(n1617), .B(DATA[103]), .CI(n1470), .CO(n1471) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1603|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U1890 ( .A(n1619), .B(DATA[104]), .CI(n1471), .CO(n1472) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1604|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U1891 ( .A(n1621), .B(DATA[105]), .CI(n1472), .CO(n1473) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1605|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2040 ( .A(DATA[161]), .B(n1567), .CI(n3145), .CO(n1568) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1823|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2041 ( .A(n3148), .B(DATA[162]), .CI(n1568), .CO(n1569) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1824|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2042 ( .A(n3151), .B(DATA[163]), .CI(n1569), .CO(n1570) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1825|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2043 ( .A(n3154), .B(DATA[164]), .CI(n1570), .CO(n1571) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1826|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2044 ( .A(n3157), .B(DATA[165]), .CI(n1571), .CO(n1572) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1827|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2077 ( .A(DATA[141]), .B(n1613), .CI(n1612), .CO(n1614) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1870|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2078 ( .A(n1615), .B(DATA[142]), .CI(n1614), .CO(n1616) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1871|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2079 ( .A(n1617), .B(DATA[143]), .CI(n1616), .CO(n1618) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1872|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2080 ( .A(n1619), .B(DATA[144]), .CI(n1618), .CO(n1620) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1873|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U2081 ( .A(n1621), .B(DATA[145]), .CI(n1620), .CO(n1622) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,1874|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): S

  FA1S U3003 ( .A(MUL_RES[34]), .B(MUL_RES[35]), .CI(n2778), .S(n2787) );
           |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,2909|11): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5900): CO

  FA1 U3006 ( .A(n2787), .B(n2786), .CI(n2785), .S(n2788) );
          |
ncelab: *W,CUVWSP (../syn/CONV_syn.v,2912|10): 1 output port was not connected:
ncelab: (../sim/fsa0m_a_generic_core_21.lib.src,5812): CO

	Reading SDF file from location "/home/alan/ICC_Graduated/hw6_ICC_2019/syn/CONV_syn.sdf"
	Compiled SDF file "CONV_syn.sdf.X" older than source SDF file "/home/alan/ICC_Graduated/hw6_ICC_2019/syn/CONV_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "CONV_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     CONV_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_CONV
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 20468  Annotated = 100.00% -- No. of Tchecks = 2310  Annotated = 99.91% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       20468	       20468	      100.00
		       $hold	         328	         328	      100.00
		      $width	         988	         988	      100.00
		   $recovery	         328	         328	      100.00
		  $setuphold	         666	         664	       99.70
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:v <0x369373b4>
			streams:  32, words: 49080
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 2618      59
		UDPs:                     379       4
		Primitives:              5881       8
		Timing outputs:          2867      40
		Registers:                405      40
		Scalar wires:            3203       -
		Expanded wires:            40       2
		Always blocks:              4       4
		Initial blocks:            15      15
		Pseudo assignments:         3       3
		Timing checks:           2976     342
		Interconnect:            7793       -
		Delayed tcheck signals:   992     335
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'CONV.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Layer 0 (Convolutional Output) with Kernel 0 is correct !
Layer 0 (Convolutional Output) with Kernel 1 is correct!
Layer 1 (Max-pooling Output) with Kernel 0 is correct!
Layer 1 (Max-pooling Output) with Kernel 1 is correct!
Layer 2 (Flatten  Output) is correct!
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! Layer 0 data have been generated successfully! The result is PASS!!

Congratulations! Layer 1 data have been generated successfully! The result is PASS!!

Congratulations! Layer 2 data have been generated successfully! The result is PASS!!

-----------------------------------------------------

Simulation complete via $finish(1) at time 3131100734 PS + 0
../sim/testfixture.v:271       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Feb 07, 2022 at 11:11:21 CST  (total: 00:01:11)
