{
    "DESIGN_NAME": "lut_s44",
    "CLOCK_PERIOD": 30,
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "config_clk",
    "CLOCK_NET": "config_clk",
    "FP_CORE_UTIL": 5,
    "PL_TARGET_DENSITY": 0.5
}