<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 22nd Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 22nd Design Automation Conference" title="Proceedings of the 22nd Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1985/DAC-1985.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Hillel Ofek, Lawrence A. O'Neill<br/><em>Proceedings of the 22nd Design Automation Conference</em><br/>DAC, 1985.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1985">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+22nd+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1985,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=317825">317825</a>",
</span>	address       = "Las Vegas, Nevada, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Hillel_Ofek.html">Hillel Ofek</a> and <a href="person/Lawrence_A_ONeill.html">Lawrence A. O'Neill</a>",
<span id="isbn">	isbn          = "0-8186-0635-5",
</span>	publisher     = "{ACM}",
	title         = "{Proceedings of the 22nd Design Automation Conference}",
	year          = 1985,
}</pre>
</div>
<hr/>
<h3>Contents (137 items)</h3><dl class="toc"><div class="rbox"><span class="tag">36 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">17 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">14 ×<a href="tag/automation.html">#automation</a></span><br/><span class="tag">11 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">11 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">11 ×<a href="tag/layout.html">#layout</a></span><br/><span class="tag">8 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">8 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">8 ×<a href="tag/tutorial.html">#tutorial</a></span><br/><span class="tag">7 ×<a href="tag/approach.html">#approach</a></span><br/></div><dt><a href="DAC-1985-SamadD.html">DAC-1985-SamadD</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/natural%20language.html" title="natural language">#natural language</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a natural language interface for CAD (<abbr title="Tariq Samad">TS</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 2–8.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-JanniI.html">DAC-1985-JanniI</a> <span class="tag"><a href="tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>Unified user interface for a CAD system (<abbr title="Alberto Di Janni">ADJ</abbr>, <abbr title="Margherita Italiano">MI</abbr>), pp. 9–15.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-BamjiHA.html">DAC-1985-BamjiHA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A design by example regular structure generator (<abbr title="Cyrus Bamji">CB</abbr>, <abbr title="Charles E. Hauck">CEH</abbr>, <abbr title="Jonathan Allen">JA</abbr>), pp. 16–22.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-HughesLR.html">DAC-1985-HughesLR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A technique for distributed execution of design automation tools (<abbr title="S. C. Hughes">SCH</abbr>, <abbr title="D. B. Lewis">DBL</abbr>, <abbr title="C. J. Rimkus">CJR</abbr>), pp. 23–30.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-YoffaH.html">DAC-1985-YoffaH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>ACORN: a local customization approach to DCVS physical design (<abbr title="Ellen J. Yoffa">EJY</abbr>, <abbr title="Peter S. Hauge">PSH</abbr>), pp. 32–38.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-NgJ.html">DAC-1985-NgJ</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>Generation of layouts from MOS circuit schematics: a graph theoretic approach (<abbr title="Tak-Kwong Ng">TKN</abbr>, <abbr title="S. Lennart Johnsson">SLJ</abbr>), pp. 39–45.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-NodaYFKKF.html">DAC-1985-NodaYFKKF</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic layout algorithms for function blocks of CMOS gate arrays (<abbr title="Shigeo Noda">SN</abbr>, <abbr title="Hitoshi Yoshizawa">HY</abbr>, <abbr title="Etsuko Fukuda">EF</abbr>, <abbr title="Haruo Kato">HK</abbr>, <abbr title="Hiroshi Kawanishi">HK</abbr>, <abbr title="Takashi Fujii">TF</abbr>), pp. 46–52.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-SaucierT.html">DAC-1985-SaucierT</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Systematic and optimized layout of MOS cells (<abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Ghislaine Thuau">GT</abbr>), pp. 53–61.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1985-RogersRD.html">DAC-1985-RogersRD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>MCNC’s vertically integrated symbolic design system (<abbr title="C. Durward Rogers">CDR</abbr>, <abbr title="Jonathan B. Rosenberg">JBR</abbr>, <abbr title="Stephen W. Daniel">SWD</abbr>), pp. 62–68.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-EntenmanD.html">DAC-1985-EntenmanD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>A fully automatic hierarchical compactor (<abbr title="George Entenman">GE</abbr>, <abbr title="Stephen W. Daniel">SWD</abbr>), pp. 69–75.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-SmtihD.html">DAC-1985-SmtihD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/file%20system.html" title="file system">#file system</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>The VIVID system approach to technology independence: the matster technology file system (<abbr title="Phillip Smtih">PS</abbr>, <abbr title="Stephen W. Daniel">SWD</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-Rosenberg.html">DAC-1985-Rosenberg</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Auto-interactive schematics to layout translation (<abbr title="Jonathan B. Rosenberg">JBR</abbr>), pp. 82–87.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-LowensteinW.html">DAC-1985-LowensteinW</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Importance of standards (tutorial session) (<abbr title="Al Lowenstein">AL</abbr>, <abbr title="Greg Winter">GW</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-Pachter.html">DAC-1985-Pachter</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Computer aided (CA) tools integration and related standards development in a multi-vendor universe (panel session) (<abbr title="Roger J. Pachter">RJP</abbr>), pp. 94–95.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1985-PierroD.html">DAC-1985-PierroD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Mechanical design/analysis integration on Apollo workstations (<abbr title="John A. Pierro">JAP</abbr>, <abbr title="George F. Donnellan">GFD</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-Abraham.html">DAC-1985-Abraham</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Custom microcomputers for CAD optimization software (<abbr title="Raj Abraham">RA</abbr>), pp. 102–110.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1985-Kalay.html">DAC-1985-Kalay</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>A database management approach to CAD/CAM systems integration (<abbr title="Yehuda E. Kalay">YEK</abbr>), pp. 111–116.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-Marek-Sadowska.html">DAC-1985-Marek-Sadowska</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Two-dimensional router for double layer layout (<abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 117–123.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-BursteinY.html">DAC-1985-BursteinY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Timing influenced layout design (<abbr title="Michael Burstein">MB</abbr>, <abbr title="Mary N. Youssef">MNY</abbr>), pp. 124–130.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-SongC.html">DAC-1985-SongC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An algorithm for one and half layer channel routing (<abbr title="J. N. Song">JNS</abbr>, <abbr title="Y. K. Chen">YKC</abbr>), pp. 131–136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-HennionSC.html">DAC-1985-HennionSC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>A new algorithm for third generation circuit simulators: the one-step relaxation method (<abbr title="B. Hennion">BH</abbr>, <abbr title="P. Senn">PS</abbr>, <abbr title="D. Coquelle">DC</abbr>), pp. 137–143.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Matson.html">DAC-1985-Matson</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Macromodeling of digital MOS VLSI Circuits (<abbr title="Mark D. Matson">MDM</abbr>), pp. 141–151.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="DAC-1985-MuraokaIKMH.html">DAC-1985-MuraokaIKMH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ACTAS: an accurate timing analysis system for VLSI (<abbr title="Michiaki Muraoka">MM</abbr>, <abbr title="Hirokazu Iida">HI</abbr>, <abbr title="Hideyuki Kikuchihara">HK</abbr>, <abbr title="Michio Murakami">MM</abbr>, <abbr title="Kazuyuki Hirakawa">KH</abbr>), pp. 152–158.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Jankowski.html">DAC-1985-Jankowski</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Engineering workstation applications to systems design (panel session): life above the IC (<abbr title="Cecelia Jankowski">CJ</abbr>), pp. 159–160.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1985-Simmons.html">DAC-1985-Simmons</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Early verification of prototype tooling for IC designs (tutorial) (<abbr title="J. P. Simmons Jr.">JPSJ</abbr>), p. 161.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1985-HealeyG.html">DAC-1985-HealeyG</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Decomposition of logic networks into silicon (<abbr title="Steven T. Healey">STH</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 162–168.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-RowenH.html">DAC-1985-RowenH</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SWAMI: a flexible logic implementation system (<abbr title="Christopher Rowen">CR</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 169–175.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-KrekelbergSJ.html">DAC-1985-KrekelbergSJ</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Yet another silicon compiler (<abbr title="David E. Krekelberg">DEK</abbr>, <abbr title="Gerald E. Sobelman">GES</abbr>, <abbr title="Chu S. Jhon">CSJ</abbr>), pp. 176–182.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Mata.html">DAC-1985-Mata</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>ALLENDE: a procedural language for the hierarchical specification of VLSI layouts (<abbr title="José Monteiro da Mata">JMdM</abbr>), pp. 183–189.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-FungHK.html">DAC-1985-FungHK</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Design for testability in a silicon compilation environment (<abbr title="H. S. Fung">HSF</abbr>, <abbr title="S. Hirschhorn">SH</abbr>, <abbr title="R. Kulkarni">RK</abbr>), pp. 190–196.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-WeiS.html">DAC-1985-WeiS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PLATYPUS: a PLA test pattern generation tool (<abbr title="Ruey-Sing Wei">RSW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 197–203.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Wunderlich.html">DAC-1985-Wunderlich</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>PROTEST: a tool for probabilistic testability analysis (<abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 204–211.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-OgiharaSM.html">DAC-1985-OgiharaSM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>PATEGE: an automatic DC parametric test generation system for series gated ECL circuits (<abbr title="Takuji Ogihara">TO</abbr>, <abbr title="Shuichi Saruyama">SS</abbr>, <abbr title="Shinichi Murai">SM</abbr>), pp. 212–218.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-AgrawalCPLMPSB.html">DAC-1985-AgrawalCPLMPSB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Workstations (panel discussion): a complete solution to the VLSI designer? (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Frederick L. Cohen">FLC</abbr>, <abbr title="Chet A. Palesko">CAP</abbr>, <abbr title="Hung-Fai Stephen Law">HFSL</abbr>, <abbr title="Mark Miller">MM</abbr>, <abbr title="Mike Price">MP</abbr>, <abbr title="David W. Smith">DWS</abbr>, <abbr title="Nicholas P. Van Brunt">NPVB</abbr>), pp. 219–225.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Frome.html">DAC-1985-Frome</a> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Course, video, and manual dexterity (tutorial): tailoring training to CAD users (<abbr title="Francine S. Frome">FSF</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-BlackmanFR.html">DAC-1985-BlackmanFR</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>The Silc silicon compiler: language and features (<abbr title="Timothy Blackman">TB</abbr>, <abbr title="Jeffrey R. Fox">JRF</abbr>, <abbr title="Christopher Rosebrugh">CR</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-MeshkinpourE.html">DAC-1985-MeshkinpourE</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>A functional language for description and design of digital systems: sequential constructs (<abbr title="F. Meshkinpour">FM</abbr>, <abbr title="Milos D. Ercegovac">MDE</abbr>), pp. 238–244.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Cory.html">DAC-1985-Cory</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Layla: a VLSI layout language (<abbr title="Warren E. Cory">WEC</abbr>), pp. 245–251.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-KowalskiT.html">DAC-1985-KowalskiT</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>The VLSI design automation assistant: what’s in a knowledge base (<abbr title="Thaddeus J. Kowalski">TJK</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 252–258.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-BreuerZ.html">DAC-1985-BreuerZ</a> <span class="tag"><a href="tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span></dt><dd>A knowledge based system for selecting a test methodology for a PLA (<abbr title="Melvin A. Breuer">MAB</abbr>, <abbr title="Xi-an Zhu">XaZ</abbr>), pp. 259–265.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-JoobbaniS.html">DAC-1985-JoobbaniS</a> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>WEAVER: a knowledge-based routing expert (<abbr title="Rostam Joobbani">RJ</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 266–272.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Bergmann.html">DAC-1985-Bergmann</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span></dt><dd>Generalised CMOS-a technology independent CMOS IC design style (<abbr title="Neil Bergmann">NB</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-ChuL.html">DAC-1985-ChuL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Technology tracking for VLSI layout design tools (<abbr title="Kung-Chao Chu">KCC</abbr>, <abbr title="Y. Edmund Lien">YEL</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-ScottO.html">DAC-1985-ScottO</a></dt><dd>Magic’s circuit extractor (<abbr title="Walter S. Scott">WSS</abbr>, <abbr title="John K. Ousterhout">JKO</abbr>), pp. 286–292.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-SchefferS.html">DAC-1985-SchefferS</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Hierarchical analysis of IC artwork with user defined abstraction rules (<abbr title="Louis Scheffer">LS</abbr>, <abbr title="Ronny Soetarman">RS</abbr>), pp. 293–298.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-BierP.html">DAC-1985-BierP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>An algorithm for design rule checking on a multiprocessor (<abbr title="George E. Bier">GEB</abbr>, <abbr title="Andrew R. Pleszkun">ARP</abbr>), pp. 299–304.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-Barke.html">DAC-1985-Barke</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span></dt><dd>Resistance calculation from mask artwork data by finite element method (<abbr title="Erich Barke">EB</abbr>), pp. 305–311.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Smith.html">DAC-1985-Smith</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>A data architecture for an uncertain design and manufacturing environment (<abbr title="Thomas R. Smith">TRS</abbr>), pp. 312–318.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Strojwas.html">DAC-1985-Strojwas</a></dt><dd>CMU-CAM system (<abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 319–325.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Reid-Green.html">DAC-1985-Reid-Green</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Cost-effective computer-aided manufacturing of prototype parts (<abbr title="Keith S. Reid-Green">KSRG</abbr>), pp. 326–329.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-ChangW.html">DAC-1985-ChangW</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span></dt><dd>A knowledge based planning system for mechanical assembly usign robots (<abbr title="Kai-Hsiung Chang">KHC</abbr>, <abbr title="William G. Wee">WGW</abbr>), pp. 330–336.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-TaylorBS.html">DAC-1985-TaylorBS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/lessons%20learnt.html" title="lessons learnt">#lessons learnt</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Layout design-lessons from the Jedi designer (tutorial session) (<abbr title="Susan L. Taylor">SLT</abbr>, <abbr title="Roderic Beresford">RB</abbr>, <abbr title="Theodore Sabety">TS</abbr>), p. 337.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1985-HahnF.html">DAC-1985-HahnF</a> <span class="tag"><a href="tag/music.html" title="music">#music</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>MuSiC: an event-flow computer for fast simulation of digital systems (<abbr title="Winfried Hahn">WH</abbr>, <abbr title="Kristian Fischer">KF</abbr>), pp. 338–344.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Lewis.html">DAC-1985-Lewis</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A hardware engine for analogue mode simulation of MOS digital circuits (<abbr title="David M. Lewis">DML</abbr>), pp. 345–351.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-HefferanSBN.html">DAC-1985-HefferanSBN</a></dt><dd>The STE-264 accelerated electronic CAD system (<abbr title="Patrick M. Hefferan">PMH</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>, <abbr title="Val Burdick">VB</abbr>, <abbr title="Donald L. Nelson">DLN</abbr>), pp. 352–358.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-SpiraH.html">DAC-1985-SpiraH</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Hardware acceleration of gate array layout (<abbr title="Philip M. Spira">PMS</abbr>, <abbr title="Carl Hage">CH</abbr>), pp. 359–366.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-RajanT.html">DAC-1985-RajanT</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis by delayed binding of decisions (<abbr title="Jayanth V. Rajan">JVR</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 367–373.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-BlackburnT.html">DAC-1985-BlackburnT</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Linking the behavioral and structural dominis of representation in a synthesis system (<abbr title="Robert L. Blackburn">RLB</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 374–380.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-RamayyaKP.html">DAC-1985-RamayyaKP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span></dt><dd>An automated data path synthesizer for a canonic structure, implementable in VLSI (<abbr title="Kumar Ramayya">KR</abbr>, <abbr title="Anshul Kumar">AK</abbr>, <abbr title="Surendra Prasad">SP</abbr>), pp. 381–387.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-AryaKSM.html">DAC-1985-AryaKSM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic generation of digital system schematic diagrams (<abbr title="Anjali Arya">AA</abbr>, <abbr title="Anshul Kumar">AK</abbr>, <abbr title="V. V. Swaminathan">VVS</abbr>, <abbr title="Amit Misra">AM</abbr>), pp. 388–395.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-Cho.html">DAC-1985-Cho</a> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>A subjective review of compaction (tutorial session) (<abbr title="Y. Eric Cho">YEC</abbr>), pp. 396–404.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1985-WayneB.html">DAC-1985-WayneB</a></dt><dd>Looking for Mr. “Turnkey” (<abbr title="Michael R. Wayne">MRW</abbr>, <abbr title="Susan M. Braun">SMB</abbr>), pp. 405–409.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-WinslettBPW.html">DAC-1985-WinslettBPW</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/relational.html" title="relational">#relational</a></span></dt><dd>Relational and entity-relationship model databases and specialized design files in VLSI design (<abbr title="Marianne Winslett">MW</abbr>, <abbr title="Richard Berlin">RB</abbr>, <abbr title="Thomas H. Payne">THP</abbr>, <abbr title="Gio Wiederhold">GW</abbr>), pp. 410–416.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-SmithFC.html">DAC-1985-SmithFC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>An architecture design and assessment system for software/hardware codesign (<abbr title="Connie U. Smith">CUS</abbr>, <abbr title="Geoffrey A. Frank">GAF</abbr>, <abbr title="John L. Cuadrado">JLC</abbr>), pp. 417–424.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-PerryMP.html">DAC-1985-PerryMP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Yield analysis modeling (<abbr title="Steve Perry">SP</abbr>, <abbr title="Mike Mitchell">MM</abbr>, <abbr title="David J. Pilling">DJP</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-SakataK.html">DAC-1985-SakataK</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>A circuit comparison system for bipolar linear LSI (<abbr title="Takeshi Sakata">TS</abbr>, <abbr title="Aritoyo Kishimoto">AK</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-SteinwegAPN.html">DAC-1985-SteinwegAPN</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Silicon compilation of gate array bases (<abbr title="Russel L. Steinweg">RLS</abbr>, <abbr title="Susan J. Aguirre">SJA</abbr>, <abbr title="Kerry Pierce">KP</abbr>, <abbr title="Scott Nance">SN</abbr>), pp. 435–438.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-IachponiVBI.html">DAC-1985-IachponiVBI</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A hierarchical gate array architecture and design methodology (<abbr title="M. Iachponi">MI</abbr>, <abbr title="D. Vail">DV</abbr>, <abbr title="S. Bierly">SB</abbr>, <abbr title="A. Ignatowski">AI</abbr>), pp. 439–442.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-HsuTCPT.html">DAC-1985-HsuTCPT</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>ALPS2: a standard cell layout system for double-layer metal technology (<abbr title="C. P. Hsu">CPH</abbr>, <abbr title="B. N. Tien">BNT</abbr>, <abbr title="K. Chow">KC</abbr>, <abbr title="R. A. Perry">RAP</abbr>, <abbr title="J. Tang">JT</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-AnwayFR.html">DAC-1985-AnwayFR</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>PLINT layout system for VLSI chips (<abbr title="Hart Anway">HA</abbr>, <abbr title="Greg Farnham">GF</abbr>, <abbr title="Rebecca Reid">RR</abbr>), pp. 449–452.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-WalkerT.html">DAC-1985-WalkerT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A model of design representation and synthesis (<abbr title="Robert A. Walker">RAW</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 453–459.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-GiambiasiMLdDR.html">DAC-1985-GiambiasiMLdDR</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons (<abbr title="N. Giambiasi">NG</abbr>, <abbr title="B. MacGee">BM</abbr>, <abbr title="R. L'Bath">RL</abbr>, <abbr title="L. Demians d'Archimbaud">LDd</abbr>, <abbr title="C. Delorme">CD</abbr>, <abbr title="P. Roux">PR</abbr>), pp. 460–467.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-AlthoffS.html">DAC-1985-AlthoffS</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A behavioral modeling system for cell compilers (<abbr title="James C. Althoff">JCA</abbr>, <abbr title="Robert D. Shur">RDS</abbr>), pp. 468–474.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Camposano.html">DAC-1985-Camposano</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis techniques for digital systems design (<abbr title="Raul Camposano">RC</abbr>), pp. 475–481.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-RoseBT.html">DAC-1985-RoseBT</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Integrating stochastic performance analysis with system design tools (<abbr title="Charles W. Rose">CWR</abbr>, <abbr title="Marcus Buchnen">MB</abbr>, <abbr title="Yatin Trivedi">YT</abbr>), pp. 482–488.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-ParkP.html">DAC-1985-ParkP</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of optimal clocking schemes (<abbr title="Nohbyung Park">NP</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 489–495.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Rutenbar.html">DAC-1985-Rutenbar</a> <span class="tag"><a href="tag/research.html" title="research">#research</a></span></dt><dd>Future directions for DA machine research (panel session) (<abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 496–497.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1985-CollinsK.html">DAC-1985-CollinsK</a> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>The impact of technological advances on programmable controller s(tutorial session) (<abbr title="Robert P. Collins">RPC</abbr>, <abbr title="William J. Ketelhut">WJK</abbr>), pp. 498–502.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-TeraiHK.html">DAC-1985-TeraiHK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>A routing procedure for mixed array of custom macros and standard cells (<abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Michiyoshi Hayase">MH</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-FinchMBS.html">DAC-1985-FinchMBS</a></dt><dd>A method for gridless routing of printed circuit boards (<abbr title="A. C. Finch">ACF</abbr>, <abbr title="K. J. Mackenzie">KJM</abbr>, <abbr title="G. J. Balsdon">GJB</abbr>, <abbr title="G. Symonds">GS</abbr>), pp. 509–515.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-HanS.html">DAC-1985-HanS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Layering algorithms for single row routing (<abbr title="Sangyong Han">SH</abbr>, <abbr title="Sartaj Sahni">SS</abbr>), pp. 516–522.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Joseph.html">DAC-1985-Joseph</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>An expert systems approach to completing partially routed printed circuit boards (<abbr title="Robert Leonard Joseph">RLJ</abbr>), pp. 523–528.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-BudneyH.html">DAC-1985-BudneyH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MIDAS: integrated CAD for total system design (<abbr title="W. M. Budney">WMB</abbr>, <abbr title="S. K. Holewa">SKH</abbr>), pp. 529–535.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-SuzukiTSK.html">DAC-1985-SuzukiTSK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Integrated design system for supercomputer SX-1/SX-2 (<abbr title="Shigenobu Suzuki">SS</abbr>, <abbr title="Kazutoshi Takahashi">KT</abbr>, <abbr title="Takao Sugimoto">TS</abbr>, <abbr title="Mikio Kuwata">MK</abbr>), pp. 536–542.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-HutchingsBF.html">DAC-1985-HutchingsBF</a></dt><dd>Integrated VLSI CAD systems at Digital Equipment Corporation (<abbr title="A. F. Hutchings">AFH</abbr>, <abbr title="R. J. Bonneau">RJB</abbr>, <abbr title="W. M. Fisher">WMF</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-EliasBCM.html">DAC-1985-EliasBCM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>The ITT VLSI design system: CAD integration in a multi-national environment (<abbr title="N. J. Elias">NJE</abbr>, <abbr title="R. J. Byrne">RJB</abbr>, <abbr title="A. D. Close">ADC</abbr>, <abbr title="Robert M. McDermott">RMM</abbr>), pp. 549–553.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-Lowell.html">DAC-1985-Lowell</a> <span class="tag"><a href="tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Computer aided design for analog applications (panel session): an assessment (<abbr title="John Lowell">JL</abbr>), p. 554.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1985-Grinthal.html">DAC-1985-Grinthal</a> <span class="tag"><a href="tag/assurance.html" title="assurance">#assurance</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Software quality assurance for CAD (tutorial) (<abbr title="E. T. Grinthal">ETG</abbr>), pp. 555–561.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-PidgeonF.html">DAC-1985-PidgeonF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>Development concerns for a software design quality expert system (<abbr title="Christopher W. Pidgeon">CWP</abbr>, <abbr title="Peter A. Freeman">PAF</abbr>), pp. 562–568.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Schutzman.html">DAC-1985-Schutzman</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ICHABOD: a data base manager for design automation applications (<abbr title="Howard B. Schutzman">HBS</abbr>), pp. 569–576.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-BarabinoBBM.html">DAC-1985-BarabinoBBM</a> <span class="tag"><a href="tag/data%20access.html" title="data access">#data access</a></span></dt><dd>A module for improving data access and management in an integrated CAD environment (<abbr title="G. P. Barabino">GPB</abbr>, <abbr title="G. S. Barabino">GSB</abbr>, <abbr title="G. Bisio">GB</abbr>, <abbr title="M. Marchesi">MM</abbr>), pp. 577–583.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-GoatesHSH.html">DAC-1985-GoatesHSH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Star’s envoling design environment: a user’s perspective on CAE (<abbr title="Gary B. Goates">GBG</abbr>, <abbr title="Patrick M. Hefferan">PMH</abbr>, <abbr title="Robert J. Smith II">RJSI</abbr>, <abbr title="Randy Harris">RH</abbr>), pp. 584–590.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-RoyalHB.html">DAC-1985-RoyalHB</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A case study in process independence (<abbr title="Natalie Royal">NR</abbr>, <abbr title="John Hunter">JH</abbr>, <abbr title="Irene Buchanan">IB</abbr>), pp. 591–596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-GrayH.html">DAC-1985-GrayH</a></dt><dd>Portability in silicon CAE (<abbr title="John P. Gray">JPG</abbr>, <abbr title="John Hunter">JH</abbr>), pp. 597–601.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-ShaD.html">DAC-1985-ShaD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An analytical algorithm for placement of arbitrarily sized rectangular blocks (<abbr title="Lu Sha">LS</abbr>, <abbr title="Robert W. Dutton">RWD</abbr>), pp. 602–608.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Blanks.html">DAC-1985-Blanks</a> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Near-optimal placement using a quadratic objective function (<abbr title="John P. Blanks">JPB</abbr>), pp. 609–615.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-OdawaraIW.html">DAC-1985-OdawaraIW</a> <span class="tag"><a href="tag/knowledge-based.html" title="knowledge-based">#knowledge-based</a></span></dt><dd>Knowledge-based placement technique for printed wiring boards (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="Kazutoshi Wakabayashi">KW</abbr>), pp. 616–622.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-RoyDCG.html">DAC-1985-RoyDCG</a> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An object-oriented swicth-level simulator (<abbr title="C. Roy">CR</abbr>, <abbr title="L.-P. Demers">LPD</abbr>, <abbr title="Eduard Cerny">EC</abbr>, <abbr title="Jan Gecsei">JG</abbr>), pp. 623–629.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-LathropK.html">DAC-1985-LathropK</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An extensible object-oriented mixed-mod functional simulation system (<abbr title="Richard H. Lathrop">RHL</abbr>, <abbr title="Robert S. Kirk">RSK</abbr>), pp. 630–636.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-AshokCS.html">DAC-1985-AshokCS</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Modeling switch-level simulation using data flow (<abbr title="V. Ashok">VA</abbr>, <abbr title="Roger L. Costello">RLC</abbr>, <abbr title="P. Sadayappan">PS</abbr>), pp. 637–644.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1985-ZaraH.html">DAC-1985-ZaraH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Building a layered database for design automation (<abbr title="Robert V. Zara">RVZ</abbr>, <abbr title="David R. Henke">DRH</abbr>), pp. 645–651.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-McLellan.html">DAC-1985-McLellan</a> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Effective data management for VLSI design (<abbr title="Paul McLellan">PM</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-SchellM.html">DAC-1985-SchellM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CADTOOLS: a CAD algorithm development system (<abbr title="Eric Schell">ES</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 658–666.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DAC-1985-DagenaisAR.html">DAC-1985-DagenaisAR</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>The McBOOLE logic minimizer (<abbr title="Michel Dagenais">MD</abbr>, <abbr title="Vinod K. Agarwal">VKA</abbr>, <abbr title="Nicholas C. Rumin">NCR</abbr>), pp. 667–673.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-AgrawalAB.html">DAC-1985-AgrawalAB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiple output minimization (<abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Nripendra N. Biswas">NNB</abbr>), pp. 674–680.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Hedlund.html">DAC-1985-Hedlund</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Electrical optimization of PLAs (<abbr title="Kye S. Hedlund">KSH</abbr>), pp. 681–687.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Bryant.html">DAC-1985-Bryant</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Symbolic manipulation of Boolean functions using a graphical representation (<abbr title="Randal E. Bryant">REB</abbr>), pp. 688–694.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Wong.html">DAC-1985-Wong</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical circuit verification (<abbr title="Yiwan Wong">YW</abbr>), pp. 695–701.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-TygarE.html">DAC-1985-TygarE</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient netlist comparison using hierarchy and randomization (<abbr title="J. Doug Tygar">JDT</abbr>, <abbr title="Ron Ellickson">RE</abbr>), pp. 702–708.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-Tendolkar.html">DAC-1985-Tendolkar</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Analysis of timing failures due to random AC defects in VLSI modules (<abbr title="Nandakumar N. Tendolkar">NNT</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1985-BryantS.html">DAC-1985-BryantS</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Michael Dd. Schuster">MDS</abbr>), pp. 715–719.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-GuptaA.html">DAC-1985-GuptaA</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Functional fault modeling and simulation for VLSI devices (<abbr title="Anil K. Gupta">AKG</abbr>, <abbr title="James R. Armstrong">JRA</abbr>), pp. 720–726.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1985-GranackiKP.html">DAC-1985-GranackiKP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/natural%20language.html" title="natural language">#natural language</a></span></dt><dd>The ADAM advanced design automation system: overview, planner and natural language interface (<abbr title="John J. Granacki">JJG</abbr>, <abbr title="David Knapp">DK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 727–730.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-OdawaraTO.html">DAC-1985-OdawaraTO</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span></dt><dd>Diagrammatic function description of microprocessor and data-flow processor (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Ichiro Ogata">IO</abbr>), pp. 731–734.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-Frank.html">DAC-1985-Frank</a> <span class="tag"><a href="tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Switch-level simulation of VLSI using a special-purpose data-driven computer (<abbr title="Edward H. Frank">EHF</abbr>), pp. 735–738.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-LaarhovenAD.html">DAC-1985-LaarhovenAD</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>PHIPLA-a new algorithm for logic minimization (<abbr title="Peter J. M. van Laarhoven">PJMvL</abbr>, <abbr title="Emile H. L. Aarts">EHLA</abbr>, <abbr title="Marc Davio">MD</abbr>), pp. 739–743.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-KuoCH.html">DAC-1985-KuoCH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>A heuristic algorithm for PLA block folding (<abbr title="Yue-Sun Kuo">YSK</abbr>, <abbr title="C. Chen">CC</abbr>, <abbr title="T. C. Hu">TCH</abbr>), pp. 744–747.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-NaharSS.html">DAC-1985-NaharSS</a></dt><dd>Experiments with simulated annealing (<abbr title="Surendra Nahar">SN</abbr>, <abbr title="Sartaj Sahni">SS</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>), pp. 748–752.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-ZaraRNS.html">DAC-1985-ZaraRNS</a> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>An abstract machine data structure for non-procedural functional models (<abbr title="Robert V. Zara">RVZ</abbr>, <abbr title="Kevin Rose">KR</abbr>, <abbr title="Ghulam Nurie">GN</abbr>, <abbr title="Harish Sarin">HS</abbr>), pp. 753–756.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-MokkaralaFA.html">DAC-1985-MokkaralaFA</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A unified approach to simulation and timing verification at the functional level (<abbr title="Vighneswara Row Mokkarala">VRM</abbr>, <abbr title="Antony Fan">AF</abbr>, <abbr title="Ravi Apte">RA</abbr>), pp. 757–761.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-Schaefer.html">DAC-1985-Schaefer</a></dt><dd>A transistor-level logic-with-timing simulator for MOS circuits (<abbr title="Thomas J. Schaefer">TJS</abbr>), pp. 762–765.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-KosekiY.html">DAC-1985-KosekiY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PLAYER: a PLA design system for VLSI’s (<abbr title="Yoshiyuki Koseki">YK</abbr>, <abbr title="Teruhiko Yamada">TY</abbr>), pp. 766–769.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-DwyerMBG.html">DAC-1985-DwyerMBG</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>The integration of an advanced gate array router into a fully automated design system (<abbr title="Robert Dwyer">RD</abbr>, <abbr title="Stephen Morris">SM</abbr>, <abbr title="Edward Bard">EB</abbr>, <abbr title="Daniel Green">DG</abbr>), pp. 770–772.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1985-Lemaire.html">DAC-1985-Lemaire</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>GAMMA: a fast prototype design, build, and test process (<abbr title="Louise T. Lemaire">LTL</abbr>), pp. 773–776.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-HillFL.html">DAC-1985-HillFL</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span></dt><dd>Effective use of virtual grid compaction in macro-module generators (<abbr title="Dwight D. Hill">DDH</abbr>, <abbr title="John P. Fishburn">JPF</abbr>, <abbr title="Mary Diane Palmer Leland">MDPL</abbr>), pp. 777–780.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-KaoFL.html">DAC-1985-KaoFL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Algorithms for automatic transistor sizing in CMOS digital circuits (<abbr title="William H. Kao">WHK</abbr>, <abbr title="Nader Fathi">NF</abbr>, <abbr title="Chia-Hao Lee">CHL</abbr>), pp. 781–784.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-AndouYMKSH.html">DAC-1985-AndouYMKSH</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic routing algorithm for VLSI (<abbr title="Hiroshi Andou">HA</abbr>, <abbr title="Ichiro Yamamoto">IY</abbr>, <abbr title="Yuuko Mori">YM</abbr>, <abbr title="Yutaka Koike">YK</abbr>, <abbr title="Kimikatsu Shouji">KS</abbr>, <abbr title="Kazuyuki Hirakawa">KH</abbr>), pp. 785–788.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-VlierbergheRH.html">DAC-1985-VlierbergheRH</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Symbolic hierarchical artwork generation system (<abbr title="Stef van Vlierberghe">SvV</abbr>, <abbr title="Jeff Rijmenants">JR</abbr>, <abbr title="Walter Heyns">WH</abbr>), pp. 789–793.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-ChowdhuryB.html">DAC-1985-ChowdhuryB</a></dt><dd>The construction of minimal area power and ground nets for VLSI circuits (<abbr title="Salim U. Chowdhury">SUC</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 794–797.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-ObermeierK.html">DAC-1985-ObermeierK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span></dt><dd>PLA driver selection: an analytic approach (<abbr title="Fred W. Obermeier">FWO</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 798–802.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-ShteingartNG.html">DAC-1985-ShteingartNG</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>RTG: automatic register level test generator (<abbr title="Semyon Shteingart">SS</abbr>, <abbr title="Andrew W. Nagle">AWN</abbr>, <abbr title="John Grason">JG</abbr>), pp. 803–807.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-KrasniewskiA.html">DAC-1985-KrasniewskiA</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications (<abbr title="Andrzej Krasniewski">AK</abbr>, <abbr title="Alexander Albicki">AA</abbr>), pp. 808–811.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-MiyoshiKTNA.html">DAC-1985-MiyoshiKTNA</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Speed up techniques of logic simulation (<abbr title="Masayuki Miyoshi">MM</abbr>, <abbr title="Yoshiharu Kazama">YK</abbr>, <abbr title="Osamu Tada">OT</abbr>, <abbr title="Yasuo Nagura">YN</abbr>, <abbr title="Nobutaka Amano">NA</abbr>), pp. 812–815.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-Chan.html">DAC-1985-Chan</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Development of a timing analysis program for multiple clocked network (<abbr title="Edward Chan">EC</abbr>), pp. 816–819.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-DelormeRdGLMC.html">DAC-1985-DelormeRdGLMC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A functional partitioning expert system for test sequences generation (<abbr title="C. Delorme">CD</abbr>, <abbr title="P. Roux">PR</abbr>, <abbr title="L. Demians d'Archimbaud">LDd</abbr>, <abbr title="N. Giambiasi">NG</abbr>, <abbr title="R. L'Bath">RL</abbr>, <abbr title="B. MacGee">BM</abbr>, <abbr title="R. Charroppin">RC</abbr>), pp. 820–824.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1985-ReddyRA.html">DAC-1985-ReddyRA</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor level test generation for MOS circuits (<abbr title="Madhukar K. Reddy">MKR</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Prathima Agrawal">PA</abbr>), pp. 825–828.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1985-Tucker.html">DAC-1985-Tucker</a> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Electronic CAD/CAM-is it revolution or evolution (tutorial session) (<abbr title="Beth W. Tucker">BWT</abbr>), pp. 830–834.</dd> <div class="pagevis" style="width:4px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>