# Saumya Shah

<div align="center">
  <img src="https://techovedas.com/wp-content/uploads/2023/07/1.jpg" width="150px" style="border-radius:50%;" />
  
  [![LinkedIn](https://img.shields.io/badge/-Saumya%20Shah-blue?style=for-the-badge&logo=Linkedin&logoColor=white)](https://www.linkedin.com/in/saumya-shah-ss/)
  [![GitHub](https://img.shields.io/badge/-saumyatshah-000?style=for-the-badge&logo=Github&logoColor=white)](https://github.com/saumyatshah)
  [![Portfolio](https://img.shields.io/badge/ğŸŒ-Portfolio-ff6b35?style=for-the-badge)](#) <!-- replace with portfolio URL -->
</div>

---
## ğŸ‘‹ About Me  

ğŸ’¡ Iâ€™m an **FPGA, ASIC, and Embedded Systems Engineer** passionate about **digital hardware acceleration**, **IoT/real-time systems**, and **bridging hardware with firmware**. My work spans from **deploying AI inference on FPGAs** to **building connected embedded solutions** for robotics and sensor networks.  

ğŸ“ **M.S. in Electrical Engineering** (*FPGA, Embedded & Digital Design*), *University of Texas at Dallas*.  
ğŸ”¬ **Core Specializations:** RTL Design Â· Verification Â· STA Â· FPGA Acceleration Â· Embedded Systems Â· ASIC Design.  
ğŸ› ï¸ **Tech Stack:** Verilog/VHDL Â· C/C++ Â· Python Â· STM32 Â· ESP32 Â· Cadence Â· Synopsys Â· Vivado.  


## ğŸ”¥ Featured Projects  

### ğŸ–¥ï¸ FPGA / ASIC / Computer Architecture  

| ğŸš€ Project | ğŸ”§ Tech | ğŸ“– Description |
|------------|---------|----------------|
| **Sobel Edge-Detection for Reconfigurable Computing** | FPGA Â· HLS Â· ARM HPS | Implemented Sobel filter accelerator on FPGA + ARM, achieving **14% latency reduction** in image processing:contentReference. |
| **Mini Stereo Digital Audio Processor (7nm)** | Verilog Â· Synopsys DC Â· ASAP 7nm | Designed RTL with FIR filter + memory controller, automated PnR + STA, and optimized power/timing. |
| **Digital Circuit Fault Analysis** | Verilog Â· Synopsys DC Â· TetraMAX | Improved ATPG test coverage by **10â€“12%**, designing combinational/sequential circuits with Synopsys tools. |
| **Custom RISC Processor + Floating Point Unit** | Verilog Â· Cadence Â· GF65 | Built pipelined 8-bit RISC processor + FPU, deployed on FPGA, verified with Cadence Innovus. |
| **Analysis of Branch Predictors & Cache Associativity** | GEM5 Â· Python | Benchmarked cache & predictor strategies, finding optimal CPI config. Python scripts cut runtime by **30%**. |

---

### ğŸ¤– Embedded Systems / IoT / Robotics  

| ğŸš€ Project | ğŸ”§ Tech | ğŸ“– Description |
|------------|---------|----------------|
| **ESP32-S3 Multi-Function IoT Firmware** | ESP32-S3 Â· FreeRTOS Â· MQTT Â· OTA | Event-driven firmware with OTA updates, BLE WiFi provisioning, WebSocket + MQTT streaming, and NVS storage for sensor configs. |
| **Sensor Data Acquisition & Cloud Integration** | STM32F7 Â· FreeRTOS Â· ESP8266 | Real-time multitasking firmware collecting multi-sensor data, transmitting via USART â†’ ESP8266, optimized resource usage:contentReference. |
| **4-Wheel Holonomic Robot** | STM32F4 Â· Arduino Â· Fuzzy Logic | Autonomous holonomic drive robot with SPI/IÂ²C/USART drivers, PS4 controller interface, fuzzy logic navigation, and JTAG debugging:contentReference. |
| **Custom PCB Design for Embedded & Robotics** | LPC17xx Â· STM32F4 Â· KiCAD | Designed development + robotic PCBs integrating STM32 and LPC microcontrollers for prototyping and advanced robotic applications:contentReference. |

---

## ğŸ› ï¸ Technical Skills  

<div align="center">

| HDL / Hardware | Programming | EDA Tools | Embedded / IoT |
|----------------|-------------|-----------|----------------|
| ![Verilog](https://img.shields.io/badge/-Verilog-orange?style=for-the-badge) ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-blueviolet?style=for-the-badge) ![VHDL](https://img.shields.io/badge/-VHDL-royalblue?style=for-the-badge) | ![C](https://img.shields.io/badge/-C-blue?style=for-the-badge) ![C++](https://img.shields.io/badge/-C++-00599C?style=for-the-badge) ![Python](https://img.shields.io/badge/-Python-yellow?style=for-the-badge) ![Perl](https://img.shields.io/badge/-Perl-purple?style=for-the-badge) | ![Cadence](https://img.shields.io/badge/-Cadence-red?style=for-the-badge) ![Synopsys](https://img.shields.io/badge/-Synopsys-lightgrey?style=for-the-badge) ![Vivado](https://img.shields.io/badge/-Vivado-green?style=for-the-badge) | ![STM32](https://img.shields.io/badge/-STM32-blue?style=for-the-badge) ![ESP32](https://img.shields.io/badge/-ESP32-black?style=for-the-badge) ![Arduino](https://img.shields.io/badge/-Arduino-teal?style=for-the-badge) |

</div>

---

## ğŸ“Š GitHub Stats

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=saumyatshah&show_icons=true&theme=radical" alt="GitHub Stats" />
  <br />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=saumyatshah&theme=radical" alt="GitHub Streak" />
  <br />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=saumyatshah&layout=compact&theme=radical" alt="Top Languages" />
</div>

## ğŸ“« Contact Me

- Email: [saumya20shah@gmail.com](mailto:saumya20shah@gmail.com)  
- LinkedIn: [Saumya Shah](https://www.linkedin.com/in/saumya-shah-ss/)  
- GitHub: [saumyatshah](https://github.com/saumyatshah)

---

*â€œI am driven by curiosity and powered by creativity. Letâ€™s connect!â€*  
*â€” Saumya Shah*  
