Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Tue Oct 28 16:10:41 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab7_ek_impl_1.twr lab7_ek_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/promote.xml

-----------------------------------------
Design:          aes
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 82.7866%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
core/cyphertext_i0_i0/Q                 |          No required time
core/cyphertext_i0_i1/Q                 |          No required time
core/cyphertext_i0_i2/Q                 |          No required time
core/cyphertext_i0_i3/Q                 |          No required time
core/cyphertext_i0_i4/Q                 |          No required time
core/cyphertext_i0_i5/Q                 |          No required time
core/cyphertext_i0_i6/Q                 |          No required time
core/cyphertext_i0_i7/Q                 |          No required time
core/cyphertext_i0_i8/Q                 |          No required time
core/cyphertext_i0_i9/Q                 |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       128
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
load                                    |                     input
sdi                                     |                     input
sck                                     |                     input
done                                    |                    output
sdo                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
sck_c                                   |         sck_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          24.677 ns |         40.524 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
core/cypher_mid_i11/D                    |   16.990 ns 
core/cypher_mid_i29/D                    |   17.519 ns 
core/cypher_mid_i12/D                    |   18.298 ns 
core/cypher_mid_i9/D                     |   18.430 ns 
core/cypher_mid_i13/D                    |   18.562 ns 
core/cypher_mid_i81/D                    |   18.629 ns 
core/cypher_mid_i126/D                   |   18.867 ns 
core/cypher_mid_i16/D                    |   18.893 ns 
core/cypher_mid_i82/D                    |   18.906 ns 
core/cypher_mid_i4/D                     |   19.039 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i11/D  (SLICE_R23C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 16.989 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           7.204                 22.114  96      
core/i41_4_lut_adj_552/D->core/i41_4_lut_adj_552/Z
                                          SLICE_R19C12C      D0_TO_F0_DELAY      0.476                 22.590  1       
core/n36_adj_1268                                            NET DELAY           0.304                 22.894  1       
core/i1_4_lut_adj_553/B->core/i1_4_lut_adj_553/Z
                                          SLICE_R19C12C      C1_TO_F1_DELAY      0.449                 23.343  1       
core/n17_adj_1269                                            NET DELAY           2.168                 25.511  1       
core/i6054_4_lut/D->core/i6054_4_lut/Z    SLICE_R19C12D      D1_TO_F1_DELAY      0.449                 25.960  1       
core/n6403                                                   NET DELAY           3.542                 29.502  1       
core/i39_3_lut_4_lut_adj_671/B->core/i39_3_lut_4_lut_adj_671/Z
                                          SLICE_R23C11B      C1_TO_F1_DELAY      0.476                 29.978  1       
core/n4946                                                   NET DELAY           0.000                 29.978  1       
core/cypher_mid_i11/D                                        ENDPOINT            0.000                 29.978  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i10/CK   core/cypher_mid_i11/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(29.977)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   16.989  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/round_FSM_i7/Q  (SLICE_R14C25B)
Path End         : core/cypher_mid_i29/D  (SLICE_R19C23B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 17.518 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
{core/round_FSM_i6/CK   core/round_FSM_i7/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/round_FSM_i7/CK->core/round_FSM_i7/Q
                                          SLICE_R14C25B      CLK_TO_Q1_DELAY     1.388                  6.887  4       
core/current_key_127__N_385[7]                               NET DELAY           2.617                  9.504  4       
core/i2442_2_lut/A->core/i2442_2_lut/Z    SLICE_R14C23A      C0_TO_F0_DELAY      0.449                  9.953  3       
core/ke/constant/n3996                                       NET DELAY           2.432                 12.385  3       
core/ke/constant/i1_4_lut/B->core/ke/constant/i1_4_lut/Z
                                          SLICE_R14C24B      C1_TO_F1_DELAY      0.449                 12.834  1       
core/ke/constant/n13                                         NET DELAY           3.595                 16.429  1       
core/ke/i2_4_lut_adj_279/B->core/ke/i2_4_lut_adj_279/Z
                                          SLICE_R12C23A      B1_TO_F1_DELAY      0.476                 16.905  5       
core/ke/n4633                                                NET DELAY           0.304                 17.209  5       
core/ke/i1_2_lut_3_lut/B->core/ke/i1_2_lut_3_lut/Z
                                          SLICE_R12C23B      C0_TO_F0_DELAY      0.449                 17.658  4       
core/ke/n4711                                                NET DELAY           4.706                 22.364  4       
core/ke/i6378_4_lut_4_lut/B->core/ke/i6378_4_lut_4_lut/Z
                                          SLICE_R19C20A      B0_TO_F0_DELAY      0.476                 22.840  1       
core/ke/n6068                                                NET DELAY           0.304                 23.144  1       
core/i40_4_lut_adj_373/A->core/i40_4_lut_adj_373/Z
                                          SLICE_R19C20A      C1_TO_F1_DELAY      0.449                 23.593  1       
core/n20_adj_1072                                            NET DELAY           2.168                 25.761  1       
core/i1_4_lut_adj_375/A->core/i1_4_lut_adj_375/Z
                                          SLICE_R19C20B      D1_TO_F1_DELAY      0.449                 26.210  1       
core/n4_adj_1074                                             NET DELAY           2.763                 28.973  1       
core/mux_15_i30_4_lut/D->core/mux_15_i30_4_lut/Z
                                          SLICE_R19C23B      D1_TO_F1_DELAY      0.476                 29.449  1       
core/cypher_mid_127__N_640[29]                               NET DELAY           0.000                 29.449  1       
core/cypher_mid_i29/D                                        ENDPOINT            0.000                 29.449  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i28/CK   core/cypher_mid_i29/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(29.448)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   17.518  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i12/D  (SLICE_R23C13C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 84.1% (route), 15.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.297 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           5.816                 20.726  96      
core/i41_4_lut_adj_544/D->core/i41_4_lut_adj_544/Z
                                          SLICE_R21C13C      B0_TO_F0_DELAY      0.476                 21.202  1       
core/n36_adj_1259                                            NET DELAY           0.304                 21.506  1       
core/i1_4_lut_adj_545/B->core/i1_4_lut_adj_545/Z
                                          SLICE_R21C13C      C1_TO_F1_DELAY      0.449                 21.955  1       
core/n17_adj_1260                                            NET DELAY           2.168                 24.123  1       
core/i6050_4_lut/D->core/i6050_4_lut/Z    SLICE_R21C13D      D1_TO_F1_DELAY      0.449                 24.572  1       
core/n6412                                                   NET DELAY           3.622                 28.194  1       
core/i39_3_lut_4_lut_adj_674/B->core/i39_3_lut_4_lut_adj_674/Z
                                          SLICE_R23C13C      A0_TO_F0_DELAY      0.476                 28.670  1       
core/n4948                                                   NET DELAY           0.000                 28.670  1       
core/cypher_mid_i12/D                                        ENDPOINT            0.000                 28.670  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i12/CK   core/cypher_mid_i13/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.669)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.297  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i9/D  (SLICE_R22C10C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 83.9% (route), 16.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.429 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           7.521                 22.431  96      
core/i41_4_lut_adj_567/D->core/i41_4_lut_adj_567/Z
                                          SLICE_R19C10C      B0_TO_F0_DELAY      0.476                 22.907  1       
core/n36_adj_1286                                            NET DELAY           0.304                 23.211  1       
core/i1_4_lut_adj_568/B->core/i1_4_lut_adj_568/Z
                                          SLICE_R19C10C      C1_TO_F1_DELAY      0.476                 23.687  1       
core/n17_adj_1287                                            NET DELAY           0.304                 23.991  1       
core/i6098_4_lut/D->core/i6098_4_lut/Z    SLICE_R19C10D      C0_TO_F0_DELAY      0.449                 24.440  1       
core/n6385                                                   NET DELAY           3.622                 28.062  1       
core/i39_3_lut_4_lut_adj_662/B->core/i39_3_lut_4_lut_adj_662/Z
                                          SLICE_R22C10C      C1_TO_F1_DELAY      0.476                 28.538  1       
core/n4942                                                   NET DELAY           0.000                 28.538  1       
core/cypher_mid_i9/D                                         ENDPOINT            0.000                 28.538  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i8/CK   core/cypher_mid_i9/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.537)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.429  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i13/D  (SLICE_R23C13C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 83.9% (route), 16.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.561 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           5.499                 20.409  96      
core/i41_4_lut_adj_531/D->core/i41_4_lut_adj_531/Z
                                          SLICE_R21C14C      D0_TO_F0_DELAY      0.476                 20.885  1       
core/n36_adj_1242                                            NET DELAY           0.304                 21.189  1       
core/i1_4_lut_adj_532/B->core/i1_4_lut_adj_532/Z
                                          SLICE_R21C14C      C1_TO_F1_DELAY      0.449                 21.638  1       
core/n17_adj_1243                                            NET DELAY           2.168                 23.806  1       
core/i6045_4_lut/D->core/i6045_4_lut/Z    SLICE_R21C14D      D1_TO_F1_DELAY      0.449                 24.255  1       
core/n6421                                                   NET DELAY           3.675                 27.930  1       
core/i39_3_lut_4_lut_adj_679/B->core/i39_3_lut_4_lut_adj_679/Z
                                          SLICE_R23C13C      B1_TO_F1_DELAY      0.476                 28.406  1       
core/n4950                                                   NET DELAY           0.000                 28.406  1       
core/cypher_mid_i13/D                                        ENDPOINT            0.000                 28.406  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i12/CK   core/cypher_mid_i13/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.405)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.561  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i81/D  (SLICE_R17C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.628 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           7.587                 22.497  96      
core/i41_4_lut_adj_475/D->core/i41_4_lut_adj_475/Z
                                          SLICE_R19C6B       A1_TO_F1_DELAY      0.476                 22.973  1       
core/n36_adj_1189                                            NET DELAY           0.304                 23.277  1       
core/i1_4_lut_adj_476/B->core/i1_4_lut_adj_476/Z
                                          SLICE_R19C6C       C0_TO_F0_DELAY      0.476                 23.753  1       
core/n17_adj_1190                                            NET DELAY           0.304                 24.057  1       
core/i5981_4_lut/D->core/i5981_4_lut/Z    SLICE_R19C6C       C1_TO_F1_DELAY      0.449                 24.506  1       
core/n6889                                                   NET DELAY           3.357                 27.863  1       
core/i39_3_lut_4_lut_adj_694/B->core/i39_3_lut_4_lut_adj_694/Z
                                          SLICE_R17C7B       D1_TO_F1_DELAY      0.476                 28.339  1       
core/n5192                                                   NET DELAY           0.000                 28.339  1       
core/cypher_mid_i81/D                                        ENDPOINT            0.000                 28.339  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i80/CK   core/cypher_mid_i81/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.338)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.628  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/round_FSM_i11/Q  (SLICE_R12C25B)
Path End         : core/cypher_mid_i126/D  (SLICE_R10C21B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 9
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.866 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
{core/round_FSM_i10/CK   core/round_FSM_i11/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/round_FSM_i11/CK->core/round_FSM_i11/Q
                                          SLICE_R12C25B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
core/ke/constant/n421                                        NET DELAY           2.353                  9.240  2       
core/ke/constant/i4_4_lut/C->core/ke/constant/i4_4_lut/Z
                                          SLICE_R12C24A      D0_TO_F0_DELAY      0.476                  9.716  2       
core/ke/constant/n10_adj_962                                 NET DELAY           0.304                 10.020  2       
core/ke/constant/i5_3_lut/B->core/ke/constant/i5_3_lut/Z
                                          SLICE_R12C24A      C1_TO_F1_DELAY      0.449                 10.469  5       
core/ke/constant/n1384                                       NET DELAY           3.622                 14.091  5       
core/ke/constant/i4468_2_lut_3_lut/A->core/ke/constant/i4468_2_lut_3_lut/Z
                                          SLICE_R13C21A      C0_TO_F0_DELAY      0.449                 14.540  3       
core/ke/constant/n6023                                       NET DELAY           2.168                 16.708  3       
core/ke/i2_4_lut_adj_278/B->core/ke/i2_4_lut_adj_278/Z
                                          SLICE_R13C22A      D0_TO_F0_DELAY      0.449                 17.157  5       
core/ke/current_key_127__N_384[30]                           NET DELAY           3.027                 20.184  5       
core/i6241_4_lut/A->core/i6241_4_lut/Z    SLICE_R13C20A      C0_TO_F0_DELAY      0.476                 20.660  1       
core/n6218                                                   NET DELAY           0.304                 20.964  1       
core/i40_4_lut_adj_732/A->core/i40_4_lut_adj_732/Z
                                          SLICE_R13C20A      C1_TO_F1_DELAY      0.449                 21.413  1       
core/n20_adj_1384                                            NET DELAY           2.168                 23.581  1       
core/i1_4_lut_adj_733/A->core/i1_4_lut_adj_733/Z
                                          SLICE_R13C20B      D1_TO_F1_DELAY      0.449                 24.030  1       
core/n4_adj_1385                                             NET DELAY           3.595                 27.625  1       
core/mux_15_i127_4_lut/D->core/mux_15_i127_4_lut/Z
                                          SLICE_R10C21B      B0_TO_F0_DELAY      0.476                 28.101  1       
core/cypher_mid_127__N_640[126]                              NET DELAY           0.000                 28.101  1       
core/cypher_mid_i126/D                                       ENDPOINT            0.000                 28.101  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i126/CK   core/cypher_mid_i127/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.100)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.866  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i16/D  (SLICE_R22C18A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 83.7% (route), 16.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.892 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           6.411                 21.321  96      
core/i41_4_lut_adj_491/D->core/i41_4_lut_adj_491/Z
                                          SLICE_R21C17C      B0_TO_F0_DELAY      0.476                 21.797  1       
core/n36_adj_1206                                            NET DELAY           0.304                 22.101  1       
core/i1_4_lut_adj_492/B->core/i1_4_lut_adj_492/Z
                                          SLICE_R21C17C      C1_TO_F1_DELAY      0.449                 22.550  1       
core/n17_adj_1207                                            NET DELAY           2.168                 24.718  1       
core/i5612_4_lut/D->core/i5612_4_lut/Z    SLICE_R21C17D      D1_TO_F1_DELAY      0.449                 25.167  1       
core/n6448                                                   NET DELAY           2.432                 27.599  1       
core/i39_3_lut_4_lut_adj_689/B->core/i39_3_lut_4_lut_adj_689/Z
                                          SLICE_R22C18A      C0_TO_F0_DELAY      0.476                 28.075  1       
core/n4956                                                   NET DELAY           0.000                 28.075  1       
core/cypher_mid_i16/D                                        ENDPOINT            0.000                 28.075  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i16/CK   core/cypher_mid_i17/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.074)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.892  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i82/D  (SLICE_R17C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 83.5% (route), 16.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 18.905 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           7.521                 22.431  96      
core/i41_4_lut_adj_469/D->core/i41_4_lut_adj_469/Z
                                          SLICE_R19C7B       B1_TO_F1_DELAY      0.476                 22.907  1       
core/n36_adj_1182                                            NET DELAY           0.304                 23.211  1       
core/i1_4_lut_adj_470/B->core/i1_4_lut_adj_470/Z
                                          SLICE_R19C7C       C0_TO_F0_DELAY      0.476                 23.687  1       
core/n17_adj_1183                                            NET DELAY           0.304                 23.991  1       
core/i5980_4_lut/D->core/i5980_4_lut/Z    SLICE_R19C7C       C1_TO_F1_DELAY      0.449                 24.440  1       
core/n6898                                                   NET DELAY           3.146                 27.586  1       
core/i39_3_lut_4_lut_adj_696/B->core/i39_3_lut_4_lut_adj_696/Z
                                          SLICE_R17C7A       A0_TO_F0_DELAY      0.476                 28.062  1       
core/n5194                                                   NET DELAY           0.000                 28.062  1       
core/cypher_mid_i82/D                                        ENDPOINT            0.000                 28.062  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i82/CK   core/cypher_mid_i83/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(28.061)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   18.905  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/pc/state_i3/Q  (SLICE_R19C25C)
Path End         : core/cypher_mid_i4/D  (SLICE_R23C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 19.038 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                  5.499  225     
core/pc/state_i3/CK                                          CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
core/pc/state_i3/CK->core/pc/state_i3/Q   SLICE_R19C25C      CLK_TO_Q1_DELAY     1.388                  6.887  267     
core/pc/state[2]                                             NET DELAY           7.574                 14.461  267     
core/i1_rep_221_2_lut/A->core/i1_rep_221_2_lut/Z
                                          SLICE_R8C13D       C0_TO_F0_DELAY      0.449                 14.910  96      
core/n8988                                                   NET DELAY           6.992                 21.902  96      
core/i41_4_lut_adj_546/D->core/i41_4_lut_adj_546/Z
                                          SLICE_R19C14B      A1_TO_F1_DELAY      0.476                 22.378  1       
core/n36_adj_1261                                            NET DELAY           0.304                 22.682  1       
core/i1_4_lut_adj_547/B->core/i1_4_lut_adj_547/Z
                                          SLICE_R19C14C      C0_TO_F0_DELAY      0.476                 23.158  1       
core/n17_adj_1263                                            NET DELAY           0.304                 23.462  1       
core/i6047_4_lut/D->core/i6047_4_lut/Z    SLICE_R19C14C      C1_TO_F1_DELAY      0.449                 23.911  1       
core/n6340                                                   NET DELAY           3.542                 27.453  1       
core/i39_3_lut_4_lut_adj_673/B->core/i39_3_lut_4_lut_adj_673/Z
                                          SLICE_R23C13B      C1_TO_F1_DELAY      0.476                 27.929  1       
core/n4932                                                   NET DELAY           0.000                 27.929  1       
core/cypher_mid_i4/D                                         ENDPOINT            0.000                 27.929  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  225     
core/ke/sb[0]/clk                                            NET DELAY           5.499                 47.165  225     
{core/cypher_mid_i5/CK   core/cypher_mid_i4/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(27.928)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   19.038  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
core/prev_key_i95/D                      |    1.743 ns 
core/prev_key_i92/D                      |    1.743 ns 
core/prev_key_i54/D                      |    1.743 ns 
core/prev_key_i50/D                      |    1.743 ns 
core/prev_key_i42/D                      |    1.743 ns 
core/prev_key_i40/D                      |    1.743 ns 
core/prev_key_i38/D                      |    1.743 ns 
core/state_i2/D                          |    1.743 ns 
core/cyphertext_i0_i0/D                  |    1.743 ns 
core/cyphertext_i0_i1/D                  |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : core/prev_key_i95/Q  (SLICE_R14C21D)
Path End         : core/prev_key_i95/D  (SLICE_R14C21D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i94/CK   core/prev_key_i95/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/prev_key_i95/CK->core/prev_key_i95/Q
                                          SLICE_R14C21D      CLK_TO_Q1_DELAY  0.779                  3.863  3       
core/ke/prev_key[95]                                         NET DELAY        0.712                  4.575  3       
core/ke/mux_6_i96_3_lut_4_lut/A->core/ke/mux_6_i96_3_lut_4_lut/Z
                                          SLICE_R14C21D      D1_TO_F1_DELAY   0.252                  4.827  1       
core/ke/prev_key_127__N_768[95]                              NET DELAY        0.000                  4.827  1       
core/prev_key_i95/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i94/CK   core/prev_key_i95/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/prev_key_i92/Q  (SLICE_R12C22D)
Path End         : core/prev_key_i92/D  (SLICE_R12C22D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i92/CK   core/prev_key_i93/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/prev_key_i92/CK->core/prev_key_i92/Q
                                          SLICE_R12C22D      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/ke/prev_key[92]                                         NET DELAY        0.712                  4.575  3       
core/ke/mux_6_i93_3_lut_4_lut/A->core/ke/mux_6_i93_3_lut_4_lut/Z
                                          SLICE_R12C22D      D0_TO_F0_DELAY   0.252                  4.827  1       
core/ke/prev_key_127__N_768[92]                              NET DELAY        0.000                  4.827  1       
core/prev_key_i92/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i92/CK   core/prev_key_i93/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/prev_key_i54/Q  (SLICE_R16C18B)
Path End         : core/prev_key_i54/D  (SLICE_R16C18B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i54/CK   core/prev_key_i55/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/prev_key_i54/CK->core/prev_key_i54/Q
                                          SLICE_R16C18B      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/ke/prev_key[54]                                         NET DELAY        0.712                  4.575  3       
core/ke/mux_6_i55_3_lut_4_lut/A->core/ke/mux_6_i55_3_lut_4_lut/Z
                                          SLICE_R16C18B      D0_TO_F0_DELAY   0.252                  4.827  1       
core/ke/prev_key_127__N_768[54]                              NET DELAY        0.000                  4.827  1       
core/prev_key_i54/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i54/CK   core/prev_key_i55/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/prev_key_i50/Q  (SLICE_R16C16C)
Path End         : core/prev_key_i50/D  (SLICE_R16C16C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i50/CK   core/prev_key_i51/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/prev_key_i50/CK->core/prev_key_i50/Q
                                          SLICE_R16C16C      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/ke/prev_key[50]                                         NET DELAY        0.712                  4.575  3       
core/ke/mux_6_i51_3_lut_4_lut/A->core/ke/mux_6_i51_3_lut_4_lut/Z
                                          SLICE_R16C16C      D0_TO_F0_DELAY   0.252                  4.827  1       
core/ke/prev_key_127__N_768[50]                              NET DELAY        0.000                  4.827  1       
core/prev_key_i50/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i50/CK   core/prev_key_i51/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/prev_key_i42/Q  (SLICE_R19C13A)
Path End         : core/prev_key_i42/D  (SLICE_R19C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i42/CK   core/prev_key_i43/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/prev_key_i42/CK->core/prev_key_i42/Q
                                          SLICE_R19C13A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/ke/prev_key[42]                                         NET DELAY        0.712                  4.575  3       
core/ke/mux_6_i43_3_lut_4_lut/A->core/ke/mux_6_i43_3_lut_4_lut/Z
                                          SLICE_R19C13A      D0_TO_F0_DELAY   0.252                  4.827  1       
core/ke/prev_key_127__N_768[42]                              NET DELAY        0.000                  4.827  1       
core/prev_key_i42/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i42/CK   core/prev_key_i43/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/prev_key_i40/Q  (SLICE_R16C10A)
Path End         : core/prev_key_i40/D  (SLICE_R16C10A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i40/CK   core/prev_key_i41/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/prev_key_i40/CK->core/prev_key_i40/Q
                                          SLICE_R16C10A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/ke/prev_key[40]                                         NET DELAY        0.712                  4.575  3       
core/ke/mux_6_i41_3_lut_4_lut/A->core/ke/mux_6_i41_3_lut_4_lut/Z
                                          SLICE_R16C10A      D0_TO_F0_DELAY   0.252                  4.827  1       
core/ke/prev_key_127__N_768[40]                              NET DELAY        0.000                  4.827  1       
core/prev_key_i40/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i40/CK   core/prev_key_i41/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/prev_key_i38/Q  (SLICE_R16C10D)
Path End         : core/prev_key_i38/D  (SLICE_R16C10D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i38/CK   core/prev_key_i39/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/prev_key_i38/CK->core/prev_key_i38/Q
                                          SLICE_R16C10D      CLK_TO_Q0_DELAY  0.779                  3.863  3       
core/ke/prev_key[38]                                         NET DELAY        0.712                  4.575  3       
core/ke/mux_6_i39_3_lut_4_lut/A->core/ke/mux_6_i39_3_lut_4_lut/Z
                                          SLICE_R16C10D      D0_TO_F0_DELAY   0.252                  4.827  1       
core/ke/prev_key_127__N_768[38]                              NET DELAY        0.000                  4.827  1       
core/prev_key_i38/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/prev_key_i38/CK   core/prev_key_i39/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/state_i2/Q  (SLICE_R17C28C)
Path End         : core/state_i2/D  (SLICE_R17C28C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/state_i2/CK   core/pc/state_i4/CK}                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/state_i2/CK->core/state_i2/Q         SLICE_R17C28C      CLK_TO_Q0_DELAY  0.779                  3.863  163     
core/state_adj_1418[1]                                       NET DELAY        0.712                  4.575  163     
core/nextstate_1__I_0_4_lut_4_lut/C->core/nextstate_1__I_0_4_lut_4_lut/Z
                                          SLICE_R17C28C      D0_TO_F0_DELAY   0.252                  4.827  1       
core/nextstate[1]                                            NET DELAY        0.000                  4.827  1       
core/state_i2/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/state_i2/CK   core/pc/state_i4/CK}                     CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cypher_mid_i0/Q  (SLICE_R15C15C)
Path End         : core/cyphertext_i0_i0/D  (SLICE_R14C16D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/cypher_mid_i0/CK   core/cypher_mid_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cypher_mid_i0/CK->core/cypher_mid_i0/Q
                                          SLICE_R15C15C      CLK_TO_Q0_DELAY  0.779                  3.863  9       
core/mc/mc3/cypher_mid[0]                                    NET DELAY        0.712                  4.575  9       
core.SLICE_392/D0->core.SLICE_392/F0      SLICE_R14C16D      D0_TO_F0_DELAY   0.252                  4.827  1       
core.cypher_mid[0].sig_256.FeedThruLUT                       NET DELAY        0.000                  4.827  1       
core/cyphertext_i0_i0/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/cyphertext_i0_i0/CK   core/cyphertext_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : core/cypher_mid_i1/Q  (SLICE_R15C15C)
Path End         : core/cyphertext_i0_i1/D  (SLICE_R14C16D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/cypher_mid_i0/CK   core/cypher_mid_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
core/cypher_mid_i1/CK->core/cypher_mid_i1/Q
                                          SLICE_R15C15C      CLK_TO_Q1_DELAY  0.779                  3.863  9       
core/mc/mc3/cypher_mid[1]                                    NET DELAY        0.712                  4.575  9       
core.SLICE_392/D1->core.SLICE_392/F1      SLICE_R14C16D      D1_TO_F1_DELAY   0.252                  4.827  1       
core.cypher_mid[1].sig_272.FeedThruLUT                       NET DELAY        0.000                  4.827  1       
core/cyphertext_i0_i1/D                                      ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  226     
core/ke/sb[0]/clk                                            NET DELAY        3.084                  3.084  226     
{core/cyphertext_i0_i0/CK   core/cyphertext_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



