#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001aded0d0250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001aded146d20_0 .net "PC", 31 0, v000001aded10b520_0;  1 drivers
v000001aded147180_0 .var "clk", 0 0;
v000001aded1477c0_0 .net "clkout", 0 0, L_000001aded149010;  1 drivers
v000001aded146dc0_0 .net "cycles_consumed", 31 0, v000001aded146e60_0;  1 drivers
v000001aded147a40_0 .var "rst", 0 0;
S_000001aded0d0570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001aded0d0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001aded0e5930 .param/l "RType" 0 4 2, C4<000000>;
P_000001aded0e5968 .param/l "add" 0 4 5, C4<100000>;
P_000001aded0e59a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001aded0e59d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001aded0e5a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001aded0e5a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001aded0e5a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001aded0e5ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001aded0e5af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001aded0e5b28 .param/l "j" 0 4 12, C4<000010>;
P_000001aded0e5b60 .param/l "jal" 0 4 12, C4<000011>;
P_000001aded0e5b98 .param/l "jr" 0 4 6, C4<001000>;
P_000001aded0e5bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000001aded0e5c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000001aded0e5c40 .param/l "or_" 0 4 5, C4<100101>;
P_000001aded0e5c78 .param/l "ori" 0 4 8, C4<001101>;
P_000001aded0e5cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001aded0e5ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000001aded0e5d20 .param/l "slt" 0 4 5, C4<101010>;
P_000001aded0e5d58 .param/l "slti" 0 4 8, C4<101010>;
P_000001aded0e5d90 .param/l "srl" 0 4 6, C4<000010>;
P_000001aded0e5dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000001aded0e5e00 .param/l "subu" 0 4 5, C4<100011>;
P_000001aded0e5e38 .param/l "sw" 0 4 8, C4<101011>;
P_000001aded0e5e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000001aded0e5ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000001aded149710 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded148de0 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded1499b0 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded1491d0 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded149940 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded149080 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded149320 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded149630 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded149010 .functor OR 1, v000001aded147180_0, v000001aded0d7c80_0, C4<0>, C4<0>;
L_000001aded1492b0 .functor OR 1, L_000001aded193790, L_000001aded192750, C4<0>, C4<0>;
L_000001aded1497f0 .functor AND 1, L_000001aded192250, L_000001aded191e90, C4<1>, C4<1>;
L_000001aded149390 .functor NOT 1, v000001aded147a40_0, C4<0>, C4<0>, C4<0>;
L_000001aded1494e0 .functor OR 1, L_000001aded1930b0, L_000001aded193510, C4<0>, C4<0>;
L_000001aded149550 .functor OR 1, L_000001aded1494e0, L_000001aded1922f0, C4<0>, C4<0>;
L_000001aded149160 .functor OR 1, L_000001aded191cb0, L_000001aded1a5170, C4<0>, C4<0>;
L_000001aded149b00 .functor AND 1, L_000001aded192070, L_000001aded149160, C4<1>, C4<1>;
L_000001aded149400 .functor OR 1, L_000001aded1a4c70, L_000001aded1a5030, C4<0>, C4<0>;
L_000001aded148ec0 .functor AND 1, L_000001aded1a3e10, L_000001aded149400, C4<1>, C4<1>;
L_000001aded149240 .functor NOT 1, L_000001aded149010, C4<0>, C4<0>, C4<0>;
v000001aded10a080_0 .net "ALUOp", 3 0, v000001aded0d82c0_0;  1 drivers
v000001aded10ab20_0 .net "ALUResult", 31 0, v000001aded10b840_0;  1 drivers
v000001aded10b5c0_0 .net "ALUSrc", 0 0, v000001aded0d87c0_0;  1 drivers
v000001aded10d850_0 .net "ALUin2", 31 0, L_000001aded1a43b0;  1 drivers
v000001aded10d350_0 .net "MemReadEn", 0 0, v000001aded0d8360_0;  1 drivers
v000001aded10d670_0 .net "MemWriteEn", 0 0, v000001aded0d89a0_0;  1 drivers
v000001aded10d8f0_0 .net "MemtoReg", 0 0, v000001aded0d7a00_0;  1 drivers
v000001aded10cdb0_0 .net "PC", 31 0, v000001aded10b520_0;  alias, 1 drivers
v000001aded10ca90_0 .net "PCPlus1", 31 0, L_000001aded192d90;  1 drivers
v000001aded10c270_0 .net "PCsrc", 0 0, v000001aded10a6c0_0;  1 drivers
v000001aded10d3f0_0 .net "RegDst", 0 0, v000001aded0d8ae0_0;  1 drivers
v000001aded10da30_0 .net "RegWriteEn", 0 0, v000001aded0d7b40_0;  1 drivers
v000001aded10c630_0 .net "WriteRegister", 4 0, L_000001aded193a10;  1 drivers
v000001aded10ce50_0 .net *"_ivl_0", 0 0, L_000001aded149710;  1 drivers
L_000001aded149ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aded10d990_0 .net/2u *"_ivl_10", 4 0, L_000001aded149ca0;  1 drivers
L_000001aded14a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10c810_0 .net *"_ivl_101", 15 0, L_000001aded14a090;  1 drivers
v000001aded10cef0_0 .net *"_ivl_102", 31 0, L_000001aded192b10;  1 drivers
L_000001aded14a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10d490_0 .net *"_ivl_105", 25 0, L_000001aded14a0d8;  1 drivers
L_000001aded14a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10c8b0_0 .net/2u *"_ivl_106", 31 0, L_000001aded14a120;  1 drivers
v000001aded10c6d0_0 .net *"_ivl_108", 0 0, L_000001aded192250;  1 drivers
L_000001aded14a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001aded10d5d0_0 .net/2u *"_ivl_110", 5 0, L_000001aded14a168;  1 drivers
v000001aded10d530_0 .net *"_ivl_112", 0 0, L_000001aded191e90;  1 drivers
v000001aded10cf90_0 .net *"_ivl_115", 0 0, L_000001aded1497f0;  1 drivers
v000001aded10dad0_0 .net *"_ivl_116", 47 0, L_000001aded1933d0;  1 drivers
L_000001aded14a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10cd10_0 .net *"_ivl_119", 15 0, L_000001aded14a1b0;  1 drivers
L_000001aded149ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aded10d7b0_0 .net/2u *"_ivl_12", 5 0, L_000001aded149ce8;  1 drivers
v000001aded10c4f0_0 .net *"_ivl_120", 47 0, L_000001aded192e30;  1 drivers
L_000001aded14a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10cb30_0 .net *"_ivl_123", 15 0, L_000001aded14a1f8;  1 drivers
v000001aded10c9f0_0 .net *"_ivl_125", 0 0, L_000001aded191f30;  1 drivers
v000001aded10c950_0 .net *"_ivl_126", 31 0, L_000001aded192890;  1 drivers
v000001aded10d030_0 .net *"_ivl_128", 47 0, L_000001aded1927f0;  1 drivers
v000001aded10c450_0 .net *"_ivl_130", 47 0, L_000001aded1935b0;  1 drivers
v000001aded10c590_0 .net *"_ivl_132", 47 0, L_000001aded1929d0;  1 drivers
v000001aded10cbd0_0 .net *"_ivl_134", 47 0, L_000001aded193290;  1 drivers
v000001aded10db70_0 .net *"_ivl_14", 0 0, L_000001aded147040;  1 drivers
v000001aded10cc70_0 .net *"_ivl_140", 0 0, L_000001aded149390;  1 drivers
L_000001aded14a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10d0d0_0 .net/2u *"_ivl_142", 31 0, L_000001aded14a288;  1 drivers
L_000001aded14a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001aded10dc10_0 .net/2u *"_ivl_146", 5 0, L_000001aded14a360;  1 drivers
v000001aded10dcb0_0 .net *"_ivl_148", 0 0, L_000001aded1930b0;  1 drivers
L_000001aded14a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001aded10c770_0 .net/2u *"_ivl_150", 5 0, L_000001aded14a3a8;  1 drivers
v000001aded10dd50_0 .net *"_ivl_152", 0 0, L_000001aded193510;  1 drivers
v000001aded10d710_0 .net *"_ivl_155", 0 0, L_000001aded1494e0;  1 drivers
L_000001aded14a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001aded10d170_0 .net/2u *"_ivl_156", 5 0, L_000001aded14a3f0;  1 drivers
v000001aded10ddf0_0 .net *"_ivl_158", 0 0, L_000001aded1922f0;  1 drivers
L_000001aded149d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001aded10d210_0 .net/2u *"_ivl_16", 4 0, L_000001aded149d30;  1 drivers
v000001aded10de90_0 .net *"_ivl_161", 0 0, L_000001aded149550;  1 drivers
L_000001aded14a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10d2b0_0 .net/2u *"_ivl_162", 15 0, L_000001aded14a438;  1 drivers
v000001aded10bff0_0 .net *"_ivl_164", 31 0, L_000001aded193650;  1 drivers
v000001aded10c090_0 .net *"_ivl_167", 0 0, L_000001aded193b50;  1 drivers
v000001aded10c130_0 .net *"_ivl_168", 15 0, L_000001aded1936f0;  1 drivers
v000001aded10c1d0_0 .net *"_ivl_170", 31 0, L_000001aded1938d0;  1 drivers
v000001aded10c310_0 .net *"_ivl_174", 31 0, L_000001aded193ab0;  1 drivers
L_000001aded14a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10c3b0_0 .net *"_ivl_177", 25 0, L_000001aded14a480;  1 drivers
L_000001aded14a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded145030_0 .net/2u *"_ivl_178", 31 0, L_000001aded14a4c8;  1 drivers
v000001aded145350_0 .net *"_ivl_180", 0 0, L_000001aded192070;  1 drivers
L_000001aded14a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aded146390_0 .net/2u *"_ivl_182", 5 0, L_000001aded14a510;  1 drivers
v000001aded145ad0_0 .net *"_ivl_184", 0 0, L_000001aded191cb0;  1 drivers
L_000001aded14a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001aded145670_0 .net/2u *"_ivl_186", 5 0, L_000001aded14a558;  1 drivers
v000001aded144db0_0 .net *"_ivl_188", 0 0, L_000001aded1a5170;  1 drivers
v000001aded145170_0 .net *"_ivl_19", 4 0, L_000001aded147d60;  1 drivers
v000001aded1462f0_0 .net *"_ivl_191", 0 0, L_000001aded149160;  1 drivers
v000001aded146430_0 .net *"_ivl_193", 0 0, L_000001aded149b00;  1 drivers
L_000001aded14a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aded1455d0_0 .net/2u *"_ivl_194", 5 0, L_000001aded14a5a0;  1 drivers
v000001aded146930_0 .net *"_ivl_196", 0 0, L_000001aded1a53f0;  1 drivers
L_000001aded14a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aded146b10_0 .net/2u *"_ivl_198", 31 0, L_000001aded14a5e8;  1 drivers
L_000001aded149c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aded1469d0_0 .net/2u *"_ivl_2", 5 0, L_000001aded149c58;  1 drivers
v000001aded1464d0_0 .net *"_ivl_20", 4 0, L_000001aded147ea0;  1 drivers
v000001aded144f90_0 .net *"_ivl_200", 31 0, L_000001aded1a5210;  1 drivers
v000001aded145530_0 .net *"_ivl_204", 31 0, L_000001aded1a5670;  1 drivers
L_000001aded14a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded1453f0_0 .net *"_ivl_207", 25 0, L_000001aded14a630;  1 drivers
L_000001aded14a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded144e50_0 .net/2u *"_ivl_208", 31 0, L_000001aded14a678;  1 drivers
v000001aded1452b0_0 .net *"_ivl_210", 0 0, L_000001aded1a3e10;  1 drivers
L_000001aded14a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aded145490_0 .net/2u *"_ivl_212", 5 0, L_000001aded14a6c0;  1 drivers
v000001aded1458f0_0 .net *"_ivl_214", 0 0, L_000001aded1a4c70;  1 drivers
L_000001aded14a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001aded1450d0_0 .net/2u *"_ivl_216", 5 0, L_000001aded14a708;  1 drivers
v000001aded144ef0_0 .net *"_ivl_218", 0 0, L_000001aded1a5030;  1 drivers
v000001aded145fd0_0 .net *"_ivl_221", 0 0, L_000001aded149400;  1 drivers
v000001aded1466b0_0 .net *"_ivl_223", 0 0, L_000001aded148ec0;  1 drivers
L_000001aded14a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aded145710_0 .net/2u *"_ivl_224", 5 0, L_000001aded14a750;  1 drivers
v000001aded145a30_0 .net *"_ivl_226", 0 0, L_000001aded1a5350;  1 drivers
v000001aded145850_0 .net *"_ivl_228", 31 0, L_000001aded1a5490;  1 drivers
v000001aded146a70_0 .net *"_ivl_24", 0 0, L_000001aded1499b0;  1 drivers
L_000001aded149d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aded145c10_0 .net/2u *"_ivl_26", 4 0, L_000001aded149d78;  1 drivers
v000001aded1457b0_0 .net *"_ivl_29", 4 0, L_000001aded1475e0;  1 drivers
v000001aded145210_0 .net *"_ivl_32", 0 0, L_000001aded1491d0;  1 drivers
L_000001aded149dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001aded145e90_0 .net/2u *"_ivl_34", 4 0, L_000001aded149dc0;  1 drivers
v000001aded145990_0 .net *"_ivl_37", 4 0, L_000001aded147f40;  1 drivers
v000001aded145b70_0 .net *"_ivl_40", 0 0, L_000001aded149940;  1 drivers
L_000001aded149e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded145cb0_0 .net/2u *"_ivl_42", 15 0, L_000001aded149e08;  1 drivers
v000001aded144c70_0 .net *"_ivl_45", 15 0, L_000001aded192cf0;  1 drivers
v000001aded1461b0_0 .net *"_ivl_48", 0 0, L_000001aded149080;  1 drivers
v000001aded144d10_0 .net *"_ivl_5", 5 0, L_000001aded147c20;  1 drivers
L_000001aded149e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded145d50_0 .net/2u *"_ivl_50", 36 0, L_000001aded149e50;  1 drivers
L_000001aded149e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded145df0_0 .net/2u *"_ivl_52", 31 0, L_000001aded149e98;  1 drivers
v000001aded145f30_0 .net *"_ivl_55", 4 0, L_000001aded191d50;  1 drivers
v000001aded146610_0 .net *"_ivl_56", 36 0, L_000001aded192bb0;  1 drivers
v000001aded146070_0 .net *"_ivl_58", 36 0, L_000001aded192430;  1 drivers
v000001aded146570_0 .net *"_ivl_62", 0 0, L_000001aded149320;  1 drivers
L_000001aded149ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001aded146750_0 .net/2u *"_ivl_64", 5 0, L_000001aded149ee0;  1 drivers
v000001aded146110_0 .net *"_ivl_67", 5 0, L_000001aded191df0;  1 drivers
v000001aded146250_0 .net *"_ivl_70", 0 0, L_000001aded149630;  1 drivers
L_000001aded149f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded1467f0_0 .net/2u *"_ivl_72", 57 0, L_000001aded149f28;  1 drivers
L_000001aded149f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded146890_0 .net/2u *"_ivl_74", 31 0, L_000001aded149f70;  1 drivers
v000001aded1489e0_0 .net *"_ivl_77", 25 0, L_000001aded1926b0;  1 drivers
v000001aded148a80_0 .net *"_ivl_78", 57 0, L_000001aded192390;  1 drivers
v000001aded148800_0 .net *"_ivl_8", 0 0, L_000001aded148de0;  1 drivers
v000001aded147fe0_0 .net *"_ivl_80", 57 0, L_000001aded193330;  1 drivers
L_000001aded149fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001aded1486c0_0 .net/2u *"_ivl_84", 31 0, L_000001aded149fb8;  1 drivers
L_000001aded14a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001aded146c80_0 .net/2u *"_ivl_88", 5 0, L_000001aded14a000;  1 drivers
v000001aded1483a0_0 .net *"_ivl_90", 0 0, L_000001aded193790;  1 drivers
L_000001aded14a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001aded148440_0 .net/2u *"_ivl_92", 5 0, L_000001aded14a048;  1 drivers
v000001aded148080_0 .net *"_ivl_94", 0 0, L_000001aded192750;  1 drivers
v000001aded147cc0_0 .net *"_ivl_97", 0 0, L_000001aded1492b0;  1 drivers
v000001aded147400_0 .net *"_ivl_98", 47 0, L_000001aded1931f0;  1 drivers
v000001aded147720_0 .net "adderResult", 31 0, L_000001aded192ed0;  1 drivers
v000001aded147ae0_0 .net "address", 31 0, L_000001aded192c50;  1 drivers
v000001aded1484e0_0 .net "clk", 0 0, L_000001aded149010;  alias, 1 drivers
v000001aded146e60_0 .var "cycles_consumed", 31 0;
v000001aded147220_0 .net "extImm", 31 0, L_000001aded193970;  1 drivers
v000001aded148760_0 .net "funct", 5 0, L_000001aded1921b0;  1 drivers
v000001aded148120_0 .net "hlt", 0 0, v000001aded0d7c80_0;  1 drivers
v000001aded1481c0_0 .net "imm", 15 0, L_000001aded1924d0;  1 drivers
v000001aded148620_0 .net "immediate", 31 0, L_000001aded1a4270;  1 drivers
v000001aded148580_0 .net "input_clk", 0 0, v000001aded147180_0;  1 drivers
v000001aded1472c0_0 .net "instruction", 31 0, L_000001aded192930;  1 drivers
v000001aded147360_0 .net "memoryReadData", 31 0, v000001aded10a620_0;  1 drivers
v000001aded147900_0 .net "nextPC", 31 0, L_000001aded191fd0;  1 drivers
v000001aded1488a0_0 .net "opcode", 5 0, L_000001aded146fa0;  1 drivers
v000001aded1470e0_0 .net "rd", 4 0, L_000001aded147540;  1 drivers
v000001aded1479a0_0 .net "readData1", 31 0, L_000001aded1490f0;  1 drivers
v000001aded147e00_0 .net "readData1_w", 31 0, L_000001aded1a5530;  1 drivers
v000001aded148940_0 .net "readData2", 31 0, L_000001aded1496a0;  1 drivers
v000001aded148260_0 .net "rs", 4 0, L_000001aded147860;  1 drivers
v000001aded147b80_0 .net "rst", 0 0, v000001aded147a40_0;  1 drivers
v000001aded146f00_0 .net "rt", 4 0, L_000001aded193150;  1 drivers
v000001aded148300_0 .net "shamt", 31 0, L_000001aded192610;  1 drivers
v000001aded1474a0_0 .net "wire_instruction", 31 0, L_000001aded148f30;  1 drivers
v000001aded147680_0 .net "writeData", 31 0, L_000001aded1a58f0;  1 drivers
v000001aded148b20_0 .net "zero", 0 0, L_000001aded1a55d0;  1 drivers
L_000001aded147c20 .part L_000001aded192930, 26, 6;
L_000001aded146fa0 .functor MUXZ 6, L_000001aded147c20, L_000001aded149c58, L_000001aded149710, C4<>;
L_000001aded147040 .cmp/eq 6, L_000001aded146fa0, L_000001aded149ce8;
L_000001aded147d60 .part L_000001aded192930, 11, 5;
L_000001aded147ea0 .functor MUXZ 5, L_000001aded147d60, L_000001aded149d30, L_000001aded147040, C4<>;
L_000001aded147540 .functor MUXZ 5, L_000001aded147ea0, L_000001aded149ca0, L_000001aded148de0, C4<>;
L_000001aded1475e0 .part L_000001aded192930, 21, 5;
L_000001aded147860 .functor MUXZ 5, L_000001aded1475e0, L_000001aded149d78, L_000001aded1499b0, C4<>;
L_000001aded147f40 .part L_000001aded192930, 16, 5;
L_000001aded193150 .functor MUXZ 5, L_000001aded147f40, L_000001aded149dc0, L_000001aded1491d0, C4<>;
L_000001aded192cf0 .part L_000001aded192930, 0, 16;
L_000001aded1924d0 .functor MUXZ 16, L_000001aded192cf0, L_000001aded149e08, L_000001aded149940, C4<>;
L_000001aded191d50 .part L_000001aded192930, 6, 5;
L_000001aded192bb0 .concat [ 5 32 0 0], L_000001aded191d50, L_000001aded149e98;
L_000001aded192430 .functor MUXZ 37, L_000001aded192bb0, L_000001aded149e50, L_000001aded149080, C4<>;
L_000001aded192610 .part L_000001aded192430, 0, 32;
L_000001aded191df0 .part L_000001aded192930, 0, 6;
L_000001aded1921b0 .functor MUXZ 6, L_000001aded191df0, L_000001aded149ee0, L_000001aded149320, C4<>;
L_000001aded1926b0 .part L_000001aded192930, 0, 26;
L_000001aded192390 .concat [ 26 32 0 0], L_000001aded1926b0, L_000001aded149f70;
L_000001aded193330 .functor MUXZ 58, L_000001aded192390, L_000001aded149f28, L_000001aded149630, C4<>;
L_000001aded192c50 .part L_000001aded193330, 0, 32;
L_000001aded192d90 .arith/sum 32, v000001aded10b520_0, L_000001aded149fb8;
L_000001aded193790 .cmp/eq 6, L_000001aded146fa0, L_000001aded14a000;
L_000001aded192750 .cmp/eq 6, L_000001aded146fa0, L_000001aded14a048;
L_000001aded1931f0 .concat [ 32 16 0 0], L_000001aded192c50, L_000001aded14a090;
L_000001aded192b10 .concat [ 6 26 0 0], L_000001aded146fa0, L_000001aded14a0d8;
L_000001aded192250 .cmp/eq 32, L_000001aded192b10, L_000001aded14a120;
L_000001aded191e90 .cmp/eq 6, L_000001aded1921b0, L_000001aded14a168;
L_000001aded1933d0 .concat [ 32 16 0 0], L_000001aded1490f0, L_000001aded14a1b0;
L_000001aded192e30 .concat [ 32 16 0 0], v000001aded10b520_0, L_000001aded14a1f8;
L_000001aded191f30 .part L_000001aded1924d0, 15, 1;
LS_000001aded192890_0_0 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_0_4 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_0_8 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_0_12 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_0_16 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_0_20 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_0_24 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_0_28 .concat [ 1 1 1 1], L_000001aded191f30, L_000001aded191f30, L_000001aded191f30, L_000001aded191f30;
LS_000001aded192890_1_0 .concat [ 4 4 4 4], LS_000001aded192890_0_0, LS_000001aded192890_0_4, LS_000001aded192890_0_8, LS_000001aded192890_0_12;
LS_000001aded192890_1_4 .concat [ 4 4 4 4], LS_000001aded192890_0_16, LS_000001aded192890_0_20, LS_000001aded192890_0_24, LS_000001aded192890_0_28;
L_000001aded192890 .concat [ 16 16 0 0], LS_000001aded192890_1_0, LS_000001aded192890_1_4;
L_000001aded1927f0 .concat [ 16 32 0 0], L_000001aded1924d0, L_000001aded192890;
L_000001aded1935b0 .arith/sum 48, L_000001aded192e30, L_000001aded1927f0;
L_000001aded1929d0 .functor MUXZ 48, L_000001aded1935b0, L_000001aded1933d0, L_000001aded1497f0, C4<>;
L_000001aded193290 .functor MUXZ 48, L_000001aded1929d0, L_000001aded1931f0, L_000001aded1492b0, C4<>;
L_000001aded192ed0 .part L_000001aded193290, 0, 32;
L_000001aded191fd0 .functor MUXZ 32, L_000001aded192d90, L_000001aded192ed0, v000001aded10a6c0_0, C4<>;
L_000001aded192930 .functor MUXZ 32, L_000001aded148f30, L_000001aded14a288, L_000001aded149390, C4<>;
L_000001aded1930b0 .cmp/eq 6, L_000001aded146fa0, L_000001aded14a360;
L_000001aded193510 .cmp/eq 6, L_000001aded146fa0, L_000001aded14a3a8;
L_000001aded1922f0 .cmp/eq 6, L_000001aded146fa0, L_000001aded14a3f0;
L_000001aded193650 .concat [ 16 16 0 0], L_000001aded1924d0, L_000001aded14a438;
L_000001aded193b50 .part L_000001aded1924d0, 15, 1;
LS_000001aded1936f0_0_0 .concat [ 1 1 1 1], L_000001aded193b50, L_000001aded193b50, L_000001aded193b50, L_000001aded193b50;
LS_000001aded1936f0_0_4 .concat [ 1 1 1 1], L_000001aded193b50, L_000001aded193b50, L_000001aded193b50, L_000001aded193b50;
LS_000001aded1936f0_0_8 .concat [ 1 1 1 1], L_000001aded193b50, L_000001aded193b50, L_000001aded193b50, L_000001aded193b50;
LS_000001aded1936f0_0_12 .concat [ 1 1 1 1], L_000001aded193b50, L_000001aded193b50, L_000001aded193b50, L_000001aded193b50;
L_000001aded1936f0 .concat [ 4 4 4 4], LS_000001aded1936f0_0_0, LS_000001aded1936f0_0_4, LS_000001aded1936f0_0_8, LS_000001aded1936f0_0_12;
L_000001aded1938d0 .concat [ 16 16 0 0], L_000001aded1924d0, L_000001aded1936f0;
L_000001aded193970 .functor MUXZ 32, L_000001aded1938d0, L_000001aded193650, L_000001aded149550, C4<>;
L_000001aded193ab0 .concat [ 6 26 0 0], L_000001aded146fa0, L_000001aded14a480;
L_000001aded192070 .cmp/eq 32, L_000001aded193ab0, L_000001aded14a4c8;
L_000001aded191cb0 .cmp/eq 6, L_000001aded1921b0, L_000001aded14a510;
L_000001aded1a5170 .cmp/eq 6, L_000001aded1921b0, L_000001aded14a558;
L_000001aded1a53f0 .cmp/eq 6, L_000001aded146fa0, L_000001aded14a5a0;
L_000001aded1a5210 .functor MUXZ 32, L_000001aded193970, L_000001aded14a5e8, L_000001aded1a53f0, C4<>;
L_000001aded1a4270 .functor MUXZ 32, L_000001aded1a5210, L_000001aded192610, L_000001aded149b00, C4<>;
L_000001aded1a5670 .concat [ 6 26 0 0], L_000001aded146fa0, L_000001aded14a630;
L_000001aded1a3e10 .cmp/eq 32, L_000001aded1a5670, L_000001aded14a678;
L_000001aded1a4c70 .cmp/eq 6, L_000001aded1921b0, L_000001aded14a6c0;
L_000001aded1a5030 .cmp/eq 6, L_000001aded1921b0, L_000001aded14a708;
L_000001aded1a5350 .cmp/eq 6, L_000001aded146fa0, L_000001aded14a750;
L_000001aded1a5490 .functor MUXZ 32, L_000001aded1490f0, v000001aded10b520_0, L_000001aded1a5350, C4<>;
L_000001aded1a5530 .functor MUXZ 32, L_000001aded1a5490, L_000001aded1496a0, L_000001aded148ec0, C4<>;
S_000001aded0d0700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001aded0c69b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001aded1495c0 .functor NOT 1, v000001aded0d87c0_0, C4<0>, C4<0>, C4<0>;
v000001aded0d8720_0 .net *"_ivl_0", 0 0, L_000001aded1495c0;  1 drivers
v000001aded0d8860_0 .net "in1", 31 0, L_000001aded1496a0;  alias, 1 drivers
v000001aded0d9080_0 .net "in2", 31 0, L_000001aded1a4270;  alias, 1 drivers
v000001aded0d78c0_0 .net "out", 31 0, L_000001aded1a43b0;  alias, 1 drivers
v000001aded0d7960_0 .net "s", 0 0, v000001aded0d87c0_0;  alias, 1 drivers
L_000001aded1a43b0 .functor MUXZ 32, L_000001aded1a4270, L_000001aded1496a0, L_000001aded1495c0, C4<>;
S_000001aded074520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001aded140090 .param/l "RType" 0 4 2, C4<000000>;
P_000001aded1400c8 .param/l "add" 0 4 5, C4<100000>;
P_000001aded140100 .param/l "addi" 0 4 8, C4<001000>;
P_000001aded140138 .param/l "addu" 0 4 5, C4<100001>;
P_000001aded140170 .param/l "and_" 0 4 5, C4<100100>;
P_000001aded1401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001aded1401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001aded140218 .param/l "bne" 0 4 10, C4<000101>;
P_000001aded140250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001aded140288 .param/l "j" 0 4 12, C4<000010>;
P_000001aded1402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001aded1402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001aded140330 .param/l "lw" 0 4 8, C4<100011>;
P_000001aded140368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001aded1403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001aded1403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001aded140410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001aded140448 .param/l "sll" 0 4 6, C4<000000>;
P_000001aded140480 .param/l "slt" 0 4 5, C4<101010>;
P_000001aded1404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001aded1404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001aded140528 .param/l "sub" 0 4 5, C4<100010>;
P_000001aded140560 .param/l "subu" 0 4 5, C4<100011>;
P_000001aded140598 .param/l "sw" 0 4 8, C4<101011>;
P_000001aded1405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001aded140608 .param/l "xori" 0 4 8, C4<001110>;
v000001aded0d82c0_0 .var "ALUOp", 3 0;
v000001aded0d87c0_0 .var "ALUSrc", 0 0;
v000001aded0d8360_0 .var "MemReadEn", 0 0;
v000001aded0d89a0_0 .var "MemWriteEn", 0 0;
v000001aded0d7a00_0 .var "MemtoReg", 0 0;
v000001aded0d8ae0_0 .var "RegDst", 0 0;
v000001aded0d7b40_0 .var "RegWriteEn", 0 0;
v000001aded0d7be0_0 .net "funct", 5 0, L_000001aded1921b0;  alias, 1 drivers
v000001aded0d7c80_0 .var "hlt", 0 0;
v000001aded0d9260_0 .net "opcode", 5 0, L_000001aded146fa0;  alias, 1 drivers
v000001aded0d7d20_0 .net "rst", 0 0, v000001aded147a40_0;  alias, 1 drivers
E_000001aded0c7470 .event anyedge, v000001aded0d7d20_0, v000001aded0d9260_0, v000001aded0d7be0_0;
S_000001aded074770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001aded0c7730 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001aded148f30 .functor BUFZ 32, L_000001aded192f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aded0d9300_0 .net "Data_Out", 31 0, L_000001aded148f30;  alias, 1 drivers
v000001aded0d85e0 .array "InstMem", 0 1023, 31 0;
v000001aded0d7dc0_0 .net *"_ivl_0", 31 0, L_000001aded192f70;  1 drivers
v000001aded0d7e60_0 .net *"_ivl_3", 9 0, L_000001aded192110;  1 drivers
v000001aded0d7f00_0 .net *"_ivl_4", 11 0, L_000001aded193470;  1 drivers
L_000001aded14a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aded0d7fa0_0 .net *"_ivl_7", 1 0, L_000001aded14a240;  1 drivers
v000001aded0d8040_0 .net "addr", 31 0, v000001aded10b520_0;  alias, 1 drivers
v000001aded0d8540_0 .var/i "i", 31 0;
L_000001aded192f70 .array/port v000001aded0d85e0, L_000001aded193470;
L_000001aded192110 .part v000001aded10b520_0, 0, 10;
L_000001aded193470 .concat [ 10 2 0 0], L_000001aded192110, L_000001aded14a240;
S_000001aded0069c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001aded1490f0 .functor BUFZ 32, L_000001aded192a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aded1496a0 .functor BUFZ 32, L_000001aded193830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aded0d8400_0 .net *"_ivl_0", 31 0, L_000001aded192a70;  1 drivers
v000001aded0d84a0_0 .net *"_ivl_10", 6 0, L_000001aded193010;  1 drivers
L_000001aded14a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aded0b3af0_0 .net *"_ivl_13", 1 0, L_000001aded14a318;  1 drivers
v000001aded0b4770_0 .net *"_ivl_2", 6 0, L_000001aded192570;  1 drivers
L_000001aded14a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aded10a760_0 .net *"_ivl_5", 1 0, L_000001aded14a2d0;  1 drivers
v000001aded10ad00_0 .net *"_ivl_8", 31 0, L_000001aded193830;  1 drivers
v000001aded10af80_0 .net "clk", 0 0, L_000001aded149010;  alias, 1 drivers
v000001aded10a3a0_0 .var/i "i", 31 0;
v000001aded10bca0_0 .net "readData1", 31 0, L_000001aded1490f0;  alias, 1 drivers
v000001aded10ae40_0 .net "readData2", 31 0, L_000001aded1496a0;  alias, 1 drivers
v000001aded10a1c0_0 .net "readRegister1", 4 0, L_000001aded147860;  alias, 1 drivers
v000001aded10a800_0 .net "readRegister2", 4 0, L_000001aded193150;  alias, 1 drivers
v000001aded10b020 .array "registers", 31 0, 31 0;
v000001aded10ac60_0 .net "rst", 0 0, v000001aded147a40_0;  alias, 1 drivers
v000001aded10bd40_0 .net "we", 0 0, v000001aded0d7b40_0;  alias, 1 drivers
v000001aded10b8e0_0 .net "writeData", 31 0, L_000001aded1a58f0;  alias, 1 drivers
v000001aded10bac0_0 .net "writeRegister", 4 0, L_000001aded193a10;  alias, 1 drivers
E_000001aded0c7370/0 .event negedge, v000001aded0d7d20_0;
E_000001aded0c7370/1 .event posedge, v000001aded10af80_0;
E_000001aded0c7370 .event/or E_000001aded0c7370/0, E_000001aded0c7370/1;
L_000001aded192a70 .array/port v000001aded10b020, L_000001aded192570;
L_000001aded192570 .concat [ 5 2 0 0], L_000001aded147860, L_000001aded14a2d0;
L_000001aded193830 .array/port v000001aded10b020, L_000001aded193010;
L_000001aded193010 .concat [ 5 2 0 0], L_000001aded193150, L_000001aded14a318;
S_000001aded006b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001aded0069c0;
 .timescale 0 0;
v000001aded0d8180_0 .var/i "i", 31 0;
S_000001aded071bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001aded0c7770 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001aded148fa0 .functor NOT 1, v000001aded0d8ae0_0, C4<0>, C4<0>, C4<0>;
v000001aded10ada0_0 .net *"_ivl_0", 0 0, L_000001aded148fa0;  1 drivers
v000001aded10b700_0 .net "in1", 4 0, L_000001aded193150;  alias, 1 drivers
v000001aded10b2a0_0 .net "in2", 4 0, L_000001aded147540;  alias, 1 drivers
v000001aded10aee0_0 .net "out", 4 0, L_000001aded193a10;  alias, 1 drivers
v000001aded10aa80_0 .net "s", 0 0, v000001aded0d8ae0_0;  alias, 1 drivers
L_000001aded193a10 .functor MUXZ 5, L_000001aded147540, L_000001aded193150, L_000001aded148fa0, C4<>;
S_000001aded071d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001aded0c7130 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001aded149470 .functor NOT 1, v000001aded0d7a00_0, C4<0>, C4<0>, C4<0>;
v000001aded10a9e0_0 .net *"_ivl_0", 0 0, L_000001aded149470;  1 drivers
v000001aded10a260_0 .net "in1", 31 0, v000001aded10b840_0;  alias, 1 drivers
v000001aded10b0c0_0 .net "in2", 31 0, v000001aded10a620_0;  alias, 1 drivers
v000001aded10b7a0_0 .net "out", 31 0, L_000001aded1a58f0;  alias, 1 drivers
v000001aded10b160_0 .net "s", 0 0, v000001aded0d7a00_0;  alias, 1 drivers
L_000001aded1a58f0 .functor MUXZ 32, v000001aded10a620_0, v000001aded10b840_0, L_000001aded149470, C4<>;
S_000001aded05dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001aded05def0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001aded05df28 .param/l "AND" 0 9 12, C4<0010>;
P_000001aded05df60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001aded05df98 .param/l "OR" 0 9 12, C4<0011>;
P_000001aded05dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001aded05e008 .param/l "SLL" 0 9 12, C4<1000>;
P_000001aded05e040 .param/l "SLT" 0 9 12, C4<0110>;
P_000001aded05e078 .param/l "SRL" 0 9 12, C4<1001>;
P_000001aded05e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001aded05e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001aded05e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001aded05e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001aded14a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aded10b200_0 .net/2u *"_ivl_0", 31 0, L_000001aded14a798;  1 drivers
v000001aded10ba20_0 .net "opSel", 3 0, v000001aded0d82c0_0;  alias, 1 drivers
v000001aded10b980_0 .net "operand1", 31 0, L_000001aded1a5530;  alias, 1 drivers
v000001aded10bb60_0 .net "operand2", 31 0, L_000001aded1a43b0;  alias, 1 drivers
v000001aded10b840_0 .var "result", 31 0;
v000001aded10a580_0 .net "zero", 0 0, L_000001aded1a55d0;  alias, 1 drivers
E_000001aded0c77b0 .event anyedge, v000001aded0d82c0_0, v000001aded10b980_0, v000001aded0d78c0_0;
L_000001aded1a55d0 .cmp/eq 32, v000001aded10b840_0, L_000001aded14a798;
S_000001aded0a4a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001aded140650 .param/l "RType" 0 4 2, C4<000000>;
P_000001aded140688 .param/l "add" 0 4 5, C4<100000>;
P_000001aded1406c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001aded1406f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001aded140730 .param/l "and_" 0 4 5, C4<100100>;
P_000001aded140768 .param/l "andi" 0 4 8, C4<001100>;
P_000001aded1407a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001aded1407d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001aded140810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001aded140848 .param/l "j" 0 4 12, C4<000010>;
P_000001aded140880 .param/l "jal" 0 4 12, C4<000011>;
P_000001aded1408b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001aded1408f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001aded140928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001aded140960 .param/l "or_" 0 4 5, C4<100101>;
P_000001aded140998 .param/l "ori" 0 4 8, C4<001101>;
P_000001aded1409d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001aded140a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001aded140a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001aded140a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001aded140ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001aded140ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001aded140b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001aded140b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001aded140b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001aded140bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001aded10a6c0_0 .var "PCsrc", 0 0;
v000001aded10b340_0 .net "funct", 5 0, L_000001aded1921b0;  alias, 1 drivers
v000001aded10b3e0_0 .net "opcode", 5 0, L_000001aded146fa0;  alias, 1 drivers
v000001aded10a440_0 .net "operand1", 31 0, L_000001aded1490f0;  alias, 1 drivers
v000001aded10abc0_0 .net "operand2", 31 0, L_000001aded1a43b0;  alias, 1 drivers
v000001aded10a300_0 .net "rst", 0 0, v000001aded147a40_0;  alias, 1 drivers
E_000001aded0c7530/0 .event anyedge, v000001aded0d7d20_0, v000001aded0d9260_0, v000001aded10bca0_0, v000001aded0d78c0_0;
E_000001aded0c7530/1 .event anyedge, v000001aded0d7be0_0;
E_000001aded0c7530 .event/or E_000001aded0c7530/0, E_000001aded0c7530/1;
S_000001aded0a4bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001aded10bc00 .array "DataMem", 0 1023, 31 0;
v000001aded10b480_0 .net "address", 31 0, v000001aded10b840_0;  alias, 1 drivers
v000001aded10a4e0_0 .net "clock", 0 0, L_000001aded149240;  1 drivers
v000001aded10bde0_0 .net "data", 31 0, L_000001aded1496a0;  alias, 1 drivers
v000001aded10be80_0 .var/i "i", 31 0;
v000001aded10a620_0 .var "q", 31 0;
v000001aded10a8a0_0 .net "rden", 0 0, v000001aded0d8360_0;  alias, 1 drivers
v000001aded10b660_0 .net "wren", 0 0, v000001aded0d89a0_0;  alias, 1 drivers
E_000001aded0c69f0 .event posedge, v000001aded10a4e0_0;
S_000001aded08d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001aded0d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001aded0c7830 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001aded10a120_0 .net "PCin", 31 0, L_000001aded191fd0;  alias, 1 drivers
v000001aded10b520_0 .var "PCout", 31 0;
v000001aded10a940_0 .net "clk", 0 0, L_000001aded149010;  alias, 1 drivers
v000001aded109fe0_0 .net "rst", 0 0, v000001aded147a40_0;  alias, 1 drivers
    .scope S_000001aded0a4a20;
T_0 ;
    %wait E_000001aded0c7530;
    %load/vec4 v000001aded10a300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aded10a6c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001aded10b3e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001aded10a440_0;
    %load/vec4 v000001aded10abc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001aded10b3e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001aded10a440_0;
    %load/vec4 v000001aded10abc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001aded10b3e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001aded10b3e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001aded10b3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001aded10b340_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001aded10a6c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001aded08d0b0;
T_1 ;
    %wait E_000001aded0c7370;
    %load/vec4 v000001aded109fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001aded10b520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001aded10a120_0;
    %assign/vec4 v000001aded10b520_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001aded074770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aded0d8540_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001aded0d8540_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001aded0d8540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %load/vec4 v000001aded0d8540_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aded0d8540_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded0d85e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001aded074520;
T_3 ;
    %wait E_000001aded0c7470;
    %load/vec4 v000001aded0d7d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001aded0d7c80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aded0d89a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aded0d7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001aded0d8360_0, 0;
    %assign/vec4 v000001aded0d8ae0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001aded0d7c80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001aded0d82c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001aded0d87c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aded0d7b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aded0d89a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aded0d7a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001aded0d8360_0, 0, 1;
    %store/vec4 v000001aded0d8ae0_0, 0, 1;
    %load/vec4 v000001aded0d9260_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7c80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %load/vec4 v000001aded0d7be0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aded0d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d8360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d7a00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d89a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aded0d87c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001aded0d82c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001aded0069c0;
T_4 ;
    %wait E_000001aded0c7370;
    %fork t_1, S_000001aded006b50;
    %jmp t_0;
    .scope S_000001aded006b50;
t_1 ;
    %load/vec4 v000001aded10ac60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aded0d8180_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001aded0d8180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001aded0d8180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10b020, 0, 4;
    %load/vec4 v000001aded0d8180_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aded0d8180_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001aded10bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001aded10b8e0_0;
    %load/vec4 v000001aded10bac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10b020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10b020, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001aded0069c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001aded0069c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aded10a3a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001aded10a3a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001aded10a3a0_0;
    %ix/getv/s 4, v000001aded10a3a0_0;
    %load/vec4a v000001aded10b020, 4;
    %ix/getv/s 4, v000001aded10a3a0_0;
    %load/vec4a v000001aded10b020, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001aded10a3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aded10a3a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001aded05dd60;
T_6 ;
    %wait E_000001aded0c77b0;
    %load/vec4 v000001aded10ba20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001aded10b980_0;
    %load/vec4 v000001aded10bb60_0;
    %add;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001aded10b980_0;
    %load/vec4 v000001aded10bb60_0;
    %sub;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001aded10b980_0;
    %load/vec4 v000001aded10bb60_0;
    %and;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001aded10b980_0;
    %load/vec4 v000001aded10bb60_0;
    %or;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001aded10b980_0;
    %load/vec4 v000001aded10bb60_0;
    %xor;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001aded10b980_0;
    %load/vec4 v000001aded10bb60_0;
    %or;
    %inv;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001aded10b980_0;
    %load/vec4 v000001aded10bb60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001aded10bb60_0;
    %load/vec4 v000001aded10b980_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001aded10b980_0;
    %ix/getv 4, v000001aded10bb60_0;
    %shiftl 4;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001aded10b980_0;
    %ix/getv 4, v000001aded10bb60_0;
    %shiftr 4;
    %assign/vec4 v000001aded10b840_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001aded0a4bb0;
T_7 ;
    %wait E_000001aded0c69f0;
    %load/vec4 v000001aded10a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001aded10b480_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aded10bc00, 4;
    %assign/vec4 v000001aded10a620_0, 0;
T_7.0 ;
    %load/vec4 v000001aded10b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001aded10bde0_0;
    %ix/getv 3, v000001aded10b480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001aded0a4bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aded10be80_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001aded10be80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001aded10be80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %load/vec4 v000001aded10be80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aded10be80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aded10bc00, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001aded0a4bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aded10be80_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001aded10be80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001aded10be80_0;
    %load/vec4a v000001aded10bc00, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001aded10be80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001aded10be80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001aded10be80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001aded0d0570;
T_10 ;
    %wait E_000001aded0c7370;
    %load/vec4 v000001aded147b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aded146e60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001aded146e60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aded146e60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001aded0d0250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aded147180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aded147a40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001aded0d0250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001aded147180_0;
    %inv;
    %assign/vec4 v000001aded147180_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001aded0d0250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aded147a40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aded147a40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001aded146dc0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
