
*** Running vivado
    with args -log sys_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sys_design_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source sys_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Program_File/HLS_Files/cap_rgb565_demo/ip_rope'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top sys_design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1037.172 ; gain = 0.668
INFO: [Netlist 29-17] Analyzing 2391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0_board.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0_board.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/sys_design_processing_system7_0_0.xdc] for cell 'sys_design_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 1.249980 which will be rounded to 1.250 to ensure it is an integer multiple of 1 picosecond [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/sys_design_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/sys_design_processing_system7_0_0.xdc] for cell 'sys_design_i/processing_system7_0/inst'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0_board.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0_board.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0_clocks.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0_clocks.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_axi4s_vid_out_0_0/sys_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'sys_design_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_axi4s_vid_out_0_0/sys_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'sys_design_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/sys_design_v_tc_0_0_clocks.xdc] for cell 'sys_design_i/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/sys_design_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/sys_design_v_tc_0_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1897.672 ; gain = 617.840
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/sys_design_v_tc_0_0_clocks.xdc] for cell 'sys_design_i/v_tc_0/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_vid_in_axi4s_0_0/sys_design_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'sys_design_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_vid_in_axi4s_0_0/sys_design_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'sys_design_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sys_design_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1897.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 127 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 116 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

13 Infos, 24 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1897.672 ; gain = 1419.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1897.672 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9c8a048

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.672 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][87]_i_1 into driver instance sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[1]_INST_0, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2 into driver instance sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/grp_xFMedianProc_3_1_9_3_9_s_fu_326/ap_ce_reg_i_1 into driver instance sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/flow_control_loop_pipe_sequential_init_U/ram_reg_i_51, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[64]_i_1 into driver instance sys_design_i/ps7_0_axi_periph/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[64]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/select_ln610_reg_1665[10]_i_1 into driver instance sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_188[19]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/icmp_ln1027_reg_1655[0]_i_1 into driver instance sys_design_i/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/flow_control_loop_pipe_sequential_init_U/ram_reg_i_31, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 19 inverter(s) to 115 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1eb642c3c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 245 cells and removed 570 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1ca786685

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 297 cells and removed 1476 cells
INFO: [Opt 31-1021] In phase Constant propagation, 424 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b25657f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1525 cells
INFO: [Opt 31-1021] In phase Sweep, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b25657f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2190.957 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19313f8d7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b0fd4141

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2190.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             245  |             570  |                                             67  |
|  Constant propagation         |             297  |            1476  |                                            424  |
|  Sweep                        |               0  |            1525  |                                            115  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2190.957 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1932f41a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2190.957 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 3 Total Ports: 132
Ending PowerOpt Patch Enables Task | Checksum: 1d3270ea8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.707 . Memory (MB): peak = 2708.730 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d3270ea8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.730 ; gain = 517.773

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d3270ea8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2708.730 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2708.730 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12c76a4e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 24 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2708.730 ; gain = 811.059
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/impl_1/sys_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file sys_design_wrapper_drc_opted.rpt -pb sys_design_wrapper_drc_opted.pb -rpx sys_design_wrapper_drc_opted.rpx
Command: report_drc -file sys_design_wrapper_drc_opted.rpt -pb sys_design_wrapper_drc_opted.pb -rpx sys_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/impl_1/sys_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f75b1e58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2708.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos_pclk_IBUF_inst (IBUF.O) is locked to IOB_X1Y63
	cmos_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 84bdc383

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e6e9cff3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e6e9cff3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e6e9cff3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20ea2f984

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2040298f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2040298f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2866fc2f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1822 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 776 nets or LUTs. Breaked 0 LUT, combined 776 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2708.730 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            776  |                   776  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            776  |                   776  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 235be1034

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1be181b6d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1be181b6d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e7a34aca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b211d3b6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f3ea109

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c86b5350

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18b7d55f9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bd83e034

Time (s): cpu = 00:00:31 ; elapsed = 00:01:10 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: eea162a2

Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1996eb258

Time (s): cpu = 00:00:32 ; elapsed = 00:01:13 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1996eb258

Time (s): cpu = 00:00:32 ; elapsed = 00:01:13 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 189491ce1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.611 | TNS=-17.689 |
Phase 1 Physical Synthesis Initialization | Checksum: fa2f1bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [Place 46-33] Processed net sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/shl_ln45_reg_2940, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net sys_design_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_7, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 108eb2722

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 189491ce1

Time (s): cpu = 00:00:33 ; elapsed = 00:01:25 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 116a10362

Time (s): cpu = 00:00:33 ; elapsed = 00:01:26 . Memory (MB): peak = 2708.730 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:01:26 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 116a10362

Time (s): cpu = 00:00:33 ; elapsed = 00:01:26 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 116a10362

Time (s): cpu = 00:00:33 ; elapsed = 00:01:27 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 116a10362

Time (s): cpu = 00:00:33 ; elapsed = 00:01:27 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 116a10362

Time (s): cpu = 00:00:33 ; elapsed = 00:01:27 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2708.730 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:01:27 . Memory (MB): peak = 2708.730 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f79127db

Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 2708.730 ; gain = 0.000
Ending Placer Task | Checksum: 13886fa48

Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 25 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:31 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/impl_1/sys_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file sys_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2708.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sys_design_wrapper_utilization_placed.rpt -pb sys_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sys_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2708.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 47fcbce0 ConstDB: 0 ShapeSum: f08a3d68 RouteDB: 0
Post Restoration Checksum: NetGraph: 2f6862e3 NumContArr: 9250e8ce Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c1b94bb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c1b94bb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2708.730 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c1b94bb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2708.730 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10c01f0ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2722.418 ; gain = 13.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.752  | TNS=0.000  | WHS=-0.355 | THS=-634.798|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 9dc0d8a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2845.777 ; gain = 137.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.752  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 130540d3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2845.777 ; gain = 137.047

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00346899 %
  Global Horizontal Routing Utilization  = 0.00524003 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 50774
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 50773
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 8b7818fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8b7818fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2845.777 ; gain = 137.047
Phase 3 Initial Routing | Checksum: c40f5807

Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6368
 Number of Nodes with overlaps = 870
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.164  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2322b1608

Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.301  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: aff11694

Time (s): cpu = 00:00:28 ; elapsed = 00:01:18 . Memory (MB): peak = 2845.777 ; gain = 137.047
Phase 4 Rip-up And Reroute | Checksum: aff11694

Time (s): cpu = 00:00:28 ; elapsed = 00:01:18 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: a179b902

Time (s): cpu = 00:00:30 ; elapsed = 00:01:21 . Memory (MB): peak = 2845.777 ; gain = 137.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.416  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f9bb0689

Time (s): cpu = 00:00:30 ; elapsed = 00:01:21 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f9bb0689

Time (s): cpu = 00:00:30 ; elapsed = 00:01:21 . Memory (MB): peak = 2845.777 ; gain = 137.047
Phase 5 Delay and Skew Optimization | Checksum: f9bb0689

Time (s): cpu = 00:00:30 ; elapsed = 00:01:21 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12457bc92

Time (s): cpu = 00:00:32 ; elapsed = 00:01:24 . Memory (MB): peak = 2845.777 ; gain = 137.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.416  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 992065d8

Time (s): cpu = 00:00:32 ; elapsed = 00:01:24 . Memory (MB): peak = 2845.777 ; gain = 137.047
Phase 6 Post Hold Fix | Checksum: 992065d8

Time (s): cpu = 00:00:32 ; elapsed = 00:01:24 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.8199 %
  Global Horizontal Routing Utilization  = 14.6782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: da633dc6

Time (s): cpu = 00:00:32 ; elapsed = 00:01:24 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: da633dc6

Time (s): cpu = 00:00:32 ; elapsed = 00:01:25 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11613b779

Time (s): cpu = 00:00:34 ; elapsed = 00:01:28 . Memory (MB): peak = 2845.777 ; gain = 137.047

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.416  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11613b779

Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 2845.777 ; gain = 137.047
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 2845.777 ; gain = 137.047

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 25 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:33 . Memory (MB): peak = 2845.777 ; gain = 137.047
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/impl_1/sys_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file sys_design_wrapper_drc_routed.rpt -pb sys_design_wrapper_drc_routed.pb -rpx sys_design_wrapper_drc_routed.rpx
Command: report_drc -file sys_design_wrapper_drc_routed.rpt -pb sys_design_wrapper_drc_routed.pb -rpx sys_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/impl_1/sys_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sys_design_wrapper_methodology_drc_routed.rpt -pb sys_design_wrapper_methodology_drc_routed.pb -rpx sys_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file sys_design_wrapper_methodology_drc_routed.rpt -pb sys_design_wrapper_methodology_drc_routed.pb -rpx sys_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/impl_1/sys_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.934 ; gain = 27.027
INFO: [runtcl-4] Executing : report_power -file sys_design_wrapper_power_routed.rpt -pb sys_design_wrapper_power_summary_routed.pb -rpx sys_design_wrapper_power_routed.rpx
Command: report_power -file sys_design_wrapper_power_routed.rpt -pb sys_design_wrapper_power_summary_routed.pb -rpx sys_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
116 Infos, 26 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2944.453 ; gain = 55.520
INFO: [runtcl-4] Executing : report_route_status -file sys_design_wrapper_route_status.rpt -pb sys_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sys_design_wrapper_timing_summary_routed.rpt -pb sys_design_wrapper_timing_summary_routed.pb -rpx sys_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sys_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sys_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sys_design_wrapper_bus_skew_routed.rpt -pb sys_design_wrapper_bus_skew_routed.pb -rpx sys_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <sys_design_i/v_vid_in_axi4s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <sys_design_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <sys_design_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <sys_design_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <sys_design_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <sys_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <sys_design_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force sys_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U56/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg input sys_design_i/CAL_Hu_0/inst/rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U56/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg__0 input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0 input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0 input sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg input sys_design_i/test_Hu_0/inst/rgb2gray_9_0_600_1024_1_2_2_U0/grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout output sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product output sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0 output sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout multiplier stage sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg multiplier stage sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg__0 multiplier stage sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product multiplier stage sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0 multiplier stage sys_design_i/color_analysis_0/inst/ImgProcess_9_0_600_1024_1_2_U0/mul_32ns_32ns_64_2_1_U138/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/mul_ln46_reg_309_reg with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (sys_design_i/capture_rgb565_data_0/inst/byte_flag_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (sys_design_i/capture_rgb565_data_0/inst/cmos_href_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (sys_design_i/capture_rgb565_data_0/inst/frame_sync_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/dadd_64ns_64ns_64_7_full_dsp_1_U103/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U94/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U95/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fmul_32ns_32ns_32_4_max_dsp_1_U96/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 75 Warnings, 32 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sys_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3460.758 ; gain = 503.164
INFO: [Common 17-206] Exiting Vivado at Sun Apr  9 14:40:36 2023...
