Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  9 10:16:12 2023
| Host         : IronPatriot running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab4_top_methodology_drc_routed.rpt -pb lab4_top_methodology_drc_routed.pb -rpx lab4_top_methodology_drc_routed.rpx
| Design       : lab4_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 70
+-----------+------------------+------------------------------------------+------------+
| Rule      | Severity         | Description                              | Violations |
+-----------+------------------+------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell              | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert             | 16         |
| TIMING-20 | Warning          | Non-clocked latch                        | 8          |
| XDCH-2    | Warning          | Same min and max delay values on IO port | 29         |
| LATCH-1   | Advisory         | Existing latches in the design           | 1          |
+-----------+------------------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin LFSR/q_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[0]_C/CLR, LFSR/q_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[1]_C/CLR, LFSR/q_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[2]_C/CLR, LFSR/q_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[3]_C/CLR, LFSR/q_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[4]_C/CLR, LFSR/q_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[5]_C/CLR, LFSR/q_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[6]_C/CLR, LFSR/q_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell LFSR/q_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) LFSR/q_reg[7]_C/CLR, LFSR/q_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch LFSR/q_reg[0]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch LFSR/q_reg[1]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch LFSR/q_reg[2]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch LFSR/q_reg[3]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch LFSR/q_reg[4]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch LFSR/q_reg[5]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch LFSR/q_reg[6]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch LFSR/q_reg[7]_LDC cannot be properly analyzed as its control pin LFSR/q_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'clk' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'rst' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'seed[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "IN" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 8)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'an[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'q[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'seg[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] -add_delay 0.000 [get_ports -filter { NAME =~ "*" && DIRECTION == "OUT" }]
W:/UMN/TA/EE4301-SS23/lab4_post/lab4_post.srcs/constrs_1/new/lab4_top.xdc (Line: 9)
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 8 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


