<stg><name>dut_big_mult_v3small<71, 24, 17></name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="3">
<condition id="25">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="7">
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="8">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="8" to="9">
<condition id="37">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="8" to="10">
<condition id="36">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="10" to="11">
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="12">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="11" to="10">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader142.preheader:0  %b_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %b_V)

]]></node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
.preheader142.preheader:1  %a_V_read = call i71 @_ssdm_op_Read.ap_auto.i71(i71 %a_V)

]]></node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="41" op_0_bw="64">
<![CDATA[
.preheader142.preheader:2  %pp_V = alloca [5 x i41], align 8

]]></node>
<StgValue><ssdm name="pp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="41" op_0_bw="64">
<![CDATA[
.preheader142.preheader:3  %pps_V = alloca [5 x i41], align 8

]]></node>
<StgValue><ssdm name="pps_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="41" op_0_bw="24">
<![CDATA[
.preheader142.preheader:4  %tmp = zext i24 %b_V_read to i41

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader142.preheader:5  br label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader142:0  %i = phi i3 [ %i_6, %_ifconv ], [ 0, %.preheader142.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142:1  %exitcond3 = icmp eq i3 %i, -3

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader142:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142:3  %i_6 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader142:4  br i1 %exitcond3, label %arrayctor.loop1.preheader, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0  %tmp_s = icmp eq i3 %i, -4

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
_ifconv:1  %Lo_assign = call i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3(i3 %i, i1 false, i3 %i)

]]></node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:2  %tmp_41 = add i7 16, %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:3  %Ui = select i1 %tmp_s, i7 -58, i7 %tmp_41

]]></node>
<StgValue><ssdm name="Ui"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:5  %tmp_43 = icmp ugt i7 %Lo_assign, %Ui

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="71" op_0_bw="71" op_1_bw="71" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_51 = call i71 @llvm.part.select.i71(i71 %a_V_read, i32 70, i32 0)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:7  %tmp_52 = sub i7 %Lo_assign, %Ui

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:8  %tmp_53 = sub i7 -58, %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:9  %tmp_54 = sub i7 %Ui, %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:10  %tmp_55 = select i1 %tmp_43, i7 %tmp_52, i7 %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="71" op_0_bw="1" op_1_bw="71" op_2_bw="71">
<![CDATA[
_ifconv:11  %tmp_56 = select i1 %tmp_43, i71 %tmp_51, i71 %a_V_read

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:12  %tmp_57 = select i1 %tmp_43, i7 %tmp_53, i7 %Lo_assign

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:13  %tmp_58 = sub i7 -58, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="71" op_0_bw="7">
<![CDATA[
_ifconv:14  %tmp_59 = zext i7 %tmp_57 to i71

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:16  %tmp_61 = lshr i71 %tmp_56, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %pp_V_addr = getelementptr [5 x i41]* %pp_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="pp_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="41" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:1  %pp_V_load = load i41* %pp_V_addr, align 16

]]></node>
<StgValue><ssdm name="pp_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="71" op_0_bw="7">
<![CDATA[
_ifconv:15  %tmp_60 = zext i7 %tmp_58 to i71

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:17  %tmp_62 = lshr i71 -1, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
_ifconv:18  %p_Result_26 = and i71 %tmp_61, %tmp_62

]]></node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="41" op_0_bw="71">
<![CDATA[
_ifconv:19  %tmp_64 = trunc i71 %p_Result_26 to i41

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:4  %tmp_42 = zext i3 %i to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:20  %tmp_44 = mul i41 %tmp_64, %tmp

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %pp_V_addr_2 = getelementptr [5 x i41]* %pp_V, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="pp_V_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
_ifconv:22  store i41 %tmp_44, i41* %pp_V_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:23  br label %.preheader142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="41" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:1  %pp_V_load = load i41* %pp_V_addr, align 16

]]></node>
<StgValue><ssdm name="pp_V_load"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %pps_V_addr = getelementptr [5 x i41]* %pps_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="pps_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:3  store i41 %pp_V_load, i41* %pps_V_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 1, %arrayctor.loop1.preheader ], [ %i_5, %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond4 = icmp eq i3 %i_1, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %.preheader, label %_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_45 = zext i3 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_46 = add i3 %i_1, -1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_47 = zext i3 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %pps_V_addr_1 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="pps_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pps_V_load"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %pp_V_addr_1 = getelementptr [5 x i41]* %pp_V, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="pp_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load_1 = load i41* %pp_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pp_V_load_1"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %i_5 = add i3 %i_1, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %pps_V_load = load i41* %pps_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pps_V_load"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %pps_V_load, i32 17, i32 40)

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="41" op_0_bw="24">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %r_V_4 = zext i24 %r_V to i41

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %pps_V_addr_2 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="pps_V_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="41" op_0_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %pp_V_load_1 = load i41* %pp_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="pp_V_load_1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_48 = add i41 %pp_V_load_1, %r_V_4

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="41" op_1_bw="3">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  store i41 %tmp_48, i41* %pps_V_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi41ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="95" op_0_bw="95" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_s = phi i95 [ %p_Result_25, %._crit_edge143 ], [ undef, %0 ]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i3 [ %tmp_50, %._crit_edge143 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %i_2, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %tmp_50 = add i3 %i_2, 1

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %1, label %._crit_edge143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge143:6  %tmp_49 = zext i3 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge143:7  %pps_V_addr_4 = getelementptr [5 x i41]* %pps_V, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="pps_V_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="41" op_0_bw="3">
<![CDATA[
._crit_edge143:8  %p_Val2_38 = load i41* %pps_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="41" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %pps_V_addr_3 = getelementptr [5 x i41]* %pps_V, i64 0, i64 4

]]></node>
<StgValue><ssdm name="pps_V_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="41" op_0_bw="3">
<![CDATA[
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

]]></node>
<StgValue><ssdm name="pps_V_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge143:0  %tmp_66 = trunc i3 %i_2 to i2

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="1" op_3_bw="3">
<![CDATA[
._crit_edge143:1  %Li = call i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i3(i2 %tmp_66, i1 false, i3 %i_2)

]]></node>
<StgValue><ssdm name="Li"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge143:2  %Li_cast1 = zext i6 %Li to i7

]]></node>
<StgValue><ssdm name="Li_cast1"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge143:3  %Li_cast = zext i6 %Li to i32

]]></node>
<StgValue><ssdm name="Li_cast"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:4  %Ui_1 = add i7 16, %Li_cast1

]]></node>
<StgValue><ssdm name="Ui_1"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge143:5  %Ui_1_cast = zext i7 %Ui_1 to i32

]]></node>
<StgValue><ssdm name="Ui_1_cast"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="41" op_0_bw="3">
<![CDATA[
._crit_edge143:8  %p_Val2_38 = load i41* %pps_V_addr_4, align 8

]]></node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="17" op_0_bw="41">
<![CDATA[
._crit_edge143:9  %tmp_67 = trunc i41 %p_Val2_38 to i17

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="95" op_0_bw="17">
<![CDATA[
._crit_edge143:10  %loc_V = zext i17 %tmp_67 to i95

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge143:11  %tmp_68 = icmp ugt i32 %Li_cast, %Ui_1_cast

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge143:12  %tmp_69 = zext i6 %Li to i7

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:13  %tmp_70 = sub i7 -34, %tmp_69

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:14  %tmp_71 = select i1 %tmp_68, i7 %tmp_69, i7 %Ui_1

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:15  %tmp_72 = select i1 %tmp_68, i7 %Ui_1, i7 %tmp_69

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge143:16  %tmp_73 = select i1 %tmp_68, i7 %tmp_70, i7 %tmp_69

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge143:17  %tmp_74 = sub i7 -34, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:18  %tmp_75 = zext i7 %tmp_73 to i95

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:19  %tmp_76 = zext i7 %tmp_72 to i95

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="95" op_0_bw="7">
<![CDATA[
._crit_edge143:20  %tmp_77 = zext i7 %tmp_74 to i95

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:21  %tmp_78 = shl i95 %loc_V, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="95" op_0_bw="95" op_1_bw="95" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge143:22  %tmp_79 = call i95 @llvm.part.select.i95(i95 %tmp_78, i32 94, i32 0)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="95" op_0_bw="1" op_1_bw="95" op_2_bw="95">
<![CDATA[
._crit_edge143:23  %tmp_80 = select i1 %tmp_68, i95 %tmp_79, i95 %tmp_78

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:24  %tmp_81 = shl i95 -1, %tmp_76

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:25  %tmp_82 = lshr i95 -1, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:26  %p_demorgan = and i95 %tmp_81, %tmp_82

]]></node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:27  %tmp_83 = xor i95 %p_demorgan, -1

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:28  %tmp_84 = and i95 %p_Val2_s, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:29  %tmp_85 = and i95 %tmp_80, %p_demorgan

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
._crit_edge143:30  %p_Result_25 = or i95 %tmp_84, %tmp_85

]]></node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge143:31  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="41" op_0_bw="3">
<![CDATA[
:1  %pps_V_load_1 = load i41* %pps_V_addr_3, align 16

]]></node>
<StgValue><ssdm name="pps_V_load_1"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="27" op_0_bw="41">
<![CDATA[
:2  %tmp_65 = trunc i41 %pps_V_load_1 to i27

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="95" op_0_bw="95" op_1_bw="95" op_2_bw="27" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  %p_Result_s = call i95 @llvm.part.set.i95.i27(i95 %p_Val2_s, i27 %tmp_65, i32 68, i32 94)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="95">
<![CDATA[
:4  ret i95 %p_Result_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="141" name="a_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_V"/></StgValue>
</port>
<port id="142" name="b_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i24" to="b_V_read" fromId="143" toId="13">
</dataflow>
<dataflow id="145" from="b_V" to="b_V_read" fromId="142" toId="13">
</dataflow>
<dataflow id="147" from="_ssdm_op_Read.ap_auto.i71" to="a_V_read" fromId="146" toId="14">
</dataflow>
<dataflow id="148" from="a_V" to="a_V_read" fromId="141" toId="14">
</dataflow>
<dataflow id="150" from="stg_149" to="pp_V" fromId="149" toId="15">
</dataflow>
<dataflow id="151" from="stg_149" to="pps_V" fromId="149" toId="16">
</dataflow>
<dataflow id="152" from="b_V_read" to="tmp" fromId="13" toId="17">
</dataflow>
<dataflow id="153" from="i_6" to="i" fromId="22" toId="19">
<BackEdge/>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="stg_52" to="i" fromId="52" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="156" from="stg_155" to="i" fromId="155" toId="19">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="stg_18" to="i" fromId="18" toId="19">
</dataflow>
<dataflow id="158" from="i" to="exitcond3" fromId="19" toId="20">
</dataflow>
<dataflow id="160" from="stg_159" to="exitcond3" fromId="159" toId="20">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="161" toId="21">
</dataflow>
<dataflow id="164" from="stg_163" to="empty" fromId="163" toId="21">
</dataflow>
<dataflow id="165" from="stg_163" to="empty" fromId="163" toId="21">
</dataflow>
<dataflow id="166" from="stg_163" to="empty" fromId="163" toId="21">
</dataflow>
<dataflow id="167" from="i" to="i_6" fromId="19" toId="22">
</dataflow>
<dataflow id="169" from="stg_168" to="i_6" fromId="168" toId="22">
</dataflow>
<dataflow id="170" from="exitcond3" to="stg_23" fromId="20" toId="23">
</dataflow>
<dataflow id="171" from="i" to="tmp_s" fromId="19" toId="24">
</dataflow>
<dataflow id="173" from="stg_172" to="tmp_s" fromId="172" toId="24">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i7.i3.i1.i3" to="Lo_assign" fromId="174" toId="25">
</dataflow>
<dataflow id="176" from="i" to="Lo_assign" fromId="19" toId="25">
</dataflow>
<dataflow id="178" from="stg_177" to="Lo_assign" fromId="177" toId="25">
</dataflow>
<dataflow id="179" from="i" to="Lo_assign" fromId="19" toId="25">
</dataflow>
<dataflow id="181" from="stg_180" to="tmp_41" fromId="180" toId="26">
</dataflow>
<dataflow id="182" from="Lo_assign" to="tmp_41" fromId="25" toId="26">
</dataflow>
<dataflow id="183" from="tmp_s" to="Ui" fromId="24" toId="27">
</dataflow>
<dataflow id="185" from="stg_184" to="Ui" fromId="184" toId="27">
</dataflow>
<dataflow id="186" from="tmp_41" to="Ui" fromId="26" toId="27">
</dataflow>
<dataflow id="187" from="Lo_assign" to="tmp_43" fromId="25" toId="28">
</dataflow>
<dataflow id="188" from="Ui" to="tmp_43" fromId="27" toId="28">
</dataflow>
<dataflow id="190" from="llvm.part.select.i71" to="tmp_51" fromId="189" toId="29">
</dataflow>
<dataflow id="191" from="a_V_read" to="tmp_51" fromId="14" toId="29">
</dataflow>
<dataflow id="193" from="stg_192" to="tmp_51" fromId="192" toId="29">
</dataflow>
<dataflow id="195" from="stg_194" to="tmp_51" fromId="194" toId="29">
</dataflow>
<dataflow id="196" from="Lo_assign" to="tmp_52" fromId="25" toId="30">
</dataflow>
<dataflow id="197" from="Ui" to="tmp_52" fromId="27" toId="30">
</dataflow>
<dataflow id="198" from="stg_184" to="tmp_53" fromId="184" toId="31">
</dataflow>
<dataflow id="199" from="Lo_assign" to="tmp_53" fromId="25" toId="31">
</dataflow>
<dataflow id="200" from="Ui" to="tmp_54" fromId="27" toId="32">
</dataflow>
<dataflow id="201" from="Lo_assign" to="tmp_54" fromId="25" toId="32">
</dataflow>
<dataflow id="202" from="tmp_43" to="tmp_55" fromId="28" toId="33">
</dataflow>
<dataflow id="203" from="tmp_52" to="tmp_55" fromId="30" toId="33">
</dataflow>
<dataflow id="204" from="tmp_54" to="tmp_55" fromId="32" toId="33">
</dataflow>
<dataflow id="205" from="tmp_43" to="tmp_56" fromId="28" toId="34">
</dataflow>
<dataflow id="206" from="tmp_51" to="tmp_56" fromId="29" toId="34">
</dataflow>
<dataflow id="207" from="a_V_read" to="tmp_56" fromId="14" toId="34">
</dataflow>
<dataflow id="208" from="tmp_43" to="tmp_57" fromId="28" toId="35">
</dataflow>
<dataflow id="209" from="tmp_53" to="tmp_57" fromId="31" toId="35">
</dataflow>
<dataflow id="210" from="Lo_assign" to="tmp_57" fromId="25" toId="35">
</dataflow>
<dataflow id="211" from="stg_184" to="tmp_58" fromId="184" toId="36">
</dataflow>
<dataflow id="212" from="tmp_55" to="tmp_58" fromId="33" toId="36">
</dataflow>
<dataflow id="213" from="tmp_57" to="tmp_59" fromId="35" toId="37">
</dataflow>
<dataflow id="214" from="tmp_56" to="tmp_61" fromId="34" toId="38">
</dataflow>
<dataflow id="215" from="tmp_59" to="tmp_61" fromId="37" toId="38">
</dataflow>
<dataflow id="216" from="pp_V" to="pp_V_addr" fromId="15" toId="39">
</dataflow>
<dataflow id="218" from="stg_217" to="pp_V_addr" fromId="217" toId="39">
</dataflow>
<dataflow id="219" from="stg_217" to="pp_V_addr" fromId="217" toId="39">
</dataflow>
<dataflow id="220" from="pp_V_addr" to="pp_V_load" fromId="39" toId="40">
</dataflow>
<dataflow id="221" from="tmp_58" to="tmp_60" fromId="36" toId="41">
</dataflow>
<dataflow id="223" from="stg_222" to="tmp_62" fromId="222" toId="42">
</dataflow>
<dataflow id="224" from="tmp_60" to="tmp_62" fromId="41" toId="42">
</dataflow>
<dataflow id="225" from="tmp_61" to="p_Result_26" fromId="38" toId="43">
</dataflow>
<dataflow id="226" from="tmp_62" to="p_Result_26" fromId="42" toId="43">
</dataflow>
<dataflow id="227" from="p_Result_26" to="tmp_64" fromId="43" toId="44">
</dataflow>
<dataflow id="228" from="tmp_64" to="tmp_44" fromId="44" toId="45">
</dataflow>
<dataflow id="229" from="tmp" to="tmp_44" fromId="17" toId="45">
</dataflow>
<dataflow id="230" from="tmp_64" to="tmp_44" fromId="44" toId="46">
</dataflow>
<dataflow id="231" from="tmp" to="tmp_44" fromId="17" toId="46">
</dataflow>
<dataflow id="232" from="tmp_64" to="tmp_44" fromId="44" toId="47">
</dataflow>
<dataflow id="233" from="tmp" to="tmp_44" fromId="17" toId="47">
</dataflow>
<dataflow id="234" from="i" to="tmp_42" fromId="19" toId="48">
</dataflow>
<dataflow id="235" from="tmp_64" to="tmp_44" fromId="44" toId="49">
</dataflow>
<dataflow id="236" from="tmp" to="tmp_44" fromId="17" toId="49">
</dataflow>
<dataflow id="237" from="pp_V" to="pp_V_addr_2" fromId="15" toId="50">
</dataflow>
<dataflow id="238" from="stg_217" to="pp_V_addr_2" fromId="217" toId="50">
</dataflow>
<dataflow id="239" from="tmp_42" to="pp_V_addr_2" fromId="48" toId="50">
</dataflow>
<dataflow id="240" from="tmp_44" to="stg_51" fromId="49" toId="51">
</dataflow>
<dataflow id="241" from="pp_V_addr_2" to="stg_51" fromId="50" toId="51">
</dataflow>
<dataflow id="242" from="pp_V_addr" to="pp_V_load" fromId="39" toId="53">
</dataflow>
<dataflow id="243" from="pps_V" to="pps_V_addr" fromId="16" toId="54">
</dataflow>
<dataflow id="244" from="stg_217" to="pps_V_addr" fromId="217" toId="54">
</dataflow>
<dataflow id="245" from="stg_217" to="pps_V_addr" fromId="217" toId="54">
</dataflow>
<dataflow id="246" from="pp_V_load" to="stg_55" fromId="53" toId="55">
</dataflow>
<dataflow id="247" from="pps_V_addr" to="stg_55" fromId="54" toId="55">
</dataflow>
<dataflow id="248" from="stg_168" to="i_1" fromId="168" toId="57">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="stg_56" to="i_1" fromId="56" toId="57">
</dataflow>
<dataflow id="250" from="i_5" to="i_1" fromId="68" toId="57">
<BackEdge/>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="stg_76" to="i_1" fromId="76" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="252" from="i_1" to="exitcond4" fromId="57" toId="58">
</dataflow>
<dataflow id="253" from="stg_159" to="exitcond4" fromId="159" toId="58">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecLoopTripCount" to="empty_63" fromId="161" toId="59">
</dataflow>
<dataflow id="256" from="stg_255" to="empty_63" fromId="255" toId="59">
</dataflow>
<dataflow id="257" from="stg_255" to="empty_63" fromId="255" toId="59">
</dataflow>
<dataflow id="258" from="stg_255" to="empty_63" fromId="255" toId="59">
</dataflow>
<dataflow id="259" from="exitcond4" to="stg_60" fromId="58" toId="60">
</dataflow>
<dataflow id="260" from="i_1" to="tmp_45" fromId="57" toId="61">
</dataflow>
<dataflow id="261" from="i_1" to="tmp_46" fromId="57" toId="62">
</dataflow>
<dataflow id="263" from="stg_262" to="tmp_46" fromId="262" toId="62">
</dataflow>
<dataflow id="264" from="tmp_46" to="tmp_47" fromId="62" toId="63">
</dataflow>
<dataflow id="265" from="pps_V" to="pps_V_addr_1" fromId="16" toId="64">
</dataflow>
<dataflow id="266" from="stg_217" to="pps_V_addr_1" fromId="217" toId="64">
</dataflow>
<dataflow id="267" from="tmp_47" to="pps_V_addr_1" fromId="63" toId="64">
</dataflow>
<dataflow id="268" from="pps_V_addr_1" to="pps_V_load" fromId="64" toId="65">
</dataflow>
<dataflow id="269" from="pp_V" to="pp_V_addr_1" fromId="15" toId="66">
</dataflow>
<dataflow id="270" from="stg_217" to="pp_V_addr_1" fromId="217" toId="66">
</dataflow>
<dataflow id="271" from="tmp_45" to="pp_V_addr_1" fromId="61" toId="66">
</dataflow>
<dataflow id="272" from="pp_V_addr_1" to="pp_V_load_1" fromId="66" toId="67">
</dataflow>
<dataflow id="273" from="i_1" to="i_5" fromId="57" toId="68">
</dataflow>
<dataflow id="274" from="stg_168" to="i_5" fromId="168" toId="68">
</dataflow>
<dataflow id="275" from="pps_V_addr_1" to="pps_V_load" fromId="64" toId="69">
</dataflow>
<dataflow id="277" from="_ssdm_op_PartSelect.i24.i41.i32.i32" to="r_V" fromId="276" toId="70">
</dataflow>
<dataflow id="278" from="pps_V_load" to="r_V" fromId="69" toId="70">
</dataflow>
<dataflow id="280" from="stg_279" to="r_V" fromId="279" toId="70">
</dataflow>
<dataflow id="282" from="stg_281" to="r_V" fromId="281" toId="70">
</dataflow>
<dataflow id="283" from="r_V" to="r_V_4" fromId="70" toId="71">
</dataflow>
<dataflow id="284" from="pps_V" to="pps_V_addr_2" fromId="16" toId="72">
</dataflow>
<dataflow id="285" from="stg_217" to="pps_V_addr_2" fromId="217" toId="72">
</dataflow>
<dataflow id="286" from="tmp_45" to="pps_V_addr_2" fromId="61" toId="72">
</dataflow>
<dataflow id="287" from="pp_V_addr_1" to="pp_V_load_1" fromId="66" toId="73">
</dataflow>
<dataflow id="288" from="pp_V_load_1" to="tmp_48" fromId="73" toId="74">
</dataflow>
<dataflow id="289" from="r_V_4" to="tmp_48" fromId="71" toId="74">
</dataflow>
<dataflow id="290" from="tmp_48" to="stg_75" fromId="74" toId="75">
</dataflow>
<dataflow id="291" from="pps_V_addr_2" to="stg_75" fromId="72" toId="75">
</dataflow>
<dataflow id="292" from="p_Result_25" to="p_Val2_s" fromId="116" toId="77">
<BackEdge/>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="293" from="stg_117" to="p_Val2_s" fromId="117" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="295" from="stg_294" to="p_Val2_s" fromId="294" toId="77">
<condition id="64">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="296" from="stg_60" to="p_Val2_s" fromId="60" toId="77">
</dataflow>
<dataflow id="297" from="tmp_50" to="i_2" fromId="81" toId="78">
<BackEdge/>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="298" from="stg_117" to="i_2" fromId="117" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="299" from="stg_155" to="i_2" fromId="155" toId="78">
<condition id="66">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="300" from="stg_60" to="i_2" fromId="60" toId="78">
</dataflow>
<dataflow id="301" from="i_2" to="exitcond" fromId="78" toId="79">
</dataflow>
<dataflow id="302" from="stg_172" to="exitcond" fromId="172" toId="79">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecLoopTripCount" to="empty_64" fromId="161" toId="80">
</dataflow>
<dataflow id="304" from="stg_255" to="empty_64" fromId="255" toId="80">
</dataflow>
<dataflow id="305" from="stg_255" to="empty_64" fromId="255" toId="80">
</dataflow>
<dataflow id="306" from="stg_255" to="empty_64" fromId="255" toId="80">
</dataflow>
<dataflow id="307" from="i_2" to="tmp_50" fromId="78" toId="81">
</dataflow>
<dataflow id="308" from="stg_168" to="tmp_50" fromId="168" toId="81">
</dataflow>
<dataflow id="309" from="exitcond" to="stg_82" fromId="79" toId="82">
</dataflow>
<dataflow id="310" from="i_2" to="tmp_49" fromId="78" toId="83">
</dataflow>
<dataflow id="311" from="pps_V" to="pps_V_addr_4" fromId="16" toId="84">
</dataflow>
<dataflow id="312" from="stg_217" to="pps_V_addr_4" fromId="217" toId="84">
</dataflow>
<dataflow id="313" from="tmp_49" to="pps_V_addr_4" fromId="83" toId="84">
</dataflow>
<dataflow id="314" from="pps_V_addr_4" to="p_Val2_38" fromId="84" toId="85">
</dataflow>
<dataflow id="315" from="pps_V" to="pps_V_addr_3" fromId="16" toId="86">
</dataflow>
<dataflow id="316" from="stg_217" to="pps_V_addr_3" fromId="217" toId="86">
</dataflow>
<dataflow id="317" from="stg_255" to="pps_V_addr_3" fromId="255" toId="86">
</dataflow>
<dataflow id="318" from="pps_V_addr_3" to="pps_V_load_1" fromId="86" toId="87">
</dataflow>
<dataflow id="319" from="i_2" to="tmp_66" fromId="78" toId="88">
</dataflow>
<dataflow id="321" from="_ssdm_op_BitConcatenate.i6.i2.i1.i3" to="Li" fromId="320" toId="89">
</dataflow>
<dataflow id="322" from="tmp_66" to="Li" fromId="88" toId="89">
</dataflow>
<dataflow id="323" from="stg_177" to="Li" fromId="177" toId="89">
</dataflow>
<dataflow id="324" from="i_2" to="Li" fromId="78" toId="89">
</dataflow>
<dataflow id="325" from="Li" to="Li_cast1" fromId="89" toId="90">
</dataflow>
<dataflow id="326" from="Li" to="Li_cast" fromId="89" toId="91">
</dataflow>
<dataflow id="327" from="stg_180" to="Ui_1" fromId="180" toId="92">
</dataflow>
<dataflow id="328" from="Li_cast1" to="Ui_1" fromId="90" toId="92">
</dataflow>
<dataflow id="329" from="Ui_1" to="Ui_1_cast" fromId="92" toId="93">
</dataflow>
<dataflow id="330" from="pps_V_addr_4" to="p_Val2_38" fromId="84" toId="94">
</dataflow>
<dataflow id="331" from="p_Val2_38" to="tmp_67" fromId="94" toId="95">
</dataflow>
<dataflow id="332" from="tmp_67" to="loc_V" fromId="95" toId="96">
</dataflow>
<dataflow id="333" from="Li_cast" to="tmp_68" fromId="91" toId="97">
</dataflow>
<dataflow id="334" from="Ui_1_cast" to="tmp_68" fromId="93" toId="97">
</dataflow>
<dataflow id="335" from="Li" to="tmp_69" fromId="89" toId="98">
</dataflow>
<dataflow id="337" from="stg_336" to="tmp_70" fromId="336" toId="99">
</dataflow>
<dataflow id="338" from="tmp_69" to="tmp_70" fromId="98" toId="99">
</dataflow>
<dataflow id="339" from="tmp_68" to="tmp_71" fromId="97" toId="100">
</dataflow>
<dataflow id="340" from="tmp_69" to="tmp_71" fromId="98" toId="100">
</dataflow>
<dataflow id="341" from="Ui_1" to="tmp_71" fromId="92" toId="100">
</dataflow>
<dataflow id="342" from="tmp_68" to="tmp_72" fromId="97" toId="101">
</dataflow>
<dataflow id="343" from="Ui_1" to="tmp_72" fromId="92" toId="101">
</dataflow>
<dataflow id="344" from="tmp_69" to="tmp_72" fromId="98" toId="101">
</dataflow>
<dataflow id="345" from="tmp_68" to="tmp_73" fromId="97" toId="102">
</dataflow>
<dataflow id="346" from="tmp_70" to="tmp_73" fromId="99" toId="102">
</dataflow>
<dataflow id="347" from="tmp_69" to="tmp_73" fromId="98" toId="102">
</dataflow>
<dataflow id="348" from="stg_336" to="tmp_74" fromId="336" toId="103">
</dataflow>
<dataflow id="349" from="tmp_71" to="tmp_74" fromId="100" toId="103">
</dataflow>
<dataflow id="350" from="tmp_73" to="tmp_75" fromId="102" toId="104">
</dataflow>
<dataflow id="351" from="tmp_72" to="tmp_76" fromId="101" toId="105">
</dataflow>
<dataflow id="352" from="tmp_74" to="tmp_77" fromId="103" toId="106">
</dataflow>
<dataflow id="353" from="loc_V" to="tmp_78" fromId="96" toId="107">
</dataflow>
<dataflow id="354" from="tmp_75" to="tmp_78" fromId="104" toId="107">
</dataflow>
<dataflow id="356" from="llvm.part.select.i95" to="tmp_79" fromId="355" toId="108">
</dataflow>
<dataflow id="357" from="tmp_78" to="tmp_79" fromId="107" toId="108">
</dataflow>
<dataflow id="359" from="stg_358" to="tmp_79" fromId="358" toId="108">
</dataflow>
<dataflow id="360" from="stg_194" to="tmp_79" fromId="194" toId="108">
</dataflow>
<dataflow id="361" from="tmp_68" to="tmp_80" fromId="97" toId="109">
</dataflow>
<dataflow id="362" from="tmp_79" to="tmp_80" fromId="108" toId="109">
</dataflow>
<dataflow id="363" from="tmp_78" to="tmp_80" fromId="107" toId="109">
</dataflow>
<dataflow id="365" from="stg_364" to="tmp_81" fromId="364" toId="110">
</dataflow>
<dataflow id="366" from="tmp_76" to="tmp_81" fromId="105" toId="110">
</dataflow>
<dataflow id="367" from="stg_364" to="tmp_82" fromId="364" toId="111">
</dataflow>
<dataflow id="368" from="tmp_77" to="tmp_82" fromId="106" toId="111">
</dataflow>
<dataflow id="369" from="tmp_81" to="p_demorgan" fromId="110" toId="112">
</dataflow>
<dataflow id="370" from="tmp_82" to="p_demorgan" fromId="111" toId="112">
</dataflow>
<dataflow id="371" from="p_demorgan" to="tmp_83" fromId="112" toId="113">
</dataflow>
<dataflow id="372" from="stg_364" to="tmp_83" fromId="364" toId="113">
</dataflow>
<dataflow id="373" from="p_Val2_s" to="tmp_84" fromId="77" toId="114">
</dataflow>
<dataflow id="374" from="tmp_83" to="tmp_84" fromId="113" toId="114">
</dataflow>
<dataflow id="375" from="tmp_80" to="tmp_85" fromId="109" toId="115">
</dataflow>
<dataflow id="376" from="p_demorgan" to="tmp_85" fromId="112" toId="115">
</dataflow>
<dataflow id="377" from="tmp_84" to="p_Result_25" fromId="114" toId="116">
</dataflow>
<dataflow id="378" from="tmp_85" to="p_Result_25" fromId="115" toId="116">
</dataflow>
<dataflow id="379" from="pps_V_addr_3" to="pps_V_load_1" fromId="86" toId="118">
</dataflow>
<dataflow id="380" from="pps_V_load_1" to="tmp_65" fromId="118" toId="119">
</dataflow>
<dataflow id="382" from="llvm.part.set.i95.i27" to="p_Result_s" fromId="381" toId="120">
</dataflow>
<dataflow id="383" from="p_Val2_s" to="p_Result_s" fromId="77" toId="120">
</dataflow>
<dataflow id="384" from="tmp_65" to="p_Result_s" fromId="119" toId="120">
</dataflow>
<dataflow id="386" from="stg_385" to="p_Result_s" fromId="385" toId="120">
</dataflow>
<dataflow id="387" from="stg_358" to="p_Result_s" fromId="358" toId="120">
</dataflow>
<dataflow id="388" from="p_Result_s" to="stg_121" fromId="120" toId="121">
</dataflow>
<dataflow id="389" from="exitcond3" to="stg_2" fromId="20" toId="2">
</dataflow>
<dataflow id="390" from="exitcond4" to="stg_8" fromId="58" toId="8">
</dataflow>
<dataflow id="391" from="exitcond" to="stg_10" fromId="79" toId="10">
</dataflow>
</dataflows>


</stg>
