CAPI=1

[main]
name = marsohod2-vscale-wb-soc
description = RISC-V SoC for Marsohod2

depend =
  vscale-wb-soc
  riscv-nmon

simulators = icarus

[verilog]
src_files =
  rtl/verilog/aux.v
  rtl/verilog/marsohod2_vscale_wb_soc.v
  rtl/verilog/cyclone3-altpll/altpll0.v

tb_private_src_files =
  bench/vscale_wb_soc_tb.v

[icarus]
iverilog_options = -DPRESCALER_PRESET_HARD -DPRESCALER_HIGH_PRESET=0 -DPRESCALER_LOW_PRESET=2

[simulator]
toplevel = vscale_wb_soc_tb
