INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task6
INFO: [VRFC 10-2458] undeclared symbol t1_in, assumed default net type wire [D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v:27]
INFO: [VRFC 10-2458] undeclared symbol t2_in, assumed default net type wire [D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v:28]
INFO: [VRFC 10-2458] undeclared symbol t3_in, assumed default net type wire [D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v:29]
INFO: [VRFC 10-2458] undeclared symbol t4_in, assumed default net type wire [D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v:30]
INFO: [VRFC 10-2458] undeclared symbol t5_in, assumed default net type wire [D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v:31]
INFO: [VRFC 10-2458] undeclared symbol t6_in, assumed default net type wire [D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v:32]
INFO: [VRFC 10-2458] undeclared symbol t7_in, assumed default net type wire [D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sources_1/new/task6.v:33]
INFO: [VRFC 10-311] analyzing module T_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Christobel/Classes/Digital System Design/Lab8/Lab8/Lab8.srcs/sim_1/new/task6sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task6sim
