#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 07:55:56 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[0]} LOC=H14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[1]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 4)] | Port led[1] has been placed at location E18, whose type is share pin.
Executing : def_port {led[1]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 5)] | Port led[2] has been placed at location F17, whose type is share pin.
Executing : def_port {led[2]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 6)] | Port led[3] has been placed at location H18, whose type is share pin.
Executing : def_port {led[3]} LOC=H18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project/device_map/uart_top.pcf(line number: 7)] | Port uart_tx has been placed at location K18, whose type is share pin.
Executing : def_port {uart_tx} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE
Executing : def_port {clk} LOC=P3 VCCIO=1.2 IOSTANDARD=HSUL12 UNUSED=TRUE successfully
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {uart_rx} LOC=J18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.14 sec
Worst slack after clock region global placement is 18139
Wirelength after clock region global placement is 637 and checksum is D198274CC65B8F96.
1st GP placement takes 0.50 sec.

Phase 1.2 Clock placement started.
C: Place-2028: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOLHR_268_156 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_155_270.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 637 and checksum is D198274CC65B8F96.
Pre global placement takes 0.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_268_156.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_306.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_312.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_318.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOLHR_16_270.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOLHR_16_264.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_155_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_340.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Placed fixed instance BKCL_auto_2 on BKCL_277_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13009.
	4 iterations finished.
	Final slack 15372.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18007
2nd GP placement takes 0.09 sec.

Wirelength after global placement is 414 and checksum is 5B78B7BFD84DAE1D.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 49 LUT6 in collection, pack success:8
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 439 and checksum is 9F6880BD454664B9.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12911.
	9 iterations finished.
	Final slack 16465.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 17866
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 787 and checksum is C090EAEED19AE2F5.
Packing LUT6D started.
I: LUT6D pack result: There are 33 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.66 sec.

Phase 4 Legalization started.
The average distance in LP is 2.205882.
Wirelength after legalization is 758 and checksum is 81DDCF30EBBB3204.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17826.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 758 and checksum is 81DDCF30EBBB3204.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 17826, TNS before detailed placement is 0. 
Worst slack after detailed placement is 17826, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 758 and checksum is 81DDCF30EBBB3204.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 17826, TNS after placement is 0.
Placement done.
Total placement takes 1.44 sec.
Finished placement.

Routing started.
Enter timing driven router mode.
Route thread size: 2
Building routing graph takes 0.53 sec.
Setup STE netlist take 6 msec.
Dispose control chain take 1 msec.
Collect const net info take 9 msec.
Total nets for routing: 144.
Total loads for routing: 557.
Direct connect net size: 26
Build all design net take 2 msec.
Worst slack is 17826, TNS before route is 0.
Processing design graph takes 0.02 sec.
Delay table total memory: 0.23087692 MB
Route graph total memory: 43.75330162 MB
Route design total memory: 0.63930511 MB
Global routing takes 0.00 sec.
Total 142 subnets.
Unrouted clock nets at iteration 0 (0.001 sec): 0
Total route nets size: 141
Pre route takes 0.090 sec
Unrouted general nets at iteration 2 (MT total route time: 0.024 sec): 115(overused: 607)
Unrouted general nets at iteration 3 (MT total route time: 0.015 sec): 100(overused: 524)
Unrouted general nets at iteration 4 (MT total route time: 0.011 sec): 76(overused: 253)
Unrouted general nets at iteration 5 (MT total route time: 0.007 sec): 51(overused: 128)
Unrouted general nets at iteration 6 (MT total route time: 0.004 sec): 34(overused: 78)
Unrouted general nets at iteration 7 (MT total route time: 0.002 sec): 22(overused: 60)
Unrouted general nets at iteration 8 (MT total route time: 0.002 sec): 14(overused: 32)
Unrouted general nets at iteration 9 (MT total route time: 0.002 sec): 11(overused: 42)
Unrouted general nets at iteration 10 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 11 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 12 (MT total route time: 0.001 sec): 2(overused: 4)
Unrouted general nets at iteration 13 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 14 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 15 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 16 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 17 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 18 (0.000 sec): 0
Detailed routing takes 0.19 sec.
I: Design net nt_clk is routed by general path.
C: Route-2036: The clock path from clk_ibuf/opit_1:DI_TO_CLK to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Fix violation Finished.
No hold violation.
Hold Violation Fix in router takes 0.08 sec.
Sort Original Nets take 0.000 sec
Build solution node for device pins which were mapped to more than one design pin take 0.000 sec
Total net: 144, route succeed net: 144
Generate routing result take 0.000 sec
Handle PERMUX permutation take 0.005 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.000 sec
Used SRB routing arc is 1141.
Finish routing takes 0.01 sec.
Total routing takes 0.91 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 3        | 3             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 31       | 3075          | 2                  
|   FF                        | 76       | 24600         | 1                  
|   LUT                       | 92       | 12300         | 1                  
|   LUT-FF pairs              | 60       | 12300         | 1                  
| Use of CLMS                 | 6        | 1375          | 1                  
|   FF                        | 23       | 11000         | 1                  
|   LUT                       | 13       | 5500          | 1                  
|   LUT-FF pairs              | 13       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 0        | 3             | 0                  
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 16       | 3150          | 1                  
| Use of HCKB                 | 1        | 48            | 3                  
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 7        | 150           | 5                  
|   IOBD                      | 2        | 72            | 3                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 7        | 150           | 5                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'uart_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Fri Nov 21 07:56:05 2025
Action pnr: Peak memory pool usage is 910 MB
