Sample in Buffer,Sample in Window,TRIGGER,design_1_i/memops_scheduler_1_done_count[4:0],design_1_i/memops_scheduler_1_start_count[4:0],design_1_i/memops_scheduler_1_mst_exec_state[3:0],design_1_i/memops_scheduler_1_ndp_start[7:0],design_1_i/memops_scheduler_1_offset_reg1_valid,design_1_i/memops_scheduler_1_offset_reg2_valid,design_1_i/memops_scheduler_1_vaddr_offset_count[1:0],design_1_i/memops_scheduler_1_offset_read_enable_1,design_1_i/memops_scheduler_1_ndp_done[7:0],design_1_i/memops_scheduler_1_slv_reg254_wire[31:0],design_1_i/memops_scheduler_1_offset_read_addr_1[11:0]
