{
    "nl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/34-openroad-cts/mult.nl.v",
    "pnl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/34-openroad-cts/mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/34-openroad-cts/mult.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/34-openroad-cts/mult.odb",
    "sdc": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/34-openroad-cts/mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/12-openroad-staprepnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/12-openroad-staprepnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/12-openroad-staprepnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/05-yosys-jsonheader/mult.h.json",
    "vh": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/200MHz/28-odb-writeverilogheader/mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 670,
        "design__instance__area": 4978.52,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 146,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 18,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
        "power__internal__total": 0.0010812,
        "power__switching__total": 0.000411495,
        "power__leakage__total": 2.52541e-09,
        "power__total": 0.0014927,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.251769,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.251419,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.0796163,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 2.07328,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.194387,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 2.07328,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 73,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5130757075534803,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.5670588603626944,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -4.606348322047731,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.5670588603626944,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513076,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 15,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.567059,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 15,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 73,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.144472771168928,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.007219225421798719,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 4,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 4,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 3.144473,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 146,
        "design__max_fanout_violation__count": 18,
        "design__max_cap_violation__count": 1,
        "clock__skew__worst_hold": -0.251769,
        "clock__skew__worst_setup": 0.251419,
        "timing__hold__ws": 0.0796163,
        "timing__setup__ws": 2.07328,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.194387,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 2.07328,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 111.635 122.355",
        "design__core__bbox": "5.52 10.88 105.8 108.8",
        "design__io": 36,
        "design__die__area": 13659.1,
        "design__core__area": 9819.42,
        "design__instance__count__stdcell": 670,
        "design__instance__area__stdcell": 4978.52,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.507008,
        "design__instance__utilization__stdcell": 0.507008,
        "design__instance__count__class:inverter": 77,
        "design__instance__count__class:sequential_cell": 72,
        "design__instance__count__class:multi_input_combinational_cell": 305,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 72,
        "design__instance__count__class:tap_cell": 133,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 903438,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 129.15,
        "design__instance__displacement__mean": 0.174,
        "design__instance__displacement__max": 8.7,
        "route__wirelength__estimated": 7555.26,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 67,
        "design__instance__count__class:clock_buffer": 10,
        "design__instance__count__class:clock_inverter": 6
    }
}