
---------- Begin Simulation Statistics ----------
final_tick                                67846019500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191506                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848980                       # Number of bytes of host memory used
host_op_rate                                   215168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1305.44                       # Real time elapsed on the host
host_tick_rate                               51971570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000003                       # Number of instructions simulated
sim_ops                                     280889904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067846                       # Number of seconds simulated
sim_ticks                                 67846019500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.993155                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25155062                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25156784                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            284709                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          48898037                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             724508                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          724871                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              363                       # Number of indirect misses.
system.cpu.branchPred.lookups                60286729                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2630153                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 124120800                       # number of cc regfile reads
system.cpu.cc_regfile_writes                118247166                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            284221                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   57549898                       # Number of branches committed
system.cpu.commit.bw_lim_events              15840206                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          247154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         8812907                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            250123465                       # Number of instructions committed
system.cpu.commit.committedOps              281013366                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    134388997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.091044                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.751840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     56718887     42.21%     42.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26284225     19.56%     61.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13506444     10.05%     71.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7045252      5.24%     77.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6003132      4.47%     81.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1680895      1.25%     82.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3727846      2.77%     85.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3582110      2.67%     88.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     15840206     11.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    134388997                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2518297                       # Number of function calls committed.
system.cpu.commit.int_insts                 242281012                       # Number of committed integer instructions.
system.cpu.commit.loads                      43935312                       # Number of loads committed
system.cpu.commit.membars                      246912                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       178910      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        193688660     68.93%     68.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1527745      0.54%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          415903      0.15%     69.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          415901      0.15%     69.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp          357828      0.13%     69.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         484255      0.17%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        43935312     15.63%     85.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       40008849     14.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         281013366                       # Class of committed instruction
system.cpu.commit.refs                       83944161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   4185745                       # Number of committed Vector instructions.
system.cpu.committedInsts                   250000003                       # Number of Instructions Simulated
system.cpu.committedOps                     280889904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.542768                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.542768                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              44560905                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   491                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             25121278                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              291697020                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 35674832                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  53296676                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 290032                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1005                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1824249                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    60286729                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  39960739                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      95235121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                131706                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      260412901                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  581040                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.444291                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           40121022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           28509723                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.919146                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          135646694                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.155485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.978227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 76961384     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6348868      4.68%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5241522      3.86%     65.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7772549      5.73%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  9778028      7.21%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5623343      4.15%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1789555      1.32%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2782828      2.05%     85.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19348617     14.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            135646694                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           45346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               368158                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 59026326                       # Number of branches executed
system.cpu.iew.exec_nop                        123493                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.142870                       # Inst execution rate
system.cpu.iew.exec_refs                     88823440                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   40619535                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  967946                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              44982216                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             247410                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2944                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             40897668                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           289868811                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              48203905                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            617567                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             290770354                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                347309                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 290032                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                346684                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         54449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2823430                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1582                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      3330867                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1046900                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       888816                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1582                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       164629                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         203529                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 284715913                       # num instructions consuming a value
system.cpu.iew.wb_count                     286970485                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.511166                       # average fanout of values written-back
system.cpu.iew.wb_producers                 145537186                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.114866                       # insts written-back per cycle
system.cpu.iew.wb_sent                      287056751                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                324851569                       # number of integer regfile reads
system.cpu.int_regfile_writes               192926209                       # number of integer regfile writes
system.cpu.ipc                               1.842407                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.842407                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            183256      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             198886163     68.25%     68.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1611915      0.55%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               428901      0.15%     69.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               428901      0.15%     69.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               366522      0.13%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              492967      0.17%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             48353061     16.59%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            40636235     13.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              291387924                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5491369                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018846                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1879830     34.23%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1176785     21.43%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2434750     44.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              292131838                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          714919202                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    282728253                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         294210617                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  289497908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 291387924                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              247410                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8855383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6460                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            256                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4572581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     135646694                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.148139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.231388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            49985453     36.85%     36.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15449274     11.39%     48.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18570185     13.69%     61.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14519018     10.70%     72.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13008209      9.59%     82.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9533508      7.03%     89.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8947402      6.60%     95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3212722      2.37%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2420923      1.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       135646694                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.147421                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                4564199                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            9001166                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      4242232                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           4391665                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           2269062                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1029488                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             44982216                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            40897668                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               197753253                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 987649                       # number of misc regfile writes
system.cpu.numCycles                        135692040                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1219043                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             306370285                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    176                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 36199418                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     23                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             468354786                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              291143301                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           318839688                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  54611051                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4779105                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 290032                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5827101                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 12469339                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        325606918                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       37500049                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             842943                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4937681                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts         247412                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          5327676                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    408319957                       # The number of ROB reads
system.cpu.rob.rob_writes                   580910287                       # The number of ROB writes
system.cpu.timesIdled                             388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  5219210                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2207742                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   241                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       283460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        584849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       310448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       115224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       625536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         115224                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              68682                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281686                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1774                       # Transaction distribution
system.membus.trans_dist::ReadExReq            232691                       # Transaction distribution
system.membus.trans_dist::ReadExResp           232691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68682                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       886222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 886222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37315776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37315776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            301389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  301389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              301389                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1764304500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1584173750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             82381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       587312                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          120116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232691                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           544                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        81837                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       939536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                940624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39689856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39724672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          396980                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18027904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           712068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 596843     83.82%     83.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 115225     16.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             712068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          618394000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         471800000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            816000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13698                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13699                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data               13698                       # number of overall hits
system.l2.overall_hits::total                   13699                       # number of overall hits
system.l2.demand_misses::.cpu.inst                543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             300830                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               543                       # number of overall misses
system.l2.overall_misses::.cpu.data            300830                       # number of overall misses
system.l2.overall_misses::total                301373                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43030500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27159261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27202292000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43030500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27159261500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27202292000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           314528                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               315072                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          314528                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              315072                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.956449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.956521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.956449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.956521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79245.856354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90281.093973                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90261.211190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79245.856354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90281.093973                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90261.211190                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              281686                       # number of writebacks
system.l2.writebacks::total                    281686                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        300830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       300830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301373                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24150961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24188562000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24150961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24188562000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.956449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.956521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.956449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.956521                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69245.856354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80281.093973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80261.211190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69245.856354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80281.093973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80261.211190                       # average overall mshr miss latency
system.l2.replacements                         396980                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       305626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           305626                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       305626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       305626                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1704                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1704                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data          232691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              232691                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20631200000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20631200000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88663.506539                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88663.506539                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       232691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         232691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18304290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18304290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78663.506539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78663.506539                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43030500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43030500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            544                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79245.856354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79245.856354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37600500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37600500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69245.856354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69245.856354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        68139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6528061500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6528061500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        81837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         81837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.832618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.832618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95805.067582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95805.067582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        68139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5846671500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5846671500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.832618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832618                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85805.067582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85805.067582                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       304000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16217.024840                       # Cycle average of tags in use
system.l2.tags.total_refs                      623815                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    413364                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.509118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3060.309446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.213877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13140.501518                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.186786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.802033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          937                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10421924                       # Number of tag accesses
system.l2.tags.data_accesses                 10421924                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19253120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19287872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18027904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18027904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          300830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              301373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       281686                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             281686                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            512219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         283776707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             284288926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       512219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           512219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      265717932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            265717932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      265717932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           512219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        283776707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            550006858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    281686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    300806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000364643000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              852409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             266167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      301373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     281686                       # Number of write requests accepted
system.mem_ctrls.readBursts                    301373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   281686                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17722                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5963177750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1506745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11613471500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19788.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38538.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   216574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74608                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                301373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               281686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       291817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.859199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.681739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.004218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       205283     70.35%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52750     18.08%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13457      4.61%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6015      2.06%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5103      1.75%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3785      1.30%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2393      0.82%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1780      0.61%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1251      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       291817                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.818948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.507639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    120.408964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16011     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.590307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.534361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.411128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6095     38.07%     38.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      0.48%     38.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5800     36.22%     74.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2803     17.51%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              894      5.58%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              271      1.69%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.37%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16012                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19286336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18025984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19287872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18027904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       284.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       265.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    284.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67845684000                       # Total gap between requests
system.mem_ctrls.avgGap                     116361.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19251584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18025984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 512218.701349163195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 283754067.547028362751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 265689632.683609426022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       300830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       281686                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15266500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11598205000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1582895419000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28115.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38554.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5619361.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1048123440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            557083230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1080460500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          735336180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5355358320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27146728230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3192468960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39115558860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.534322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8028049500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2265380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57552590000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1035492780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            550362285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1071171360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          734908140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5355358320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27080198400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3248494080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39075985365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.951038                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8170822500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2265380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57409817000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     39960019                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39960019                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39960019                       # number of overall hits
system.cpu.icache.overall_hits::total        39960019                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          720                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            720                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          720                       # number of overall misses
system.cpu.icache.overall_misses::total           720                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55351999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55351999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55351999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55351999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39960739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39960739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39960739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39960739                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76877.776389                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76877.776389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76877.776389                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76877.776389                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          543                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          176                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          544                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          544                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          544                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          544                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43859999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43859999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43859999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43859999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80624.998162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80624.998162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80624.998162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80624.998162                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39960019                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39960019                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          720                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           720                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55351999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55351999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39960739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39960739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76877.776389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76877.776389                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          544                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43859999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43859999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80624.998162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80624.998162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           540.027645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39960563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               544                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          73456.917279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   540.027645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.131843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.131843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          544                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          544                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.132812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         159843500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        159843500                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81260527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81260527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81398783                       # number of overall hits
system.cpu.dcache.overall_hits::total        81398783                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       482110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         482110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       485190                       # number of overall misses
system.cpu.dcache.overall_misses::total        485190                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40919162053                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40919162053                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40919162053                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40919162053                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     81742637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     81742637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     81883973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     81883973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005898                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005898                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005925                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84875.157232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84875.157232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84336.367306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84336.367306                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4270910                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             54469                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.409921                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       305626                       # number of writebacks
system.cpu.dcache.writebacks::total            305626                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       167574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       167574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       167574                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       167574                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       314536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       314536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       314543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       314543                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27873792506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27873792506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27874183506                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27874183506                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003841                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003841                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88618.767028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88618.767028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88618.037934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88618.037934                       # average overall mshr miss latency
system.cpu.dcache.replacements                 310448                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     41833162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41833162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       147536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        147536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11256291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11256291000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41980698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41980698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76295.216083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76295.216083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        65462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        65462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        82074                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        82074                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6832962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6832962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83253.679606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83253.679606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39427365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39427365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       334561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       334561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29662458058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29662458058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39761926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39761926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88660.836314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88660.836314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       102112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       102112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21040430011                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21040430011                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90516.328360                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90516.328360                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       138256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        138256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3080                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3080                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       141336                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       141336                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.021792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.021792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       391000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       391000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55857.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       247152                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       247152                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       247154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       247154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       246912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       246912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       246912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       246912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4084.398215                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            82207391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            314544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.354186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4084.398215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         659338856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        659338856                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67846019500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  67846019500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
