Version 4
SHEET 1 2020 1976
WIRE -1504 368 -1520 368
WIRE -1472 416 -1520 416
WIRE -2048 448 -2112 448
WIRE -1744 448 -1776 448
WIRE -1472 448 -1520 448
WIRE -2112 480 -2112 448
WIRE -1472 480 -1520 480
WIRE -1472 512 -1520 512
WIRE -1280 512 -1328 512
WIRE -1232 512 -1280 512
WIRE -1104 512 -1152 512
WIRE -992 512 -1104 512
WIRE -944 512 -992 512
WIRE -1744 544 -1744 496
WIRE -1520 544 -1744 544
WIRE -1472 544 -1520 544
WIRE -1280 544 -1280 512
WIRE -1104 544 -1104 512
WIRE -992 544 -992 512
WIRE -2112 576 -2112 560
WIRE -1520 608 -1520 544
WIRE -1280 656 -1280 624
WIRE -1104 656 -1104 624
WIRE -992 656 -992 608
WIRE -992 656 -1104 656
WIRE -1472 672 -1520 672
WIRE -1392 672 -1392 640
WIRE -992 688 -992 656
WIRE -1744 704 -1792 704
WIRE -1520 784 -1520 752
WIRE -1392 784 -1392 752
WIRE -992 784 -992 752
FLAG -2112 576 0
FLAG -2048 448 fref
FLAG -1392 784 0
FLAG -1392 640 vcc
FLAG -992 784 0
FLAG -1328 512 pc2
FLAG -944 512 vco_in
FLAG -1792 704 vco_in
FLAG -1472 416 pc1
FLAG -1472 448 pc2
FLAG -1472 480 pcp
FLAG -1472 512 pc3
FLAG -1776 448 fref
IOPIN -1776 448 In
FLAG -1520 784 0
FLAG -1504 368 vcc
FLAG -1472 544 fvco
IOPIN -1472 544 Out
FLAG -1280 656 0
SYMBOL voltage -2112 464 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(0 5 0 5n 5n .5u 1u)
SYMBOL voltage -1392 656 R0
SYMATTR InstName V3
SYMATTR Value 5
SYMBOL res -1248 528 R270
WINDOW 0 32 56 VTop 0
WINDOW 3 0 56 VBottom 0
SYMATTR InstName R3
SYMATTR Value 450
SYMBOL cap -1008 688 R0
SYMATTR InstName C2
SYMATTR Value 30n
SYMBOL res -1120 528 R0
SYMATTR InstName R4
SYMATTR Value 190
SYMBOL cap -1008 544 R0
SYMATTR InstName C3
SYMATTR Value 3.1n
SYMBOL 74hc4046a_h -1632 320 R0
WINDOW 39 -324 519 Left 0
SYMATTR SpiceLine VCC1=5 FMIN=0.5e6 FMAX=1.5e6 SPEED=1.0 TDEL1=5n TRIPDT1=2n
SYMATTR InstName X1
SYMBOL res -1296 528 R0
SYMATTR InstName R5
SYMATTR Value 8.3k
TEXT -2128 368 Left 0 !.tran 0 500u 0 100n
TEXT -2128 400 Left 0 !.options plotwinsize=0
TEXT -1968 896 Left 0 ;The visible parameters are from the 74HC4046 model. \nThey can be made invisible in the symbol's dialog.\nTherefore RightMouseClick on the symbol and uncheck it.\n \nFMAX = max. VCO frequency\nFMIN = min. VCO frequency\nTDEL1=5n  internal gate delay; don't change it\nTRIPDT1=3n  change it to 2n for Fvco>=1e6, 2n*1e6/Fvco_max\nExample: Fvco_max=1kHz -> TRIPDT=2u
TEXT -2120 -184 Left 0 ;The (MC)74HC4046 PLL\nHelmut Sennewald, V0.9\nPlease refer to the Onsemi and Philips datasheets.\nhttp://www.onsemi.com/pub/Collateral/MC74HC4046A-D.PDF\nhttp://www.semiconductors.philips.com/acrobat/datasheets/74HC_HCT4046A_CNV_2.pdf\nThe datasheets from Fairchild and National Semiconductor show a different phase detector-2. \n \nThis is a hierarchical design. You can RightMouseClick \non the instance(symbol) and probe down the hierarchy. \nTo probe signals down the hierarchy requires\nControl Panel -> Save Defaults \n...Save Subcircuit Voltages\n...Save Subcircuit Currents
TEXT -1352 16 Left 0 ;Loop Filter with Rp = R5 for PC2:\nReference designators according to \nPLL-design program pll.zip from Philips.\nInput freq 1.0E+06, spread 0%,\n2fR=875E+03, passive filter selected.\nAll other entries are default.\nRegarding Rp = R5 in this simulation:\nIn the application contained in pll.zip when the application prompts\nfor "- Phase comparator type:" hit "?" for help. A paragraph in the\nhelp response says (paraphrasing):\n"A resistor between pin 13 and GND, Rp will generate a small fixed\nphase error instead of a phase error with switching polarity, this\nwill reduce possible jitter in the output signal."\nIf you go to the next input in the pll.zip application, "-\nFiltertype:" and hit "?" for help, the passive filter schematic shows\nthe connection of Rp.
TEXT -1256 640 Left 0 ;R5 = Rp
RECTANGLE Normal -1168 864 -1968 816
