Loading plugins phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj -d CY8C5888LTI-LP097 -s C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.556ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.054ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RemlichtTentamenv2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj -dcpsoc3 RemlichtTentamenv2.v -verilog
======================================================================

======================================================================
Compiling:  RemlichtTentamenv2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj -dcpsoc3 RemlichtTentamenv2.v -verilog
======================================================================

======================================================================
Compiling:  RemlichtTentamenv2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj -dcpsoc3 -verilog RemlichtTentamenv2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 03 20:23:04 2019


======================================================================
Compiling:  RemlichtTentamenv2.v
Program  :   vpp
Options  :    -yv2 -q10 RemlichtTentamenv2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 03 20:23:04 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RemlichtTentamenv2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RemlichtTentamenv2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj -dcpsoc3 -verilog RemlichtTentamenv2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 03 20:23:04 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\codegentemp\RemlichtTentamenv2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\codegentemp\RemlichtTentamenv2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RemlichtTentamenv2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj -dcpsoc3 -verilog RemlichtTentamenv2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 03 20:23:05 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\codegentemp\RemlichtTentamenv2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\codegentemp\RemlichtTentamenv2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_achterlicht:PWMUDB:km_run\
	\PWM_achterlicht:PWMUDB:ctrl_cmpmode2_2\
	\PWM_achterlicht:PWMUDB:ctrl_cmpmode2_1\
	\PWM_achterlicht:PWMUDB:ctrl_cmpmode2_0\
	\PWM_achterlicht:PWMUDB:ctrl_cmpmode1_2\
	\PWM_achterlicht:PWMUDB:ctrl_cmpmode1_1\
	\PWM_achterlicht:PWMUDB:ctrl_cmpmode1_0\
	\PWM_achterlicht:PWMUDB:capt_rising\
	\PWM_achterlicht:PWMUDB:capt_falling\
	\PWM_achterlicht:PWMUDB:trig_rise\
	\PWM_achterlicht:PWMUDB:trig_fall\
	\PWM_achterlicht:PWMUDB:sc_kill\
	\PWM_achterlicht:PWMUDB:min_kill\
	\PWM_achterlicht:PWMUDB:km_tc\
	\PWM_achterlicht:PWMUDB:db_tc\
	\PWM_achterlicht:PWMUDB:dith_sel\
	\PWM_achterlicht:PWMUDB:compare2\
	\PWM_achterlicht:Net_101\
	Net_23
	Net_24
	\PWM_achterlicht:PWMUDB:MODULE_1:b_31\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_30\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_29\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_28\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_27\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_26\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_25\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_24\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_23\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_22\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_21\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_20\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_19\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_18\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_17\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_16\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_15\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_14\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_13\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_12\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_11\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_10\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_9\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_8\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_7\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_6\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_5\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_4\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_3\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_2\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_1\
	\PWM_achterlicht:PWMUDB:MODULE_1:b_0\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_25
	Net_22
	\PWM_achterlicht:Net_113\
	\PWM_achterlicht:Net_107\
	\PWM_achterlicht:Net_114\

    Synthesized names
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 134 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__rempedaal_net_0
Aliasing tmpOE__remlicht_net_0 to tmpOE__rempedaal_net_0
Aliasing tmpOE__achterlicht_net_0 to tmpOE__rempedaal_net_0
Aliasing \PWM_achterlicht:PWMUDB:hwCapture\ to zero
Aliasing \PWM_achterlicht:PWMUDB:trig_out\ to tmpOE__rempedaal_net_0
Aliasing \PWM_achterlicht:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:final_kill\ to tmpOE__rempedaal_net_0
Aliasing \PWM_achterlicht:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:reset\ to zero
Aliasing \PWM_achterlicht:PWMUDB:status_6\ to zero
Aliasing \PWM_achterlicht:PWMUDB:status_4\ to zero
Aliasing \PWM_achterlicht:PWMUDB:cmp2\ to zero
Aliasing \PWM_achterlicht:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_achterlicht:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_achterlicht:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_achterlicht:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_achterlicht:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__rempedaal_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing tmpOE__ADC_Pin_net_0 to tmpOE__rempedaal_net_0
Aliasing \PWM_achterlicht:PWMUDB:min_kill_reg\\D\ to tmpOE__rempedaal_net_0
Aliasing \PWM_achterlicht:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_achterlicht:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_achterlicht:PWMUDB:ltch_kill_reg\\D\ to tmpOE__rempedaal_net_0
Aliasing \PWM_achterlicht:PWMUDB:prevCompare1\\D\ to \PWM_achterlicht:PWMUDB:pwm_temp\
Aliasing \PWM_achterlicht:PWMUDB:tc_i_reg\\D\ to \PWM_achterlicht:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire tmpOE__remlicht_net_0[9] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire tmpOE__achterlicht_net_0[15] = tmpOE__rempedaal_net_0[1]
Removing Rhs of wire Net_31[16] = \PWM_achterlicht:Net_96\[150]
Removing Rhs of wire Net_31[16] = \PWM_achterlicht:PWMUDB:pwm_i_reg\[142]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:ctrl_enable\[39] = \PWM_achterlicht:PWMUDB:control_7\[31]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:hwCapture\[49] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:hwEnable\[50] = \PWM_achterlicht:PWMUDB:control_7\[31]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:trig_out\[54] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:runmode_enable\\R\[56] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:runmode_enable\\S\[57] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:final_enable\[58] = \PWM_achterlicht:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:ltch_kill_reg\\R\[62] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:ltch_kill_reg\\S\[63] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:min_kill_reg\\R\[64] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:min_kill_reg\\S\[65] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:final_kill\[68] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_1\[72] = \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_1\[312]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:add_vi_vv_MODGEN_1_0\[74] = \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_0\[313]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:dith_count_1\\R\[75] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:dith_count_1\\S\[76] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:dith_count_0\\R\[77] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:dith_count_0\\S\[78] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:reset\[81] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:status_6\[82] = zero[2]
Removing Rhs of wire \PWM_achterlicht:PWMUDB:status_5\[83] = \PWM_achterlicht:PWMUDB:final_kill_reg\[97]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:status_4\[84] = zero[2]
Removing Rhs of wire \PWM_achterlicht:PWMUDB:status_3\[85] = \PWM_achterlicht:PWMUDB:fifo_full\[104]
Removing Rhs of wire \PWM_achterlicht:PWMUDB:status_1\[87] = \PWM_achterlicht:PWMUDB:cmp2_status_reg\[96]
Removing Rhs of wire \PWM_achterlicht:PWMUDB:status_0\[88] = \PWM_achterlicht:PWMUDB:cmp1_status_reg\[95]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp2_status\[93] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp2\[94] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp1_status_reg\\R\[98] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp1_status_reg\\S\[99] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp2_status_reg\\R\[100] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp2_status_reg\\S\[101] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:final_kill_reg\\R\[102] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:final_kill_reg\\S\[103] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cs_addr_2\[105] = \PWM_achterlicht:PWMUDB:tc_i\[60]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cs_addr_1\[106] = \PWM_achterlicht:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cs_addr_0\[107] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:compare1\[140] = \PWM_achterlicht:PWMUDB:cmp1_less\[111]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:pwm1_i\[145] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:pwm2_i\[147] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:pwm_temp\[153] = \PWM_achterlicht:PWMUDB:cmp1\[91]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_23\[194] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_22\[195] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_21\[196] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_20\[197] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_19\[198] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_18\[199] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_17\[200] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_16\[201] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_15\[202] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_14\[203] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_13\[204] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_12\[205] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_11\[206] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_10\[207] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_9\[208] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_8\[209] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_7\[210] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_6\[211] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_5\[212] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_4\[213] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_3\[214] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_2\[215] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_1\[216] = \PWM_achterlicht:PWMUDB:MODIN1_1\[217]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODIN1_1\[217] = \PWM_achterlicht:PWMUDB:dith_count_1\[71]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:a_0\[218] = \PWM_achterlicht:PWMUDB:MODIN1_0\[219]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODIN1_0\[219] = \PWM_achterlicht:PWMUDB:dith_count_0\[73]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[351] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[352] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[368] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[369] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[370] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[371] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[372] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[373] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[374] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[375] = zero[2]
Removing Rhs of wire \ADC_SAR_1:Net_188\[379] = \ADC_SAR_1:Net_221\[380]
Removing Lhs of wire \ADC_SAR_1:soc\[386] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_383\[412] = zero[2]
Removing Lhs of wire tmpOE__ADC_Pin_net_0[414] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:min_kill_reg\\D\[419] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:prevCapture\\D\[420] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:trig_last\\D\[421] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:ltch_kill_reg\\D\[424] = tmpOE__rempedaal_net_0[1]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:prevCompare1\\D\[427] = \PWM_achterlicht:PWMUDB:cmp1\[91]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp1_status_reg\\D\[428] = \PWM_achterlicht:PWMUDB:cmp1_status\[92]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:cmp2_status_reg\\D\[429] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:pwm_i_reg\\D\[431] = \PWM_achterlicht:PWMUDB:pwm_i\[143]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:pwm1_i_reg\\D\[432] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:pwm2_i_reg\\D\[433] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:tc_i_reg\\D\[434] = \PWM_achterlicht:PWMUDB:status_2\[86]

------------------------------------------------------
Aliased 0 equations, 96 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__rempedaal_net_0' (cost = 0):
tmpOE__rempedaal_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:cmp1\' (cost = 0):
\PWM_achterlicht:PWMUDB:cmp1\ <= (\PWM_achterlicht:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_achterlicht:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_achterlicht:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_achterlicht:PWMUDB:dith_count_1\ and \PWM_achterlicht:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_achterlicht:PWMUDB:dith_count_0\ and \PWM_achterlicht:PWMUDB:dith_count_1\)
	OR (not \PWM_achterlicht:PWMUDB:dith_count_1\ and \PWM_achterlicht:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_achterlicht:PWMUDB:final_capture\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_achterlicht:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_achterlicht:PWMUDB:final_capture\[109] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[322] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[332] = zero[2]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[342] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[379] = \ADC_SAR_1:Net_385\[377]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:runmode_enable\\D\[422] = \PWM_achterlicht:PWMUDB:control_7\[31]
Removing Lhs of wire \PWM_achterlicht:PWMUDB:final_kill_reg\\D\[430] = zero[2]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj" -dcpsoc3 RemlichtTentamenv2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.916ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 03 November 2019 20:23:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bernw\Documents\PSoC Creator\RemlichtTentamenv2\RemlichtTentamenv2.cydsn\RemlichtTentamenv2.cyprj -d CY8C5888LTI-LP097 RemlichtTentamenv2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_achterlicht:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_achterlicht:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_achterlicht:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_achterlicht:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_achterlicht:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_achterlicht:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_achterlicht:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_achterlicht'. Fanout=1, Signal=Net_21
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_achterlicht:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_achterlicht was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_achterlicht, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = rempedaal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => rempedaal(0)__PA ,
            pad => rempedaal(0)_PAD );
        Properties:
        {
        }

    Pin : Name = remlicht(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => remlicht(0)__PA ,
            pad => remlicht(0)_PAD );
        Properties:
        {
        }

    Pin : Name = achterlicht(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => achterlicht(0)__PA ,
            pin_input => Net_31 ,
            pad => achterlicht(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADC_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_Pin(0)__PA ,
            analog_term => Net_50 ,
            annotation => Net_40 ,
            pad => ADC_Pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_achterlicht:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:runmode_enable\ * 
              \PWM_achterlicht:PWMUDB:tc_i\
        );
        Output = \PWM_achterlicht:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_achterlicht:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:control_7\
        );
        Output = \PWM_achterlicht:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_achterlicht:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:cmp1_less\
        );
        Output = \PWM_achterlicht:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_achterlicht:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_achterlicht:PWMUDB:prevCompare1\ * 
              \PWM_achterlicht:PWMUDB:cmp1_less\
        );
        Output = \PWM_achterlicht:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_31, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:runmode_enable\ * 
              \PWM_achterlicht:PWMUDB:cmp1_less\
        );
        Output = Net_31 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_achterlicht:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_21 ,
            cs_addr_2 => \PWM_achterlicht:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_achterlicht:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_achterlicht:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_achterlicht:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_achterlicht:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_achterlicht:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_21 ,
            status_3 => \PWM_achterlicht:PWMUDB:status_3\ ,
            status_2 => \PWM_achterlicht:PWMUDB:status_2\ ,
            status_0 => \PWM_achterlicht:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_achterlicht:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_21 ,
            control_7 => \PWM_achterlicht:PWMUDB:control_7\ ,
            control_6 => \PWM_achterlicht:PWMUDB:control_6\ ,
            control_5 => \PWM_achterlicht:PWMUDB:control_5\ ,
            control_4 => \PWM_achterlicht:PWMUDB:control_4\ ,
            control_3 => \PWM_achterlicht:PWMUDB:control_3\ ,
            control_2 => \PWM_achterlicht:PWMUDB:control_2\ ,
            control_1 => \PWM_achterlicht:PWMUDB:control_1\ ,
            control_0 => \PWM_achterlicht:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :  187 :  192 :  2.60 %
  Unique P-terms              :    5 :  379 :  384 :  1.30 %
  Total P-terms               :    5 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.078ms
Tech Mapping phase: Elapsed time ==> 0s.170ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : ADC_Pin(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : achterlicht(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : remlicht(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : rempedaal(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : ADC_Pin(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : achterlicht(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : remlicht(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : rempedaal(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.332ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_50 {
    sar_1_vplus
    agr7_x_sar_1_vplus
    agr7
    agr7_x_p3_7
    p3_7
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_50
  agr7_x_sar_1_vplus                               -> Net_50
  agr7                                             -> Net_50
  agr7_x_p3_7                                      -> Net_50
  p3_7                                             -> Net_50
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_1_vref                                       -> \ADC_SAR_1:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.254ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_achterlicht:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_achterlicht:PWMUDB:prevCompare1\ * 
              \PWM_achterlicht:PWMUDB:cmp1_less\
        );
        Output = \PWM_achterlicht:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_achterlicht:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:cmp1_less\
        );
        Output = \PWM_achterlicht:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_31, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:runmode_enable\ * 
              \PWM_achterlicht:PWMUDB:cmp1_less\
        );
        Output = Net_31 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_achterlicht:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:control_7\
        );
        Output = \PWM_achterlicht:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_achterlicht:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_achterlicht:PWMUDB:runmode_enable\ * 
              \PWM_achterlicht:PWMUDB:tc_i\
        );
        Output = \PWM_achterlicht:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_achterlicht:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_21 ,
        cs_addr_2 => \PWM_achterlicht:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_achterlicht:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_achterlicht:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_achterlicht:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_achterlicht:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_achterlicht:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_21 ,
        status_3 => \PWM_achterlicht:PWMUDB:status_3\ ,
        status_2 => \PWM_achterlicht:PWMUDB:status_2\ ,
        status_0 => \PWM_achterlicht:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_achterlicht:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_21 ,
        control_7 => \PWM_achterlicht:PWMUDB:control_7\ ,
        control_6 => \PWM_achterlicht:PWMUDB:control_6\ ,
        control_5 => \PWM_achterlicht:PWMUDB:control_5\ ,
        control_4 => \PWM_achterlicht:PWMUDB:control_4\ ,
        control_3 => \PWM_achterlicht:PWMUDB:control_3\ ,
        control_2 => \PWM_achterlicht:PWMUDB:control_2\ ,
        control_1 => \PWM_achterlicht:PWMUDB:control_1\ ,
        control_0 => \PWM_achterlicht:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = achterlicht(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => achterlicht(0)__PA ,
        pin_input => Net_31 ,
        pad => achterlicht(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = remlicht(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => remlicht(0)__PA ,
        pad => remlicht(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = rempedaal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => rempedaal(0)__PA ,
        pad => rempedaal(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = ADC_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_Pin(0)__PA ,
        analog_term => Net_50 ,
        annotation => Net_40 ,
        pad => ADC_Pin(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_0 => Net_21 ,
            dclk_0 => Net_21_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_50 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_47 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_44 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+---------------
   1 |   7 |     * |      NONE |         CMOS_OUT | achterlicht(0) | In(Net_31)
-----+-----+-------+-----------+------------------+----------------+---------------
   2 |   1 |     * |      NONE |         CMOS_OUT |    remlicht(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |   rempedaal(0) | 
-----+-----+-------+-----------+------------------+----------------+---------------
   3 |   7 |     * |      NONE |      HI_Z_ANALOG |     ADC_Pin(0) | Analog(Net_50)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.021ms
Digital Placement phase: Elapsed time ==> 0s.882ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RemlichtTentamenv2_r.vh2" --pcf-path "RemlichtTentamenv2.pco" --des-name "RemlichtTentamenv2" --dsf-path "RemlichtTentamenv2.dsf" --sdc-path "RemlichtTentamenv2.sdc" --lib-path "RemlichtTentamenv2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RemlichtTentamenv2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.206ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.647ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.648ms
API generation phase: Elapsed time ==> 1s.089ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.001ms
