/*****************************************************************************/
/* Author    : Ahmed Mohy													 */
/* Date      : 24 DEC 2021													 */
/* Version   : V01														     */
/*****************************************************************************/

#ifndef RCC_CONFIG_H
#define RCC_CONFIG_H


/* Options :    RCC_HSE_CRYSTAL
				RCC_HSE_RC
				RCC_HSI
				RCC_PLL 
				*/
#define RCC_CLOCK_TYPE		RCC_HSI



/* Options :    RCC_PLL_IN_HSI_DIV_2
				RCC_PLL_IN_HSE_DIV_2
				RCC_PLL_IN_HSE
				*/
/* Note : Select value only if you have PLL as input clock source */ 
#if		RCC_CLOCK_TYPE == RCC_PLL
#define RCC_PLL_INPUT		RCC_PLL_IN_HSI_DIV_2
#endif

/* Options : from 2 to 16 */
/* Note : Select value only if you have PLL as input clock source */
#if		RCC_CLOCK_TYPE == RCC_PLL
#define RCC_PLL_MUL_VAL		4
#endif


/* Options :	RCC_PLL_IN_HSE_CRYSTAL
				RCC_PLL_IN_HSE_RC
				*/
/* Note : Select value only if you have PLL as input clock source */
#if		RCC_CLOCK_TYPE == RCC_PLL
#define RCC_PLL_IN_HSE_TYPE		RCC_PLL_IN_HSE_CRYSTAL
#endif


#endif
