Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "P:\ECSE 325\lab5\qsys_lab.qsys" --block-symbol-file --output-directory="P:\ECSE 325\lab5\qsys_lab" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab5/qsys_lab.qsys
Progress: Reading input file
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding LEDS [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDS
Progress: Adding PUSHBUTTONS [altera_avalon_pio 16.1]
Progress: Parameterizing module PUSHBUTTONS
Progress: Adding SRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module SRAM
Progress: Adding SWITCHES [altera_avalon_pio 16.1]
Progress: Parameterizing module SWITCHES
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_lab.PUSHBUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_lab.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_lab.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: qsys_lab.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: qsys_lab.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: qsys_lab.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: qsys_lab.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: qsys_lab.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Warning: qsys_lab.hps_0: hps_0.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "P:\ECSE 325\lab5\qsys_lab.qsys" --synthesis=VHDL --output-directory="P:\ECSE 325\lab5\qsys_lab\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab5/qsys_lab.qsys
Progress: Reading input file
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding LEDS [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDS
Progress: Adding PUSHBUTTONS [altera_avalon_pio 16.1]
Progress: Parameterizing module PUSHBUTTONS
Progress: Adding SRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module SRAM
Progress: Adding SWITCHES [altera_avalon_pio 16.1]
Progress: Parameterizing module SWITCHES
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_lab.PUSHBUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_lab.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_lab.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: qsys_lab.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: qsys_lab.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: qsys_lab.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: qsys_lab.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: qsys_lab.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Warning: qsys_lab.hps_0: hps_0.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Error: Error writing sopcinfo report java.io.IOException: There is not enough space on the disk
Error: Error writing html report java.io.IOException: There is not enough space on the disk
Error: XML error when creating periphs file: java.io.IOException: There is not enough space on the disk
Info: qsys_lab: Generating qsys_lab "qsys_lab" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave SRAM.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Error: Couldn't write P:/ECSE 325/lab5/qsys_lab/synthesis/qsys_lab.vhd
Error: Couldn't write P:/ECSE 325/lab5/qsys_lab/synthesis/qsys_lab_rst_controller.vhd
Error: Couldn't write P:/ECSE 325/lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd
Error: Generation stopped, 15 or more modules remaining
Info: qsys_lab: Done "qsys_lab" with 13 modules, 3 files
Error: Error writing xml report java.io.IOException: There is not enough space on the disk
Error: Error writing qip report java.io.IOException: There is not enough space on the disk
Error: Error writing debuginfo report java.io.IOException: There is not enough space on the disk
Error: qsys-generate failed with exit code 1: 10 Errors, 8 Warnings
Info: Finished: Create HDL design files for synthesis
