// Seed: 3545533291
module module_0 (
    input wor id_0,
    output wire id_1,
    output wor id_2,
    output supply0 id_3,
    input wor id_4,
    output wor id_5,
    input supply0 id_6
);
  wire id_8;
  always @(1 or negedge ~id_4) id_5 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output logic id_2,
    input supply1 id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    output tri0 id_7,
    output uwire id_8
);
  always @(posedge id_4) id_2 <= 1 * id_3;
  assign id_6 = 1;
  module_0(
      id_3, id_1, id_1, id_8, id_5, id_8, id_5
  );
endmodule
