Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 10:40:43 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/FC_CIF_0_2_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (67)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.411        0.000                      0                 8622        0.191        0.000                      0                 8622        4.020        0.000                       0                  2762  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.411        0.000                      0                 8622        0.191        0.000                      0                 8622        4.020        0.000                       0                  2762  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/valIn_a_data_4_reg_913_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_0_reg_953_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 4.777ns (49.688%)  route 4.837ns (50.312%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2764, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_913_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_913_reg[3]/Q
                         net (fo=62, unplaced)        1.053     2.544    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.839 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.009 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.009    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.126 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.126    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.382 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.606 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.245    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.765 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.765    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.096 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.725    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.032 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.032    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.610 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.080    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.381 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.854    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.250 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.250    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.587 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U214/KER_size_0_reg_953_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.587    bd_0_i/hls_inst/inst/KER_size_0_fu_714_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_953_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2764, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_953_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_0_reg_953_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.256ns (73.765%)  route 0.091ns (26.235%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2764, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[0]/Q
                         net (fo=4, unplaced)         0.091     0.665    bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.757 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.757    bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[0]_i_1_n_9
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2764, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ib_fu_236_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ap_loop_exit_ready_pp0_iter7_reg_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ap_loop_exit_ready_pp0_iter7_reg_reg_srl6/CLK



