INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:53:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            fork0/generateBlocks[3].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.407ns (21.444%)  route 5.154ns (78.556%))
  Logic Levels:           20  (CARRY4=2 LUT3=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.143 - 6.660 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1887, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X5Y157         FDRE                                         r  load0/data_tehb/dataReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  load0/data_tehb/dataReg_reg[23]/Q
                         net (fo=1, routed)           0.379     1.085    mem_controller4/read_arbiter/data/Memory_reg[0][31][23]
    SLICE_X4Y153         LUT5 (Prop_lut5_I3_O)        0.119     1.204 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][23]_i_1/O
                         net (fo=11, routed)          0.378     1.583    buffer0/fifo/load0_dataOut[23]
    SLICE_X3Y149         LUT5 (Prop_lut5_I1_O)        0.043     1.626 r  buffer0/fifo/Memory[0][23]_i_1/O
                         net (fo=5, routed)           0.259     1.884    buffer92/fifo/D[23]
    SLICE_X2Y148         LUT5 (Prop_lut5_I0_O)        0.043     1.927 r  buffer92/fifo/dataReg[23]_i_1__0/O
                         net (fo=2, routed)           0.273     2.200    init18/control/D[23]
    SLICE_X3Y146         LUT3 (Prop_lut3_I0_O)        0.043     2.243 r  init18/control/Memory[0][23]_i_1__0/O
                         net (fo=4, routed)           0.095     2.338    buffer93/fifo/init18_outs[23]
    SLICE_X3Y146         LUT5 (Prop_lut5_I1_O)        0.043     2.381 r  buffer93/fifo/Memory[0][23]_i_1__1/O
                         net (fo=4, routed)           0.276     2.656    buffer94/fifo/init19_outs[23]
    SLICE_X6Y148         LUT5 (Prop_lut5_I1_O)        0.043     2.699 r  buffer94/fifo/Memory[0][23]_i_1__2/O
                         net (fo=4, routed)           0.387     3.087    buffer95/fifo/init20_outs[23]
    SLICE_X9Y151         LUT5 (Prop_lut5_I1_O)        0.043     3.130 r  buffer95/fifo/Memory[0][23]_i_1__3/O
                         net (fo=4, routed)           0.094     3.224    buffer96/fifo/init21_outs[23]
    SLICE_X9Y151         LUT5 (Prop_lut5_I1_O)        0.043     3.267 r  buffer96/fifo/Memory[0][23]_i_1__4/O
                         net (fo=3, routed)           0.306     3.573    cmpi7/init22_outs[23]
    SLICE_X13Y155        LUT6 (Prop_lut6_I3_O)        0.043     3.616 r  cmpi7/Memory[1][0]_i_18/O
                         net (fo=1, routed)           0.304     3.920    cmpi7/Memory[1][0]_i_18_n_0
    SLICE_X12Y156        LUT5 (Prop_lut5_I4_O)        0.043     3.963 r  cmpi7/Memory[1][0]_i_8/O
                         net (fo=1, routed)           0.000     3.963    cmpi7/Memory[1][0]_i_8_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.136 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.136    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.243 r  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.252     4.495    buffer79/fifo/result[0]
    SLICE_X14Y157        LUT5 (Prop_lut5_I0_O)        0.122     4.617 r  buffer79/fifo/transmitValue_i_4__10/O
                         net (fo=7, routed)           0.319     4.936    buffer53/fifo/buffer79_outs
    SLICE_X17Y157        LUT6 (Prop_lut6_I1_O)        0.043     4.979 r  buffer53/fifo/Head[0]_i_2__0/O
                         net (fo=6, routed)           0.304     5.283    buffer53/fifo/buffer79_outs_ready
    SLICE_X19Y158        LUT6 (Prop_lut6_I1_O)        0.043     5.326 r  buffer53/fifo/transmitValue_i_3__17/O
                         net (fo=4, routed)           0.261     5.587    buffer53/fifo/cmpi7_result_ready
    SLICE_X20Y158        LUT6 (Prop_lut6_I1_O)        0.043     5.630 r  buffer53/fifo/transmitValue_i_3__16/O
                         net (fo=4, routed)           0.177     5.808    fork1/control/generateBlocks[1].regblock/mux3_outs_ready
    SLICE_X20Y159        LUT6 (Prop_lut6_I0_O)        0.043     5.851 f  fork1/control/generateBlocks[1].regblock/start_ready_INST_0_i_9/O
                         net (fo=1, routed)           0.523     6.374    fork1/control/generateBlocks[7].regblock/transmitValue_reg_2
    SLICE_X16Y165        LUT6 (Prop_lut6_I1_O)        0.043     6.417 f  fork1/control/generateBlocks[7].regblock/start_ready_INST_0_i_4/O
                         net (fo=10, routed)          0.202     6.619    fork0/generateBlocks[2].regblock/anyBlockStop_15
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     6.662 f  fork0/generateBlocks[2].regblock/start_ready_INST_0_i_1/O
                         net (fo=14, routed)          0.364     7.026    buffer11/anyBlockStop
    SLICE_X18Y165        LUT3 (Prop_lut3_I1_O)        0.043     7.069 r  buffer11/transmitValue_i_1__2/O
                         net (fo=1, routed)           0.000     7.069    fork0/generateBlocks[3].regblock/transmitValue_reg_1
    SLICE_X18Y165        FDSE                                         r  fork0/generateBlocks[3].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
                                                      0.000     6.660 r  clk (IN)
                         net (fo=1887, unset)         0.483     7.143    fork0/generateBlocks[3].regblock/clk
    SLICE_X18Y165        FDSE                                         r  fork0/generateBlocks[3].regblock/transmitValue_reg/C
                         clock pessimism              0.000     7.143    
                         clock uncertainty           -0.035     7.107    
    SLICE_X18Y165        FDSE (Setup_fdse_C_D)        0.064     7.171    fork0/generateBlocks[3].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  0.102    




