#[doc = "Reader of register IMASK1"]
pub type R = crate::R<u32, super::IMASK1>;
#[doc = "Writer for register IMASK1"]
pub type W = crate::W<u32, super::IMASK1>;
#[doc = "Register IMASK1 `reset()`'s with value 0"]
impl crate::ResetValue for super::IMASK1 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Each bit enables or disables the respective FLEXCAN Message Buffer (MB0 to MB31) Interrupt\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum BUFLM_A {
    #[doc = "0: The corresponding buffer Interrupt is disabled"]
    BUFLM_0,
    #[doc = "1: The corresponding buffer Interrupt is enabled"]
    BUFLM_1,
}
impl From<BUFLM_A> for u32 {
    #[inline(always)]
    fn from(variant: BUFLM_A) -> Self {
        match variant {
            BUFLM_A::BUFLM_0 => 0,
            BUFLM_A::BUFLM_1 => 1,
        }
    }
}
#[doc = "Reader of field `BUFLM`"]
pub type BUFLM_R = crate::R<u32, BUFLM_A>;
impl BUFLM_R {
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> crate::Variant<u32, BUFLM_A> {
        use crate::Variant::*;
        match self.bits {
            0 => Val(BUFLM_A::BUFLM_0),
            1 => Val(BUFLM_A::BUFLM_1),
            i => Res(i),
        }
    }
    #[doc = "Checks if the value of the field is `BUFLM_0`"]
    #[inline(always)]
    pub fn is_buflm_0(&self) -> bool {
        *self == BUFLM_A::BUFLM_0
    }
    #[doc = "Checks if the value of the field is `BUFLM_1`"]
    #[inline(always)]
    pub fn is_buflm_1(&self) -> bool {
        *self == BUFLM_A::BUFLM_1
    }
}
#[doc = "Write proxy for field `BUFLM`"]
pub struct BUFLM_W<'a> {
    w: &'a mut W,
}
impl<'a> BUFLM_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: BUFLM_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "The corresponding buffer Interrupt is disabled"]
    #[inline(always)]
    pub fn buflm_0(self) -> &'a mut W {
        self.variant(BUFLM_A::BUFLM_0)
    }
    #[doc = "The corresponding buffer Interrupt is enabled"]
    #[inline(always)]
    pub fn buflm_1(self) -> &'a mut W {
        self.variant(BUFLM_A::BUFLM_1)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:31 - Each bit enables or disables the respective FLEXCAN Message Buffer (MB0 to MB31) Interrupt"]
    #[inline(always)]
    pub fn buflm(&self) -> BUFLM_R {
        BUFLM_R::new((self.bits & 0xffff_ffff) as u32)
    }
}
impl W {
    #[doc = "Bits 0:31 - Each bit enables or disables the respective FLEXCAN Message Buffer (MB0 to MB31) Interrupt"]
    #[inline(always)]
    pub fn buflm(&mut self) -> BUFLM_W {
        BUFLM_W { w: self }
    }
}
