I 000044 55 31466         1385311921540 top
(_unit VHDL (top 0 31 (top 0 34 ))
	(_version v98)
	(_time 1385311921541 2013.11.24 23:52:01)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(VITAL_Timing)))
	(_code 80d38c8ed6d6d4978487d58690dbd586d68780878486d6)
	(_entity
		(_time 1385311921495)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(VITAL_Timing)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal InstancePath ~STRING~13 0 41 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 42 (_entity -1 ((i 1)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 43 (_entity -1 ((i 1)))))
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 44 (_entity -1 ((d 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 45 (_entity -1 ((i 0)))))
				(_generic (_internal f_CLKA_LOCK ~extSTD.STANDARD.INTEGER 0 46 (_entity -1 ((i 3)))))
				(_generic (_internal tipd_CLKA ~extieee.VITAL_Timing.VitalDelayType01 0 47 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA0 ~extieee.VITAL_Timing.VitalDelayType01 0 48 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA1 ~extieee.VITAL_Timing.VitalDelayType01 0 49 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA2 ~extieee.VITAL_Timing.VitalDelayType01 0 50 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA3 ~extieee.VITAL_Timing.VitalDelayType01 0 51 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLA4 ~extieee.VITAL_Timing.VitalDelayType01 0 52 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB0 ~extieee.VITAL_Timing.VitalDelayType01 0 53 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB1 ~extieee.VITAL_Timing.VitalDelayType01 0 54 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB2 ~extieee.VITAL_Timing.VitalDelayType01 0 55 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB3 ~extieee.VITAL_Timing.VitalDelayType01 0 56 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLB4 ~extieee.VITAL_Timing.VitalDelayType01 0 57 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC0 ~extieee.VITAL_Timing.VitalDelayType01 0 58 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC1 ~extieee.VITAL_Timing.VitalDelayType01 0 59 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC2 ~extieee.VITAL_Timing.VitalDelayType01 0 60 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC3 ~extieee.VITAL_Timing.VitalDelayType01 0 61 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYGLC4 ~extieee.VITAL_Timing.VitalDelayType01 0 62 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB0 ~extieee.VITAL_Timing.VitalDelayType01 0 63 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB1 ~extieee.VITAL_Timing.VitalDelayType01 0 64 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB2 ~extieee.VITAL_Timing.VitalDelayType01 0 65 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB3 ~extieee.VITAL_Timing.VitalDelayType01 0 66 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYB4 ~extieee.VITAL_Timing.VitalDelayType01 0 67 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC0 ~extieee.VITAL_Timing.VitalDelayType01 0 68 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC1 ~extieee.VITAL_Timing.VitalDelayType01 0 69 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC2 ~extieee.VITAL_Timing.VitalDelayType01 0 70 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC3 ~extieee.VITAL_Timing.VitalDelayType01 0 71 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_DLYYC4 ~extieee.VITAL_Timing.VitalDelayType01 0 72 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_EXTFB ~extieee.VITAL_Timing.VitalDelayType01 0 73 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 74 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 75 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 76 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 77 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 78 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV5 ~extieee.VITAL_Timing.VitalDelayType01 0 79 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDIV6 ~extieee.VITAL_Timing.VitalDelayType01 0 80 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY0 ~extieee.VITAL_Timing.VitalDelayType01 0 81 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY1 ~extieee.VITAL_Timing.VitalDelayType01 0 82 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY2 ~extieee.VITAL_Timing.VitalDelayType01 0 83 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY3 ~extieee.VITAL_Timing.VitalDelayType01 0 84 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBDLY4 ~extieee.VITAL_Timing.VitalDelayType01 0 85 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBSEL0 ~extieee.VITAL_Timing.VitalDelayType01 0 86 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FBSEL1 ~extieee.VITAL_Timing.VitalDelayType01 0 87 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 88 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 89 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 90 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 91 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 92 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV5 ~extieee.VITAL_Timing.VitalDelayType01 0 93 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_FINDIV6 ~extieee.VITAL_Timing.VitalDelayType01 0 94 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 95 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 96 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 97 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 98 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OADIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 99 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OAMUX0 ~extieee.VITAL_Timing.VitalDelayType01 0 100 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OAMUX1 ~extieee.VITAL_Timing.VitalDelayType01 0 101 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OAMUX2 ~extieee.VITAL_Timing.VitalDelayType01 0 102 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 103 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 104 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 105 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 106 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 107 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBMUX0 ~extieee.VITAL_Timing.VitalDelayType01 0 108 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBMUX1 ~extieee.VITAL_Timing.VitalDelayType01 0 109 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OBMUX2 ~extieee.VITAL_Timing.VitalDelayType01 0 110 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV0 ~extieee.VITAL_Timing.VitalDelayType01 0 111 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV1 ~extieee.VITAL_Timing.VitalDelayType01 0 112 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV2 ~extieee.VITAL_Timing.VitalDelayType01 0 113 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV3 ~extieee.VITAL_Timing.VitalDelayType01 0 114 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCDIV4 ~extieee.VITAL_Timing.VitalDelayType01 0 115 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCMUX0 ~extieee.VITAL_Timing.VitalDelayType01 0 116 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCMUX1 ~extieee.VITAL_Timing.VitalDelayType01 0 117 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_OCMUX2 ~extieee.VITAL_Timing.VitalDelayType01 0 118 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_POWERDOWN ~extieee.VITAL_Timing.VitalDelayType01 0 119 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_VCOSEL0 ~extieee.VITAL_Timing.VitalDelayType01 0 120 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_VCOSEL1 ~extieee.VITAL_Timing.VitalDelayType01 0 121 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_VCOSEL2 ~extieee.VITAL_Timing.VitalDelayType01 0 122 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tipd_XDLYSEL ~extieee.VITAL_Timing.VitalDelayType01 0 123 (_entity -1 (((ns 0))((ns 0))))))
				(_generic (_internal tpd_CLKA_GLA ~extieee.VITAL_Timing.VitalDelayType01 0 124 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_GLB ~extieee.VITAL_Timing.VitalDelayType01 0 125 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_GLC ~extieee.VITAL_Timing.VitalDelayType01 0 126 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_LOCK ~extieee.VITAL_Timing.VitalDelayType01 0 127 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_YB ~extieee.VITAL_Timing.VitalDelayType01 0 128 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_CLKA_YC ~extieee.VITAL_Timing.VitalDelayType01 0 129 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_GLA ~extieee.VITAL_Timing.VitalDelayType01 0 130 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_GLB ~extieee.VITAL_Timing.VitalDelayType01 0 131 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_GLC ~extieee.VITAL_Timing.VitalDelayType01 0 132 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_YB ~extieee.VITAL_Timing.VitalDelayType01 0 133 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_EXTFB_YC ~extieee.VITAL_Timing.VitalDelayType01 0 134 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_GLA ~extieee.VITAL_Timing.VitalDelayType01 0 135 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_GLB ~extieee.VITAL_Timing.VitalDelayType01 0 136 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_GLC ~extieee.VITAL_Timing.VitalDelayType01 0 137 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_YB ~extieee.VITAL_Timing.VitalDelayType01 0 138 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_generic (_internal tpd_POWERDOWN_YC ~extieee.VITAL_Timing.VitalDelayType01 0 139 (_entity -1 (((ns 4591870180066957722))((ns 4591870180066957722))))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_ULOGIC 0 143 (_entity (_in ))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_ULOGIC 0 144 (_entity (_in ))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_ULOGIC 0 145 (_entity (_in ))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_ULOGIC 0 146 (_entity (_in ))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_ULOGIC 0 147 (_entity (_in ))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_ULOGIC 0 148 (_entity (_in ))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_ULOGIC 0 149 (_entity (_in ))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_ULOGIC 0 150 (_entity (_in ))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_ULOGIC 0 151 (_entity (_in ))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_ULOGIC 0 152 (_entity (_in ))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_ULOGIC 0 153 (_entity (_in ))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_ULOGIC 0 154 (_entity (_in ))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_ULOGIC 0 155 (_entity (_in ))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_ULOGIC 0 156 (_entity (_in ))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_ULOGIC 0 157 (_entity (_in ))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_ULOGIC 0 158 (_entity (_in ))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_ULOGIC 0 159 (_entity (_in ))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_ULOGIC 0 160 (_entity (_in ))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_ULOGIC 0 161 (_entity (_in ))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_ULOGIC 0 162 (_entity (_in ))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_ULOGIC 0 163 (_entity (_in ))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_ULOGIC 0 164 (_entity (_in ))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_ULOGIC 0 165 (_entity (_in ))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_ULOGIC 0 166 (_entity (_in ))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_ULOGIC 0 167 (_entity (_in ))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_ULOGIC 0 168 (_entity (_in ))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_ULOGIC 0 169 (_entity (_in ))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 170 (_entity (_in ))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 171 (_entity (_in ))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 172 (_entity (_in ))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 173 (_entity (_in ))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 174 (_entity (_in ))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_ULOGIC 0 175 (_entity (_in ))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_ULOGIC 0 176 (_entity (_in ))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_ULOGIC 0 177 (_entity (_in ))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_ULOGIC 0 178 (_entity (_in ))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_ULOGIC 0 179 (_entity (_in ))))
				(_port (_internal FBDlY1 ~extieee.std_logic_1164.STD_ULOGIC 0 180 (_entity (_in ))))
				(_port (_internal FBDlY4 ~extieee.std_logic_1164.STD_ULOGIC 0 181 (_entity (_in ))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_ULOGIC 0 182 (_entity (_in ))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_ULOGIC 0 183 (_entity (_in ))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 184 (_entity (_in ))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 185 (_entity (_in ))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 186 (_entity (_in ))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 187 (_entity (_in ))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 188 (_entity (_in ))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_ULOGIC 0 189 (_entity (_in ))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_ULOGIC 0 190 (_entity (_in ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 191 (_entity (_in ))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 192 (_entity (_in ))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 193 (_entity (_in ))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 194 (_entity (_in ))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 195 (_entity (_in ))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_ULOGIC 0 196 (_entity (_in ))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_ULOGIC 0 197 (_entity (_in ))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_ULOGIC 0 198 (_entity (_in ))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 199 (_entity (_in ))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 200 (_entity (_in ))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 201 (_entity (_in ))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 202 (_entity (_in ))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 203 (_entity (_in ))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_ULOGIC 0 204 (_entity (_in ))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_ULOGIC 0 205 (_entity (_in ))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_ULOGIC 0 206 (_entity (_in ))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_ULOGIC 0 207 (_entity (_in ))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_ULOGIC 0 208 (_entity (_in ))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_ULOGIC 0 209 (_entity (_in ))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_ULOGIC 0 210 (_entity (_in ))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_ULOGIC 0 211 (_entity (_in ))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_ULOGIC 0 212 (_entity (_in ))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_ULOGIC 0 213 (_entity (_in ))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_ULOGIC 0 214 (_entity (_in ))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_ULOGIC 0 215 (_entity (_in ))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_ULOGIC 0 216 (_entity (_in ))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_ULOGIC 0 217 (_entity (_in ))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_ULOGIC 0 218 (_entity (_in ))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_ULOGIC 0 219 (_entity (_in ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_ULOGIC 0 220 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_ULOGIC 0 221 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_ULOGIC 0 222 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_ULOGIC 0 223 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_ULOGIC 0 224 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_ULOGIC 0 225 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 240 (_component pll )
		(_port
			((CLKA)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLA4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLB4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYGLC4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYB4)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC0)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC1)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC2)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC3)(Dangling_Input_Signal_STD_ULOGIC))
			((DLYYC4)(Dangling_Input_Signal_STD_ULOGIC))
			((EXTFB)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV5)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDIV6)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDLY0)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDLY2)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDLY3)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDlY1)(Dangling_Input_Signal_STD_ULOGIC))
			((FBDlY4)(Dangling_Input_Signal_STD_ULOGIC))
			((FBSEL0)(Dangling_Input_Signal_STD_ULOGIC))
			((FBSEL1)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV5)(Dangling_Input_Signal_STD_ULOGIC))
			((FINDIV6)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((OADIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((OAMUX0)(Dangling_Input_Signal_STD_ULOGIC))
			((OAMUX1)(Dangling_Input_Signal_STD_ULOGIC))
			((OAMUX2)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((OBDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((OBMUX0)(Dangling_Input_Signal_STD_ULOGIC))
			((OBMUX1)(Dangling_Input_Signal_STD_ULOGIC))
			((OBMUX2)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV0)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV1)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV2)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV3)(Dangling_Input_Signal_STD_ULOGIC))
			((OCDIV4)(Dangling_Input_Signal_STD_ULOGIC))
			((OCMUX0)(Dangling_Input_Signal_STD_ULOGIC))
			((OCMUX1)(Dangling_Input_Signal_STD_ULOGIC))
			((OCMUX2)(Dangling_Input_Signal_STD_ULOGIC))
			((POWERDOWN)(Dangling_Input_Signal_STD_ULOGIC))
			((VCOSEL0)(Dangling_Input_Signal_STD_ULOGIC))
			((VCOSEL1)(Dangling_Input_Signal_STD_ULOGIC))
			((VCOSEL2)(Dangling_Input_Signal_STD_ULOGIC))
			((XDLYSEL)(Dangling_Input_Signal_STD_ULOGIC))
		)
		(_use (_entity proasic3 pll)
			(_generic
				((VCOFREQUENCY)((d 0)))
				((f_CLKA_LOCK)((i 3)))
				((InstancePath)(_string \"*"\))
				((MsgOn)((i 1)))
				((tipd_EXTFB)(((ns 0))((ns 0))))
				((tipd_POWERDOWN)(((ns 0))((ns 0))))
				((tipd_OADIV0)(((ns 0))((ns 0))))
				((tipd_OADIV1)(((ns 0))((ns 0))))
				((tipd_OADIV2)(((ns 0))((ns 0))))
				((tipd_OADIV3)(((ns 0))((ns 0))))
				((tipd_OADIV4)(((ns 0))((ns 0))))
				((tipd_OAMUX0)(((ns 0))((ns 0))))
				((tipd_OAMUX1)(((ns 0))((ns 0))))
				((tipd_OAMUX2)(((ns 0))((ns 0))))
				((tipd_DLYGLA0)(((ns 0))((ns 0))))
				((tipd_DLYGLA1)(((ns 0))((ns 0))))
				((tipd_DLYGLA2)(((ns 0))((ns 0))))
				((tipd_DLYGLA3)(((ns 0))((ns 0))))
				((tipd_DLYGLA4)(((ns 0))((ns 0))))
				((tipd_OBDIV0)(((ns 0))((ns 0))))
				((tipd_OBDIV1)(((ns 0))((ns 0))))
				((tipd_OBDIV2)(((ns 0))((ns 0))))
				((tipd_OBDIV3)(((ns 0))((ns 0))))
				((tipd_OBDIV4)(((ns 0))((ns 0))))
				((tipd_OBMUX0)(((ns 0))((ns 0))))
				((tipd_OBMUX1)(((ns 0))((ns 0))))
				((tipd_OBMUX2)(((ns 0))((ns 0))))
				((tipd_DLYYB0)(((ns 0))((ns 0))))
				((tipd_DLYYB1)(((ns 0))((ns 0))))
				((tipd_DLYYB2)(((ns 0))((ns 0))))
				((tipd_DLYYB3)(((ns 0))((ns 0))))
				((tipd_DLYYB4)(((ns 0))((ns 0))))
				((tipd_DLYGLB0)(((ns 0))((ns 0))))
				((tipd_DLYGLB1)(((ns 0))((ns 0))))
				((tipd_DLYGLB2)(((ns 0))((ns 0))))
				((tipd_DLYGLB3)(((ns 0))((ns 0))))
				((tipd_DLYGLB4)(((ns 0))((ns 0))))
				((tipd_OCDIV0)(((ns 0))((ns 0))))
				((tipd_OCDIV1)(((ns 0))((ns 0))))
				((tipd_OCDIV2)(((ns 0))((ns 0))))
				((tipd_OCDIV3)(((ns 0))((ns 0))))
				((tipd_OCDIV4)(((ns 0))((ns 0))))
				((tipd_OCMUX0)(((ns 0))((ns 0))))
				((tipd_OCMUX1)(((ns 0))((ns 0))))
				((tipd_OCMUX2)(((ns 0))((ns 0))))
				((tipd_DLYYC0)(((ns 0))((ns 0))))
				((tipd_DLYYC1)(((ns 0))((ns 0))))
				((tipd_DLYYC2)(((ns 0))((ns 0))))
				((tipd_DLYYC3)(((ns 0))((ns 0))))
				((tipd_DLYYC4)(((ns 0))((ns 0))))
				((tipd_DLYGLC0)(((ns 0))((ns 0))))
				((tipd_DLYGLC1)(((ns 0))((ns 0))))
				((tipd_DLYGLC2)(((ns 0))((ns 0))))
				((tipd_DLYGLC3)(((ns 0))((ns 0))))
				((tipd_DLYGLC4)(((ns 0))((ns 0))))
				((tipd_FINDIV0)(((ns 0))((ns 0))))
				((tipd_FINDIV1)(((ns 0))((ns 0))))
				((tipd_FINDIV2)(((ns 0))((ns 0))))
				((tipd_FINDIV3)(((ns 0))((ns 0))))
				((tipd_FINDIV4)(((ns 0))((ns 0))))
				((tipd_FINDIV5)(((ns 0))((ns 0))))
				((tipd_FINDIV6)(((ns 0))((ns 0))))
				((tipd_FBDIV0)(((ns 0))((ns 0))))
				((tipd_FBDIV1)(((ns 0))((ns 0))))
				((tipd_FBDIV2)(((ns 0))((ns 0))))
				((tipd_FBDIV3)(((ns 0))((ns 0))))
				((tipd_FBDIV4)(((ns 0))((ns 0))))
				((tipd_FBDIV5)(((ns 0))((ns 0))))
				((tipd_FBDIV6)(((ns 0))((ns 0))))
				((tipd_FBDLY0)(((ns 0))((ns 0))))
				((tipd_FBDLY1)(((ns 0))((ns 0))))
				((tipd_FBDLY2)(((ns 0))((ns 0))))
				((tipd_FBDLY3)(((ns 0))((ns 0))))
				((tipd_FBDLY4)(((ns 0))((ns 0))))
				((tipd_FBSEL0)(((ns 0))((ns 0))))
				((tipd_FBSEL1)(((ns 0))((ns 0))))
				((tipd_XDLYSEL)(((ns 0))((ns 0))))
				((tipd_VCOSEL0)(((ns 0))((ns 0))))
				((tipd_VCOSEL1)(((ns 0))((ns 0))))
				((tipd_VCOSEL2)(((ns 0))((ns 0))))
				((tpd_EXTFB_GLA)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_GLA)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_GLB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_GLB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_GLB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_GLC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_GLC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_GLC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_YB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_YB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_YB)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_YC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_EXTFB_YC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_POWERDOWN_YC)(((ns 4591870180066957722))((ns 4591870180066957722))))
				((tpd_CLKA_LOCK)(((ns 4591870180066957722))((ns 4591870180066957722))))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDlY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDlY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_object
		(_type (_internal ~STRING~13 0 41 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 230 (_architecture ((i 4)))))
		(_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.STD_LOGIC 0 233 (_architecture (_uni ))))
		(_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.STD_ULOGIC 0 234 (_architecture (_uni ))))
		(_process
			(line__324(_architecture 0 0 324 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.VITAL_Timing.VitalDelayType01 (ieee VITAL_Timing VitalDelayType01)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_model . top 1 -1
	)
)
I 000049 55 1523          1385312974975 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312974976 2013.11.25 00:09:34)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0959080f565f581f5d5c1d535d0e0b0a0d0a090f0a)
	(_entity
		(_time 1385312974973)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(3)))))
			(line__45(_architecture 1 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 770 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1399          1385312987765 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312987766 2013.11.25 00:09:47)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 01050607565750175557155b550603020502010702)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1399          1385312989684 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312989685 2013.11.25 00:09:49)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8084d18ed6d6d196d4d694dad48782838483808683)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1399          1385312992118 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385312992119 2013.11.25 00:09:52)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 01040707565750175557155b550603020502010702)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1399          1385313008687 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313008688 2013.11.25 00:10:08)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9b8bfede6efe8afedefade3edbebbbabdbab9bfba)
	(_entity
		(_time 1385312974972)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal current ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1505          1385313292187 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313292188 2013.11.25 00:14:52)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb9e999ecf9d9add9f9adf919fccc9c8cfc8cbcdc8)
	(_entity
		(_time 1385313292185)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1633          1385313300752 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313300753 2013.11.25 00:15:00)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f6c6f3a3f696e2968382b656b383d3c3b3c3f393c)
	(_entity
		(_time 1385313292184)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(flip)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1633          1385313303105 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313303106 2013.11.25 00:15:03)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 732375722625226524746729277471707770737570)
	(_entity
		(_time 1385313292184)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(flip)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1633          1385313307754 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313307755 2013.11.25 00:15:07)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9b9d9f949fcdca8dcc9c8fc1cf9c99989f989b9d98)
	(_entity
		(_time 1385313292184)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal flip ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(flip)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1525          1385313927445 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385313927446 2013.11.25 00:25:27)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 636d60633635327534647739376461606760636560)
	(_entity
		(_time 1385313910703)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1526          1385314200958 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314200959 2013.11.25 00:30:00)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f181a4d4f191e5918485b151b484d4c4b4c4f494c)
	(_entity
		(_time 1385314181024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1530          1385314517583 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314517584 2013.11.25 00:35:17)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c0cec695969691d697c6d49a94c7c2c3c4c3c0c6c3)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_target(3(6))(3)(3(d_5_0)))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1530          1385314682704 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314682705 2013.11.25 00:38:02)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fbfdadabffadaaedacfdefa1affcf9f8fff8fbfdf8)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_target(3(6))(3)(3(d_5_0)))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1525          1385314858110 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385314858111 2013.11.25 00:40:58)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 57030554060106410051430d035055545354575154)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1544          1385315007992 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315007993 2013.11.25 00:43:27)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa9a8f8aff9feb9f8a9bbf5fba8adacabacafa9ac)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1789          1385315084581 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315084582 2013.11.25 00:44:44)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aeabadf9adf8ffb8f9abbaf4faa9acadaaadaea8ad)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(3(6))(3(d_5_0)))(_sensitivity(0)(1))(_read(3)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(50463234 515 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1767          1385315215099 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315215100 2013.11.25 00:46:55)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 57530254060106410051430d035055545354575154)
	(_entity
		(_time 1385314489923)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal Reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(3(d_5_0)))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1773          1385315533694 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315533695 2013.11.25 00:52:13)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 76702177262027602170622c227174757275767075)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3(d_5_0))(3))(_sensitivity(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1724          1385315632513 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315632514 2013.11.25 00:53:52)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b4448494f1d1a5d1f185f111f4c49484f484b4d48)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__55(_architecture 1 0 55 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1768          1385315781780 behavior
(_unit VHDL (counter40 0 31 (behavior 0 41 ))
	(_version v98)
	(_time 1385315781793 2013.11.25 00:56:21)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 431148411615125514445719174441404740434540)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni (_string \"011000"\)))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
V 000049 55 1768          1385316150888 behavior
(_unit VHDL (counter40 0 31 (behavior 0 42 ))
	(_version v98)
	(_time 1385316150889 2013.11.25 01:02:30)
	(_source (\./src/counter40.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d7c2d7c7f2b2c6b2a7a6927297a7f7e797e7d7b7e)
	(_entity
		(_time 1385315474380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal load_value ~STD_LOGIC_VECTOR{5~downto~0}~13 0 44 (_architecture (_uni (_string \"011000"\)))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(3(d_5_0))(3))(_sensitivity(0)(1))(_read(3)(4)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G)(adder_value(6))))(_simpleassign BUF)(_target(2))(_sensitivity(3(6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 2068          1385316547574 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385316547575 2013.11.25 01:09:07)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 848ad48ad6d2d592d38290ded08386878582d08287)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{20~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{20~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G1Hz)(adder_value(20))))(_simpleassign BUF)(_target(2))(_sensitivity(9(20))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 2946          1385316734291 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385316734292 2013.11.25 01:12:14)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87878389d6d1d691d08793ddd38085848681d38184)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G1Hz)(adder_value(19))))(_simpleassign BUF)(_target(2))(_sensitivity(9(19))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((G2Hz)(adder_value(18))))(_simpleassign BUF)(_target(3))(_sensitivity(9(18))))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((G4Hz)(adder_value(17))))(_simpleassign BUF)(_target(4))(_sensitivity(9(17))))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((G8Hz)(adder_value(16))))(_simpleassign BUF)(_target(5))(_sensitivity(9(16))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((G128Hz)(adder_value(12))))(_simpleassign BUF)(_target(7))(_sensitivity(9(12))))))
			(line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((G1024Hz)(adder_value(9))))(_simpleassign BUF)(_target(8))(_sensitivity(9(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 2946          1385316735914 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385316735915 2013.11.25 01:12:15)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dddd8a8fdf8b8ccb8addc98789dadfdedcdb89dbde)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{19~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((G1Hz)(adder_value(19))))(_simpleassign BUF)(_target(2))(_sensitivity(9(19))))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((G2Hz)(adder_value(18))))(_simpleassign BUF)(_target(3))(_sensitivity(9(18))))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((G4Hz)(adder_value(17))))(_simpleassign BUF)(_target(4))(_sensitivity(9(17))))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((G8Hz)(adder_value(16))))(_simpleassign BUF)(_target(5))(_sensitivity(9(16))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((G128Hz)(adder_value(12))))(_simpleassign BUF)(_target(7))(_sensitivity(9(12))))))
			(line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((G1024Hz)(adder_value(9))))(_simpleassign BUF)(_target(8))(_sensitivity(9(9))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behavior 8 -1
	)
)
I 000049 55 1438          1385316953716 behavior
(_unit VHDL (counter 0 29 (behavior 0 39 ))
	(_version v98)
	(_time 1385316953717 2013.11.25 01:15:53)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 792c7b78262f286f2d766d232d7e7b7f7a7f2f7e7c)
	(_entity
		(_time 1385316953714)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1440          1385317020555 behavior
(_unit VHDL (counter16 0 29 (behavior 0 39 ))
	(_version v98)
	(_time 1385317020556 2013.11.25 01:17:00)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6237666236343374366d7638366560616361646461)
	(_entity
		(_time 1385317020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000044 55 4310          1385317309263 top
(_unit VHDL (top 0 25 (top 0 41 ))
	(_version v98)
	(_time 1385317309264 2013.11.25 01:21:49)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cecaca9bcd989ad9cfc088959fc9cac898c9cec9ca)
	(_entity
		(_time 1385317309247)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter16
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_entity (_out ))))
			)
		)
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation U1 0 81 (_component counter16 )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Led))
		)
		(_use (_entity . counter16)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 88 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation U3 0 101 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000050 55 2451          1385446803542 behaviour
(_unit VHDL (dm74ls47 0 10 (behaviour 0 29 ))
	(_version v98)
	(_time 1385446803543 2013.11.26 13:20:03)
	(_source (\./src/BCD_7Seg_Decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code eceaedbfebbebfffece8afb7beefe8efebeae8eab8)
	(_entity
		(_time 1385446803540)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal mergedbits_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_variable (_internal mergedbits_out ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529026 197379 )
		(33686018 131843 )
		(50528771 197378 )
		(50463235 197379 )
		(33686275 131843 )
		(50463491 197123 )
		(50529027 197123 )
		(33686018 197379 )
		(50529027 197379 )
		(50463491 197379 )
		(33751811 197379 )
		(50529027 131587 )
		(50529026 197122 )
		(50528771 131843 )
		(50529027 197122 )
		(33751811 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 1 -1
	)
)
V 000050 55 2451          1385446820876 behaviour
(_unit VHDL (dm74ls47 0 10 (behaviour 0 29 ))
	(_version v98)
	(_time 1385446820877 2013.11.26 13:20:20)
	(_source (\./src/BCD_7Seg_Decoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c7c29692949594d4c7c3849c95c4c3c4c0c1c3c193)
	(_entity
		(_time 1385446803539)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal mergedbits_in ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_variable (_internal mergedbits_out ~STD_LOGIC_VECTOR{0~to~6}~13 0 35 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(4)(5)(6)(7)(8)(9)(10))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529026 197379 )
		(33686018 131843 )
		(50528771 197378 )
		(50463235 197379 )
		(33686275 131843 )
		(50463491 197123 )
		(50529027 197123 )
		(33686018 197379 )
		(50529027 197379 )
		(50463491 197379 )
		(33751811 197379 )
		(50529027 131587 )
		(50529026 197122 )
		(50528771 131843 )
		(50529027 197122 )
		(33751811 197122 )
		(33686018 131586 )
	)
	(_model . behaviour 1 -1
	)
)
I 000044 55 6580          1385447246850 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385447246851 2013.11.26 13:27:26)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67346067363133706b65213c366063613160676063)
	(_entity
		(_time 1385447246834)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter16
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 104 (_component counter16 )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter16)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U2 0 111 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation U3 0 124 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation U4 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000049 55 2944          1385448351182 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385448351183 2013.11.26 13:45:51)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 92c6959dc6c4c384c59d86c8c69590919394c69491)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_simpleassign BUF)(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_simpleassign BUF)(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_simpleassign BUF)(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_simpleassign BUF)(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(13))))(_simpleassign BUF)(_target(7))(_sensitivity(9(13))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_simpleassign BUF)(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
V 000049 55 1556          1385518469115 behavior
(_unit VHDL (counter16 0 29 (behavior 0 39 ))
	(_version v98)
	(_time 1385518469116 2013.11.27 09:14:29)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9acacc959dcccb8cce958ec0ce9d98999b999c9c99)
	(_entity
		(_time 1385317020552)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(adder_value)))(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1689          1385518556671 behavior
(_unit VHDL (counter 0 29 (behavior 0 40 ))
	(_version v98)
	(_time 1385518556672 2013.11.27 09:15:56)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7073767126262166247e642a247772767376267775)
	(_entity
		(_time 1385518556655)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BIT_NUM ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 4 -1
	)
)
V 000049 55 1689          1385518563583 behavior
(_unit VHDL (counter 0 29 (behavior 0 40 ))
	(_version v98)
	(_time 1385518563584 2013.11.27 09:16:03)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6f6e6c6f6f393e793b617b353b686d696c6939686a)
	(_entity
		(_time 1385518556654)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal BIT_NUM ~extSTD.STANDARD.INTEGER 0 30 \4\ (_entity ((i 4)))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{BIT_NUM-1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 4 -1
	)
)
V 000049 55 2944          1385518731149 behavior
(_unit VHDL (counter1m 0 31 (behavior 0 47 ))
	(_version v98)
	(_time 1385518731150 2013.11.27 09:18:51)
	(_source (\./src/counter1M.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d2828780868483c485ddc68886d5d0d1d3d486d4d1)
	(_entity
		(_time 1385316520054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal adder_value ~STD_LOGIC_VECTOR{18~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((G1Hz)(adder_value(18))))(_simpleassign BUF)(_target(2))(_sensitivity(9(18))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((G2Hz)(adder_value(17))))(_simpleassign BUF)(_target(3))(_sensitivity(9(17))))))
			(line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((G4Hz)(adder_value(16))))(_simpleassign BUF)(_target(4))(_sensitivity(9(16))))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((G8Hz)(adder_value(15))))(_simpleassign BUF)(_target(5))(_sensitivity(9(15))))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_alias((G32Hz)(adder_value(14))))(_simpleassign BUF)(_target(6))(_sensitivity(9(14))))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_alias((G128Hz)(adder_value(13))))(_simpleassign BUF)(_target(7))(_sensitivity(9(13))))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((G1024Hz)(adder_value(8))))(_simpleassign BUF)(_target(8))(_sensitivity(9(8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 131586 )
	)
	(_model . behavior 8 -1
	)
)
I 000044 55 6606          1385518736284 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385518736285 2013.11.27 09:18:56)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ded8d98cdd888ac9d2dc98858fd9dad888d9ded9da)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 104 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 117 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 124 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation U4 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6619          1385518791686 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385518791687 2013.11.27 09:19:51)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4f4d1a1f4b490a111f5b464c1a191b4b1a1d1a19)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 104 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 117 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 124 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6619          1385518900204 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385518900205 2013.11.27 09:21:40)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 141a1913464240031816524f451310124213141310)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 104 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 117 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 124 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 131 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__150(_architecture 0 0 150 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000044 55 6619          1385519822958 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385519822959 2013.11.27 09:37:02)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77227076262123607b27312c267073712170777073)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 123 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
V 000044 55 6619          1385519885750 top
(_unit VHDL (top 0 25 (top 0 48 ))
	(_version v98)
	(_time 1385519885751 2013.11.27 09:38:05)
	(_source (\./compile/top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 64326564363230736834223f356360623263646360)
	(_entity
		(_time 1385447246833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(counter1M
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
				(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
				(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
				(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_out ))))
				(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_out ))))
				(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(counter40
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_buffer ))))
			)
		)
		(counter
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_entity (_out ))))
			)
		)
		(DM74LS47
			(_object
				(_port (_internal Ain ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal Bin ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_out ))))
				(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
				(_port (_internal g ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_out ))))
			)
		)
	)
	(_instantiation ClockDiv_1M 0 107 (_component counter1M )
		(_port
			((CLK)(NET93))
			((aReset)(aReset))
			((G1024Hz)(G1024Hz))
			((G128Hz)(G128Hz))
			((G1Hz)(G1Hz))
			((G2Hz)(G2Hz))
			((G32Hz)(G32Hz))
			((G4Hz)(G4Hz))
			((G8Hz)(G8Hz))
		)
		(_use (_entity . counter1M)
			(_port
				((CLK)(CLK))
				((aReset)(aReset))
				((G1Hz)(G1Hz))
				((G2Hz)(G2Hz))
				((G4Hz)(G4Hz))
				((G8Hz)(G8Hz))
				((G32Hz)(G32Hz))
				((G128Hz)(G128Hz))
				((G1024Hz)(G1024Hz))
			)
		)
	)
	(_instantiation ClockDiv_40x 0 123 (_component counter40 )
		(_port
			((CLK)(CLK))
			((aReset)(aReset))
			((G)(NET93))
		)
		(_use (_entity . counter40)
		)
	)
	(_instantiation KeyPressCounter 0 133 (_component counter )
		(_port
			((CLK)(Key))
			((aReset)(aReset))
			((Q)(Cv))
		)
		(_use (_entity . counter)
			(_port
				((aReset)(aReset))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_instantiation Led7Seg_Decoder 0 142 (_component DM74LS47 )
		(_port
			((Ain)(Cv(0)))
			((Bin)(Cv(1)))
			((Cin)(Cv(2)))
			((Din)(Cv(3)))
			((a)(L7seg_a))
			((b)(L7seg_b))
			((c)(L7seg_c))
			((d)(L7seg_d))
			((e)(L7seg_e))
			((f)(L7seg_f))
			((g)(L7seg_g))
		)
		(_use (_entity . DM74LS47)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal Key ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal aReset ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal G1024Hz ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal G128Hz ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal G1Hz ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal G2Hz ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal G32Hz ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal G4Hz ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal G8Hz ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal L7seg_a ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal L7seg_b ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal L7seg_c ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal L7seg_d ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal L7seg_e ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal L7seg_f ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal L7seg_g ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal Led ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal NET93 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Cv ~STD_LOGIC_VECTOR{3~downto~0}~132 0 98 (_architecture (_uni ))))
		(_process
			(line__161(_architecture 0 0 161 (_assignment (_simple)(_alias((Led)(Cv)))(_target(17))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . top 1 -1
	)
)
I 000046 55 1215          1441956768578 demo4
(_unit VHDL (demo4 0 25 (demo4 0 35 ))
	(_version v63)
	(_time 1441956768579 2015.09.11 14:32:48)
	(_source (\./compile/demo4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6668616665316670316c723c33)
	(_entity
		(_time 1441956768576)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . demo4 2 -1
	)
)
V 000046 55 1215          1441956825408 demo4
(_unit VHDL (demo4 0 25 (demo4 0 35 ))
	(_version v63)
	(_time 1441956825409 2015.09.11 14:33:45)
	(_source (\./compile/demo4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 62626762653562743568763837)
	(_entity
		(_time 1441956768575)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_port (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . demo4 2 -1
	)
)
