

================================================================
== Vitis HLS Report for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'
================================================================
* Date:           Tue Jan 28 19:05:32 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.658 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       47|  0.470 us|  0.470 us|   47|   47|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_digits  |       45|       45|        37|          1|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 40 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i"   --->   Operation 41 'read' 'conv_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_i_cast = sext i24 %conv_i_read"   --->   Operation 42 'sext' 'conv_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln25 = store i4 0, i4 %p" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 44 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body18"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_1 = load i4 %p" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 46 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%icmp_ln25 = icmp_eq  i4 %p_1, i4 10" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 47 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln25 = add i4 %p_1, i4 1" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 48 'add' 'add_ln25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.body18.split, void %for.end27.exitStub" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 49 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %p_1" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 50 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i24 %prediction, i64 0, i64 %zext_ln25" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 51 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%prediction_load = load i4 %prediction_addr" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 52 'load' 'prediction_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln25 = store i4 %add_ln25, i4 %p" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 53 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.65>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%prediction_load = load i4 %prediction_addr" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 54 'load' 'prediction_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %prediction_load, i8 0" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [36/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 56 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 57 [35/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 57 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 58 [34/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 58 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 59 [33/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 59 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 60 [32/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 60 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 61 [31/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 61 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 62 [30/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 62 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 63 [29/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 63 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 64 [28/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 64 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 65 [27/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 65 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 66 [26/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 66 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 67 [25/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 67 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 68 [24/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 68 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 69 [23/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 69 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 70 [22/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 70 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 71 [21/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 71 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 72 [20/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 72 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 73 [19/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 73 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 74 [18/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 74 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 75 [17/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 75 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 76 [16/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 76 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 77 [15/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 77 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 78 [14/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 78 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 79 [13/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 79 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 80 [12/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 80 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 81 [11/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 81 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 82 [10/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 82 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 83 [9/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 83 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 84 [8/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 84 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 85 [7/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 85 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 86 [6/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 86 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 87 [5/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 87 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 88 [4/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 88 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 89 [3/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 89 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 90 [2/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 90 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 6.65>
ST_37 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 91 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 93 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 94 [1/36] (4.33ns)   --->   "%sdiv_ln27 = sdiv i32 %shl_ln, i32 %conv_i_cast" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 94 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i24 %sdiv_ln27" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 95 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln27 = store i24 %trunc_ln27, i4 %prediction_addr" [CNN_Optimal/src/dense.cpp:27]   --->   Operation 96 'store' 'store_ln27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_37 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body18" [CNN_Optimal/src/dense.cpp:25]   --->   Operation 97 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p                      (alloca           ) [ 01000000000000000000000000000000000000]
conv_i_read            (read             ) [ 00000000000000000000000000000000000000]
conv_i_cast            (sext             ) [ 01111111111111111111111111111111111111]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000]
store_ln25             (store            ) [ 00000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000]
p_1                    (load             ) [ 00000000000000000000000000000000000000]
icmp_ln25              (icmp             ) [ 01111111111111111111111111111111111110]
add_ln25               (add              ) [ 00000000000000000000000000000000000000]
br_ln25                (br               ) [ 00000000000000000000000000000000000000]
zext_ln25              (zext             ) [ 00000000000000000000000000000000000000]
prediction_addr        (getelementptr    ) [ 01111111111111111111111111111111111111]
store_ln25             (store            ) [ 00000000000000000000000000000000000000]
prediction_load        (load             ) [ 00000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 01011111111111111111111111111111111111]
specpipeline_ln25      (specpipeline     ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln25 (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln25      (specloopname     ) [ 00000000000000000000000000000000000000]
sdiv_ln27              (sdiv             ) [ 00000000000000000000000000000000000000]
trunc_ln27             (trunc            ) [ 00000000000000000000000000000000000000]
store_ln27             (store            ) [ 00000000000000000000000000000000000000]
br_ln25                (br               ) [ 00000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prediction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="conv_i_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="24" slack="0"/>
<pin id="46" dir="0" index="1" bw="24" slack="0"/>
<pin id="47" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="prediction_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="24" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="36"/>
<pin id="59" dir="0" index="1" bw="24" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="63" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="65" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="prediction_load/1 store_ln27/37 "/>
</bind>
</comp>

<comp id="67" class="1004" name="conv_i_cast_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="24" slack="0"/>
<pin id="69" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_cast/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln25_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="4" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_1_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln25_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln25_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln25_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln25_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="shl_ln_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="24" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="24" slack="1"/>
<pin id="112" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln27/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln27_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/37 "/>
</bind>
</comp>

<comp id="119" class="1005" name="p_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="126" class="1005" name="conv_i_cast_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_cast "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln25_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="35"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="135" class="1005" name="prediction_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="shl_ln_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="50" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="70"><net_src comp="44" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="100"><net_src comp="85" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="57" pin="7"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="122"><net_src comp="40" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="129"><net_src comp="67" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="134"><net_src comp="79" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="50" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="144"><net_src comp="101" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {37 }
 - Input state : 
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_digits : prediction | {1 2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_digits : conv_i | {1 }
  - Chain level:
	State 1
		store_ln25 : 1
		p_1 : 1
		icmp_ln25 : 2
		add_ln25 : 2
		br_ln25 : 3
		zext_ln25 : 2
		prediction_addr : 3
		prediction_load : 4
		store_ln25 : 3
	State 2
		shl_ln : 1
		sdiv_ln27 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		trunc_ln27 : 1
		store_ln27 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   sdiv   |       grp_fu_109       |   2283  |   1738  |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln25_fu_79    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln25_fu_85     |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   | conv_i_read_read_fu_44 |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    conv_i_cast_fu_67   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     zext_ln25_fu_91    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_101     |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln27_fu_114   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |   2283  |   1764  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  conv_i_cast_reg_126  |   32   |
|   icmp_ln25_reg_131   |    1   |
|       p_reg_119       |    4   |
|prediction_addr_reg_135|    4   |
|     shl_ln_reg_141    |   32   |
+-----------------------+--------+
|         Total         |   73   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_109    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  2283  |  1764  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  2356  |  1782  |
+-----------+--------+--------+--------+
