TimeQuest Timing Analyzer report for Lab1
Thu Dec 01 14:28:51 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'USBBridge:instx|USBRDn'
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'USBBridge:instx|USBRDn'
 14. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'USBBridge:instx|USBRDn'
 17. Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Removal: 'USBBridge:instx|USBRDn'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:instx|USBRDn'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'USBBridge:instx|USBRDn'
 36. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'USBBridge:instx|USBRDn'
 38. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Recovery: 'USBBridge:instx|USBRDn'
 41. Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'USBBridge:instx|USBRDn'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:instx|USBRDn'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'USBBridge:instx|USBRDn'
 59. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'USBBridge:instx|USBRDn'
 61. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'USBBridge:instx|USBRDn'
 64. Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Removal: 'USBBridge:instx|USBRDn'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:instx|USBRDn'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Propagation Delay
 74. Minimum Propagation Delay
 75. Fast 1200mV 0C Model Metastability Report
 76. Multicorner Timing Analysis Summary
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Progagation Delay
 82. Minimum Progagation Delay
 83. Board Trace Model Assignments
 84. Input Transition Times
 85. Slow Corner Signal Integrity Metrics
 86. Fast Corner Signal Integrity Metrics
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Lab1                                                           ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; USBBridge:instx|USBRDn                            ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:instx|USBRDn }                            ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 178.67 MHz ; 178.67 MHz      ; USBBridge:instx|USBRDn                            ;      ;
; 216.17 MHz ; 216.17 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:instx|USBRDn                            ; -4.597 ; -352.420      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.871 ; -1.691        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:instx|USBRDn                            ; -0.478 ; -4.256        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.414  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.849 ; -6.690        ;
; USBBridge:instx|USBRDn                            ; -1.754 ; -3.499        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.081 ; 0.000         ;
; USBBridge:instx|USBRDn                            ; 1.383 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:instx|USBRDn                            ; -1.487  ; -172.492      ;
; clk_25mhz                                         ; 19.852  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.706 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:instx|USBRDn'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.597 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.408     ; 4.190      ;
; -4.463 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.408     ; 4.056      ;
; -4.408 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 5.276      ;
; -4.408 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 5.276      ;
; -4.315 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.408     ; 3.908      ;
; -4.274 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 5.142      ;
; -4.274 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 5.142      ;
; -4.183 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.408     ; 3.776      ;
; -4.139 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.408     ; 3.732      ;
; -4.126 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.994      ;
; -4.126 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.994      ;
; -4.057 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.408     ; 3.650      ;
; -3.995 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.359     ; 3.637      ;
; -3.995 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.381     ; 3.615      ;
; -3.994 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.862      ;
; -3.994 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.862      ;
; -3.959 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.119     ; 4.841      ;
; -3.950 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.818      ;
; -3.950 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.818      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.934 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.839      ;
; -3.868 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.736      ;
; -3.868 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.133     ; 4.736      ;
; -3.861 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.359     ; 3.503      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.851 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 4.783      ;
; -3.828 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.359     ; 3.470      ;
; -3.825 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.119     ; 4.707      ;
; -3.806 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.106     ; 4.701      ;
; -3.806 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.106     ; 4.701      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.802 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.707      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.758 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.663      ;
; -3.696 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.359     ; 3.338      ;
; -3.677 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.119     ; 4.559      ;
; -3.652 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.359     ; 3.294      ;
; -3.632 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.074     ; 4.559      ;
; -3.607 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.517      ;
; -3.607 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.517      ;
; -3.607 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.517      ;
; -3.607 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.517      ;
; -3.578 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.488      ;
; -3.578 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.488      ;
; -3.578 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.488      ;
; -3.578 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.488      ;
; -3.569 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.479      ;
; -3.569 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.479      ;
; -3.569 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.479      ;
; -3.569 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.479      ;
; -3.545 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.119     ; 4.427      ;
; -3.539 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.449      ;
; -3.539 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.449      ;
; -3.539 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.449      ;
; -3.539 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.091     ; 4.449      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.529 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.434      ;
; -3.519 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.099     ; 4.421      ;
; -3.519 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.099     ; 4.421      ;
; -3.519 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.099     ; 4.421      ;
; -3.501 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.119     ; 4.383      ;
; -3.498 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.074     ; 4.425      ;
; -3.492 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.099     ; 4.394      ;
; -3.492 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.099     ; 4.394      ;
; -3.492 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.099     ; 4.394      ;
; -3.477 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.382      ;
; -3.477 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.382      ;
; -3.477 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.382      ;
; -3.477 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.382      ;
; -3.477 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.382      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.871  ; USBBridge:instx|DOStrobes[3]                                                                                   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.121     ; 1.691      ;
; -0.820  ; USBBridge:instx|DOStrobes[2]                                                                                   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.644      ;
; 497.687 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.101     ; 2.203      ;
; 498.176 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.101     ; 1.714      ;
; 498.336 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.101     ; 1.554      ;
; 498.462 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.101     ; 1.428      ;
; 997.220 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.689      ;
; 997.220 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.689      ;
; 997.220 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.689      ;
; 997.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.681      ;
; 997.334 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.575      ;
; 997.413 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.496      ;
; 997.816 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.093      ;
; 998.022 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 1.887      ;
; 998.622 ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.289      ;
; 998.623 ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 1.289      ;
; 999.089 ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 0.822      ;
; 999.089 ; USBBridge:instx|DFFE_inst33                                                                                    ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 0.822      ;
; 999.090 ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 0.822      ;
; 999.090 ; USBBridge:instx|DFFE_inst23                                                                                    ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 0.822      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:instx|USBRDn'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.478 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 3.763      ;
; -0.478 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 3.763      ;
; -0.478 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 3.763      ;
; -0.478 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 3.763      ;
; -0.478 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 3.763      ;
; -0.478 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 3.763      ;
; -0.478 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 3.763      ;
; -0.456 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.922      ; 3.758      ;
; -0.227 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 4.014      ;
; -0.227 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.949      ; 4.014      ;
; 0.004  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.932      ; 4.228      ;
; 0.004  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.932      ; 4.228      ;
; 0.004  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.932      ; 4.228      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.043  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.260      ;
; 0.072  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.932      ; 4.296      ;
; 0.072  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.932      ; 4.296      ;
; 0.072  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.932      ; 4.296      ;
; 0.072  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.932      ; 4.296      ;
; 0.155  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.922      ; 4.369      ;
; 0.155  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.922      ; 4.369      ;
; 0.155  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.922      ; 4.369      ;
; 0.155  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.922      ; 4.369      ;
; 0.155  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.922      ; 4.369      ;
; 0.155  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.922      ; 4.369      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.157  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.925      ; 4.374      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.165  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.365      ;
; 0.249  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.940      ; 4.481      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.276  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.506      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.931      ; 4.524      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.931      ; 4.524      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.931      ; 4.524      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.931      ; 4.524      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.301  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.938      ; 4.531      ;
; 0.333  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.940      ; 4.565      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.435  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.908      ; 4.635      ;
; 0.552  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.774      ;
; 0.552  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.774      ;
; 0.552  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.774      ;
; 0.552  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.774      ;
; 0.558  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.780      ;
; 0.558  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.780      ;
; 0.558  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.780      ;
; 0.558  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.930      ; 4.780      ;
; 0.617  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.931      ; 4.840      ;
; 0.617  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.931      ; 4.840      ;
; 0.617  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.931      ; 4.840      ;
; 0.662  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.957      ; 4.911      ;
; 0.685  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.935      ; 4.912      ;
; 0.685  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.935      ; 4.912      ;
; 0.685  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.935      ; 4.912      ;
; 0.685  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.935      ; 4.912      ;
; 0.685  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.935      ; 4.912      ;
; 0.685  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.935      ; 4.912      ;
; 0.751  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.939      ; 4.982      ;
; 0.751  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.939      ; 4.982      ;
; 0.751  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.939      ; 4.982      ;
; 0.751  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.939      ; 4.982      ;
; 0.829  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.939      ; 5.060      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.414   ; USBBridge:instx|DOStrobes[2]                                                                                   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 1.457      ;
; 0.424   ; USBBridge:instx|DFFE_inst33                                                                                    ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.424   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.425   ; USBBridge:instx|DFFE_inst23                                                                                    ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.425   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466   ; USBBridge:instx|DOStrobes[3]                                                                                   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.728      ; 1.506      ;
; 0.737   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.739   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.060      ;
; 0.761   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.085      ;
; 1.334   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.658      ;
; 1.522   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.846      ;
; 1.606   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.930      ;
; 1.606   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.930      ;
; 1.686   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.010      ;
; 2.380   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.704      ;
; 2.380   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.704      ;
; 501.054 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.061      ; 1.357      ;
; 501.122 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.061      ; 1.425      ;
; 501.328 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.061      ; 1.631      ;
; 501.791 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.061      ; 2.094      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.849  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst33          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.113     ; 2.677      ;
; -1.849  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.113     ; 2.677      ;
; -1.496  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst23          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 2.320      ;
; -1.496  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 2.320      ;
; 997.975 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.936      ;
; 997.975 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.936      ;
; 997.977 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 1.935      ;
; 997.977 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 1.935      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:instx|USBRDn'                                                                                                                                   ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -1.754 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[3] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 1.000        ; -0.078     ; 2.677      ;
; -1.745 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 1.000        ; -0.731     ; 1.935      ;
; -1.743 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 1.000        ; -0.728     ; 1.936      ;
; -1.399 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[2] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 1.000        ; -0.080     ; 2.320      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.081 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst23          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 2.124      ;
; 1.081 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.731      ; 2.124      ;
; 1.474 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.795      ;
; 1.474 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.795      ;
; 1.474 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.796      ;
; 1.474 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.796      ;
; 1.519 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst33          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.567      ;
; 1.519 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.736      ; 2.567      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:instx|USBRDn'                                                                                                                                   ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 1.383 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 0.121      ; 1.796      ;
; 1.386 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 0.117      ; 1.795      ;
; 1.812 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[2] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 0.000        ; 0.080      ; 2.124      ;
; 2.241 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[3] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 0.000        ; 0.094      ; 2.567      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:instx|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.852 ; 19.852       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.885 ; 19.885       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.908 ; 19.908       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.091 ; 20.091       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.115 ; 20.115       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.147 ; 20.147       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.147 ; 20.147       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 499.706 ; 499.894      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 499.706 ; 499.894      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.710 ; 499.898      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 499.710 ; 499.898      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.718 ; 499.938      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.778 ; 499.966      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 499.778 ; 499.966      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 499.812 ; 500.032      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 499.812 ; 500.032      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 499.871 ; 500.091      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.871 ; 500.091      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.874 ; 500.094      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 499.874 ; 500.094      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.895 ; 499.895      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 499.895 ; 499.895      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 499.915 ; 499.915      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst33|clk                                                                                          ;
; 499.915 ; 499.915      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.919 ; 499.919      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst23|clk                                                                                          ;
; 499.919 ; 499.919      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                        ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                          ;
; 499.969 ; 499.969      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBRDn|clk                                                                                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBWR|clk                                                                                                ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|dataa                                        ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|dataa                                        ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBRDn|clk                                                                                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBWR|clk                                                                                                ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.018 ; 500.018      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                        ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                          ;
; 500.070 ; 500.070      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst23|clk                                                                                          ;
; 500.070 ; 500.070      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.073 ; 500.073      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst33|clk                                                                                          ;
; 500.073 ; 500.073      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.095 ; 500.095      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 500.095 ; 500.095      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; 4.624 ; 4.642 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 4.115 ; 4.453 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 3.494 ; 3.867 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 2.712 ; 2.921 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 2.421 ; 2.712 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 2.432 ; 2.736 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 2.814 ; 2.990 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 4.624 ; 4.642 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 4.278 ; 4.338 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 6.922 ; 7.242 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 6.753 ; 7.068 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; -1.035 ; -1.337 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; -1.386 ; -1.697 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; -1.166 ; -1.482 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; -1.220 ; -1.496 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; -1.035 ; -1.337 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; -1.109 ; -1.429 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; -1.200 ; -1.491 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; -1.161 ; -1.394 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; -1.424 ; -1.650 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -6.166 ; -6.488 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -6.030 ; -6.334 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 8.251  ; 8.415  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 8.251  ; 8.415  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 8.020  ; 8.321  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 7.673  ; 7.986  ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 21.143 ; 20.073 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 16.573 ; 15.866 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 16.304 ; 15.617 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 16.079 ; 15.661 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 16.775 ; 16.288 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 16.271 ; 15.899 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 19.145 ; 18.508 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 18.443 ; 18.005 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 21.143 ; 20.073 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 5.113  ;        ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;        ; 4.714  ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;        ; 5.403  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;        ; 5.403  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 15.517 ; 14.690 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 13.152 ; 12.660 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 12.823 ; 12.379 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 12.177 ; 11.843 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 11.254 ; 11.208 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 11.956 ; 11.731 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 12.793 ; 12.367 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 11.733 ; 11.694 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 15.517 ; 14.690 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 8.956  ; 9.160  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 5.200  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 8.371  ; 8.583  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 8.956  ; 9.160  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 9.482  ; 10.535 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 9.482  ; 9.482  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 9.065  ; 9.065  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 9.065  ; 9.065  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 9.087  ; 9.087  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 8.488  ; 8.488  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 8.359  ; 8.359  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 9.101  ; 9.101  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 9.085  ; 10.535 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 5.702  ; 5.569  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 7.441  ; 7.746  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 7.756  ; 7.909  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 7.774  ; 8.068  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 7.441  ; 7.746  ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 9.641  ; 9.492  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 10.216 ; 9.809  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 10.349 ; 9.926  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 10.791 ; 10.375 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 9.641  ; 9.492  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 10.318 ; 10.055 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 10.054 ; 9.736  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 9.824  ; 9.818  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 12.302 ; 11.653 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 5.001  ;        ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;        ; 4.613  ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;        ; 4.826  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;        ; 4.826  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 7.164  ; 7.386  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 8.122  ; 7.588  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 7.502  ; 7.576  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 7.737  ; 7.903  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 7.164  ; 8.610  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 7.916  ; 7.386  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 7.608  ; 8.603  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 7.778  ; 8.618  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 10.614 ; 9.677  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 4.612  ; 7.851  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 4.612  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 7.642  ; 7.851  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 8.204  ; 8.405  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 6.892  ; 6.808  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 7.814  ; 7.597  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 7.488  ; 6.962  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 7.488  ; 7.231  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 7.493  ; 6.808  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 7.012  ; 7.012  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 6.892  ; 6.892  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 7.520  ; 7.520  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 7.479  ; 7.479  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 5.172  ; 5.040  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.788 ; 7.528 ; 8.448 ; 8.448 ;
; mode_usb_n ; usb_d[1]    ; 7.420 ; 7.180 ; 8.031 ; 8.031 ;
; mode_usb_n ; usb_d[2]    ; 7.420 ; 7.180 ; 8.031 ; 8.031 ;
; mode_usb_n ; usb_d[3]    ; 7.454 ; 7.194 ; 8.053 ; 8.053 ;
; mode_usb_n ; usb_d[4]    ; 6.953 ; 6.693 ; 7.454 ; 7.454 ;
; mode_usb_n ; usb_d[5]    ; 6.800 ; 6.560 ; 7.325 ; 7.325 ;
; mode_usb_n ; usb_d[6]    ; 7.454 ; 7.214 ; 8.067 ; 8.067 ;
; mode_usb_n ; usb_d[7]    ; 7.412 ; 7.172 ; 8.051 ; 8.051 ;
; mode_usb_n ; usb_rdn     ; 5.096 ; 5.096 ; 5.405 ; 5.145 ;
; mode_usb_n ; usb_wr      ; 5.070 ; 5.070 ; 5.310 ; 5.070 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.081 ; 7.081 ; 7.720 ; 7.766 ;
; mode_usb_n ; usb_d[1]    ; 6.755 ; 6.755 ; 7.346 ; 7.375 ;
; mode_usb_n ; usb_d[2]    ; 6.755 ; 6.755 ; 7.346 ; 7.375 ;
; mode_usb_n ; usb_d[3]    ; 6.760 ; 6.760 ; 7.339 ; 7.385 ;
; mode_usb_n ; usb_d[4]    ; 6.279 ; 6.279 ; 6.764 ; 6.810 ;
; mode_usb_n ; usb_d[5]    ; 6.159 ; 6.159 ; 6.668 ; 6.697 ;
; mode_usb_n ; usb_d[6]    ; 6.787 ; 6.787 ; 7.380 ; 7.409 ;
; mode_usb_n ; usb_d[7]    ; 6.746 ; 6.746 ; 7.365 ; 7.394 ;
; mode_usb_n ; usb_rdn     ; 4.496 ; 4.542 ; 4.797 ; 4.797 ;
; mode_usb_n ; usb_wr      ; 4.497 ; 4.526 ; 4.733 ; 4.733 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 190.55 MHz ; 190.55 MHz      ; USBBridge:instx|USBRDn                            ;      ;
; 228.31 MHz ; 228.31 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:instx|USBRDn                            ; -4.248 ; -323.970      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.833 ; -1.610        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:instx|USBRDn                            ; -0.388 ; -3.445        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.375  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.712 ; -6.050        ;
; USBBridge:instx|USBRDn                            ; -1.570 ; -3.000        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.064 ; 0.000         ;
; USBBridge:instx|USBRDn                            ; 1.222 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:instx|USBRDn                            ; -1.487  ; -180.439      ;
; clk_25mhz                                         ; 19.836  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.517 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:instx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -4.248 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.299     ; 3.951      ;
; -4.156 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.299     ; 3.859      ;
; -4.105 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.985      ;
; -4.105 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.985      ;
; -4.013 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.893      ;
; -4.013 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.893      ;
; -3.959 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.299     ; 3.662      ;
; -3.874 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.299     ; 3.577      ;
; -3.816 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.696      ;
; -3.816 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.696      ;
; -3.810 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.299     ; 3.513      ;
; -3.731 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.611      ;
; -3.731 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.611      ;
; -3.719 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.299     ; 3.422      ;
; -3.719 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.273     ; 3.448      ;
; -3.677 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.109     ; 4.570      ;
; -3.667 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.547      ;
; -3.667 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.547      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.646 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.562      ;
; -3.637 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.251     ; 3.388      ;
; -3.585 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.109     ; 4.478      ;
; -3.576 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.456      ;
; -3.576 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.122     ; 4.456      ;
; -3.576 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.482      ;
; -3.576 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.096     ; 4.482      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.561 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.477      ;
; -3.545 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.251     ; 3.296      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.527 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.060     ; 4.469      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.497 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.413      ;
; -3.472 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.251     ; 3.223      ;
; -3.388 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.109     ; 4.281      ;
; -3.387 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.251     ; 3.138      ;
; -3.373 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.291      ;
; -3.373 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.291      ;
; -3.373 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.291      ;
; -3.373 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.291      ;
; -3.349 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.267      ;
; -3.349 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.267      ;
; -3.349 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.267      ;
; -3.349 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.066     ; 4.285      ;
; -3.349 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.267      ;
; -3.323 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -1.251     ; 3.074      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.304 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.220      ;
; -3.303 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.109     ; 4.196      ;
; -3.297 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.215      ;
; -3.297 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.215      ;
; -3.297 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.215      ;
; -3.297 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.215      ;
; -3.273 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.191      ;
; -3.273 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.191      ;
; -3.273 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.191      ;
; -3.273 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.191      ;
; -3.257 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.066     ; 4.193      ;
; -3.254 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.089     ; 4.167      ;
; -3.254 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.089     ; 4.167      ;
; -3.254 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.089     ; 4.167      ;
; -3.239 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.109     ; 4.132      ;
; -3.230 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.089     ; 4.143      ;
; -3.230 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.089     ; 4.143      ;
; -3.230 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.089     ; 4.143      ;
; -3.212 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.130      ;
; -3.212 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.130      ;
; -3.212 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.130      ;
; -3.212 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.084     ; 4.130      ;
; -3.206 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.086     ; 4.122      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.833  ; USBBridge:instx|DOStrobes[3]                                                                                   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.158     ; 1.617      ;
; -0.777  ; USBBridge:instx|DOStrobes[2]                                                                                   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.157     ; 1.562      ;
; 497.810 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 2.076      ;
; 498.300 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 1.586      ;
; 498.463 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 1.423      ;
; 498.579 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 1.307      ;
; 997.376 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.543      ;
; 997.376 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.543      ;
; 997.376 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.543      ;
; 997.437 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.482      ;
; 997.587 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.332      ;
; 997.660 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.259      ;
; 997.986 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.933      ;
; 998.188 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.731      ;
; 998.759 ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.164      ;
; 998.760 ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.163      ;
; 999.178 ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 0.745      ;
; 999.178 ; USBBridge:instx|DFFE_inst23                                                                                    ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 0.745      ;
; 999.178 ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 0.745      ;
; 999.178 ; USBBridge:instx|DFFE_inst33                                                                                    ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 0.745      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:instx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.443      ;
; -0.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.443      ;
; -0.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.443      ;
; -0.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.443      ;
; -0.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.443      ;
; -0.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.443      ;
; -0.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.443      ;
; -0.367 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.530      ; 3.438      ;
; -0.181 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.650      ;
; -0.181 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.556      ; 3.650      ;
; 0.041  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.538      ; 3.854      ;
; 0.041  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.538      ; 3.854      ;
; 0.041  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.538      ; 3.854      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.054  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.862      ;
; 0.096  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.538      ; 3.909      ;
; 0.096  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.538      ; 3.909      ;
; 0.096  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.538      ; 3.909      ;
; 0.096  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.538      ; 3.909      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.153  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.533      ; 3.961      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.168  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 3.959      ;
; 0.169  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.530      ; 3.974      ;
; 0.169  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.530      ; 3.974      ;
; 0.169  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.530      ; 3.974      ;
; 0.169  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.530      ; 3.974      ;
; 0.169  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.530      ; 3.974      ;
; 0.169  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.530      ; 3.974      ;
; 0.252  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.547      ; 4.074      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.267  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.086      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.303  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.544      ; 4.122      ;
; 0.307  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.540      ; 4.122      ;
; 0.307  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.540      ; 4.122      ;
; 0.307  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.540      ; 4.122      ;
; 0.307  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.540      ; 4.122      ;
; 0.327  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.547      ; 4.149      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.411  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.516      ; 4.202      ;
; 0.532  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.344      ;
; 0.532  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.344      ;
; 0.532  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.344      ;
; 0.532  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.344      ;
; 0.546  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.358      ;
; 0.546  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.358      ;
; 0.546  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.358      ;
; 0.546  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.537      ; 4.358      ;
; 0.578  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.540      ; 4.393      ;
; 0.578  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.540      ; 4.393      ;
; 0.578  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.540      ; 4.393      ;
; 0.618  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.563      ; 4.456      ;
; 0.655  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.542      ; 4.472      ;
; 0.655  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.542      ; 4.472      ;
; 0.655  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.542      ; 4.472      ;
; 0.655  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.542      ; 4.472      ;
; 0.655  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.542      ; 4.472      ;
; 0.655  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.542      ; 4.472      ;
; 0.699  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.545      ; 4.519      ;
; 0.699  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.545      ; 4.519      ;
; 0.699  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.545      ; 4.519      ;
; 0.699  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.545      ; 4.519      ;
; 0.778  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 3.545      ; 4.598      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.375   ; USBBridge:instx|DFFE_inst23                                                                                    ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.375   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.375   ; USBBridge:instx|DFFE_inst33                                                                                    ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.375   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.407   ; USBBridge:instx|DOStrobes[2]                                                                                   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.602      ; 1.304      ;
; 0.449   ; USBBridge:instx|DOStrobes[3]                                                                                   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.600      ; 1.344      ;
; 0.685   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.979      ;
; 0.685   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.979      ;
; 0.710   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.008      ;
; 1.220   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.404   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.702      ;
; 1.495   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.793      ;
; 1.495   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.793      ;
; 1.556   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.854      ;
; 2.163   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.461      ;
; 2.163   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.461      ;
; 500.974 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.036      ; 1.235      ;
; 501.055 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.036      ; 1.316      ;
; 501.237 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.036      ; 1.498      ;
; 501.627 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.036      ; 1.888      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.712  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst33          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.151     ; 2.503      ;
; -1.712  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.151     ; 2.503      ;
; -1.313  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst23          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.157     ; 2.098      ;
; -1.313  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.157     ; 2.098      ;
; 998.172 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.751      ;
; 998.172 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.751      ;
; 998.173 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.750      ;
; 998.173 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.750      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:instx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -1.570 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[3] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 1.000        ; -0.069     ; 2.503      ;
; -1.430 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 1.000        ; -0.602     ; 1.750      ;
; -1.429 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 1.000        ; -0.600     ; 1.751      ;
; -1.168 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[2] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 1.000        ; -0.072     ; 2.098      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.064 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst23          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.602      ; 1.961      ;
; 1.064 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.602      ; 1.961      ;
; 1.361 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.655      ;
; 1.361 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.655      ;
; 1.361 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.655      ;
; 1.361 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.655      ;
; 1.413 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst33          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.608      ; 2.316      ;
; 1.413 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.608      ; 2.316      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:instx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 1.222 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 0.158      ; 1.655      ;
; 1.223 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 0.157      ; 1.655      ;
; 1.674 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[2] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 0.000        ; 0.072      ; 1.961      ;
; 2.017 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[3] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 0.000        ; 0.084      ; 2.316      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:instx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.836 ; 19.836       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.836 ; 19.836       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.885 ; 19.885       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.902 ; 19.902       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.098 ; 20.098       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.115 ; 20.115       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.163 ; 20.163       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.163 ; 20.163       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 499.517 ; 499.701      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 499.517 ; 499.701      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.519 ; 499.703      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 499.519 ; 499.703      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.719 ; 499.719      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 499.719 ; 499.719      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 499.741 ; 499.741      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst33|clk                                                                                          ;
; 499.741 ; 499.741      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.743 ; 499.743      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst23|clk                                                                                          ;
; 499.743 ; 499.743      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.761 ; 499.945      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 499.761 ; 499.945      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 499.834 ; 500.050      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 499.834 ; 500.050      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.924 ; 499.924      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 499.949 ; 499.949      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|dataa                                        ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                        ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                          ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBRDn|clk                                                                                               ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBWR|clk                                                                                                ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBRDn|clk                                                                                               ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBWR|clk                                                                                                ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                        ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                          ;
; 500.048 ; 500.048      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|dataa                                        ;
; 500.071 ; 500.071      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 500.077 ; 500.293      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 500.077 ; 500.293      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 500.078 ; 500.294      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 500.078 ; 500.294      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
; 500.256 ; 500.256      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst23|clk                                                                                          ;
; 500.256 ; 500.256      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.257 ; 500.257      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst33|clk                                                                                          ;
; 500.257 ; 500.257      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.278 ; 500.278      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 500.278 ; 500.278      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; 4.188 ; 4.020 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 3.689 ; 3.847 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 3.120 ; 3.301 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 2.406 ; 2.438 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 2.098 ; 2.238 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 2.146 ; 2.267 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 2.521 ; 2.491 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 4.188 ; 4.020 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 3.901 ; 3.701 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 6.185 ; 6.352 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 6.023 ; 6.187 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; -0.833 ; -1.016 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; -1.181 ; -1.300 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; -0.969 ; -1.130 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; -1.007 ; -1.139 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; -0.833 ; -1.016 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; -0.900 ; -1.053 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; -0.994 ; -1.141 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; -0.944 ; -1.079 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; -1.213 ; -1.271 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -5.519 ; -5.692 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -5.385 ; -5.542 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 7.773  ; 8.112  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 7.773  ; 8.112  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 7.592  ; 7.997  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 7.308  ; 7.697  ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 20.375 ; 18.934 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 15.995 ; 14.806 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 15.681 ; 14.424 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 15.427 ; 14.709 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 16.118 ; 15.286 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 15.584 ; 14.993 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 18.394 ; 17.381 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 17.718 ; 16.890 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 20.375 ; 18.934 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 5.022  ;        ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;        ; 4.477  ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;        ; 5.425  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;        ; 5.425  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 14.983 ; 13.992 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 12.688 ; 11.958 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 12.355 ; 11.727 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 11.674 ; 11.262 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 10.792 ; 10.621 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 11.411 ; 11.169 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 12.298 ; 11.711 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 11.224 ; 11.122 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 14.983 ; 13.992 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 8.412  ; 8.692  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 5.000  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 7.851  ; 8.168  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 8.412  ; 8.692  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 8.954  ; 10.015 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 8.954  ; 8.954  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 8.561  ; 8.561  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 8.561  ; 8.561  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 8.567  ; 8.567  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 7.972  ; 7.972  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 7.873  ; 7.873  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 8.591  ; 8.591  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 8.584  ; 10.015 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 5.656  ; 5.407  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 7.092  ; 7.470  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 7.316  ; 7.652  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 7.365  ; 7.759  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 7.092  ; 7.470  ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 9.248  ; 8.910  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 9.839  ; 9.180  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 9.955  ; 9.298  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 10.389 ; 9.715  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 9.248  ; 8.910  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 9.843  ; 9.438  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 9.665  ; 9.156  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 9.430  ; 9.220  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 11.896 ; 11.060 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 4.913  ;        ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;        ; 4.386  ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;        ; 4.900  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;        ; 4.900  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 7.128  ; 7.014  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 8.103  ; 7.158  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 7.506  ; 7.167  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 7.724  ; 7.477  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 7.128  ; 8.080  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 7.813  ; 7.014  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 7.560  ; 8.098  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 7.705  ; 8.094  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 10.521 ; 9.285  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 4.479  ; 7.515  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 4.479  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 7.207  ; 7.515  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 7.745  ; 8.018  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 6.493  ; 6.357  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 7.344  ; 7.175  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 7.027  ; 6.622  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 7.027  ; 6.878  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 7.058  ; 6.465  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 6.633  ; 6.502  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 6.493  ; 6.357  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 7.059  ; 6.923  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 7.017  ; 6.881  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 5.186  ; 4.942  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.970 ; 6.871 ; 7.916 ; 7.916 ;
; mode_usb_n ; usb_d[1]    ; 6.612 ; 6.541 ; 7.523 ; 7.523 ;
; mode_usb_n ; usb_d[2]    ; 6.612 ; 6.541 ; 7.523 ; 7.523 ;
; mode_usb_n ; usb_d[3]    ; 6.673 ; 6.574 ; 7.529 ; 7.529 ;
; mode_usb_n ; usb_d[4]    ; 6.231 ; 6.132 ; 6.934 ; 6.934 ;
; mode_usb_n ; usb_d[5]    ; 6.056 ; 5.985 ; 6.835 ; 6.835 ;
; mode_usb_n ; usb_d[6]    ; 6.646 ; 6.575 ; 7.553 ; 7.553 ;
; mode_usb_n ; usb_d[7]    ; 6.603 ; 6.532 ; 7.546 ; 7.546 ;
; mode_usb_n ; usb_rdn     ; 4.527 ; 4.527 ; 4.969 ; 4.870 ;
; mode_usb_n ; usb_wr      ; 4.504 ; 4.504 ; 4.890 ; 4.819 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.624 ; 6.493 ; 7.406 ; 7.406 ;
; mode_usb_n ; usb_d[1]    ; 6.307 ; 6.171 ; 7.051 ; 7.051 ;
; mode_usb_n ; usb_d[2]    ; 6.307 ; 6.171 ; 7.051 ; 7.051 ;
; mode_usb_n ; usb_d[3]    ; 6.338 ; 6.207 ; 7.033 ; 7.033 ;
; mode_usb_n ; usb_d[4]    ; 5.913 ; 5.782 ; 6.462 ; 6.462 ;
; mode_usb_n ; usb_d[5]    ; 5.773 ; 5.637 ; 6.389 ; 6.389 ;
; mode_usb_n ; usb_d[6]    ; 6.339 ; 6.203 ; 7.079 ; 7.079 ;
; mode_usb_n ; usb_d[7]    ; 6.297 ; 6.161 ; 7.072 ; 7.072 ;
; mode_usb_n ; usb_rdn     ; 4.147 ; 4.147 ; 4.707 ; 4.576 ;
; mode_usb_n ; usb_wr      ; 4.147 ; 4.147 ; 4.658 ; 4.522 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:instx|USBRDn                            ; -1.406 ; -91.825       ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.152  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; USBBridge:instx|USBRDn                            ; -0.397 ; -14.109       ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.033  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.307 ; -0.852        ;
; USBBridge:instx|USBRDn                            ; -0.299 ; -0.597        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.348 ; 0.000         ;
; USBBridge:instx|USBRDn                            ; 0.553 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:instx|USBRDn                            ; -1.000  ; -116.000      ;
; clk_25mhz                                         ; 19.422  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.590 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:instx|USBRDn'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.406 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.615     ; 1.778      ;
; -1.396 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.324      ;
; -1.396 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.324      ;
; -1.375 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.615     ; 1.747      ;
; -1.365 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.293      ;
; -1.365 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.293      ;
; -1.269 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.615     ; 1.641      ;
; -1.259 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.187      ;
; -1.259 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.187      ;
; -1.250 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.615     ; 1.622      ;
; -1.240 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.168      ;
; -1.240 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.168      ;
; -1.190 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.603     ; 1.574      ;
; -1.187 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.052     ; 2.122      ;
; -1.185 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.615     ; 1.557      ;
; -1.180 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.047     ; 2.120      ;
; -1.180 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.047     ; 2.120      ;
; -1.175 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.103      ;
; -1.175 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.103      ;
; -1.156 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.052     ; 2.091      ;
; -1.143 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.600     ; 1.530      ;
; -1.139 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.600     ; 1.526      ;
; -1.117 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.066      ;
; -1.117 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.066      ;
; -1.117 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.066      ;
; -1.117 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.066      ;
; -1.115 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[1]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.615     ; 1.487      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.104 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.053      ;
; -1.097 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[0]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.025      ;
; -1.097 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|DOStrobes[2]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.059     ; 2.025      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.086 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.026     ; 2.047      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.085 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.034      ;
; -1.080 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.029      ;
; -1.080 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.029      ;
; -1.080 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.029      ;
; -1.080 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 2.029      ;
; -1.050 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.052     ; 1.985      ;
; -1.049 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.600     ; 1.436      ;
; -1.047 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.600     ; 1.434      ;
; -1.031 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.052     ; 1.966      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.020 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.969      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.019 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.968      ;
; -1.001 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.049     ; 1.939      ;
; -1.001 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.049     ; 1.939      ;
; -1.001 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.049     ; 1.939      ;
; -1.001 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.049     ; 1.939      ;
; -1.000 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.949      ;
; -1.000 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.949      ;
; -1.000 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.949      ;
; -1.000 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.949      ;
; -0.982 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.931      ;
; -0.982 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.931      ;
; -0.982 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.931      ;
; -0.982 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.038     ; 1.931      ;
; -0.981 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.027     ; 1.941      ;
; -0.971 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.040     ; 1.918      ;
; -0.966 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|DOStrobes[3]                                 ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.052     ; 1.901      ;
; -0.965 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.600     ; 1.352      ;
; -0.965 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.049     ; 1.903      ;
; -0.965 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.049     ; 1.903      ;
; -0.965 ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:instx|USBRDn ; USBBridge:instx|USBRDn ; 1.000        ; -0.049     ; 1.903      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.152   ; USBBridge:instx|DOStrobes[3]                                                                                   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.035     ; 0.740      ;
; 0.171   ; USBBridge:instx|DOStrobes[2]                                                                                   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.035     ; 0.721      ;
; 499.029 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.002     ; 0.946      ;
; 499.254 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.002     ; 0.721      ;
; 499.348 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.002     ; 0.627      ;
; 499.388 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.002     ; 0.587      ;
; 998.778 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.163      ;
; 998.778 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.163      ;
; 998.778 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.163      ;
; 998.863 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.078      ;
; 998.866 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.075      ;
; 998.906 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.035      ;
; 999.092 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.849      ;
; 999.135 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.806      ;
; 999.385 ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.554      ;
; 999.385 ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.554      ;
; 999.589 ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.350      ;
; 999.589 ; USBBridge:instx|DFFE_inst23                                                                                    ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.350      ;
; 999.589 ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.350      ;
; 999.589 ; USBBridge:instx|DFFE_inst33                                                                                    ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.350      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:instx|USBRDn'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                         ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.397 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.663      ;
; -0.397 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.663      ;
; -0.397 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.663      ;
; -0.397 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.663      ;
; -0.397 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.663      ;
; -0.397 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.663      ;
; -0.397 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.663      ;
; -0.386 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.884      ; 1.662      ;
; -0.354 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.706      ;
; -0.354 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.896      ; 1.706      ;
; -0.232 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.885      ; 1.817      ;
; -0.232 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.885      ; 1.817      ;
; -0.232 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.885      ; 1.817      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.228 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.824      ;
; -0.207 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.885      ; 1.842      ;
; -0.207 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.885      ; 1.842      ;
; -0.207 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.885      ; 1.842      ;
; -0.207 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.885      ; 1.842      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.195 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.888      ; 1.857      ;
; -0.189 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.884      ; 1.859      ;
; -0.189 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.884      ; 1.859      ;
; -0.189 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.884      ; 1.859      ;
; -0.189 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.884      ; 1.859      ;
; -0.189 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.884      ; 1.859      ;
; -0.189 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.884      ; 1.859      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.173 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.868      ;
; -0.119 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.897      ; 1.942      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.113 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.944      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.100 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.893      ; 1.957      ;
; -0.093 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.892      ; 1.963      ;
; -0.093 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.892      ; 1.963      ;
; -0.093 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.892      ; 1.963      ;
; -0.093 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.892      ; 1.963      ;
; -0.087 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.897      ; 1.974      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; -0.066 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.877      ; 1.975      ;
; 0.013  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.060      ;
; 0.013  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.060      ;
; 0.013  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.060      ;
; 0.013  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.060      ;
; 0.028  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.892      ; 2.084      ;
; 0.028  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.892      ; 2.084      ;
; 0.028  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.892      ; 2.084      ;
; 0.039  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.086      ;
; 0.039  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.086      ;
; 0.039  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.086      ;
; 0.039  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.883      ; 2.086      ;
; 0.066  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.906      ; 2.136      ;
; 0.084  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.142      ;
; 0.084  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.142      ;
; 0.084  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.142      ;
; 0.084  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.142      ;
; 0.084  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.142      ;
; 0.084  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.142      ;
; 0.117  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.175      ;
; 0.117  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.175      ;
; 0.117  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.175      ;
; 0.117  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.175      ;
; 0.136  ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 1.894      ; 2.194      ;
+--------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.033   ; USBBridge:instx|DOStrobes[2]                                                                                   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.579      ;
; 0.045   ; USBBridge:instx|DOStrobes[3]                                                                                   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.591      ;
; 0.155   ; USBBridge:instx|DFFE_inst23                                                                                    ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.155   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.155   ; USBBridge:instx|DFFE_inst33                                                                                    ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.155   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.275   ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst33                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.277   ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:instx|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.429      ;
; 0.291   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.490   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.574   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.637   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.787      ;
; 0.637   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.787      ;
; 0.654   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.937   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.087      ;
; 0.937   ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.087      ;
; 500.345 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.073      ; 0.532      ;
; 500.391 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBRDn                                                                                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.073      ; 0.578      ;
; 500.442 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.073      ; 0.629      ;
; 500.620 ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:instx|USBWR                                                                                          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.073      ; 0.807      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.307  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst33          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.202      ;
; -0.307  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.202      ;
; -0.119  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst23          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.035     ; 1.011      ;
; -0.119  ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.035     ; 1.011      ;
; 999.095 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.844      ;
; 999.095 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.844      ;
; 999.096 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.843      ;
; 999.096 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.843      ;
+---------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:instx|USBRDn'                                                                                                                                    ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.299 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 1.000        ; -0.362     ; 0.844      ;
; -0.298 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 1.000        ; -0.362     ; 0.843      ;
; -0.252 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[3] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 1.000        ; -0.037     ; 1.202      ;
; -0.060 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[2] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 1.000        ; -0.036     ; 1.011      ;
+--------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.348 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst23          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.894      ;
; 0.348 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.894      ;
; 0.511 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DFFE_inst33          ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.060      ;
; 0.511 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.060      ;
; 0.600 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.752      ;
; 0.600 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.752      ;
; 0.602 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.754      ;
; 0.602 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.754      ;
+-------+------------------------------+--------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:instx|USBRDn'                                                                                                                                    ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; 0.553 ; USBBridge:instx|DFFE_inst33  ; USBBridge:instx|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 0.035      ; 0.752      ;
; 0.555 ; USBBridge:instx|DFFE_inst23  ; USBBridge:instx|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn ; 0.000        ; 0.035      ; 0.754      ;
; 0.754 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[2] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 0.000        ; 0.036      ; 0.894      ;
; 0.913 ; USBBridge:instx|DOStrobes[0] ; USBBridge:instx|DOStrobes[3] ; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn ; 0.000        ; 0.043      ; 1.060      ;
+-------+------------------------------+------------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:instx|USBRDn'                                                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:instx|USBRDn ; Rise       ; USBBridge:instx|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.422 ; 19.422       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.422 ; 19.422       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.447 ; 19.447       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.449 ; 19.449       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.550 ; 20.550       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.553 ; 20.553       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.577 ; 20.577       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.577 ; 20.577       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.590 ; 499.806      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.756 ; 499.972      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 499.756 ; 499.972      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.811 ; 499.811      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst23|clk                                                                                          ;
; 499.811 ; 499.811      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst33|clk                                                                                          ;
; 499.811 ; 499.811      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.811 ; 499.811      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.835 ; 499.835      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 499.835 ; 499.835      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 499.941 ; 499.941      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 499.946 ; 499.946      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|dataa                                        ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBRDn|clk                                                                                               ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBWR|clk                                                                                                ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 499.996 ; 500.180      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 499.996 ; 500.180      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 499.996 ; 500.180      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.996 ; 500.180      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                        ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                          ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                        ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                          ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBRDn|clk                                                                                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|USBWR|clk                                                                                                ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.050 ; 500.050      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 500.052 ; 500.052      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|dataa                                        ;
; 500.151 ; 500.151      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 500.151 ; 500.151      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 500.174 ; 500.174      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst23|clk                                                                                          ;
; 500.174 ; 500.174      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|DFFE_inst33|clk                                                                                          ;
; 500.174 ; 500.174      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.174 ; 500.174      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; instx|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst23                                                                                    ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|DFFE_inst33                                                                                    ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBRDn                                                                                         ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|USBWR                                                                                          ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:instx|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|X_ALTERA_SYNTHESIZED                                                                           ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:instx|Z_ALTERA_SYNTHESIZED                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; 2.103 ; 3.066 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 1.933 ; 2.868 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 1.617 ; 2.472 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 1.239 ; 2.102 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 1.173 ; 2.000 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 1.146 ; 2.014 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 1.266 ; 2.155 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 2.103 ; 3.066 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 1.920 ; 2.863 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 3.283 ; 4.113 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 3.291 ; 3.933 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; -0.532 ; -1.329 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; -0.706 ; -1.541 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; -0.565 ; -1.369 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; -0.593 ; -1.387 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; -0.532 ; -1.329 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; -0.570 ; -1.380 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; -0.601 ; -1.385 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; -0.567 ; -1.340 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; -0.658 ; -1.450 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -2.936 ; -3.762 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -2.955 ; -3.589 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 4.032  ; 3.918  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 4.032  ; 3.918  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 3.919  ; 3.844  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 3.813  ; 3.725  ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 10.054 ; 10.128 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 7.403  ; 7.678  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 7.157  ; 7.607  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 7.373  ; 7.641  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 7.642  ; 7.841  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 7.393  ; 7.519  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 8.681  ; 8.969  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 8.446  ; 8.716  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 10.054 ; 10.128 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 2.481  ;        ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;        ; 2.578  ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;        ; 2.444  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;        ; 2.444  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 7.394  ; 7.236  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 5.807  ; 5.818  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 5.673  ; 5.674  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 5.461  ; 5.440  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 5.011  ; 5.093  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 5.367  ; 5.324  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 5.649  ; 5.695  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 5.327  ; 5.320  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 7.394  ; 7.236  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 4.384  ; 4.315  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 2.603  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 4.060  ; 4.024  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 4.384  ; 4.315  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 5.208  ; 5.524  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 5.208  ; 5.208  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 5.042  ; 5.042  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 5.042  ; 5.042  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 5.042  ; 5.042  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 4.781  ; 4.781  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 4.724  ; 4.724  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 5.042  ; 5.042  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 5.032  ; 5.524  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 2.662  ; 2.775  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 3.705 ; 3.622 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 3.824 ; 3.700 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 3.807 ; 3.738 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 3.705 ; 3.622 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 4.421 ; 4.561 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 4.625 ; 4.734 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 4.663 ; 4.758 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 4.817 ; 5.007 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 4.421 ; 4.561 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 4.662 ; 4.760 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 4.555 ; 4.680 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 4.524 ; 4.682 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 6.090 ; 5.998 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 2.436 ;       ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;       ; 2.526 ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;       ; 2.177 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;       ; 2.177 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 3.077 ; 3.489 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 3.443 ; 3.686 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 3.186 ; 3.489 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 3.294 ; 3.805 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 3.077 ; 4.104 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 3.356 ; 3.505 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 3.242 ; 4.167 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 3.366 ; 4.159 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 5.125 ; 5.111 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 2.321 ; 3.679 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 2.321 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 3.711 ; 3.679 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 4.022 ; 3.958 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 3.228 ; 3.228 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 3.672 ; 3.672 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 3.497 ; 3.435 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 3.497 ; 3.497 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 3.534 ; 3.329 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 3.308 ; 3.308 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 3.228 ; 3.228 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 3.483 ; 3.483 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 3.488 ; 3.488 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 2.409 ; 2.515 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.663 ; 4.663 ; 4.989 ; 4.970 ;
; mode_usb_n ; usb_d[1]    ; 4.497 ; 4.497 ; 4.834 ; 4.807 ;
; mode_usb_n ; usb_d[2]    ; 4.497 ; 4.497 ; 4.834 ; 4.807 ;
; mode_usb_n ; usb_d[3]    ; 4.497 ; 4.497 ; 4.847 ; 4.828 ;
; mode_usb_n ; usb_d[4]    ; 4.236 ; 4.236 ; 4.611 ; 4.592 ;
; mode_usb_n ; usb_d[5]    ; 4.179 ; 4.179 ; 4.554 ; 4.527 ;
; mode_usb_n ; usb_d[6]    ; 4.497 ; 4.497 ; 4.819 ; 4.792 ;
; mode_usb_n ; usb_d[7]    ; 4.487 ; 4.487 ; 4.825 ; 4.798 ;
; mode_usb_n ; usb_rdn     ; 3.277 ; 3.258 ; 3.738 ; 3.738 ;
; mode_usb_n ; usb_wr      ; 3.288 ; 3.261 ; 3.752 ; 3.752 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.838 ; 3.706 ; 4.041 ; 4.041 ;
; mode_usb_n ; usb_d[1]    ; 3.638 ; 3.521 ; 3.866 ; 3.866 ;
; mode_usb_n ; usb_d[2]    ; 3.638 ; 3.521 ; 3.866 ; 3.866 ;
; mode_usb_n ; usb_d[3]    ; 3.678 ; 3.546 ; 3.903 ; 3.903 ;
; mode_usb_n ; usb_d[4]    ; 3.427 ; 3.295 ; 3.677 ; 3.677 ;
; mode_usb_n ; usb_d[5]    ; 3.333 ; 3.216 ; 3.597 ; 3.597 ;
; mode_usb_n ; usb_d[6]    ; 3.638 ; 3.521 ; 3.852 ; 3.852 ;
; mode_usb_n ; usb_d[7]    ; 3.628 ; 3.511 ; 3.857 ; 3.857 ;
; mode_usb_n ; usb_rdn     ; 2.374 ; 2.374 ; 2.971 ; 2.839 ;
; mode_usb_n ; usb_wr      ; 2.359 ; 2.359 ; 2.944 ; 2.827 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -4.597   ; -0.478  ; -1.849   ; 0.348   ; -1.487              ;
;  USBBridge:instx|USBRDn                            ; -4.597   ; -0.478  ; -1.754   ; 0.553   ; -1.487              ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 19.422              ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.871   ; 0.033   ; -1.849   ; 0.348   ; 499.517             ;
; Design-wide TNS                                    ; -354.111 ; -14.109 ; -10.189  ; 0.0     ; -180.439            ;
;  USBBridge:instx|USBRDn                            ; -352.420 ; -14.109 ; -3.499   ; 0.000   ; -180.439            ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.691   ; 0.000   ; -6.690   ; 0.000   ; 0.000               ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; 4.624 ; 4.642 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 4.115 ; 4.453 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 3.494 ; 3.867 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 2.712 ; 2.921 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 2.421 ; 2.712 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 2.432 ; 2.736 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 2.814 ; 2.990 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 4.624 ; 4.642 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 4.278 ; 4.338 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; 6.922 ; 7.242 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; 6.753 ; 7.068 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:instx|USBRDn ; -0.532 ; -1.016 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; -0.706 ; -1.300 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; -0.565 ; -1.130 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; -0.593 ; -1.139 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; -0.532 ; -1.016 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; -0.570 ; -1.053 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; -0.601 ; -1.141 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; -0.567 ; -1.079 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; -0.658 ; -1.271 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rxfn  ; clk_25mhz              ; -2.936 ; -3.762 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz              ; -2.955 ; -3.589 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 8.251  ; 8.415  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 8.251  ; 8.415  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 8.020  ; 8.321  ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 7.673  ; 7.986  ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 21.143 ; 20.073 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 16.573 ; 15.866 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 16.304 ; 15.617 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 16.079 ; 15.661 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 16.775 ; 16.288 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 16.271 ; 15.899 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 19.145 ; 18.508 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 18.443 ; 18.005 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 21.143 ; 20.073 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 5.113  ;        ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;        ; 4.714  ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;        ; 5.425  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;        ; 5.425  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 15.517 ; 14.690 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 13.152 ; 12.660 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 12.823 ; 12.379 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 12.177 ; 11.843 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 11.254 ; 11.208 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 11.956 ; 11.731 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 12.793 ; 12.367 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 11.733 ; 11.694 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 15.517 ; 14.690 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 8.956  ; 9.160  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 5.200  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 8.371  ; 8.583  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 8.956  ; 9.160  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 9.482  ; 10.535 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 9.482  ; 9.482  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 9.065  ; 9.065  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 9.065  ; 9.065  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 9.087  ; 9.087  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 8.488  ; 8.488  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 8.359  ; 8.359  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 9.101  ; 9.101  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 9.085  ; 10.535 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 5.702  ; 5.569  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:instx|USBRDn ; 3.705 ; 3.622 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[3]   ; USBBridge:instx|USBRDn ; 3.824 ; 3.700 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[4]   ; USBBridge:instx|USBRDn ; 3.807 ; 3.738 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  led[7]   ; USBBridge:instx|USBRDn ; 3.705 ; 3.622 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_d[*]  ; USBBridge:instx|USBRDn ; 4.421 ; 4.561 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[0] ; USBBridge:instx|USBRDn ; 4.625 ; 4.734 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[1] ; USBBridge:instx|USBRDn ; 4.663 ; 4.758 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[2] ; USBBridge:instx|USBRDn ; 4.817 ; 5.007 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[3] ; USBBridge:instx|USBRDn ; 4.421 ; 4.561 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[4] ; USBBridge:instx|USBRDn ; 4.662 ; 4.760 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[5] ; USBBridge:instx|USBRDn ; 4.555 ; 4.680 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[6] ; USBBridge:instx|USBRDn ; 4.524 ; 4.682 ; Rise       ; USBBridge:instx|USBRDn                            ;
;  usb_d[7] ; USBBridge:instx|USBRDn ; 6.090 ; 5.998 ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ; 2.436 ;       ; Rise       ; USBBridge:instx|USBRDn                            ;
; usb_rdn   ; USBBridge:instx|USBRDn ;       ; 2.526 ; Fall       ; USBBridge:instx|USBRDn                            ;
; led[*]    ; clk_25mhz              ;       ; 2.177 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ;       ; 2.177 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 3.077 ; 3.489 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 3.443 ; 3.686 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 3.186 ; 3.489 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 3.294 ; 3.805 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 3.077 ; 4.104 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 3.356 ; 3.505 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 3.242 ; 4.167 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 3.366 ; 4.159 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 5.125 ; 5.111 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz              ; 2.321 ; 3.679 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[3]   ; clk_25mhz              ; 2.321 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[5]   ; clk_25mhz              ; 3.711 ; 3.679 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz              ; 4.022 ; 3.958 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz              ; 3.228 ; 3.228 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz              ; 3.672 ; 3.672 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz              ; 3.497 ; 3.435 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz              ; 3.497 ; 3.497 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz              ; 3.534 ; 3.329 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz              ; 3.308 ; 3.308 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz              ; 3.228 ; 3.228 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz              ; 3.483 ; 3.483 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz              ; 3.488 ; 3.488 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz              ; 2.409 ; 2.515 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.788 ; 7.528 ; 8.448 ; 8.448 ;
; mode_usb_n ; usb_d[1]    ; 7.420 ; 7.180 ; 8.031 ; 8.031 ;
; mode_usb_n ; usb_d[2]    ; 7.420 ; 7.180 ; 8.031 ; 8.031 ;
; mode_usb_n ; usb_d[3]    ; 7.454 ; 7.194 ; 8.053 ; 8.053 ;
; mode_usb_n ; usb_d[4]    ; 6.953 ; 6.693 ; 7.454 ; 7.454 ;
; mode_usb_n ; usb_d[5]    ; 6.800 ; 6.560 ; 7.325 ; 7.325 ;
; mode_usb_n ; usb_d[6]    ; 7.454 ; 7.214 ; 8.067 ; 8.067 ;
; mode_usb_n ; usb_d[7]    ; 7.412 ; 7.172 ; 8.051 ; 8.051 ;
; mode_usb_n ; usb_rdn     ; 5.096 ; 5.096 ; 5.405 ; 5.145 ;
; mode_usb_n ; usb_wr      ; 5.070 ; 5.070 ; 5.310 ; 5.070 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.838 ; 3.706 ; 4.041 ; 4.041 ;
; mode_usb_n ; usb_d[1]    ; 3.638 ; 3.521 ; 3.866 ; 3.866 ;
; mode_usb_n ; usb_d[2]    ; 3.638 ; 3.521 ; 3.866 ; 3.866 ;
; mode_usb_n ; usb_d[3]    ; 3.678 ; 3.546 ; 3.903 ; 3.903 ;
; mode_usb_n ; usb_d[4]    ; 3.427 ; 3.295 ; 3.677 ; 3.677 ;
; mode_usb_n ; usb_d[5]    ; 3.333 ; 3.216 ; 3.597 ; 3.597 ;
; mode_usb_n ; usb_d[6]    ; 3.638 ; 3.521 ; 3.852 ; 3.852 ;
; mode_usb_n ; usb_d[7]    ; 3.628 ; 3.511 ; 3.857 ; 3.857 ;
; mode_usb_n ; usb_rdn     ; 2.374 ; 2.374 ; 2.971 ; 2.839 ;
; mode_usb_n ; usb_wr      ; 2.359 ; 2.359 ; 2.944 ; 2.827 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_rdn       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_wr        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mode_usb_n              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_25mhz               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_rdn       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_wr        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; led[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.08 V              ; -0.00512 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-009 s                 ; 4.44e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-007 V                 ; 3.08 V             ; -0.00512 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-009 s                ; 4.44e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-007 V                  ; 3.13 V              ; -0.0965 V           ; 0.164 V                              ; 0.127 V                              ; 3.14e-010 s                 ; 3.99e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-007 V                 ; 3.13 V             ; -0.0965 V          ; 0.164 V                             ; 0.127 V                             ; 3.14e-010 s                ; 3.99e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.193 V                              ; 0.217 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.193 V                             ; 0.217 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_rdn       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_wr        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; led[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.48 V              ; -0.0167 V           ; 0.353 V                              ; 0.313 V                              ; 3.88e-009 s                 ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.48 V             ; -0.0167 V          ; 0.353 V                             ; 0.313 V                             ; 3.88e-009 s                ; 3.06e-009 s                ; No                        ; No                        ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.6 V               ; -0.128 V            ; 0.303 V                              ; 0.206 V                              ; 4.54e-010 s                 ; 4.1e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.6 V              ; -0.128 V           ; 0.303 V                             ; 0.206 V                             ; 4.54e-010 s                ; 4.1e-010 s                 ; No                        ; No                        ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.6 V               ; -0.128 V            ; 0.303 V                              ; 0.206 V                              ; 4.54e-010 s                 ; 4.1e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.6 V              ; -0.128 V           ; 0.303 V                             ; 0.206 V                             ; 4.54e-010 s                ; 4.1e-010 s                 ; No                        ; No                        ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-008 V                  ; 3.65 V              ; -0.242 V            ; 0.406 V                              ; 0.304 V                              ; 1.57e-010 s                 ; 2.13e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-008 V                 ; 3.65 V             ; -0.242 V           ; 0.406 V                             ; 0.304 V                             ; 1.57e-010 s                ; 2.13e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 4        ; 6        ;
; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 4        ; 6        ;
; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn                            ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn                            ; 864      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:instx|USBRDn                            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:instx|USBRDn                            ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:instx|USBRDn                            ; USBBridge:instx|USBRDn                            ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 141   ; 141  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 224   ; 224  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 01 14:28:48 2016
Info: Command: quartus_sta Lab1 -c Lab1
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:instx|USBRDn USBBridge:instx|USBRDn
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.597
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.597      -352.420 USBBridge:instx|USBRDn 
    Info:    -0.871        -1.691 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -0.478
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.478        -4.256 USBBridge:instx|USBRDn 
    Info:     0.414         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is -1.849
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.849        -6.690 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.754        -3.499 USBBridge:instx|USBRDn 
Info: Worst-case removal slack is 1.081
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.081         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.383         0.000 USBBridge:instx|USBRDn 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:instx|USBRDn 
    Info:    19.852         0.000 clk_25mhz 
    Info:   499.706         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.248
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.248      -323.970 USBBridge:instx|USBRDn 
    Info:    -0.833        -1.610 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -0.388
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.388        -3.445 USBBridge:instx|USBRDn 
    Info:     0.375         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is -1.712
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.712        -6.050 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.570        -3.000 USBBridge:instx|USBRDn 
Info: Worst-case removal slack is 1.064
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.064         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.222         0.000 USBBridge:instx|USBRDn 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -180.439 USBBridge:instx|USBRDn 
    Info:    19.836         0.000 clk_25mhz 
    Info:   499.517         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:instx|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:instx|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.406
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.406       -91.825 USBBridge:instx|USBRDn 
    Info:     0.152         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is -0.397
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.397       -14.109 USBBridge:instx|USBRDn 
    Info:     0.033         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is -0.307
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.307        -0.852 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.299        -0.597 USBBridge:instx|USBRDn 
Info: Worst-case removal slack is 0.348
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.348         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.553         0.000 USBBridge:instx|USBRDn 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:instx|USBRDn 
    Info:    19.422         0.000 clk_25mhz 
    Info:   499.590         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Thu Dec 01 14:28:51 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


