;redcode
;assert 1
	SPL 0, <832
	CMP -507, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #530, -560
	ADD @111, @108
	ADD #270, <0
	SUB @121, 103
	SUB @127, 106
	ADD #270, <0
	JMN -41, #-24
	ADD 11, @10
	SLT 21, 0
	SLT 21, 0
	SLT 21, 0
	JMP 1, @1
	MOV -7, <-20
	MOV -7, <-20
	SLT #210, 360
	ADD 12, @10
	ADD 12, @10
	MOV -7, <-20
	JMZ <111, 108
	DJN -1, @-20
	DJN -1, @-20
	SPL 1, @1
	SUB #72, @202
	SUB @127, 106
	SPL 0, -33
	SUB @10, 210
	ADD 11, @10
	ADD 11, @10
	SPL @72, #202
	DAT <210, #360
	MOV <-13, 36
	ADD 3, 320
	SLT <300, 90
	MOV <-13, 36
	SLT <300, 90
	SLT <300, 90
	CMP <0, @2
	SPL 0, <332
	MOV <603, @176
	SLT #130, 360
	SPL 0, <332
	SPL -100, -301
	SPL 0, <332
	SPL 0, <832
	SUB #72, @240
	MOV -1, <-20
	SUB #72, @240
	MOV -7, <-20
